|mic_array_test_1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => transmitter_on_time[0].IN2
SW[15] => transmitter_on_time[1].IN2
SW[16] => transmitter_on_time[2].IN2
SW[17] => transmitter_on_time[3].IN2
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => KEY[3].IN1
LEDR[0] <= <GND>
LEDR[1] <= mic_cicfilter_connection:mic_7_cic.port2
LEDR[2] <= mic_cicfilter_connection:mic_7_cic.port2
LEDR[3] <= mic_cicfilter_connection:mic_7_cic.port2
LEDR[4] <= mic_cicfilter_connection:mic_7_cic.port2
LEDR[5] <= mic_cicfilter_connection:mic_7_cic.port2
LEDR[6] <= mic_cicfilter_connection:mic_7_cic.port2
LEDR[7] <= mic_cicfilter_connection:mic_7_cic.port2
LEDR[8] <= mic_cicfilter_connection:mic_7_cic.port2
LEDR[9] <= mic_cicfilter_connection:mic_7_cic.port2
LEDR[10] <= mic_cicfilter_connection:mic_7_cic.port2
LEDR[11] <= mic_cicfilter_connection:mic_7_cic.port2
LEDR[12] <= mic_cicfilter_connection:mic_7_cic.port2
LEDR[13] <= mic_cicfilter_connection:mic_7_cic.port2
LEDR[14] <= mic_cicfilter_connection:mic_7_cic.port2
LEDR[15] <= mic_cicfilter_connection:mic_7_cic.port2
LEDR[16] <= mic_cicfilter_connection:mic_7_cic.port2
LEDR[17] <= <GND>
LEDG[0] <= <GND>
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= KEY[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= <GND>
HEX7[0] <= <VCC>
HEX7[1] <= <VCC>
HEX7[2] <= <VCC>
HEX7[3] <= <GND>
HEX7[4] <= <GND>
HEX7[5] <= <GND>
HEX7[6] <= <GND>
HEX6[0] <= <GND>
HEX6[1] <= <GND>
HEX6[2] <= <VCC>
HEX6[3] <= <VCC>
HEX6[4] <= <GND>
HEX6[5] <= <GND>
HEX6[6] <= <GND>
HEX5[0] <= hexdisplay_2dig_v2:H7_H6.port1
HEX5[1] <= hexdisplay_2dig_v2:H7_H6.port1
HEX5[2] <= hexdisplay_2dig_v2:H7_H6.port1
HEX5[3] <= hexdisplay_2dig_v2:H7_H6.port1
HEX5[4] <= hexdisplay_2dig_v2:H7_H6.port1
HEX5[5] <= hexdisplay_2dig_v2:H7_H6.port1
HEX5[6] <= hexdisplay_2dig_v2:H7_H6.port1
HEX4[0] <= hexdisplay_2dig_v2:H7_H6.port2
HEX4[1] <= hexdisplay_2dig_v2:H7_H6.port2
HEX4[2] <= hexdisplay_2dig_v2:H7_H6.port2
HEX4[3] <= hexdisplay_2dig_v2:H7_H6.port2
HEX4[4] <= hexdisplay_2dig_v2:H7_H6.port2
HEX4[5] <= hexdisplay_2dig_v2:H7_H6.port2
HEX4[6] <= hexdisplay_2dig_v2:H7_H6.port2
HEX3[0] <= <VCC>
HEX3[1] <= <VCC>
HEX3[2] <= <VCC>
HEX3[3] <= <VCC>
HEX3[4] <= <GND>
HEX3[5] <= <VCC>
HEX3[6] <= <GND>
HEX2[0] <= <VCC>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <VCC>
HEX2[6] <= <GND>
HEX1[0] <= hexdisplay_2dig:H1_H0.port1
HEX1[1] <= hexdisplay_2dig:H1_H0.port1
HEX1[2] <= hexdisplay_2dig:H1_H0.port1
HEX1[3] <= hexdisplay_2dig:H1_H0.port1
HEX1[4] <= hexdisplay_2dig:H1_H0.port1
HEX1[5] <= hexdisplay_2dig:H1_H0.port1
HEX1[6] <= hexdisplay_2dig:H1_H0.port1
HEX0[0] <= hexdisplay_2dig:H1_H0.port2
HEX0[1] <= hexdisplay_2dig:H1_H0.port2
HEX0[2] <= hexdisplay_2dig:H1_H0.port2
HEX0[3] <= hexdisplay_2dig:H1_H0.port2
HEX0[4] <= hexdisplay_2dig:H1_H0.port2
HEX0[5] <= hexdisplay_2dig:H1_H0.port2
HEX0[6] <= hexdisplay_2dig:H1_H0.port2
GPIO_1[0] <> <UNC>
GPIO_1[1] <> <UNC>
GPIO_1[2] <> <UNC>
GPIO_1[3] <> <UNC>
GPIO_1[4] <> transmitter_connection:transmitter_connect_n.port2
GPIO_1[5] <> transmitter_connection:transmitter_connect_p.port2
GPIO_1[6] <> <UNC>
GPIO_1[7] <> <UNC>
GPIO_1[8] <> <UNC>
GPIO_1[9] <> <UNC>
GPIO_1[10] <> <UNC>
GPIO_1[11] <> <UNC>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> GPIO_1[13]
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> <UNC>
GPIO_1[17] <> <UNC>
GPIO_1[18] <> <UNC>
GPIO_1[19] <> RisingEdge_DFlipFlop:dflipflop_mic3.port0
GPIO_1[19] <> FallingEdge_DFlipFlop:dflipflop_mic4.port0
GPIO_1[20] <> <UNC>
GPIO_1[21] <> RisingEdge_DFlipFlop:dflipflop_mic1.port0
GPIO_1[21] <> FallingEdge_DFlipFlop:dflipflop_mic2.port0
GPIO_1[22] <> <UNC>
GPIO_1[23] <> RisingEdge_DFlipFlop:dflipflop_mic7.port0
GPIO_1[23] <> FallingEdge_DFlipFlop:dflipflop_mic8.port0
GPIO_1[24] <> <UNC>
GPIO_1[25] <> RisingEdge_DFlipFlop:dflipflop_mic5.port0
GPIO_1[25] <> FallingEdge_DFlipFlop:dflipflop_mic6.port0
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> RisingEdge_DFlipFlop:dflipflop_mic11.port0
GPIO_1[29] <> FallingEdge_DFlipFlop:dflipflop_mic12.port0
GPIO_1[30] <> <UNC>
GPIO_1[31] <> RisingEdge_DFlipFlop:dflipflop_mic9.port0
GPIO_1[31] <> FallingEdge_DFlipFlop:dflipflop_mic10.port0
GPIO_1[32] <> <UNC>
GPIO_1[33] <> RisingEdge_DFlipFlop:dflipflop_mic15.port0
GPIO_1[33] <> FallingEdge_DFlipFlop:dflipflop_mic16.port0
GPIO_1[34] <> <UNC>
GPIO_1[35] <> RisingEdge_DFlipFlop:dflipflop_mic13.port0
GPIO_1[35] <> FallingEdge_DFlipFlop:dflipflop_mic14.port0
CLOCK_27 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN5


|mic_array_test_1|hexdisplay_2dig:H1_H0
binary[0] => Decoder0.IN4
binary[1] => Decoder0.IN3
binary[2] => Decoder0.IN2
binary[3] => Decoder0.IN1
binary[4] => Decoder0.IN0
hex1[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
hex1[1] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
hex1[2] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
hex1[3] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
hex1[4] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
hex1[5] <= <VCC>
hex1[6] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
hex0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
hex0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|hexdisplay_2dig_v2:H7_H6
binary[0] => Decoder0.IN4
binary[1] => Decoder0.IN3
binary[2] => Decoder0.IN2
binary[3] => Decoder0.IN1
binary[4] => Decoder0.IN0
hex1[0] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
hex1[1] <= <GND>
hex1[2] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
hex1[3] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
hex1[4] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
hex1[5] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
hex1[6] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
hex0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
hex0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|clk_div:clk_div_12
clk => clk_track.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk_out <= clk_track.DB_MAX_OUTPUT_PORT_TYPE
reset => clk_track.ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR


|mic_array_test_1|clk_40khz:clk_40
clk => clk_track.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk_out <= clk_track.DB_MAX_OUTPUT_PORT_TYPE
reset => clk_track.ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR


|mic_array_test_1|inv_sig:inv_sig_1
clk_in => sig_reg.CLK
sig_in => sig_reg.DATAIN
sig_out <= sig_reg.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|signal_timing:signal_connections
clk_in => mic_on_wire.CLK
clk_in => transmitter_on_wire.CLK
clk_in => counter[0].CLK
clk_in => counter[1].CLK
clk_in => counter[2].CLK
clk_in => counter[3].CLK
clk_in => counter[4].CLK
clk_in => counter[5].CLK
clk_in => counter[6].CLK
clk_in => counter[7].CLK
clk_in => counter[8].CLK
clk_in => counter[9].CLK
clk_in => counter[10].CLK
clk_in => counter[11].CLK
clk_in => counter[12].CLK
clk_in => counter[13].CLK
clk_in => counter[14].CLK
clk_in => counter[15].CLK
clk_in => counter[16].CLK
clk_in => counter[17].CLK
clk_in => counter[18].CLK
clk_in => counter[19].CLK
clk_in => counter[20].CLK
clk_in => counter[21].CLK
clk_in => counter[22].CLK
clk_in => counter[23].CLK
clk_in => counter[24].CLK
clk_in => counter[25].CLK
clk_in => counter[26].CLK
clk_in => counter[27].CLK
clk_in => counter[28].CLK
clk_in => counter[29].CLK
clk_in => counter[30].CLK
clk_in => counter[31].CLK
reset => mic_on_wire.ACLR
reset => transmitter_on_wire.ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
reset => counter[16].ACLR
reset => counter[17].ACLR
reset => counter[18].ACLR
reset => counter[19].ACLR
reset => counter[20].ACLR
reset => counter[21].ACLR
reset => counter[22].ACLR
reset => counter[23].ACLR
reset => counter[24].ACLR
reset => counter[25].ACLR
reset => counter[26].ACLR
reset => counter[27].ACLR
reset => counter[28].ACLR
reset => counter[29].ACLR
reset => counter[30].ACLR
reset => counter[31].ACLR
transmitter_on <= transmitter_on_wire.DB_MAX_OUTPUT_PORT_TYPE
mic_on <= mic_on_wire.DB_MAX_OUTPUT_PORT_TYPE
mic_rec_delay[0] => Add1.IN64
mic_rec_delay[0] => Div0.IN41
mic_rec_delay[1] => Add1.IN63
mic_rec_delay[1] => Div0.IN40
mic_rec_delay[2] => Add1.IN61
mic_rec_delay[2] => Add1.IN62
mic_rec_delay[3] => Add1.IN59
mic_rec_delay[3] => Add1.IN60
mic_rec_delay[4] => Add1.IN57
mic_rec_delay[4] => Add1.IN58
mic_rec_delay[5] => Add1.IN55
mic_rec_delay[5] => Add1.IN56
mic_rec_delay[6] => Add1.IN53
mic_rec_delay[6] => Add1.IN54
mic_rec_delay[7] => Add1.IN51
mic_rec_delay[7] => Add1.IN52
mic_rec_delay[8] => Add1.IN49
mic_rec_delay[8] => Add1.IN50
mic_rec_delay[9] => Add1.IN47
mic_rec_delay[9] => Add1.IN48
mic_rec_delay[10] => Add1.IN45
mic_rec_delay[10] => Add1.IN46
mic_rec_delay[11] => Add1.IN43
mic_rec_delay[11] => Add1.IN44
mic_rec_delay[12] => Add1.IN41
mic_rec_delay[12] => Add1.IN42
mic_rec_delay[13] => Add1.IN39
mic_rec_delay[13] => Add1.IN40
mic_rec_delay[14] => Add1.IN37
mic_rec_delay[14] => Add1.IN38
mic_rec_delay[15] => Add1.IN35
mic_rec_delay[15] => Add1.IN36
mic_rec_delay[16] => Add1.IN33
mic_rec_delay[16] => Add1.IN34
mic_rec_delay[17] => Add1.IN31
mic_rec_delay[17] => Add1.IN32
mic_rec_delay[18] => Add1.IN29
mic_rec_delay[18] => Add1.IN30
mic_rec_delay[19] => Add1.IN27
mic_rec_delay[19] => Add1.IN28
mic_rec_delay[20] => Add1.IN25
mic_rec_delay[20] => Add1.IN26
mic_rec_delay[21] => Add1.IN23
mic_rec_delay[21] => Add1.IN24
mic_rec_delay[22] => Add1.IN21
mic_rec_delay[22] => Add1.IN22
mic_rec_delay[23] => Add1.IN19
mic_rec_delay[23] => Add1.IN20
mic_rec_delay[24] => Add1.IN17
mic_rec_delay[24] => Add1.IN18
mic_rec_delay[25] => Add1.IN15
mic_rec_delay[25] => Add1.IN16
mic_rec_delay[26] => Add1.IN13
mic_rec_delay[26] => Add1.IN14
mic_rec_delay[27] => Add1.IN11
mic_rec_delay[27] => Add1.IN12
mic_rec_delay[28] => Add1.IN9
mic_rec_delay[28] => Add1.IN10
mic_rec_delay[29] => Add1.IN7
mic_rec_delay[29] => Add1.IN8
mic_rec_delay[30] => Add1.IN5
mic_rec_delay[30] => Add1.IN6
mic_rec_delay[31] => Add1.IN3
mic_rec_delay[31] => Add1.IN4
transmitter_on_time[0] => LessThan1.IN32
transmitter_on_time[1] => Add0.IN2
transmitter_on_time[2] => Add0.IN1
transmitter_on_time[3] => Add0.IN29
transmitter_on_time[4] => Add0.IN28
transmitter_on_time[5] => Add0.IN27
transmitter_on_time[6] => Add0.IN0
transmitter_on_time[7] => Add0.IN26
transmitter_on_time[8] => Add0.IN25
transmitter_on_time[9] => Add0.IN24
transmitter_on_time[10] => Add0.IN23
transmitter_on_time[11] => Add0.IN22
transmitter_on_time[12] => Add0.IN21
transmitter_on_time[13] => Add0.IN20
transmitter_on_time[14] => Add0.IN19
transmitter_on_time[15] => Add0.IN18
transmitter_on_time[16] => Add0.IN17
transmitter_on_time[17] => Add0.IN16
transmitter_on_time[18] => Add0.IN15
transmitter_on_time[19] => Add0.IN14
transmitter_on_time[20] => Add0.IN13
transmitter_on_time[21] => Add0.IN12
transmitter_on_time[22] => Add0.IN11
transmitter_on_time[23] => Add0.IN10
transmitter_on_time[24] => Add0.IN9
transmitter_on_time[25] => Add0.IN8
transmitter_on_time[26] => Add0.IN7
transmitter_on_time[27] => Add0.IN6
transmitter_on_time[28] => Add0.IN5
transmitter_on_time[29] => Add0.IN4
transmitter_on_time[30] => ~NO_FANOUT~
transmitter_on_time[31] => ~NO_FANOUT~


|mic_array_test_1|transmitter_connection:transmitter_connect_p
clk_in => transmitter_pin_reg.CLK
clk_40khz => transmitter_pin_reg.DATAB
transmitter_pin <= transmitter_pin_reg.DB_MAX_OUTPUT_PORT_TYPE
transmitter_on => transmitter_pin_reg.OUTPUTSELECT


|mic_array_test_1|transmitter_connection:transmitter_connect_n
clk_in => transmitter_pin_reg.CLK
clk_40khz => transmitter_pin_reg.DATAB
transmitter_pin <= transmitter_pin_reg.DB_MAX_OUTPUT_PORT_TYPE
transmitter_on => transmitter_pin_reg.OUTPUTSELECT


|mic_array_test_1|RisingEdge_DFlipFlop:dflipflop_mic1
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|RisingEdge_DFlipFlop:dflipflop_mic3
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|RisingEdge_DFlipFlop:dflipflop_mic5
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|RisingEdge_DFlipFlop:dflipflop_mic7
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|RisingEdge_DFlipFlop:dflipflop_mic9
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|RisingEdge_DFlipFlop:dflipflop_mic11
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|RisingEdge_DFlipFlop:dflipflop_mic13
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|RisingEdge_DFlipFlop:dflipflop_mic15
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|FallingEdge_DFlipFlop:dflipflop_mic2
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|FallingEdge_DFlipFlop:dflipflop_mic4
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|FallingEdge_DFlipFlop:dflipflop_mic6
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|FallingEdge_DFlipFlop:dflipflop_mic8
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|FallingEdge_DFlipFlop:dflipflop_mic10
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|FallingEdge_DFlipFlop:dflipflop_mic12
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|FallingEdge_DFlipFlop:dflipflop_mic14
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|FallingEdge_DFlipFlop:dflipflop_mic16
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic
clk_in => clk_in.IN1
mic_in => in_data.DATAB
filter_out[0] <= cic_filter:cic_filter_inst.out_data
filter_out[1] <= cic_filter:cic_filter_inst.out_data
filter_out[2] <= cic_filter:cic_filter_inst.out_data
filter_out[3] <= cic_filter:cic_filter_inst.out_data
filter_out[4] <= cic_filter:cic_filter_inst.out_data
filter_out[5] <= cic_filter:cic_filter_inst.out_data
filter_out[6] <= cic_filter:cic_filter_inst.out_data
filter_out[7] <= cic_filter:cic_filter_inst.out_data
filter_out[8] <= cic_filter:cic_filter_inst.out_data
filter_out[9] <= cic_filter:cic_filter_inst.out_data
filter_out[10] <= cic_filter:cic_filter_inst.out_data
filter_out[11] <= cic_filter:cic_filter_inst.out_data
filter_out[12] <= cic_filter:cic_filter_inst.out_data
filter_out[13] <= cic_filter:cic_filter_inst.out_data
filter_out[14] <= cic_filter:cic_filter_inst.out_data
filter_out[15] <= cic_filter:cic_filter_inst.out_data
switch_reset => switch_reset.IN1
out_valid_clk <= cic_filter:cic_filter_inst.out_valid


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data => in_data.IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[1] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[2] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[3] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[4] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[5] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[6] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[7] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[8] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[9] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[10] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[11] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[12] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[13] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[14] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[15] <= cic_filter_cic:cic_filter_cic_inst.out_data
in_ready <= cic_filter_cic:cic_filter_cic_inst.in_ready
out_valid <= cic_filter_cic:cic_filter_cic_inst.out_valid
out_error[0] <= cic_filter_cic:cic_filter_cic_inst.out_error
out_error[1] <= cic_filter_cic:cic_filter_cic_inst.out_error


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst
in_data[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_data[0]
in_valid => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_valid
out_ready => auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_ready
clk => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.clk
clk => auk_dspip_avalon_streaming_source_cic_130:aii_source.clk
clk => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk
clk => cic_filter_cic_core:cic_core.clk
clken => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk_en
reset_n => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_cic_130:aii_source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.reset_n
in_ready <= auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_ready
in_error[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[0]
in_error[1] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[1]
out_error[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[0]
out_error[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[1]
out_data[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[0]
out_data[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[1]
out_data[2] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[2]
out_data[3] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[3]
out_data[4] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[4]
out_data[5] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[5]
out_data[6] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[6]
out_data[7] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[7]
out_data[8] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[8]
out_data[9] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[9]
out_data[10] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[10]
out_data[11] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[11]
out_data[12] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[12]
out_data[13] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[13]
out_data[14] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[14]
out_data[15] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[15]
out_valid <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_valid


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink
clk => scfifo:normal_fifo:fifo_eab_off:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_off:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[0]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[1]
send_eop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[2]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
wrreq => a_fffifo:subfifo.wreq
wrreq => _.IN1
wrreq => _.IN0
rdreq => a_fffifo:subfifo.rreq
rdreq => _.IN0
rdreq => _.IN1
clock => a_fffifo:subfifo.clock
clock => sm_almost_full.IN1
aclr => a_fffifo:subfifo.aclr
aclr => sm_almost_full.IN1
sclr => a_fffifo:subfifo.sclr
sclr => _.IN0
sclr => _.IN0
empty <= a_fffifo:subfifo.empty
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= state_af.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:data_node[0][3].enable
wreq => lpm_ff:data_node[0][2].enable
wreq => lpm_ff:data_node[0][1].enable
wreq => lpm_ff:data_node[0][0].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:data_node[0][3].clock
clock => lpm_ff:data_node[0][2].clock
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][3].aclr
aclr => lpm_ff:data_node[0][2].aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_nmc:auto_generated.data[0]
data[0][1] => mux_nmc:auto_generated.data[1]
data[0][2] => mux_nmc:auto_generated.data[2]
data[1][0] => mux_nmc:auto_generated.data[3]
data[1][1] => mux_nmc:auto_generated.data[4]
data[1][2] => mux_nmc:auto_generated.data[5]
sel[0] => mux_nmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nmc:auto_generated.result[0]
result[1] <= mux_nmc:auto_generated.result[1]
result[2] <= mux_nmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_nmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_g6f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_g6f:auto_generated.cnt_en
updown => cntr_g6f:auto_generated.updown
aclr => cntr_g6f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_g6f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g6f:auto_generated.q[0]
q[1] <= cntr_g6f:auto_generated.q[1]
q[2] <= cntr_g6f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_source_cic_130:aii_source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_controller_cic_130:aii_controller
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.clk
clk => latency_cnt[0].CLK
clk => latency_cnt[1].CLK
clk => latency_cnt[2].CLK
clk => sample_state.CLK
clk => state.CLK
clk => ena_diff[0].CLK
clk => ena_diff[1].CLK
clk => ena_diff[2].CLK
clk => ena_diff[3].CLK
clk => ena_diff[4].CLK
clk => ena_diff[5].CLK
clk => rate_cnt[0].CLK
clk => rate_cnt[1].CLK
clk => rate_cnt[2].CLK
clk => rate_cnt[3].CLK
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.clk
clk => scfifo:in_fifo.clock
clk => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.clk
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.reset
reset => latency_cnt[0].ACLR
reset => latency_cnt[1].ACLR
reset => latency_cnt[2].ACLR
reset => sample_state.ACLR
reset => state.ACLR
reset => ena_diff[0].ACLR
reset => ena_diff[1].ACLR
reset => ena_diff[2].ACLR
reset => ena_diff[3].ACLR
reset => ena_diff[4].ACLR
reset => ena_diff[5].ACLR
reset => rate_cnt[0].ACLR
reset => rate_cnt[1].ACLR
reset => rate_cnt[2].ACLR
reset => rate_cnt[3].ACLR
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.reset
reset => scfifo:in_fifo.aclr
reset => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.reset
ena => fifo_rdreq.IN1
ena => ena_diff_s[1].IN1
ena => ena_diff_s[2].IN1
ena => ena_diff_s[3].IN1
ena => ena_diff_s[4].IN1
ena => ena_diff_s[5].IN1
ena => ena_dsample.IN1
ena => fifo_wrreq.IN1
ena => rate_cnt_proc.IN1
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.ena
ena => latency_cnt[0].ENA
ena => state.ENA
ena => sample_state.ENA
ena => latency_cnt[2].ENA
ena => latency_cnt[1].ENA
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[16]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[15]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[14]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[13]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[12]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[11]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[10]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[9]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[8]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[7]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[6]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[5]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[4]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[3]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[2]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[1]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[0]
dout_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[1]
dout[1] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[2]
dout[2] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[3]
dout[3] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[4]
dout[4] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[5]
dout[5] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[6]
dout[6] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[7]
dout[7] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[8]
dout[8] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[9]
dout[9] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[10]
dout[10] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[11]
dout[11] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[12]
dout[12] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[13]
dout[13] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[14]
dout[14] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[15]
dout[15] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[16]
din_ready <= <VCC>


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo
data[0] => a_regfifo:subfifo.data[0]
data[1] => a_regfifo:subfifo.data[1]
data[2] => a_regfifo:subfifo.data[2]
data[3] => a_regfifo:subfifo.data[3]
data[4] => a_regfifo:subfifo.data[4]
data[5] => a_regfifo:subfifo.data[5]
data[6] => a_regfifo:subfifo.data[6]
data[7] => a_regfifo:subfifo.data[7]
data[8] => a_regfifo:subfifo.data[8]
data[9] => a_regfifo:subfifo.data[9]
data[10] => a_regfifo:subfifo.data[10]
data[11] => a_regfifo:subfifo.data[11]
data[12] => a_regfifo:subfifo.data[12]
data[13] => a_regfifo:subfifo.data[13]
data[14] => a_regfifo:subfifo.data[14]
data[15] => a_regfifo:subfifo.data[15]
data[16] => a_regfifo:subfifo.data[16]
q[0] <= a_regfifo:subfifo.q[0]
q[1] <= a_regfifo:subfifo.q[1]
q[2] <= a_regfifo:subfifo.q[2]
q[3] <= a_regfifo:subfifo.q[3]
q[4] <= a_regfifo:subfifo.q[4]
q[5] <= a_regfifo:subfifo.q[5]
q[6] <= a_regfifo:subfifo.q[6]
q[7] <= a_regfifo:subfifo.q[7]
q[8] <= a_regfifo:subfifo.q[8]
q[9] <= a_regfifo:subfifo.q[9]
q[10] <= a_regfifo:subfifo.q[10]
q[11] <= a_regfifo:subfifo.q[11]
q[12] <= a_regfifo:subfifo.q[12]
q[13] <= a_regfifo:subfifo.q[13]
q[14] <= a_regfifo:subfifo.q[14]
q[15] <= a_regfifo:subfifo.q[15]
q[16] <= a_regfifo:subfifo.q[16]
wrreq => a_regfifo:subfifo.wreq
rdreq => a_regfifo:subfifo.rreq
clock => a_regfifo:subfifo.clock
aclr => a_regfifo:subfifo.aclr
sclr => a_regfifo:subfifo.sclr
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo
data[0] => dff_fifo[0].DATAIN
data[1] => dff_fifo[1].DATAIN
data[2] => dff_fifo[2].DATAIN
data[3] => dff_fifo[3].DATAIN
data[4] => dff_fifo[4].DATAIN
data[5] => dff_fifo[5].DATAIN
data[6] => dff_fifo[6].DATAIN
data[7] => dff_fifo[7].DATAIN
data[8] => dff_fifo[8].DATAIN
data[9] => dff_fifo[9].DATAIN
data[10] => dff_fifo[10].DATAIN
data[11] => dff_fifo[11].DATAIN
data[12] => dff_fifo[12].DATAIN
data[13] => dff_fifo[13].DATAIN
data[14] => dff_fifo[14].DATAIN
data[15] => dff_fifo[15].DATAIN
data[16] => dff_fifo[16].DATAIN
q[0] <= dff_ra[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dff_ra[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dff_ra[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dff_ra[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dff_ra[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dff_ra[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dff_ra[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dff_ra[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dff_ra[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dff_ra[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dff_ra[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dff_ra[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dff_ra[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dff_ra[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dff_ra[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dff_ra[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dff_ra[16].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0
rreq => valid_rreq.IN0
clock => dff_fifo[16].CLK
clock => dff_fifo[15].CLK
clock => dff_fifo[14].CLK
clock => dff_fifo[13].CLK
clock => dff_fifo[12].CLK
clock => dff_fifo[11].CLK
clock => dff_fifo[10].CLK
clock => dff_fifo[9].CLK
clock => dff_fifo[8].CLK
clock => dff_fifo[7].CLK
clock => dff_fifo[6].CLK
clock => dff_fifo[5].CLK
clock => dff_fifo[4].CLK
clock => dff_fifo[3].CLK
clock => dff_fifo[2].CLK
clock => dff_fifo[1].CLK
clock => dff_fifo[0].CLK
clock => dff_full.CLK
clock => dff_ra[16].CLK
clock => dff_ra[15].CLK
clock => dff_ra[14].CLK
clock => dff_ra[13].CLK
clock => dff_ra[12].CLK
clock => dff_ra[11].CLK
clock => dff_ra[10].CLK
clock => dff_ra[9].CLK
clock => dff_ra[8].CLK
clock => dff_ra[7].CLK
clock => dff_ra[6].CLK
clock => dff_ra[5].CLK
clock => dff_ra[4].CLK
clock => dff_ra[3].CLK
clock => dff_ra[2].CLK
clock => dff_ra[1].CLK
clock => dff_ra[0].CLK
aclr => dff_ra[16].IN0
aclr => dff_fifo[16].IN0
aclr => dff_full.IN0
sclr => _.IN0
sclr => _.IN0
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= dff_full.DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= dff_full.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_downsample_cic_130:auk_dspip_downsample_inst
clk => counter_ch.CLK
clk => counter_fs[0].CLK
clk => counter_fs[1].CLK
clk => counter_fs[2].CLK
clk => counter_fs[3].CLK
ena => rate_counter.IN1
ena => dout_valid.IN1
ena => counter_ch.ENA
reset => counter_ch.ACLR
reset => counter_fs[0].ACLR
reset => counter_fs[1].ACLR
reset => counter_fs[2].ACLR
reset => counter_fs[3].ACLR
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_7_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic
clk_in => clk_in.IN1
mic_in => in_data.DATAB
filter_out[0] <= cic_filter:cic_filter_inst.out_data
filter_out[1] <= cic_filter:cic_filter_inst.out_data
filter_out[2] <= cic_filter:cic_filter_inst.out_data
filter_out[3] <= cic_filter:cic_filter_inst.out_data
filter_out[4] <= cic_filter:cic_filter_inst.out_data
filter_out[5] <= cic_filter:cic_filter_inst.out_data
filter_out[6] <= cic_filter:cic_filter_inst.out_data
filter_out[7] <= cic_filter:cic_filter_inst.out_data
filter_out[8] <= cic_filter:cic_filter_inst.out_data
filter_out[9] <= cic_filter:cic_filter_inst.out_data
filter_out[10] <= cic_filter:cic_filter_inst.out_data
filter_out[11] <= cic_filter:cic_filter_inst.out_data
filter_out[12] <= cic_filter:cic_filter_inst.out_data
filter_out[13] <= cic_filter:cic_filter_inst.out_data
filter_out[14] <= cic_filter:cic_filter_inst.out_data
filter_out[15] <= cic_filter:cic_filter_inst.out_data
switch_reset => switch_reset.IN1
out_valid_clk <= cic_filter:cic_filter_inst.out_valid


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data => in_data.IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[1] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[2] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[3] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[4] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[5] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[6] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[7] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[8] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[9] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[10] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[11] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[12] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[13] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[14] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[15] <= cic_filter_cic:cic_filter_cic_inst.out_data
in_ready <= cic_filter_cic:cic_filter_cic_inst.in_ready
out_valid <= cic_filter_cic:cic_filter_cic_inst.out_valid
out_error[0] <= cic_filter_cic:cic_filter_cic_inst.out_error
out_error[1] <= cic_filter_cic:cic_filter_cic_inst.out_error


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst
in_data[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_data[0]
in_valid => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_valid
out_ready => auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_ready
clk => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.clk
clk => auk_dspip_avalon_streaming_source_cic_130:aii_source.clk
clk => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk
clk => cic_filter_cic_core:cic_core.clk
clken => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk_en
reset_n => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_cic_130:aii_source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.reset_n
in_ready <= auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_ready
in_error[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[0]
in_error[1] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[1]
out_error[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[0]
out_error[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[1]
out_data[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[0]
out_data[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[1]
out_data[2] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[2]
out_data[3] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[3]
out_data[4] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[4]
out_data[5] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[5]
out_data[6] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[6]
out_data[7] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[7]
out_data[8] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[8]
out_data[9] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[9]
out_data[10] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[10]
out_data[11] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[11]
out_data[12] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[12]
out_data[13] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[13]
out_data[14] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[14]
out_data[15] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[15]
out_valid <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_valid


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink
clk => scfifo:normal_fifo:fifo_eab_off:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_off:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[0]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[1]
send_eop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[2]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
wrreq => a_fffifo:subfifo.wreq
wrreq => _.IN1
wrreq => _.IN0
rdreq => a_fffifo:subfifo.rreq
rdreq => _.IN0
rdreq => _.IN1
clock => a_fffifo:subfifo.clock
clock => sm_almost_full.IN1
aclr => a_fffifo:subfifo.aclr
aclr => sm_almost_full.IN1
sclr => a_fffifo:subfifo.sclr
sclr => _.IN0
sclr => _.IN0
empty <= a_fffifo:subfifo.empty
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= state_af.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:data_node[0][3].enable
wreq => lpm_ff:data_node[0][2].enable
wreq => lpm_ff:data_node[0][1].enable
wreq => lpm_ff:data_node[0][0].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:data_node[0][3].clock
clock => lpm_ff:data_node[0][2].clock
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][3].aclr
aclr => lpm_ff:data_node[0][2].aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_nmc:auto_generated.data[0]
data[0][1] => mux_nmc:auto_generated.data[1]
data[0][2] => mux_nmc:auto_generated.data[2]
data[1][0] => mux_nmc:auto_generated.data[3]
data[1][1] => mux_nmc:auto_generated.data[4]
data[1][2] => mux_nmc:auto_generated.data[5]
sel[0] => mux_nmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nmc:auto_generated.result[0]
result[1] <= mux_nmc:auto_generated.result[1]
result[2] <= mux_nmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_nmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_g6f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_g6f:auto_generated.cnt_en
updown => cntr_g6f:auto_generated.updown
aclr => cntr_g6f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_g6f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g6f:auto_generated.q[0]
q[1] <= cntr_g6f:auto_generated.q[1]
q[2] <= cntr_g6f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_source_cic_130:aii_source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_controller_cic_130:aii_controller
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.clk
clk => latency_cnt[0].CLK
clk => latency_cnt[1].CLK
clk => latency_cnt[2].CLK
clk => sample_state.CLK
clk => state.CLK
clk => ena_diff[0].CLK
clk => ena_diff[1].CLK
clk => ena_diff[2].CLK
clk => ena_diff[3].CLK
clk => ena_diff[4].CLK
clk => ena_diff[5].CLK
clk => rate_cnt[0].CLK
clk => rate_cnt[1].CLK
clk => rate_cnt[2].CLK
clk => rate_cnt[3].CLK
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.clk
clk => scfifo:in_fifo.clock
clk => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.clk
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.reset
reset => latency_cnt[0].ACLR
reset => latency_cnt[1].ACLR
reset => latency_cnt[2].ACLR
reset => sample_state.ACLR
reset => state.ACLR
reset => ena_diff[0].ACLR
reset => ena_diff[1].ACLR
reset => ena_diff[2].ACLR
reset => ena_diff[3].ACLR
reset => ena_diff[4].ACLR
reset => ena_diff[5].ACLR
reset => rate_cnt[0].ACLR
reset => rate_cnt[1].ACLR
reset => rate_cnt[2].ACLR
reset => rate_cnt[3].ACLR
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.reset
reset => scfifo:in_fifo.aclr
reset => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.reset
ena => fifo_rdreq.IN1
ena => ena_diff_s[1].IN1
ena => ena_diff_s[2].IN1
ena => ena_diff_s[3].IN1
ena => ena_diff_s[4].IN1
ena => ena_diff_s[5].IN1
ena => ena_dsample.IN1
ena => fifo_wrreq.IN1
ena => rate_cnt_proc.IN1
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.ena
ena => latency_cnt[0].ENA
ena => state.ENA
ena => sample_state.ENA
ena => latency_cnt[2].ENA
ena => latency_cnt[1].ENA
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[16]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[15]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[14]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[13]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[12]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[11]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[10]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[9]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[8]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[7]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[6]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[5]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[4]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[3]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[2]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[1]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[0]
dout_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[1]
dout[1] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[2]
dout[2] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[3]
dout[3] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[4]
dout[4] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[5]
dout[5] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[6]
dout[6] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[7]
dout[7] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[8]
dout[8] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[9]
dout[9] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[10]
dout[10] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[11]
dout[11] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[12]
dout[12] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[13]
dout[13] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[14]
dout[14] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[15]
dout[15] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[16]
din_ready <= <VCC>


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo
data[0] => a_regfifo:subfifo.data[0]
data[1] => a_regfifo:subfifo.data[1]
data[2] => a_regfifo:subfifo.data[2]
data[3] => a_regfifo:subfifo.data[3]
data[4] => a_regfifo:subfifo.data[4]
data[5] => a_regfifo:subfifo.data[5]
data[6] => a_regfifo:subfifo.data[6]
data[7] => a_regfifo:subfifo.data[7]
data[8] => a_regfifo:subfifo.data[8]
data[9] => a_regfifo:subfifo.data[9]
data[10] => a_regfifo:subfifo.data[10]
data[11] => a_regfifo:subfifo.data[11]
data[12] => a_regfifo:subfifo.data[12]
data[13] => a_regfifo:subfifo.data[13]
data[14] => a_regfifo:subfifo.data[14]
data[15] => a_regfifo:subfifo.data[15]
data[16] => a_regfifo:subfifo.data[16]
q[0] <= a_regfifo:subfifo.q[0]
q[1] <= a_regfifo:subfifo.q[1]
q[2] <= a_regfifo:subfifo.q[2]
q[3] <= a_regfifo:subfifo.q[3]
q[4] <= a_regfifo:subfifo.q[4]
q[5] <= a_regfifo:subfifo.q[5]
q[6] <= a_regfifo:subfifo.q[6]
q[7] <= a_regfifo:subfifo.q[7]
q[8] <= a_regfifo:subfifo.q[8]
q[9] <= a_regfifo:subfifo.q[9]
q[10] <= a_regfifo:subfifo.q[10]
q[11] <= a_regfifo:subfifo.q[11]
q[12] <= a_regfifo:subfifo.q[12]
q[13] <= a_regfifo:subfifo.q[13]
q[14] <= a_regfifo:subfifo.q[14]
q[15] <= a_regfifo:subfifo.q[15]
q[16] <= a_regfifo:subfifo.q[16]
wrreq => a_regfifo:subfifo.wreq
rdreq => a_regfifo:subfifo.rreq
clock => a_regfifo:subfifo.clock
aclr => a_regfifo:subfifo.aclr
sclr => a_regfifo:subfifo.sclr
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo
data[0] => dff_fifo[0].DATAIN
data[1] => dff_fifo[1].DATAIN
data[2] => dff_fifo[2].DATAIN
data[3] => dff_fifo[3].DATAIN
data[4] => dff_fifo[4].DATAIN
data[5] => dff_fifo[5].DATAIN
data[6] => dff_fifo[6].DATAIN
data[7] => dff_fifo[7].DATAIN
data[8] => dff_fifo[8].DATAIN
data[9] => dff_fifo[9].DATAIN
data[10] => dff_fifo[10].DATAIN
data[11] => dff_fifo[11].DATAIN
data[12] => dff_fifo[12].DATAIN
data[13] => dff_fifo[13].DATAIN
data[14] => dff_fifo[14].DATAIN
data[15] => dff_fifo[15].DATAIN
data[16] => dff_fifo[16].DATAIN
q[0] <= dff_ra[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dff_ra[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dff_ra[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dff_ra[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dff_ra[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dff_ra[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dff_ra[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dff_ra[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dff_ra[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dff_ra[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dff_ra[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dff_ra[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dff_ra[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dff_ra[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dff_ra[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dff_ra[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dff_ra[16].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0
rreq => valid_rreq.IN0
clock => dff_fifo[16].CLK
clock => dff_fifo[15].CLK
clock => dff_fifo[14].CLK
clock => dff_fifo[13].CLK
clock => dff_fifo[12].CLK
clock => dff_fifo[11].CLK
clock => dff_fifo[10].CLK
clock => dff_fifo[9].CLK
clock => dff_fifo[8].CLK
clock => dff_fifo[7].CLK
clock => dff_fifo[6].CLK
clock => dff_fifo[5].CLK
clock => dff_fifo[4].CLK
clock => dff_fifo[3].CLK
clock => dff_fifo[2].CLK
clock => dff_fifo[1].CLK
clock => dff_fifo[0].CLK
clock => dff_full.CLK
clock => dff_ra[16].CLK
clock => dff_ra[15].CLK
clock => dff_ra[14].CLK
clock => dff_ra[13].CLK
clock => dff_ra[12].CLK
clock => dff_ra[11].CLK
clock => dff_ra[10].CLK
clock => dff_ra[9].CLK
clock => dff_ra[8].CLK
clock => dff_ra[7].CLK
clock => dff_ra[6].CLK
clock => dff_ra[5].CLK
clock => dff_ra[4].CLK
clock => dff_ra[3].CLK
clock => dff_ra[2].CLK
clock => dff_ra[1].CLK
clock => dff_ra[0].CLK
aclr => dff_ra[16].IN0
aclr => dff_fifo[16].IN0
aclr => dff_full.IN0
sclr => _.IN0
sclr => _.IN0
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= dff_full.DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= dff_full.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_downsample_cic_130:auk_dspip_downsample_inst
clk => counter_ch.CLK
clk => counter_fs[0].CLK
clk => counter_fs[1].CLK
clk => counter_fs[2].CLK
clk => counter_fs[3].CLK
ena => rate_counter.IN1
ena => dout_valid.IN1
ena => counter_ch.ENA
reset => counter_ch.ACLR
reset => counter_fs[0].ACLR
reset => counter_fs[1].ACLR
reset => counter_fs[2].ACLR
reset => counter_fs[3].ACLR
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_1_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic
clk_in => clk_in.IN1
mic_in => in_data.DATAB
filter_out[0] <= cic_filter:cic_filter_inst.out_data
filter_out[1] <= cic_filter:cic_filter_inst.out_data
filter_out[2] <= cic_filter:cic_filter_inst.out_data
filter_out[3] <= cic_filter:cic_filter_inst.out_data
filter_out[4] <= cic_filter:cic_filter_inst.out_data
filter_out[5] <= cic_filter:cic_filter_inst.out_data
filter_out[6] <= cic_filter:cic_filter_inst.out_data
filter_out[7] <= cic_filter:cic_filter_inst.out_data
filter_out[8] <= cic_filter:cic_filter_inst.out_data
filter_out[9] <= cic_filter:cic_filter_inst.out_data
filter_out[10] <= cic_filter:cic_filter_inst.out_data
filter_out[11] <= cic_filter:cic_filter_inst.out_data
filter_out[12] <= cic_filter:cic_filter_inst.out_data
filter_out[13] <= cic_filter:cic_filter_inst.out_data
filter_out[14] <= cic_filter:cic_filter_inst.out_data
filter_out[15] <= cic_filter:cic_filter_inst.out_data
switch_reset => switch_reset.IN1
out_valid_clk <= cic_filter:cic_filter_inst.out_valid


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data => in_data.IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[1] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[2] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[3] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[4] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[5] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[6] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[7] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[8] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[9] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[10] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[11] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[12] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[13] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[14] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[15] <= cic_filter_cic:cic_filter_cic_inst.out_data
in_ready <= cic_filter_cic:cic_filter_cic_inst.in_ready
out_valid <= cic_filter_cic:cic_filter_cic_inst.out_valid
out_error[0] <= cic_filter_cic:cic_filter_cic_inst.out_error
out_error[1] <= cic_filter_cic:cic_filter_cic_inst.out_error


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst
in_data[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_data[0]
in_valid => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_valid
out_ready => auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_ready
clk => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.clk
clk => auk_dspip_avalon_streaming_source_cic_130:aii_source.clk
clk => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk
clk => cic_filter_cic_core:cic_core.clk
clken => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk_en
reset_n => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_cic_130:aii_source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.reset_n
in_ready <= auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_ready
in_error[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[0]
in_error[1] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[1]
out_error[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[0]
out_error[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[1]
out_data[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[0]
out_data[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[1]
out_data[2] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[2]
out_data[3] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[3]
out_data[4] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[4]
out_data[5] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[5]
out_data[6] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[6]
out_data[7] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[7]
out_data[8] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[8]
out_data[9] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[9]
out_data[10] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[10]
out_data[11] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[11]
out_data[12] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[12]
out_data[13] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[13]
out_data[14] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[14]
out_data[15] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[15]
out_valid <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_valid


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink
clk => scfifo:normal_fifo:fifo_eab_off:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_off:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[0]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[1]
send_eop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[2]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
wrreq => a_fffifo:subfifo.wreq
wrreq => _.IN1
wrreq => _.IN0
rdreq => a_fffifo:subfifo.rreq
rdreq => _.IN0
rdreq => _.IN1
clock => a_fffifo:subfifo.clock
clock => sm_almost_full.IN1
aclr => a_fffifo:subfifo.aclr
aclr => sm_almost_full.IN1
sclr => a_fffifo:subfifo.sclr
sclr => _.IN0
sclr => _.IN0
empty <= a_fffifo:subfifo.empty
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= state_af.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:data_node[0][3].enable
wreq => lpm_ff:data_node[0][2].enable
wreq => lpm_ff:data_node[0][1].enable
wreq => lpm_ff:data_node[0][0].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:data_node[0][3].clock
clock => lpm_ff:data_node[0][2].clock
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][3].aclr
aclr => lpm_ff:data_node[0][2].aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_nmc:auto_generated.data[0]
data[0][1] => mux_nmc:auto_generated.data[1]
data[0][2] => mux_nmc:auto_generated.data[2]
data[1][0] => mux_nmc:auto_generated.data[3]
data[1][1] => mux_nmc:auto_generated.data[4]
data[1][2] => mux_nmc:auto_generated.data[5]
sel[0] => mux_nmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nmc:auto_generated.result[0]
result[1] <= mux_nmc:auto_generated.result[1]
result[2] <= mux_nmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_nmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_g6f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_g6f:auto_generated.cnt_en
updown => cntr_g6f:auto_generated.updown
aclr => cntr_g6f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_g6f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g6f:auto_generated.q[0]
q[1] <= cntr_g6f:auto_generated.q[1]
q[2] <= cntr_g6f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_source_cic_130:aii_source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_controller_cic_130:aii_controller
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.clk
clk => latency_cnt[0].CLK
clk => latency_cnt[1].CLK
clk => latency_cnt[2].CLK
clk => sample_state.CLK
clk => state.CLK
clk => ena_diff[0].CLK
clk => ena_diff[1].CLK
clk => ena_diff[2].CLK
clk => ena_diff[3].CLK
clk => ena_diff[4].CLK
clk => ena_diff[5].CLK
clk => rate_cnt[0].CLK
clk => rate_cnt[1].CLK
clk => rate_cnt[2].CLK
clk => rate_cnt[3].CLK
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.clk
clk => scfifo:in_fifo.clock
clk => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.clk
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.reset
reset => latency_cnt[0].ACLR
reset => latency_cnt[1].ACLR
reset => latency_cnt[2].ACLR
reset => sample_state.ACLR
reset => state.ACLR
reset => ena_diff[0].ACLR
reset => ena_diff[1].ACLR
reset => ena_diff[2].ACLR
reset => ena_diff[3].ACLR
reset => ena_diff[4].ACLR
reset => ena_diff[5].ACLR
reset => rate_cnt[0].ACLR
reset => rate_cnt[1].ACLR
reset => rate_cnt[2].ACLR
reset => rate_cnt[3].ACLR
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.reset
reset => scfifo:in_fifo.aclr
reset => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.reset
ena => fifo_rdreq.IN1
ena => ena_diff_s[1].IN1
ena => ena_diff_s[2].IN1
ena => ena_diff_s[3].IN1
ena => ena_diff_s[4].IN1
ena => ena_diff_s[5].IN1
ena => ena_dsample.IN1
ena => fifo_wrreq.IN1
ena => rate_cnt_proc.IN1
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.ena
ena => latency_cnt[0].ENA
ena => state.ENA
ena => sample_state.ENA
ena => latency_cnt[2].ENA
ena => latency_cnt[1].ENA
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[16]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[15]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[14]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[13]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[12]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[11]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[10]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[9]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[8]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[7]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[6]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[5]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[4]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[3]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[2]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[1]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[0]
dout_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[1]
dout[1] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[2]
dout[2] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[3]
dout[3] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[4]
dout[4] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[5]
dout[5] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[6]
dout[6] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[7]
dout[7] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[8]
dout[8] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[9]
dout[9] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[10]
dout[10] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[11]
dout[11] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[12]
dout[12] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[13]
dout[13] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[14]
dout[14] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[15]
dout[15] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[16]
din_ready <= <VCC>


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo
data[0] => a_regfifo:subfifo.data[0]
data[1] => a_regfifo:subfifo.data[1]
data[2] => a_regfifo:subfifo.data[2]
data[3] => a_regfifo:subfifo.data[3]
data[4] => a_regfifo:subfifo.data[4]
data[5] => a_regfifo:subfifo.data[5]
data[6] => a_regfifo:subfifo.data[6]
data[7] => a_regfifo:subfifo.data[7]
data[8] => a_regfifo:subfifo.data[8]
data[9] => a_regfifo:subfifo.data[9]
data[10] => a_regfifo:subfifo.data[10]
data[11] => a_regfifo:subfifo.data[11]
data[12] => a_regfifo:subfifo.data[12]
data[13] => a_regfifo:subfifo.data[13]
data[14] => a_regfifo:subfifo.data[14]
data[15] => a_regfifo:subfifo.data[15]
data[16] => a_regfifo:subfifo.data[16]
q[0] <= a_regfifo:subfifo.q[0]
q[1] <= a_regfifo:subfifo.q[1]
q[2] <= a_regfifo:subfifo.q[2]
q[3] <= a_regfifo:subfifo.q[3]
q[4] <= a_regfifo:subfifo.q[4]
q[5] <= a_regfifo:subfifo.q[5]
q[6] <= a_regfifo:subfifo.q[6]
q[7] <= a_regfifo:subfifo.q[7]
q[8] <= a_regfifo:subfifo.q[8]
q[9] <= a_regfifo:subfifo.q[9]
q[10] <= a_regfifo:subfifo.q[10]
q[11] <= a_regfifo:subfifo.q[11]
q[12] <= a_regfifo:subfifo.q[12]
q[13] <= a_regfifo:subfifo.q[13]
q[14] <= a_regfifo:subfifo.q[14]
q[15] <= a_regfifo:subfifo.q[15]
q[16] <= a_regfifo:subfifo.q[16]
wrreq => a_regfifo:subfifo.wreq
rdreq => a_regfifo:subfifo.rreq
clock => a_regfifo:subfifo.clock
aclr => a_regfifo:subfifo.aclr
sclr => a_regfifo:subfifo.sclr
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo
data[0] => dff_fifo[0].DATAIN
data[1] => dff_fifo[1].DATAIN
data[2] => dff_fifo[2].DATAIN
data[3] => dff_fifo[3].DATAIN
data[4] => dff_fifo[4].DATAIN
data[5] => dff_fifo[5].DATAIN
data[6] => dff_fifo[6].DATAIN
data[7] => dff_fifo[7].DATAIN
data[8] => dff_fifo[8].DATAIN
data[9] => dff_fifo[9].DATAIN
data[10] => dff_fifo[10].DATAIN
data[11] => dff_fifo[11].DATAIN
data[12] => dff_fifo[12].DATAIN
data[13] => dff_fifo[13].DATAIN
data[14] => dff_fifo[14].DATAIN
data[15] => dff_fifo[15].DATAIN
data[16] => dff_fifo[16].DATAIN
q[0] <= dff_ra[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dff_ra[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dff_ra[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dff_ra[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dff_ra[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dff_ra[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dff_ra[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dff_ra[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dff_ra[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dff_ra[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dff_ra[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dff_ra[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dff_ra[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dff_ra[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dff_ra[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dff_ra[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dff_ra[16].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0
rreq => valid_rreq.IN0
clock => dff_fifo[16].CLK
clock => dff_fifo[15].CLK
clock => dff_fifo[14].CLK
clock => dff_fifo[13].CLK
clock => dff_fifo[12].CLK
clock => dff_fifo[11].CLK
clock => dff_fifo[10].CLK
clock => dff_fifo[9].CLK
clock => dff_fifo[8].CLK
clock => dff_fifo[7].CLK
clock => dff_fifo[6].CLK
clock => dff_fifo[5].CLK
clock => dff_fifo[4].CLK
clock => dff_fifo[3].CLK
clock => dff_fifo[2].CLK
clock => dff_fifo[1].CLK
clock => dff_fifo[0].CLK
clock => dff_full.CLK
clock => dff_ra[16].CLK
clock => dff_ra[15].CLK
clock => dff_ra[14].CLK
clock => dff_ra[13].CLK
clock => dff_ra[12].CLK
clock => dff_ra[11].CLK
clock => dff_ra[10].CLK
clock => dff_ra[9].CLK
clock => dff_ra[8].CLK
clock => dff_ra[7].CLK
clock => dff_ra[6].CLK
clock => dff_ra[5].CLK
clock => dff_ra[4].CLK
clock => dff_ra[3].CLK
clock => dff_ra[2].CLK
clock => dff_ra[1].CLK
clock => dff_ra[0].CLK
aclr => dff_ra[16].IN0
aclr => dff_fifo[16].IN0
aclr => dff_full.IN0
sclr => _.IN0
sclr => _.IN0
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= dff_full.DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= dff_full.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_downsample_cic_130:auk_dspip_downsample_inst
clk => counter_ch.CLK
clk => counter_fs[0].CLK
clk => counter_fs[1].CLK
clk => counter_fs[2].CLK
clk => counter_fs[3].CLK
ena => rate_counter.IN1
ena => dout_valid.IN1
ena => counter_ch.ENA
reset => counter_ch.ACLR
reset => counter_fs[0].ACLR
reset => counter_fs[1].ACLR
reset => counter_fs[2].ACLR
reset => counter_fs[3].ACLR
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_2_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic
clk_in => clk_in.IN1
mic_in => in_data.DATAB
filter_out[0] <= cic_filter:cic_filter_inst.out_data
filter_out[1] <= cic_filter:cic_filter_inst.out_data
filter_out[2] <= cic_filter:cic_filter_inst.out_data
filter_out[3] <= cic_filter:cic_filter_inst.out_data
filter_out[4] <= cic_filter:cic_filter_inst.out_data
filter_out[5] <= cic_filter:cic_filter_inst.out_data
filter_out[6] <= cic_filter:cic_filter_inst.out_data
filter_out[7] <= cic_filter:cic_filter_inst.out_data
filter_out[8] <= cic_filter:cic_filter_inst.out_data
filter_out[9] <= cic_filter:cic_filter_inst.out_data
filter_out[10] <= cic_filter:cic_filter_inst.out_data
filter_out[11] <= cic_filter:cic_filter_inst.out_data
filter_out[12] <= cic_filter:cic_filter_inst.out_data
filter_out[13] <= cic_filter:cic_filter_inst.out_data
filter_out[14] <= cic_filter:cic_filter_inst.out_data
filter_out[15] <= cic_filter:cic_filter_inst.out_data
switch_reset => switch_reset.IN1
out_valid_clk <= cic_filter:cic_filter_inst.out_valid


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data => in_data.IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[1] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[2] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[3] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[4] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[5] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[6] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[7] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[8] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[9] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[10] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[11] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[12] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[13] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[14] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[15] <= cic_filter_cic:cic_filter_cic_inst.out_data
in_ready <= cic_filter_cic:cic_filter_cic_inst.in_ready
out_valid <= cic_filter_cic:cic_filter_cic_inst.out_valid
out_error[0] <= cic_filter_cic:cic_filter_cic_inst.out_error
out_error[1] <= cic_filter_cic:cic_filter_cic_inst.out_error


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst
in_data[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_data[0]
in_valid => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_valid
out_ready => auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_ready
clk => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.clk
clk => auk_dspip_avalon_streaming_source_cic_130:aii_source.clk
clk => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk
clk => cic_filter_cic_core:cic_core.clk
clken => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk_en
reset_n => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_cic_130:aii_source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.reset_n
in_ready <= auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_ready
in_error[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[0]
in_error[1] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[1]
out_error[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[0]
out_error[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[1]
out_data[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[0]
out_data[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[1]
out_data[2] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[2]
out_data[3] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[3]
out_data[4] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[4]
out_data[5] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[5]
out_data[6] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[6]
out_data[7] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[7]
out_data[8] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[8]
out_data[9] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[9]
out_data[10] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[10]
out_data[11] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[11]
out_data[12] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[12]
out_data[13] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[13]
out_data[14] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[14]
out_data[15] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[15]
out_valid <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_valid


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink
clk => scfifo:normal_fifo:fifo_eab_off:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_off:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[0]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[1]
send_eop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[2]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
wrreq => a_fffifo:subfifo.wreq
wrreq => _.IN1
wrreq => _.IN0
rdreq => a_fffifo:subfifo.rreq
rdreq => _.IN0
rdreq => _.IN1
clock => a_fffifo:subfifo.clock
clock => sm_almost_full.IN1
aclr => a_fffifo:subfifo.aclr
aclr => sm_almost_full.IN1
sclr => a_fffifo:subfifo.sclr
sclr => _.IN0
sclr => _.IN0
empty <= a_fffifo:subfifo.empty
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= state_af.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:data_node[0][3].enable
wreq => lpm_ff:data_node[0][2].enable
wreq => lpm_ff:data_node[0][1].enable
wreq => lpm_ff:data_node[0][0].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:data_node[0][3].clock
clock => lpm_ff:data_node[0][2].clock
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][3].aclr
aclr => lpm_ff:data_node[0][2].aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_nmc:auto_generated.data[0]
data[0][1] => mux_nmc:auto_generated.data[1]
data[0][2] => mux_nmc:auto_generated.data[2]
data[1][0] => mux_nmc:auto_generated.data[3]
data[1][1] => mux_nmc:auto_generated.data[4]
data[1][2] => mux_nmc:auto_generated.data[5]
sel[0] => mux_nmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nmc:auto_generated.result[0]
result[1] <= mux_nmc:auto_generated.result[1]
result[2] <= mux_nmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_nmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_g6f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_g6f:auto_generated.cnt_en
updown => cntr_g6f:auto_generated.updown
aclr => cntr_g6f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_g6f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g6f:auto_generated.q[0]
q[1] <= cntr_g6f:auto_generated.q[1]
q[2] <= cntr_g6f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_source_cic_130:aii_source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_controller_cic_130:aii_controller
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.clk
clk => latency_cnt[0].CLK
clk => latency_cnt[1].CLK
clk => latency_cnt[2].CLK
clk => sample_state.CLK
clk => state.CLK
clk => ena_diff[0].CLK
clk => ena_diff[1].CLK
clk => ena_diff[2].CLK
clk => ena_diff[3].CLK
clk => ena_diff[4].CLK
clk => ena_diff[5].CLK
clk => rate_cnt[0].CLK
clk => rate_cnt[1].CLK
clk => rate_cnt[2].CLK
clk => rate_cnt[3].CLK
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.clk
clk => scfifo:in_fifo.clock
clk => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.clk
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.reset
reset => latency_cnt[0].ACLR
reset => latency_cnt[1].ACLR
reset => latency_cnt[2].ACLR
reset => sample_state.ACLR
reset => state.ACLR
reset => ena_diff[0].ACLR
reset => ena_diff[1].ACLR
reset => ena_diff[2].ACLR
reset => ena_diff[3].ACLR
reset => ena_diff[4].ACLR
reset => ena_diff[5].ACLR
reset => rate_cnt[0].ACLR
reset => rate_cnt[1].ACLR
reset => rate_cnt[2].ACLR
reset => rate_cnt[3].ACLR
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.reset
reset => scfifo:in_fifo.aclr
reset => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.reset
ena => fifo_rdreq.IN1
ena => ena_diff_s[1].IN1
ena => ena_diff_s[2].IN1
ena => ena_diff_s[3].IN1
ena => ena_diff_s[4].IN1
ena => ena_diff_s[5].IN1
ena => ena_dsample.IN1
ena => fifo_wrreq.IN1
ena => rate_cnt_proc.IN1
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.ena
ena => latency_cnt[0].ENA
ena => state.ENA
ena => sample_state.ENA
ena => latency_cnt[2].ENA
ena => latency_cnt[1].ENA
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[16]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[15]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[14]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[13]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[12]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[11]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[10]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[9]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[8]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[7]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[6]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[5]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[4]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[3]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[2]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[1]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[0]
dout_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[1]
dout[1] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[2]
dout[2] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[3]
dout[3] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[4]
dout[4] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[5]
dout[5] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[6]
dout[6] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[7]
dout[7] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[8]
dout[8] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[9]
dout[9] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[10]
dout[10] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[11]
dout[11] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[12]
dout[12] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[13]
dout[13] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[14]
dout[14] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[15]
dout[15] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[16]
din_ready <= <VCC>


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo
data[0] => a_regfifo:subfifo.data[0]
data[1] => a_regfifo:subfifo.data[1]
data[2] => a_regfifo:subfifo.data[2]
data[3] => a_regfifo:subfifo.data[3]
data[4] => a_regfifo:subfifo.data[4]
data[5] => a_regfifo:subfifo.data[5]
data[6] => a_regfifo:subfifo.data[6]
data[7] => a_regfifo:subfifo.data[7]
data[8] => a_regfifo:subfifo.data[8]
data[9] => a_regfifo:subfifo.data[9]
data[10] => a_regfifo:subfifo.data[10]
data[11] => a_regfifo:subfifo.data[11]
data[12] => a_regfifo:subfifo.data[12]
data[13] => a_regfifo:subfifo.data[13]
data[14] => a_regfifo:subfifo.data[14]
data[15] => a_regfifo:subfifo.data[15]
data[16] => a_regfifo:subfifo.data[16]
q[0] <= a_regfifo:subfifo.q[0]
q[1] <= a_regfifo:subfifo.q[1]
q[2] <= a_regfifo:subfifo.q[2]
q[3] <= a_regfifo:subfifo.q[3]
q[4] <= a_regfifo:subfifo.q[4]
q[5] <= a_regfifo:subfifo.q[5]
q[6] <= a_regfifo:subfifo.q[6]
q[7] <= a_regfifo:subfifo.q[7]
q[8] <= a_regfifo:subfifo.q[8]
q[9] <= a_regfifo:subfifo.q[9]
q[10] <= a_regfifo:subfifo.q[10]
q[11] <= a_regfifo:subfifo.q[11]
q[12] <= a_regfifo:subfifo.q[12]
q[13] <= a_regfifo:subfifo.q[13]
q[14] <= a_regfifo:subfifo.q[14]
q[15] <= a_regfifo:subfifo.q[15]
q[16] <= a_regfifo:subfifo.q[16]
wrreq => a_regfifo:subfifo.wreq
rdreq => a_regfifo:subfifo.rreq
clock => a_regfifo:subfifo.clock
aclr => a_regfifo:subfifo.aclr
sclr => a_regfifo:subfifo.sclr
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo
data[0] => dff_fifo[0].DATAIN
data[1] => dff_fifo[1].DATAIN
data[2] => dff_fifo[2].DATAIN
data[3] => dff_fifo[3].DATAIN
data[4] => dff_fifo[4].DATAIN
data[5] => dff_fifo[5].DATAIN
data[6] => dff_fifo[6].DATAIN
data[7] => dff_fifo[7].DATAIN
data[8] => dff_fifo[8].DATAIN
data[9] => dff_fifo[9].DATAIN
data[10] => dff_fifo[10].DATAIN
data[11] => dff_fifo[11].DATAIN
data[12] => dff_fifo[12].DATAIN
data[13] => dff_fifo[13].DATAIN
data[14] => dff_fifo[14].DATAIN
data[15] => dff_fifo[15].DATAIN
data[16] => dff_fifo[16].DATAIN
q[0] <= dff_ra[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dff_ra[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dff_ra[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dff_ra[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dff_ra[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dff_ra[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dff_ra[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dff_ra[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dff_ra[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dff_ra[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dff_ra[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dff_ra[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dff_ra[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dff_ra[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dff_ra[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dff_ra[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dff_ra[16].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0
rreq => valid_rreq.IN0
clock => dff_fifo[16].CLK
clock => dff_fifo[15].CLK
clock => dff_fifo[14].CLK
clock => dff_fifo[13].CLK
clock => dff_fifo[12].CLK
clock => dff_fifo[11].CLK
clock => dff_fifo[10].CLK
clock => dff_fifo[9].CLK
clock => dff_fifo[8].CLK
clock => dff_fifo[7].CLK
clock => dff_fifo[6].CLK
clock => dff_fifo[5].CLK
clock => dff_fifo[4].CLK
clock => dff_fifo[3].CLK
clock => dff_fifo[2].CLK
clock => dff_fifo[1].CLK
clock => dff_fifo[0].CLK
clock => dff_full.CLK
clock => dff_ra[16].CLK
clock => dff_ra[15].CLK
clock => dff_ra[14].CLK
clock => dff_ra[13].CLK
clock => dff_ra[12].CLK
clock => dff_ra[11].CLK
clock => dff_ra[10].CLK
clock => dff_ra[9].CLK
clock => dff_ra[8].CLK
clock => dff_ra[7].CLK
clock => dff_ra[6].CLK
clock => dff_ra[5].CLK
clock => dff_ra[4].CLK
clock => dff_ra[3].CLK
clock => dff_ra[2].CLK
clock => dff_ra[1].CLK
clock => dff_ra[0].CLK
aclr => dff_ra[16].IN0
aclr => dff_fifo[16].IN0
aclr => dff_full.IN0
sclr => _.IN0
sclr => _.IN0
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= dff_full.DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= dff_full.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_downsample_cic_130:auk_dspip_downsample_inst
clk => counter_ch.CLK
clk => counter_fs[0].CLK
clk => counter_fs[1].CLK
clk => counter_fs[2].CLK
clk => counter_fs[3].CLK
ena => rate_counter.IN1
ena => dout_valid.IN1
ena => counter_ch.ENA
reset => counter_ch.ACLR
reset => counter_fs[0].ACLR
reset => counter_fs[1].ACLR
reset => counter_fs[2].ACLR
reset => counter_fs[3].ACLR
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_3_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic
clk_in => clk_in.IN1
mic_in => in_data.DATAB
filter_out[0] <= cic_filter:cic_filter_inst.out_data
filter_out[1] <= cic_filter:cic_filter_inst.out_data
filter_out[2] <= cic_filter:cic_filter_inst.out_data
filter_out[3] <= cic_filter:cic_filter_inst.out_data
filter_out[4] <= cic_filter:cic_filter_inst.out_data
filter_out[5] <= cic_filter:cic_filter_inst.out_data
filter_out[6] <= cic_filter:cic_filter_inst.out_data
filter_out[7] <= cic_filter:cic_filter_inst.out_data
filter_out[8] <= cic_filter:cic_filter_inst.out_data
filter_out[9] <= cic_filter:cic_filter_inst.out_data
filter_out[10] <= cic_filter:cic_filter_inst.out_data
filter_out[11] <= cic_filter:cic_filter_inst.out_data
filter_out[12] <= cic_filter:cic_filter_inst.out_data
filter_out[13] <= cic_filter:cic_filter_inst.out_data
filter_out[14] <= cic_filter:cic_filter_inst.out_data
filter_out[15] <= cic_filter:cic_filter_inst.out_data
switch_reset => switch_reset.IN1
out_valid_clk <= cic_filter:cic_filter_inst.out_valid


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data => in_data.IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[1] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[2] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[3] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[4] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[5] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[6] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[7] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[8] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[9] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[10] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[11] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[12] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[13] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[14] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[15] <= cic_filter_cic:cic_filter_cic_inst.out_data
in_ready <= cic_filter_cic:cic_filter_cic_inst.in_ready
out_valid <= cic_filter_cic:cic_filter_cic_inst.out_valid
out_error[0] <= cic_filter_cic:cic_filter_cic_inst.out_error
out_error[1] <= cic_filter_cic:cic_filter_cic_inst.out_error


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst
in_data[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_data[0]
in_valid => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_valid
out_ready => auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_ready
clk => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.clk
clk => auk_dspip_avalon_streaming_source_cic_130:aii_source.clk
clk => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk
clk => cic_filter_cic_core:cic_core.clk
clken => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk_en
reset_n => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_cic_130:aii_source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.reset_n
in_ready <= auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_ready
in_error[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[0]
in_error[1] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[1]
out_error[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[0]
out_error[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[1]
out_data[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[0]
out_data[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[1]
out_data[2] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[2]
out_data[3] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[3]
out_data[4] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[4]
out_data[5] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[5]
out_data[6] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[6]
out_data[7] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[7]
out_data[8] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[8]
out_data[9] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[9]
out_data[10] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[10]
out_data[11] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[11]
out_data[12] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[12]
out_data[13] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[13]
out_data[14] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[14]
out_data[15] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[15]
out_valid <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_valid


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink
clk => scfifo:normal_fifo:fifo_eab_off:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_off:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[0]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[1]
send_eop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[2]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
wrreq => a_fffifo:subfifo.wreq
wrreq => _.IN1
wrreq => _.IN0
rdreq => a_fffifo:subfifo.rreq
rdreq => _.IN0
rdreq => _.IN1
clock => a_fffifo:subfifo.clock
clock => sm_almost_full.IN1
aclr => a_fffifo:subfifo.aclr
aclr => sm_almost_full.IN1
sclr => a_fffifo:subfifo.sclr
sclr => _.IN0
sclr => _.IN0
empty <= a_fffifo:subfifo.empty
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= state_af.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:data_node[0][3].enable
wreq => lpm_ff:data_node[0][2].enable
wreq => lpm_ff:data_node[0][1].enable
wreq => lpm_ff:data_node[0][0].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:data_node[0][3].clock
clock => lpm_ff:data_node[0][2].clock
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][3].aclr
aclr => lpm_ff:data_node[0][2].aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_nmc:auto_generated.data[0]
data[0][1] => mux_nmc:auto_generated.data[1]
data[0][2] => mux_nmc:auto_generated.data[2]
data[1][0] => mux_nmc:auto_generated.data[3]
data[1][1] => mux_nmc:auto_generated.data[4]
data[1][2] => mux_nmc:auto_generated.data[5]
sel[0] => mux_nmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nmc:auto_generated.result[0]
result[1] <= mux_nmc:auto_generated.result[1]
result[2] <= mux_nmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_nmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_g6f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_g6f:auto_generated.cnt_en
updown => cntr_g6f:auto_generated.updown
aclr => cntr_g6f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_g6f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g6f:auto_generated.q[0]
q[1] <= cntr_g6f:auto_generated.q[1]
q[2] <= cntr_g6f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_source_cic_130:aii_source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_controller_cic_130:aii_controller
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.clk
clk => latency_cnt[0].CLK
clk => latency_cnt[1].CLK
clk => latency_cnt[2].CLK
clk => sample_state.CLK
clk => state.CLK
clk => ena_diff[0].CLK
clk => ena_diff[1].CLK
clk => ena_diff[2].CLK
clk => ena_diff[3].CLK
clk => ena_diff[4].CLK
clk => ena_diff[5].CLK
clk => rate_cnt[0].CLK
clk => rate_cnt[1].CLK
clk => rate_cnt[2].CLK
clk => rate_cnt[3].CLK
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.clk
clk => scfifo:in_fifo.clock
clk => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.clk
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.reset
reset => latency_cnt[0].ACLR
reset => latency_cnt[1].ACLR
reset => latency_cnt[2].ACLR
reset => sample_state.ACLR
reset => state.ACLR
reset => ena_diff[0].ACLR
reset => ena_diff[1].ACLR
reset => ena_diff[2].ACLR
reset => ena_diff[3].ACLR
reset => ena_diff[4].ACLR
reset => ena_diff[5].ACLR
reset => rate_cnt[0].ACLR
reset => rate_cnt[1].ACLR
reset => rate_cnt[2].ACLR
reset => rate_cnt[3].ACLR
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.reset
reset => scfifo:in_fifo.aclr
reset => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.reset
ena => fifo_rdreq.IN1
ena => ena_diff_s[1].IN1
ena => ena_diff_s[2].IN1
ena => ena_diff_s[3].IN1
ena => ena_diff_s[4].IN1
ena => ena_diff_s[5].IN1
ena => ena_dsample.IN1
ena => fifo_wrreq.IN1
ena => rate_cnt_proc.IN1
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.ena
ena => latency_cnt[0].ENA
ena => state.ENA
ena => sample_state.ENA
ena => latency_cnt[2].ENA
ena => latency_cnt[1].ENA
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[16]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[15]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[14]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[13]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[12]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[11]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[10]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[9]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[8]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[7]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[6]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[5]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[4]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[3]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[2]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[1]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[0]
dout_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[1]
dout[1] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[2]
dout[2] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[3]
dout[3] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[4]
dout[4] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[5]
dout[5] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[6]
dout[6] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[7]
dout[7] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[8]
dout[8] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[9]
dout[9] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[10]
dout[10] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[11]
dout[11] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[12]
dout[12] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[13]
dout[13] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[14]
dout[14] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[15]
dout[15] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[16]
din_ready <= <VCC>


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo
data[0] => a_regfifo:subfifo.data[0]
data[1] => a_regfifo:subfifo.data[1]
data[2] => a_regfifo:subfifo.data[2]
data[3] => a_regfifo:subfifo.data[3]
data[4] => a_regfifo:subfifo.data[4]
data[5] => a_regfifo:subfifo.data[5]
data[6] => a_regfifo:subfifo.data[6]
data[7] => a_regfifo:subfifo.data[7]
data[8] => a_regfifo:subfifo.data[8]
data[9] => a_regfifo:subfifo.data[9]
data[10] => a_regfifo:subfifo.data[10]
data[11] => a_regfifo:subfifo.data[11]
data[12] => a_regfifo:subfifo.data[12]
data[13] => a_regfifo:subfifo.data[13]
data[14] => a_regfifo:subfifo.data[14]
data[15] => a_regfifo:subfifo.data[15]
data[16] => a_regfifo:subfifo.data[16]
q[0] <= a_regfifo:subfifo.q[0]
q[1] <= a_regfifo:subfifo.q[1]
q[2] <= a_regfifo:subfifo.q[2]
q[3] <= a_regfifo:subfifo.q[3]
q[4] <= a_regfifo:subfifo.q[4]
q[5] <= a_regfifo:subfifo.q[5]
q[6] <= a_regfifo:subfifo.q[6]
q[7] <= a_regfifo:subfifo.q[7]
q[8] <= a_regfifo:subfifo.q[8]
q[9] <= a_regfifo:subfifo.q[9]
q[10] <= a_regfifo:subfifo.q[10]
q[11] <= a_regfifo:subfifo.q[11]
q[12] <= a_regfifo:subfifo.q[12]
q[13] <= a_regfifo:subfifo.q[13]
q[14] <= a_regfifo:subfifo.q[14]
q[15] <= a_regfifo:subfifo.q[15]
q[16] <= a_regfifo:subfifo.q[16]
wrreq => a_regfifo:subfifo.wreq
rdreq => a_regfifo:subfifo.rreq
clock => a_regfifo:subfifo.clock
aclr => a_regfifo:subfifo.aclr
sclr => a_regfifo:subfifo.sclr
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo
data[0] => dff_fifo[0].DATAIN
data[1] => dff_fifo[1].DATAIN
data[2] => dff_fifo[2].DATAIN
data[3] => dff_fifo[3].DATAIN
data[4] => dff_fifo[4].DATAIN
data[5] => dff_fifo[5].DATAIN
data[6] => dff_fifo[6].DATAIN
data[7] => dff_fifo[7].DATAIN
data[8] => dff_fifo[8].DATAIN
data[9] => dff_fifo[9].DATAIN
data[10] => dff_fifo[10].DATAIN
data[11] => dff_fifo[11].DATAIN
data[12] => dff_fifo[12].DATAIN
data[13] => dff_fifo[13].DATAIN
data[14] => dff_fifo[14].DATAIN
data[15] => dff_fifo[15].DATAIN
data[16] => dff_fifo[16].DATAIN
q[0] <= dff_ra[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dff_ra[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dff_ra[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dff_ra[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dff_ra[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dff_ra[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dff_ra[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dff_ra[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dff_ra[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dff_ra[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dff_ra[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dff_ra[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dff_ra[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dff_ra[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dff_ra[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dff_ra[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dff_ra[16].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0
rreq => valid_rreq.IN0
clock => dff_fifo[16].CLK
clock => dff_fifo[15].CLK
clock => dff_fifo[14].CLK
clock => dff_fifo[13].CLK
clock => dff_fifo[12].CLK
clock => dff_fifo[11].CLK
clock => dff_fifo[10].CLK
clock => dff_fifo[9].CLK
clock => dff_fifo[8].CLK
clock => dff_fifo[7].CLK
clock => dff_fifo[6].CLK
clock => dff_fifo[5].CLK
clock => dff_fifo[4].CLK
clock => dff_fifo[3].CLK
clock => dff_fifo[2].CLK
clock => dff_fifo[1].CLK
clock => dff_fifo[0].CLK
clock => dff_full.CLK
clock => dff_ra[16].CLK
clock => dff_ra[15].CLK
clock => dff_ra[14].CLK
clock => dff_ra[13].CLK
clock => dff_ra[12].CLK
clock => dff_ra[11].CLK
clock => dff_ra[10].CLK
clock => dff_ra[9].CLK
clock => dff_ra[8].CLK
clock => dff_ra[7].CLK
clock => dff_ra[6].CLK
clock => dff_ra[5].CLK
clock => dff_ra[4].CLK
clock => dff_ra[3].CLK
clock => dff_ra[2].CLK
clock => dff_ra[1].CLK
clock => dff_ra[0].CLK
aclr => dff_ra[16].IN0
aclr => dff_fifo[16].IN0
aclr => dff_full.IN0
sclr => _.IN0
sclr => _.IN0
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= dff_full.DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= dff_full.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_downsample_cic_130:auk_dspip_downsample_inst
clk => counter_ch.CLK
clk => counter_fs[0].CLK
clk => counter_fs[1].CLK
clk => counter_fs[2].CLK
clk => counter_fs[3].CLK
ena => rate_counter.IN1
ena => dout_valid.IN1
ena => counter_ch.ENA
reset => counter_ch.ACLR
reset => counter_fs[0].ACLR
reset => counter_fs[1].ACLR
reset => counter_fs[2].ACLR
reset => counter_fs[3].ACLR
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_4_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic
clk_in => clk_in.IN1
mic_in => in_data.DATAB
filter_out[0] <= cic_filter:cic_filter_inst.out_data
filter_out[1] <= cic_filter:cic_filter_inst.out_data
filter_out[2] <= cic_filter:cic_filter_inst.out_data
filter_out[3] <= cic_filter:cic_filter_inst.out_data
filter_out[4] <= cic_filter:cic_filter_inst.out_data
filter_out[5] <= cic_filter:cic_filter_inst.out_data
filter_out[6] <= cic_filter:cic_filter_inst.out_data
filter_out[7] <= cic_filter:cic_filter_inst.out_data
filter_out[8] <= cic_filter:cic_filter_inst.out_data
filter_out[9] <= cic_filter:cic_filter_inst.out_data
filter_out[10] <= cic_filter:cic_filter_inst.out_data
filter_out[11] <= cic_filter:cic_filter_inst.out_data
filter_out[12] <= cic_filter:cic_filter_inst.out_data
filter_out[13] <= cic_filter:cic_filter_inst.out_data
filter_out[14] <= cic_filter:cic_filter_inst.out_data
filter_out[15] <= cic_filter:cic_filter_inst.out_data
switch_reset => switch_reset.IN1
out_valid_clk <= cic_filter:cic_filter_inst.out_valid


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data => in_data.IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[1] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[2] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[3] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[4] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[5] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[6] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[7] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[8] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[9] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[10] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[11] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[12] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[13] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[14] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[15] <= cic_filter_cic:cic_filter_cic_inst.out_data
in_ready <= cic_filter_cic:cic_filter_cic_inst.in_ready
out_valid <= cic_filter_cic:cic_filter_cic_inst.out_valid
out_error[0] <= cic_filter_cic:cic_filter_cic_inst.out_error
out_error[1] <= cic_filter_cic:cic_filter_cic_inst.out_error


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst
in_data[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_data[0]
in_valid => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_valid
out_ready => auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_ready
clk => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.clk
clk => auk_dspip_avalon_streaming_source_cic_130:aii_source.clk
clk => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk
clk => cic_filter_cic_core:cic_core.clk
clken => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk_en
reset_n => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_cic_130:aii_source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.reset_n
in_ready <= auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_ready
in_error[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[0]
in_error[1] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[1]
out_error[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[0]
out_error[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[1]
out_data[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[0]
out_data[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[1]
out_data[2] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[2]
out_data[3] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[3]
out_data[4] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[4]
out_data[5] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[5]
out_data[6] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[6]
out_data[7] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[7]
out_data[8] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[8]
out_data[9] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[9]
out_data[10] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[10]
out_data[11] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[11]
out_data[12] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[12]
out_data[13] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[13]
out_data[14] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[14]
out_data[15] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[15]
out_valid <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_valid


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink
clk => scfifo:normal_fifo:fifo_eab_off:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_off:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[0]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[1]
send_eop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[2]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
wrreq => a_fffifo:subfifo.wreq
wrreq => _.IN1
wrreq => _.IN0
rdreq => a_fffifo:subfifo.rreq
rdreq => _.IN0
rdreq => _.IN1
clock => a_fffifo:subfifo.clock
clock => sm_almost_full.IN1
aclr => a_fffifo:subfifo.aclr
aclr => sm_almost_full.IN1
sclr => a_fffifo:subfifo.sclr
sclr => _.IN0
sclr => _.IN0
empty <= a_fffifo:subfifo.empty
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= state_af.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:data_node[0][3].enable
wreq => lpm_ff:data_node[0][2].enable
wreq => lpm_ff:data_node[0][1].enable
wreq => lpm_ff:data_node[0][0].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:data_node[0][3].clock
clock => lpm_ff:data_node[0][2].clock
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][3].aclr
aclr => lpm_ff:data_node[0][2].aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_nmc:auto_generated.data[0]
data[0][1] => mux_nmc:auto_generated.data[1]
data[0][2] => mux_nmc:auto_generated.data[2]
data[1][0] => mux_nmc:auto_generated.data[3]
data[1][1] => mux_nmc:auto_generated.data[4]
data[1][2] => mux_nmc:auto_generated.data[5]
sel[0] => mux_nmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nmc:auto_generated.result[0]
result[1] <= mux_nmc:auto_generated.result[1]
result[2] <= mux_nmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_nmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_g6f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_g6f:auto_generated.cnt_en
updown => cntr_g6f:auto_generated.updown
aclr => cntr_g6f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_g6f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g6f:auto_generated.q[0]
q[1] <= cntr_g6f:auto_generated.q[1]
q[2] <= cntr_g6f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_source_cic_130:aii_source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_controller_cic_130:aii_controller
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.clk
clk => latency_cnt[0].CLK
clk => latency_cnt[1].CLK
clk => latency_cnt[2].CLK
clk => sample_state.CLK
clk => state.CLK
clk => ena_diff[0].CLK
clk => ena_diff[1].CLK
clk => ena_diff[2].CLK
clk => ena_diff[3].CLK
clk => ena_diff[4].CLK
clk => ena_diff[5].CLK
clk => rate_cnt[0].CLK
clk => rate_cnt[1].CLK
clk => rate_cnt[2].CLK
clk => rate_cnt[3].CLK
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.clk
clk => scfifo:in_fifo.clock
clk => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.clk
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.reset
reset => latency_cnt[0].ACLR
reset => latency_cnt[1].ACLR
reset => latency_cnt[2].ACLR
reset => sample_state.ACLR
reset => state.ACLR
reset => ena_diff[0].ACLR
reset => ena_diff[1].ACLR
reset => ena_diff[2].ACLR
reset => ena_diff[3].ACLR
reset => ena_diff[4].ACLR
reset => ena_diff[5].ACLR
reset => rate_cnt[0].ACLR
reset => rate_cnt[1].ACLR
reset => rate_cnt[2].ACLR
reset => rate_cnt[3].ACLR
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.reset
reset => scfifo:in_fifo.aclr
reset => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.reset
ena => fifo_rdreq.IN1
ena => ena_diff_s[1].IN1
ena => ena_diff_s[2].IN1
ena => ena_diff_s[3].IN1
ena => ena_diff_s[4].IN1
ena => ena_diff_s[5].IN1
ena => ena_dsample.IN1
ena => fifo_wrreq.IN1
ena => rate_cnt_proc.IN1
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.ena
ena => latency_cnt[0].ENA
ena => state.ENA
ena => sample_state.ENA
ena => latency_cnt[2].ENA
ena => latency_cnt[1].ENA
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[16]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[15]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[14]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[13]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[12]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[11]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[10]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[9]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[8]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[7]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[6]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[5]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[4]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[3]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[2]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[1]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[0]
dout_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[1]
dout[1] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[2]
dout[2] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[3]
dout[3] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[4]
dout[4] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[5]
dout[5] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[6]
dout[6] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[7]
dout[7] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[8]
dout[8] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[9]
dout[9] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[10]
dout[10] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[11]
dout[11] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[12]
dout[12] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[13]
dout[13] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[14]
dout[14] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[15]
dout[15] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[16]
din_ready <= <VCC>


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo
data[0] => a_regfifo:subfifo.data[0]
data[1] => a_regfifo:subfifo.data[1]
data[2] => a_regfifo:subfifo.data[2]
data[3] => a_regfifo:subfifo.data[3]
data[4] => a_regfifo:subfifo.data[4]
data[5] => a_regfifo:subfifo.data[5]
data[6] => a_regfifo:subfifo.data[6]
data[7] => a_regfifo:subfifo.data[7]
data[8] => a_regfifo:subfifo.data[8]
data[9] => a_regfifo:subfifo.data[9]
data[10] => a_regfifo:subfifo.data[10]
data[11] => a_regfifo:subfifo.data[11]
data[12] => a_regfifo:subfifo.data[12]
data[13] => a_regfifo:subfifo.data[13]
data[14] => a_regfifo:subfifo.data[14]
data[15] => a_regfifo:subfifo.data[15]
data[16] => a_regfifo:subfifo.data[16]
q[0] <= a_regfifo:subfifo.q[0]
q[1] <= a_regfifo:subfifo.q[1]
q[2] <= a_regfifo:subfifo.q[2]
q[3] <= a_regfifo:subfifo.q[3]
q[4] <= a_regfifo:subfifo.q[4]
q[5] <= a_regfifo:subfifo.q[5]
q[6] <= a_regfifo:subfifo.q[6]
q[7] <= a_regfifo:subfifo.q[7]
q[8] <= a_regfifo:subfifo.q[8]
q[9] <= a_regfifo:subfifo.q[9]
q[10] <= a_regfifo:subfifo.q[10]
q[11] <= a_regfifo:subfifo.q[11]
q[12] <= a_regfifo:subfifo.q[12]
q[13] <= a_regfifo:subfifo.q[13]
q[14] <= a_regfifo:subfifo.q[14]
q[15] <= a_regfifo:subfifo.q[15]
q[16] <= a_regfifo:subfifo.q[16]
wrreq => a_regfifo:subfifo.wreq
rdreq => a_regfifo:subfifo.rreq
clock => a_regfifo:subfifo.clock
aclr => a_regfifo:subfifo.aclr
sclr => a_regfifo:subfifo.sclr
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo
data[0] => dff_fifo[0].DATAIN
data[1] => dff_fifo[1].DATAIN
data[2] => dff_fifo[2].DATAIN
data[3] => dff_fifo[3].DATAIN
data[4] => dff_fifo[4].DATAIN
data[5] => dff_fifo[5].DATAIN
data[6] => dff_fifo[6].DATAIN
data[7] => dff_fifo[7].DATAIN
data[8] => dff_fifo[8].DATAIN
data[9] => dff_fifo[9].DATAIN
data[10] => dff_fifo[10].DATAIN
data[11] => dff_fifo[11].DATAIN
data[12] => dff_fifo[12].DATAIN
data[13] => dff_fifo[13].DATAIN
data[14] => dff_fifo[14].DATAIN
data[15] => dff_fifo[15].DATAIN
data[16] => dff_fifo[16].DATAIN
q[0] <= dff_ra[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dff_ra[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dff_ra[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dff_ra[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dff_ra[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dff_ra[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dff_ra[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dff_ra[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dff_ra[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dff_ra[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dff_ra[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dff_ra[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dff_ra[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dff_ra[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dff_ra[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dff_ra[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dff_ra[16].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0
rreq => valid_rreq.IN0
clock => dff_fifo[16].CLK
clock => dff_fifo[15].CLK
clock => dff_fifo[14].CLK
clock => dff_fifo[13].CLK
clock => dff_fifo[12].CLK
clock => dff_fifo[11].CLK
clock => dff_fifo[10].CLK
clock => dff_fifo[9].CLK
clock => dff_fifo[8].CLK
clock => dff_fifo[7].CLK
clock => dff_fifo[6].CLK
clock => dff_fifo[5].CLK
clock => dff_fifo[4].CLK
clock => dff_fifo[3].CLK
clock => dff_fifo[2].CLK
clock => dff_fifo[1].CLK
clock => dff_fifo[0].CLK
clock => dff_full.CLK
clock => dff_ra[16].CLK
clock => dff_ra[15].CLK
clock => dff_ra[14].CLK
clock => dff_ra[13].CLK
clock => dff_ra[12].CLK
clock => dff_ra[11].CLK
clock => dff_ra[10].CLK
clock => dff_ra[9].CLK
clock => dff_ra[8].CLK
clock => dff_ra[7].CLK
clock => dff_ra[6].CLK
clock => dff_ra[5].CLK
clock => dff_ra[4].CLK
clock => dff_ra[3].CLK
clock => dff_ra[2].CLK
clock => dff_ra[1].CLK
clock => dff_ra[0].CLK
aclr => dff_ra[16].IN0
aclr => dff_fifo[16].IN0
aclr => dff_full.IN0
sclr => _.IN0
sclr => _.IN0
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= dff_full.DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= dff_full.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_downsample_cic_130:auk_dspip_downsample_inst
clk => counter_ch.CLK
clk => counter_fs[0].CLK
clk => counter_fs[1].CLK
clk => counter_fs[2].CLK
clk => counter_fs[3].CLK
ena => rate_counter.IN1
ena => dout_valid.IN1
ena => counter_ch.ENA
reset => counter_ch.ACLR
reset => counter_fs[0].ACLR
reset => counter_fs[1].ACLR
reset => counter_fs[2].ACLR
reset => counter_fs[3].ACLR
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_5_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic
clk_in => clk_in.IN1
mic_in => in_data.DATAB
filter_out[0] <= cic_filter:cic_filter_inst.out_data
filter_out[1] <= cic_filter:cic_filter_inst.out_data
filter_out[2] <= cic_filter:cic_filter_inst.out_data
filter_out[3] <= cic_filter:cic_filter_inst.out_data
filter_out[4] <= cic_filter:cic_filter_inst.out_data
filter_out[5] <= cic_filter:cic_filter_inst.out_data
filter_out[6] <= cic_filter:cic_filter_inst.out_data
filter_out[7] <= cic_filter:cic_filter_inst.out_data
filter_out[8] <= cic_filter:cic_filter_inst.out_data
filter_out[9] <= cic_filter:cic_filter_inst.out_data
filter_out[10] <= cic_filter:cic_filter_inst.out_data
filter_out[11] <= cic_filter:cic_filter_inst.out_data
filter_out[12] <= cic_filter:cic_filter_inst.out_data
filter_out[13] <= cic_filter:cic_filter_inst.out_data
filter_out[14] <= cic_filter:cic_filter_inst.out_data
filter_out[15] <= cic_filter:cic_filter_inst.out_data
switch_reset => switch_reset.IN1
out_valid_clk <= cic_filter:cic_filter_inst.out_valid


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data => in_data.IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[1] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[2] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[3] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[4] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[5] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[6] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[7] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[8] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[9] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[10] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[11] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[12] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[13] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[14] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[15] <= cic_filter_cic:cic_filter_cic_inst.out_data
in_ready <= cic_filter_cic:cic_filter_cic_inst.in_ready
out_valid <= cic_filter_cic:cic_filter_cic_inst.out_valid
out_error[0] <= cic_filter_cic:cic_filter_cic_inst.out_error
out_error[1] <= cic_filter_cic:cic_filter_cic_inst.out_error


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst
in_data[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_data[0]
in_valid => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_valid
out_ready => auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_ready
clk => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.clk
clk => auk_dspip_avalon_streaming_source_cic_130:aii_source.clk
clk => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk
clk => cic_filter_cic_core:cic_core.clk
clken => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk_en
reset_n => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_cic_130:aii_source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.reset_n
in_ready <= auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_ready
in_error[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[0]
in_error[1] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[1]
out_error[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[0]
out_error[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[1]
out_data[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[0]
out_data[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[1]
out_data[2] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[2]
out_data[3] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[3]
out_data[4] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[4]
out_data[5] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[5]
out_data[6] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[6]
out_data[7] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[7]
out_data[8] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[8]
out_data[9] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[9]
out_data[10] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[10]
out_data[11] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[11]
out_data[12] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[12]
out_data[13] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[13]
out_data[14] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[14]
out_data[15] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[15]
out_valid <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_valid


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink
clk => scfifo:normal_fifo:fifo_eab_off:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_off:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[0]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[1]
send_eop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[2]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
wrreq => a_fffifo:subfifo.wreq
wrreq => _.IN1
wrreq => _.IN0
rdreq => a_fffifo:subfifo.rreq
rdreq => _.IN0
rdreq => _.IN1
clock => a_fffifo:subfifo.clock
clock => sm_almost_full.IN1
aclr => a_fffifo:subfifo.aclr
aclr => sm_almost_full.IN1
sclr => a_fffifo:subfifo.sclr
sclr => _.IN0
sclr => _.IN0
empty <= a_fffifo:subfifo.empty
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= state_af.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:data_node[0][3].enable
wreq => lpm_ff:data_node[0][2].enable
wreq => lpm_ff:data_node[0][1].enable
wreq => lpm_ff:data_node[0][0].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:data_node[0][3].clock
clock => lpm_ff:data_node[0][2].clock
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][3].aclr
aclr => lpm_ff:data_node[0][2].aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_nmc:auto_generated.data[0]
data[0][1] => mux_nmc:auto_generated.data[1]
data[0][2] => mux_nmc:auto_generated.data[2]
data[1][0] => mux_nmc:auto_generated.data[3]
data[1][1] => mux_nmc:auto_generated.data[4]
data[1][2] => mux_nmc:auto_generated.data[5]
sel[0] => mux_nmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nmc:auto_generated.result[0]
result[1] <= mux_nmc:auto_generated.result[1]
result[2] <= mux_nmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_nmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_g6f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_g6f:auto_generated.cnt_en
updown => cntr_g6f:auto_generated.updown
aclr => cntr_g6f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_g6f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g6f:auto_generated.q[0]
q[1] <= cntr_g6f:auto_generated.q[1]
q[2] <= cntr_g6f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_source_cic_130:aii_source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_controller_cic_130:aii_controller
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.clk
clk => latency_cnt[0].CLK
clk => latency_cnt[1].CLK
clk => latency_cnt[2].CLK
clk => sample_state.CLK
clk => state.CLK
clk => ena_diff[0].CLK
clk => ena_diff[1].CLK
clk => ena_diff[2].CLK
clk => ena_diff[3].CLK
clk => ena_diff[4].CLK
clk => ena_diff[5].CLK
clk => rate_cnt[0].CLK
clk => rate_cnt[1].CLK
clk => rate_cnt[2].CLK
clk => rate_cnt[3].CLK
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.clk
clk => scfifo:in_fifo.clock
clk => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.clk
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.reset
reset => latency_cnt[0].ACLR
reset => latency_cnt[1].ACLR
reset => latency_cnt[2].ACLR
reset => sample_state.ACLR
reset => state.ACLR
reset => ena_diff[0].ACLR
reset => ena_diff[1].ACLR
reset => ena_diff[2].ACLR
reset => ena_diff[3].ACLR
reset => ena_diff[4].ACLR
reset => ena_diff[5].ACLR
reset => rate_cnt[0].ACLR
reset => rate_cnt[1].ACLR
reset => rate_cnt[2].ACLR
reset => rate_cnt[3].ACLR
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.reset
reset => scfifo:in_fifo.aclr
reset => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.reset
ena => fifo_rdreq.IN1
ena => ena_diff_s[1].IN1
ena => ena_diff_s[2].IN1
ena => ena_diff_s[3].IN1
ena => ena_diff_s[4].IN1
ena => ena_diff_s[5].IN1
ena => ena_dsample.IN1
ena => fifo_wrreq.IN1
ena => rate_cnt_proc.IN1
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.ena
ena => latency_cnt[0].ENA
ena => state.ENA
ena => sample_state.ENA
ena => latency_cnt[2].ENA
ena => latency_cnt[1].ENA
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[16]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[15]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[14]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[13]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[12]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[11]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[10]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[9]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[8]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[7]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[6]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[5]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[4]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[3]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[2]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[1]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[0]
dout_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[1]
dout[1] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[2]
dout[2] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[3]
dout[3] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[4]
dout[4] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[5]
dout[5] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[6]
dout[6] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[7]
dout[7] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[8]
dout[8] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[9]
dout[9] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[10]
dout[10] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[11]
dout[11] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[12]
dout[12] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[13]
dout[13] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[14]
dout[14] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[15]
dout[15] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[16]
din_ready <= <VCC>


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo
data[0] => a_regfifo:subfifo.data[0]
data[1] => a_regfifo:subfifo.data[1]
data[2] => a_regfifo:subfifo.data[2]
data[3] => a_regfifo:subfifo.data[3]
data[4] => a_regfifo:subfifo.data[4]
data[5] => a_regfifo:subfifo.data[5]
data[6] => a_regfifo:subfifo.data[6]
data[7] => a_regfifo:subfifo.data[7]
data[8] => a_regfifo:subfifo.data[8]
data[9] => a_regfifo:subfifo.data[9]
data[10] => a_regfifo:subfifo.data[10]
data[11] => a_regfifo:subfifo.data[11]
data[12] => a_regfifo:subfifo.data[12]
data[13] => a_regfifo:subfifo.data[13]
data[14] => a_regfifo:subfifo.data[14]
data[15] => a_regfifo:subfifo.data[15]
data[16] => a_regfifo:subfifo.data[16]
q[0] <= a_regfifo:subfifo.q[0]
q[1] <= a_regfifo:subfifo.q[1]
q[2] <= a_regfifo:subfifo.q[2]
q[3] <= a_regfifo:subfifo.q[3]
q[4] <= a_regfifo:subfifo.q[4]
q[5] <= a_regfifo:subfifo.q[5]
q[6] <= a_regfifo:subfifo.q[6]
q[7] <= a_regfifo:subfifo.q[7]
q[8] <= a_regfifo:subfifo.q[8]
q[9] <= a_regfifo:subfifo.q[9]
q[10] <= a_regfifo:subfifo.q[10]
q[11] <= a_regfifo:subfifo.q[11]
q[12] <= a_regfifo:subfifo.q[12]
q[13] <= a_regfifo:subfifo.q[13]
q[14] <= a_regfifo:subfifo.q[14]
q[15] <= a_regfifo:subfifo.q[15]
q[16] <= a_regfifo:subfifo.q[16]
wrreq => a_regfifo:subfifo.wreq
rdreq => a_regfifo:subfifo.rreq
clock => a_regfifo:subfifo.clock
aclr => a_regfifo:subfifo.aclr
sclr => a_regfifo:subfifo.sclr
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo
data[0] => dff_fifo[0].DATAIN
data[1] => dff_fifo[1].DATAIN
data[2] => dff_fifo[2].DATAIN
data[3] => dff_fifo[3].DATAIN
data[4] => dff_fifo[4].DATAIN
data[5] => dff_fifo[5].DATAIN
data[6] => dff_fifo[6].DATAIN
data[7] => dff_fifo[7].DATAIN
data[8] => dff_fifo[8].DATAIN
data[9] => dff_fifo[9].DATAIN
data[10] => dff_fifo[10].DATAIN
data[11] => dff_fifo[11].DATAIN
data[12] => dff_fifo[12].DATAIN
data[13] => dff_fifo[13].DATAIN
data[14] => dff_fifo[14].DATAIN
data[15] => dff_fifo[15].DATAIN
data[16] => dff_fifo[16].DATAIN
q[0] <= dff_ra[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dff_ra[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dff_ra[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dff_ra[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dff_ra[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dff_ra[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dff_ra[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dff_ra[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dff_ra[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dff_ra[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dff_ra[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dff_ra[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dff_ra[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dff_ra[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dff_ra[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dff_ra[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dff_ra[16].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0
rreq => valid_rreq.IN0
clock => dff_fifo[16].CLK
clock => dff_fifo[15].CLK
clock => dff_fifo[14].CLK
clock => dff_fifo[13].CLK
clock => dff_fifo[12].CLK
clock => dff_fifo[11].CLK
clock => dff_fifo[10].CLK
clock => dff_fifo[9].CLK
clock => dff_fifo[8].CLK
clock => dff_fifo[7].CLK
clock => dff_fifo[6].CLK
clock => dff_fifo[5].CLK
clock => dff_fifo[4].CLK
clock => dff_fifo[3].CLK
clock => dff_fifo[2].CLK
clock => dff_fifo[1].CLK
clock => dff_fifo[0].CLK
clock => dff_full.CLK
clock => dff_ra[16].CLK
clock => dff_ra[15].CLK
clock => dff_ra[14].CLK
clock => dff_ra[13].CLK
clock => dff_ra[12].CLK
clock => dff_ra[11].CLK
clock => dff_ra[10].CLK
clock => dff_ra[9].CLK
clock => dff_ra[8].CLK
clock => dff_ra[7].CLK
clock => dff_ra[6].CLK
clock => dff_ra[5].CLK
clock => dff_ra[4].CLK
clock => dff_ra[3].CLK
clock => dff_ra[2].CLK
clock => dff_ra[1].CLK
clock => dff_ra[0].CLK
aclr => dff_ra[16].IN0
aclr => dff_fifo[16].IN0
aclr => dff_full.IN0
sclr => _.IN0
sclr => _.IN0
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= dff_full.DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= dff_full.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_downsample_cic_130:auk_dspip_downsample_inst
clk => counter_ch.CLK
clk => counter_fs[0].CLK
clk => counter_fs[1].CLK
clk => counter_fs[2].CLK
clk => counter_fs[3].CLK
ena => rate_counter.IN1
ena => dout_valid.IN1
ena => counter_ch.ENA
reset => counter_ch.ACLR
reset => counter_fs[0].ACLR
reset => counter_fs[1].ACLR
reset => counter_fs[2].ACLR
reset => counter_fs[3].ACLR
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_6_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic
clk_in => clk_in.IN1
mic_in => in_data.DATAB
filter_out[0] <= cic_filter:cic_filter_inst.out_data
filter_out[1] <= cic_filter:cic_filter_inst.out_data
filter_out[2] <= cic_filter:cic_filter_inst.out_data
filter_out[3] <= cic_filter:cic_filter_inst.out_data
filter_out[4] <= cic_filter:cic_filter_inst.out_data
filter_out[5] <= cic_filter:cic_filter_inst.out_data
filter_out[6] <= cic_filter:cic_filter_inst.out_data
filter_out[7] <= cic_filter:cic_filter_inst.out_data
filter_out[8] <= cic_filter:cic_filter_inst.out_data
filter_out[9] <= cic_filter:cic_filter_inst.out_data
filter_out[10] <= cic_filter:cic_filter_inst.out_data
filter_out[11] <= cic_filter:cic_filter_inst.out_data
filter_out[12] <= cic_filter:cic_filter_inst.out_data
filter_out[13] <= cic_filter:cic_filter_inst.out_data
filter_out[14] <= cic_filter:cic_filter_inst.out_data
filter_out[15] <= cic_filter:cic_filter_inst.out_data
switch_reset => switch_reset.IN1
out_valid_clk <= cic_filter:cic_filter_inst.out_valid


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data => in_data.IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[1] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[2] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[3] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[4] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[5] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[6] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[7] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[8] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[9] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[10] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[11] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[12] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[13] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[14] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[15] <= cic_filter_cic:cic_filter_cic_inst.out_data
in_ready <= cic_filter_cic:cic_filter_cic_inst.in_ready
out_valid <= cic_filter_cic:cic_filter_cic_inst.out_valid
out_error[0] <= cic_filter_cic:cic_filter_cic_inst.out_error
out_error[1] <= cic_filter_cic:cic_filter_cic_inst.out_error


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst
in_data[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_data[0]
in_valid => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_valid
out_ready => auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_ready
clk => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.clk
clk => auk_dspip_avalon_streaming_source_cic_130:aii_source.clk
clk => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk
clk => cic_filter_cic_core:cic_core.clk
clken => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk_en
reset_n => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_cic_130:aii_source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.reset_n
in_ready <= auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_ready
in_error[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[0]
in_error[1] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[1]
out_error[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[0]
out_error[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[1]
out_data[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[0]
out_data[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[1]
out_data[2] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[2]
out_data[3] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[3]
out_data[4] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[4]
out_data[5] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[5]
out_data[6] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[6]
out_data[7] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[7]
out_data[8] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[8]
out_data[9] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[9]
out_data[10] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[10]
out_data[11] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[11]
out_data[12] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[12]
out_data[13] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[13]
out_data[14] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[14]
out_data[15] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[15]
out_valid <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_valid


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink
clk => scfifo:normal_fifo:fifo_eab_off:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_off:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[0]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[1]
send_eop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[2]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
wrreq => a_fffifo:subfifo.wreq
wrreq => _.IN1
wrreq => _.IN0
rdreq => a_fffifo:subfifo.rreq
rdreq => _.IN0
rdreq => _.IN1
clock => a_fffifo:subfifo.clock
clock => sm_almost_full.IN1
aclr => a_fffifo:subfifo.aclr
aclr => sm_almost_full.IN1
sclr => a_fffifo:subfifo.sclr
sclr => _.IN0
sclr => _.IN0
empty <= a_fffifo:subfifo.empty
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= state_af.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:data_node[0][3].enable
wreq => lpm_ff:data_node[0][2].enable
wreq => lpm_ff:data_node[0][1].enable
wreq => lpm_ff:data_node[0][0].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:data_node[0][3].clock
clock => lpm_ff:data_node[0][2].clock
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][3].aclr
aclr => lpm_ff:data_node[0][2].aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_nmc:auto_generated.data[0]
data[0][1] => mux_nmc:auto_generated.data[1]
data[0][2] => mux_nmc:auto_generated.data[2]
data[1][0] => mux_nmc:auto_generated.data[3]
data[1][1] => mux_nmc:auto_generated.data[4]
data[1][2] => mux_nmc:auto_generated.data[5]
sel[0] => mux_nmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nmc:auto_generated.result[0]
result[1] <= mux_nmc:auto_generated.result[1]
result[2] <= mux_nmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_nmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_g6f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_g6f:auto_generated.cnt_en
updown => cntr_g6f:auto_generated.updown
aclr => cntr_g6f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_g6f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g6f:auto_generated.q[0]
q[1] <= cntr_g6f:auto_generated.q[1]
q[2] <= cntr_g6f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_source_cic_130:aii_source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_controller_cic_130:aii_controller
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.clk
clk => latency_cnt[0].CLK
clk => latency_cnt[1].CLK
clk => latency_cnt[2].CLK
clk => sample_state.CLK
clk => state.CLK
clk => ena_diff[0].CLK
clk => ena_diff[1].CLK
clk => ena_diff[2].CLK
clk => ena_diff[3].CLK
clk => ena_diff[4].CLK
clk => ena_diff[5].CLK
clk => rate_cnt[0].CLK
clk => rate_cnt[1].CLK
clk => rate_cnt[2].CLK
clk => rate_cnt[3].CLK
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.clk
clk => scfifo:in_fifo.clock
clk => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.clk
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.reset
reset => latency_cnt[0].ACLR
reset => latency_cnt[1].ACLR
reset => latency_cnt[2].ACLR
reset => sample_state.ACLR
reset => state.ACLR
reset => ena_diff[0].ACLR
reset => ena_diff[1].ACLR
reset => ena_diff[2].ACLR
reset => ena_diff[3].ACLR
reset => ena_diff[4].ACLR
reset => ena_diff[5].ACLR
reset => rate_cnt[0].ACLR
reset => rate_cnt[1].ACLR
reset => rate_cnt[2].ACLR
reset => rate_cnt[3].ACLR
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.reset
reset => scfifo:in_fifo.aclr
reset => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.reset
ena => fifo_rdreq.IN1
ena => ena_diff_s[1].IN1
ena => ena_diff_s[2].IN1
ena => ena_diff_s[3].IN1
ena => ena_diff_s[4].IN1
ena => ena_diff_s[5].IN1
ena => ena_dsample.IN1
ena => fifo_wrreq.IN1
ena => rate_cnt_proc.IN1
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.ena
ena => latency_cnt[0].ENA
ena => state.ENA
ena => sample_state.ENA
ena => latency_cnt[2].ENA
ena => latency_cnt[1].ENA
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[16]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[15]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[14]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[13]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[12]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[11]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[10]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[9]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[8]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[7]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[6]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[5]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[4]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[3]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[2]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[1]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[0]
dout_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[1]
dout[1] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[2]
dout[2] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[3]
dout[3] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[4]
dout[4] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[5]
dout[5] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[6]
dout[6] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[7]
dout[7] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[8]
dout[8] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[9]
dout[9] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[10]
dout[10] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[11]
dout[11] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[12]
dout[12] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[13]
dout[13] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[14]
dout[14] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[15]
dout[15] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[16]
din_ready <= <VCC>


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo
data[0] => a_regfifo:subfifo.data[0]
data[1] => a_regfifo:subfifo.data[1]
data[2] => a_regfifo:subfifo.data[2]
data[3] => a_regfifo:subfifo.data[3]
data[4] => a_regfifo:subfifo.data[4]
data[5] => a_regfifo:subfifo.data[5]
data[6] => a_regfifo:subfifo.data[6]
data[7] => a_regfifo:subfifo.data[7]
data[8] => a_regfifo:subfifo.data[8]
data[9] => a_regfifo:subfifo.data[9]
data[10] => a_regfifo:subfifo.data[10]
data[11] => a_regfifo:subfifo.data[11]
data[12] => a_regfifo:subfifo.data[12]
data[13] => a_regfifo:subfifo.data[13]
data[14] => a_regfifo:subfifo.data[14]
data[15] => a_regfifo:subfifo.data[15]
data[16] => a_regfifo:subfifo.data[16]
q[0] <= a_regfifo:subfifo.q[0]
q[1] <= a_regfifo:subfifo.q[1]
q[2] <= a_regfifo:subfifo.q[2]
q[3] <= a_regfifo:subfifo.q[3]
q[4] <= a_regfifo:subfifo.q[4]
q[5] <= a_regfifo:subfifo.q[5]
q[6] <= a_regfifo:subfifo.q[6]
q[7] <= a_regfifo:subfifo.q[7]
q[8] <= a_regfifo:subfifo.q[8]
q[9] <= a_regfifo:subfifo.q[9]
q[10] <= a_regfifo:subfifo.q[10]
q[11] <= a_regfifo:subfifo.q[11]
q[12] <= a_regfifo:subfifo.q[12]
q[13] <= a_regfifo:subfifo.q[13]
q[14] <= a_regfifo:subfifo.q[14]
q[15] <= a_regfifo:subfifo.q[15]
q[16] <= a_regfifo:subfifo.q[16]
wrreq => a_regfifo:subfifo.wreq
rdreq => a_regfifo:subfifo.rreq
clock => a_regfifo:subfifo.clock
aclr => a_regfifo:subfifo.aclr
sclr => a_regfifo:subfifo.sclr
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo
data[0] => dff_fifo[0].DATAIN
data[1] => dff_fifo[1].DATAIN
data[2] => dff_fifo[2].DATAIN
data[3] => dff_fifo[3].DATAIN
data[4] => dff_fifo[4].DATAIN
data[5] => dff_fifo[5].DATAIN
data[6] => dff_fifo[6].DATAIN
data[7] => dff_fifo[7].DATAIN
data[8] => dff_fifo[8].DATAIN
data[9] => dff_fifo[9].DATAIN
data[10] => dff_fifo[10].DATAIN
data[11] => dff_fifo[11].DATAIN
data[12] => dff_fifo[12].DATAIN
data[13] => dff_fifo[13].DATAIN
data[14] => dff_fifo[14].DATAIN
data[15] => dff_fifo[15].DATAIN
data[16] => dff_fifo[16].DATAIN
q[0] <= dff_ra[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dff_ra[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dff_ra[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dff_ra[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dff_ra[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dff_ra[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dff_ra[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dff_ra[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dff_ra[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dff_ra[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dff_ra[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dff_ra[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dff_ra[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dff_ra[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dff_ra[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dff_ra[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dff_ra[16].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0
rreq => valid_rreq.IN0
clock => dff_fifo[16].CLK
clock => dff_fifo[15].CLK
clock => dff_fifo[14].CLK
clock => dff_fifo[13].CLK
clock => dff_fifo[12].CLK
clock => dff_fifo[11].CLK
clock => dff_fifo[10].CLK
clock => dff_fifo[9].CLK
clock => dff_fifo[8].CLK
clock => dff_fifo[7].CLK
clock => dff_fifo[6].CLK
clock => dff_fifo[5].CLK
clock => dff_fifo[4].CLK
clock => dff_fifo[3].CLK
clock => dff_fifo[2].CLK
clock => dff_fifo[1].CLK
clock => dff_fifo[0].CLK
clock => dff_full.CLK
clock => dff_ra[16].CLK
clock => dff_ra[15].CLK
clock => dff_ra[14].CLK
clock => dff_ra[13].CLK
clock => dff_ra[12].CLK
clock => dff_ra[11].CLK
clock => dff_ra[10].CLK
clock => dff_ra[9].CLK
clock => dff_ra[8].CLK
clock => dff_ra[7].CLK
clock => dff_ra[6].CLK
clock => dff_ra[5].CLK
clock => dff_ra[4].CLK
clock => dff_ra[3].CLK
clock => dff_ra[2].CLK
clock => dff_ra[1].CLK
clock => dff_ra[0].CLK
aclr => dff_ra[16].IN0
aclr => dff_fifo[16].IN0
aclr => dff_full.IN0
sclr => _.IN0
sclr => _.IN0
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= dff_full.DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= dff_full.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_downsample_cic_130:auk_dspip_downsample_inst
clk => counter_ch.CLK
clk => counter_fs[0].CLK
clk => counter_fs[1].CLK
clk => counter_fs[2].CLK
clk => counter_fs[3].CLK
ena => rate_counter.IN1
ena => dout_valid.IN1
ena => counter_ch.ENA
reset => counter_ch.ACLR
reset => counter_fs[0].ACLR
reset => counter_fs[1].ACLR
reset => counter_fs[2].ACLR
reset => counter_fs[3].ACLR
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_8_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic
clk_in => clk_in.IN1
mic_in => in_data.DATAB
filter_out[0] <= cic_filter:cic_filter_inst.out_data
filter_out[1] <= cic_filter:cic_filter_inst.out_data
filter_out[2] <= cic_filter:cic_filter_inst.out_data
filter_out[3] <= cic_filter:cic_filter_inst.out_data
filter_out[4] <= cic_filter:cic_filter_inst.out_data
filter_out[5] <= cic_filter:cic_filter_inst.out_data
filter_out[6] <= cic_filter:cic_filter_inst.out_data
filter_out[7] <= cic_filter:cic_filter_inst.out_data
filter_out[8] <= cic_filter:cic_filter_inst.out_data
filter_out[9] <= cic_filter:cic_filter_inst.out_data
filter_out[10] <= cic_filter:cic_filter_inst.out_data
filter_out[11] <= cic_filter:cic_filter_inst.out_data
filter_out[12] <= cic_filter:cic_filter_inst.out_data
filter_out[13] <= cic_filter:cic_filter_inst.out_data
filter_out[14] <= cic_filter:cic_filter_inst.out_data
filter_out[15] <= cic_filter:cic_filter_inst.out_data
switch_reset => switch_reset.IN1
out_valid_clk <= cic_filter:cic_filter_inst.out_valid


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data => in_data.IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[1] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[2] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[3] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[4] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[5] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[6] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[7] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[8] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[9] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[10] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[11] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[12] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[13] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[14] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[15] <= cic_filter_cic:cic_filter_cic_inst.out_data
in_ready <= cic_filter_cic:cic_filter_cic_inst.in_ready
out_valid <= cic_filter_cic:cic_filter_cic_inst.out_valid
out_error[0] <= cic_filter_cic:cic_filter_cic_inst.out_error
out_error[1] <= cic_filter_cic:cic_filter_cic_inst.out_error


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst
in_data[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_data[0]
in_valid => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_valid
out_ready => auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_ready
clk => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.clk
clk => auk_dspip_avalon_streaming_source_cic_130:aii_source.clk
clk => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk
clk => cic_filter_cic_core:cic_core.clk
clken => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk_en
reset_n => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_cic_130:aii_source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.reset_n
in_ready <= auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_ready
in_error[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[0]
in_error[1] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[1]
out_error[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[0]
out_error[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[1]
out_data[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[0]
out_data[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[1]
out_data[2] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[2]
out_data[3] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[3]
out_data[4] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[4]
out_data[5] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[5]
out_data[6] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[6]
out_data[7] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[7]
out_data[8] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[8]
out_data[9] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[9]
out_data[10] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[10]
out_data[11] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[11]
out_data[12] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[12]
out_data[13] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[13]
out_data[14] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[14]
out_data[15] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[15]
out_valid <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_valid


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink
clk => scfifo:normal_fifo:fifo_eab_off:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_off:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[0]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[1]
send_eop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[2]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
wrreq => a_fffifo:subfifo.wreq
wrreq => _.IN1
wrreq => _.IN0
rdreq => a_fffifo:subfifo.rreq
rdreq => _.IN0
rdreq => _.IN1
clock => a_fffifo:subfifo.clock
clock => sm_almost_full.IN1
aclr => a_fffifo:subfifo.aclr
aclr => sm_almost_full.IN1
sclr => a_fffifo:subfifo.sclr
sclr => _.IN0
sclr => _.IN0
empty <= a_fffifo:subfifo.empty
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= state_af.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:data_node[0][3].enable
wreq => lpm_ff:data_node[0][2].enable
wreq => lpm_ff:data_node[0][1].enable
wreq => lpm_ff:data_node[0][0].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:data_node[0][3].clock
clock => lpm_ff:data_node[0][2].clock
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][3].aclr
aclr => lpm_ff:data_node[0][2].aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_nmc:auto_generated.data[0]
data[0][1] => mux_nmc:auto_generated.data[1]
data[0][2] => mux_nmc:auto_generated.data[2]
data[1][0] => mux_nmc:auto_generated.data[3]
data[1][1] => mux_nmc:auto_generated.data[4]
data[1][2] => mux_nmc:auto_generated.data[5]
sel[0] => mux_nmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nmc:auto_generated.result[0]
result[1] <= mux_nmc:auto_generated.result[1]
result[2] <= mux_nmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_nmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_g6f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_g6f:auto_generated.cnt_en
updown => cntr_g6f:auto_generated.updown
aclr => cntr_g6f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_g6f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g6f:auto_generated.q[0]
q[1] <= cntr_g6f:auto_generated.q[1]
q[2] <= cntr_g6f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_source_cic_130:aii_source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_controller_cic_130:aii_controller
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.clk
clk => latency_cnt[0].CLK
clk => latency_cnt[1].CLK
clk => latency_cnt[2].CLK
clk => sample_state.CLK
clk => state.CLK
clk => ena_diff[0].CLK
clk => ena_diff[1].CLK
clk => ena_diff[2].CLK
clk => ena_diff[3].CLK
clk => ena_diff[4].CLK
clk => ena_diff[5].CLK
clk => rate_cnt[0].CLK
clk => rate_cnt[1].CLK
clk => rate_cnt[2].CLK
clk => rate_cnt[3].CLK
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.clk
clk => scfifo:in_fifo.clock
clk => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.clk
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.reset
reset => latency_cnt[0].ACLR
reset => latency_cnt[1].ACLR
reset => latency_cnt[2].ACLR
reset => sample_state.ACLR
reset => state.ACLR
reset => ena_diff[0].ACLR
reset => ena_diff[1].ACLR
reset => ena_diff[2].ACLR
reset => ena_diff[3].ACLR
reset => ena_diff[4].ACLR
reset => ena_diff[5].ACLR
reset => rate_cnt[0].ACLR
reset => rate_cnt[1].ACLR
reset => rate_cnt[2].ACLR
reset => rate_cnt[3].ACLR
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.reset
reset => scfifo:in_fifo.aclr
reset => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.reset
ena => fifo_rdreq.IN1
ena => ena_diff_s[1].IN1
ena => ena_diff_s[2].IN1
ena => ena_diff_s[3].IN1
ena => ena_diff_s[4].IN1
ena => ena_diff_s[5].IN1
ena => ena_dsample.IN1
ena => fifo_wrreq.IN1
ena => rate_cnt_proc.IN1
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.ena
ena => latency_cnt[0].ENA
ena => state.ENA
ena => sample_state.ENA
ena => latency_cnt[2].ENA
ena => latency_cnt[1].ENA
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[16]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[15]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[14]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[13]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[12]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[11]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[10]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[9]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[8]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[7]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[6]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[5]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[4]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[3]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[2]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[1]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[0]
dout_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[1]
dout[1] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[2]
dout[2] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[3]
dout[3] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[4]
dout[4] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[5]
dout[5] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[6]
dout[6] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[7]
dout[7] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[8]
dout[8] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[9]
dout[9] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[10]
dout[10] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[11]
dout[11] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[12]
dout[12] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[13]
dout[13] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[14]
dout[14] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[15]
dout[15] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[16]
din_ready <= <VCC>


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo
data[0] => a_regfifo:subfifo.data[0]
data[1] => a_regfifo:subfifo.data[1]
data[2] => a_regfifo:subfifo.data[2]
data[3] => a_regfifo:subfifo.data[3]
data[4] => a_regfifo:subfifo.data[4]
data[5] => a_regfifo:subfifo.data[5]
data[6] => a_regfifo:subfifo.data[6]
data[7] => a_regfifo:subfifo.data[7]
data[8] => a_regfifo:subfifo.data[8]
data[9] => a_regfifo:subfifo.data[9]
data[10] => a_regfifo:subfifo.data[10]
data[11] => a_regfifo:subfifo.data[11]
data[12] => a_regfifo:subfifo.data[12]
data[13] => a_regfifo:subfifo.data[13]
data[14] => a_regfifo:subfifo.data[14]
data[15] => a_regfifo:subfifo.data[15]
data[16] => a_regfifo:subfifo.data[16]
q[0] <= a_regfifo:subfifo.q[0]
q[1] <= a_regfifo:subfifo.q[1]
q[2] <= a_regfifo:subfifo.q[2]
q[3] <= a_regfifo:subfifo.q[3]
q[4] <= a_regfifo:subfifo.q[4]
q[5] <= a_regfifo:subfifo.q[5]
q[6] <= a_regfifo:subfifo.q[6]
q[7] <= a_regfifo:subfifo.q[7]
q[8] <= a_regfifo:subfifo.q[8]
q[9] <= a_regfifo:subfifo.q[9]
q[10] <= a_regfifo:subfifo.q[10]
q[11] <= a_regfifo:subfifo.q[11]
q[12] <= a_regfifo:subfifo.q[12]
q[13] <= a_regfifo:subfifo.q[13]
q[14] <= a_regfifo:subfifo.q[14]
q[15] <= a_regfifo:subfifo.q[15]
q[16] <= a_regfifo:subfifo.q[16]
wrreq => a_regfifo:subfifo.wreq
rdreq => a_regfifo:subfifo.rreq
clock => a_regfifo:subfifo.clock
aclr => a_regfifo:subfifo.aclr
sclr => a_regfifo:subfifo.sclr
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo
data[0] => dff_fifo[0].DATAIN
data[1] => dff_fifo[1].DATAIN
data[2] => dff_fifo[2].DATAIN
data[3] => dff_fifo[3].DATAIN
data[4] => dff_fifo[4].DATAIN
data[5] => dff_fifo[5].DATAIN
data[6] => dff_fifo[6].DATAIN
data[7] => dff_fifo[7].DATAIN
data[8] => dff_fifo[8].DATAIN
data[9] => dff_fifo[9].DATAIN
data[10] => dff_fifo[10].DATAIN
data[11] => dff_fifo[11].DATAIN
data[12] => dff_fifo[12].DATAIN
data[13] => dff_fifo[13].DATAIN
data[14] => dff_fifo[14].DATAIN
data[15] => dff_fifo[15].DATAIN
data[16] => dff_fifo[16].DATAIN
q[0] <= dff_ra[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dff_ra[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dff_ra[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dff_ra[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dff_ra[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dff_ra[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dff_ra[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dff_ra[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dff_ra[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dff_ra[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dff_ra[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dff_ra[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dff_ra[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dff_ra[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dff_ra[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dff_ra[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dff_ra[16].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0
rreq => valid_rreq.IN0
clock => dff_fifo[16].CLK
clock => dff_fifo[15].CLK
clock => dff_fifo[14].CLK
clock => dff_fifo[13].CLK
clock => dff_fifo[12].CLK
clock => dff_fifo[11].CLK
clock => dff_fifo[10].CLK
clock => dff_fifo[9].CLK
clock => dff_fifo[8].CLK
clock => dff_fifo[7].CLK
clock => dff_fifo[6].CLK
clock => dff_fifo[5].CLK
clock => dff_fifo[4].CLK
clock => dff_fifo[3].CLK
clock => dff_fifo[2].CLK
clock => dff_fifo[1].CLK
clock => dff_fifo[0].CLK
clock => dff_full.CLK
clock => dff_ra[16].CLK
clock => dff_ra[15].CLK
clock => dff_ra[14].CLK
clock => dff_ra[13].CLK
clock => dff_ra[12].CLK
clock => dff_ra[11].CLK
clock => dff_ra[10].CLK
clock => dff_ra[9].CLK
clock => dff_ra[8].CLK
clock => dff_ra[7].CLK
clock => dff_ra[6].CLK
clock => dff_ra[5].CLK
clock => dff_ra[4].CLK
clock => dff_ra[3].CLK
clock => dff_ra[2].CLK
clock => dff_ra[1].CLK
clock => dff_ra[0].CLK
aclr => dff_ra[16].IN0
aclr => dff_fifo[16].IN0
aclr => dff_full.IN0
sclr => _.IN0
sclr => _.IN0
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= dff_full.DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= dff_full.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_downsample_cic_130:auk_dspip_downsample_inst
clk => counter_ch.CLK
clk => counter_fs[0].CLK
clk => counter_fs[1].CLK
clk => counter_fs[2].CLK
clk => counter_fs[3].CLK
ena => rate_counter.IN1
ena => dout_valid.IN1
ena => counter_ch.ENA
reset => counter_ch.ACLR
reset => counter_fs[0].ACLR
reset => counter_fs[1].ACLR
reset => counter_fs[2].ACLR
reset => counter_fs[3].ACLR
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_9_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic
clk_in => clk_in.IN1
mic_in => in_data.DATAB
filter_out[0] <= cic_filter:cic_filter_inst.out_data
filter_out[1] <= cic_filter:cic_filter_inst.out_data
filter_out[2] <= cic_filter:cic_filter_inst.out_data
filter_out[3] <= cic_filter:cic_filter_inst.out_data
filter_out[4] <= cic_filter:cic_filter_inst.out_data
filter_out[5] <= cic_filter:cic_filter_inst.out_data
filter_out[6] <= cic_filter:cic_filter_inst.out_data
filter_out[7] <= cic_filter:cic_filter_inst.out_data
filter_out[8] <= cic_filter:cic_filter_inst.out_data
filter_out[9] <= cic_filter:cic_filter_inst.out_data
filter_out[10] <= cic_filter:cic_filter_inst.out_data
filter_out[11] <= cic_filter:cic_filter_inst.out_data
filter_out[12] <= cic_filter:cic_filter_inst.out_data
filter_out[13] <= cic_filter:cic_filter_inst.out_data
filter_out[14] <= cic_filter:cic_filter_inst.out_data
filter_out[15] <= cic_filter:cic_filter_inst.out_data
switch_reset => switch_reset.IN1
out_valid_clk <= cic_filter:cic_filter_inst.out_valid


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data => in_data.IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[1] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[2] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[3] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[4] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[5] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[6] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[7] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[8] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[9] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[10] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[11] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[12] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[13] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[14] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[15] <= cic_filter_cic:cic_filter_cic_inst.out_data
in_ready <= cic_filter_cic:cic_filter_cic_inst.in_ready
out_valid <= cic_filter_cic:cic_filter_cic_inst.out_valid
out_error[0] <= cic_filter_cic:cic_filter_cic_inst.out_error
out_error[1] <= cic_filter_cic:cic_filter_cic_inst.out_error


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst
in_data[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_data[0]
in_valid => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_valid
out_ready => auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_ready
clk => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.clk
clk => auk_dspip_avalon_streaming_source_cic_130:aii_source.clk
clk => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk
clk => cic_filter_cic_core:cic_core.clk
clken => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk_en
reset_n => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_cic_130:aii_source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.reset_n
in_ready <= auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_ready
in_error[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[0]
in_error[1] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[1]
out_error[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[0]
out_error[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[1]
out_data[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[0]
out_data[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[1]
out_data[2] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[2]
out_data[3] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[3]
out_data[4] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[4]
out_data[5] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[5]
out_data[6] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[6]
out_data[7] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[7]
out_data[8] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[8]
out_data[9] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[9]
out_data[10] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[10]
out_data[11] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[11]
out_data[12] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[12]
out_data[13] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[13]
out_data[14] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[14]
out_data[15] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[15]
out_valid <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_valid


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink
clk => scfifo:normal_fifo:fifo_eab_off:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_off:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[0]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[1]
send_eop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[2]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
wrreq => a_fffifo:subfifo.wreq
wrreq => _.IN1
wrreq => _.IN0
rdreq => a_fffifo:subfifo.rreq
rdreq => _.IN0
rdreq => _.IN1
clock => a_fffifo:subfifo.clock
clock => sm_almost_full.IN1
aclr => a_fffifo:subfifo.aclr
aclr => sm_almost_full.IN1
sclr => a_fffifo:subfifo.sclr
sclr => _.IN0
sclr => _.IN0
empty <= a_fffifo:subfifo.empty
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= state_af.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:data_node[0][3].enable
wreq => lpm_ff:data_node[0][2].enable
wreq => lpm_ff:data_node[0][1].enable
wreq => lpm_ff:data_node[0][0].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:data_node[0][3].clock
clock => lpm_ff:data_node[0][2].clock
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][3].aclr
aclr => lpm_ff:data_node[0][2].aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_nmc:auto_generated.data[0]
data[0][1] => mux_nmc:auto_generated.data[1]
data[0][2] => mux_nmc:auto_generated.data[2]
data[1][0] => mux_nmc:auto_generated.data[3]
data[1][1] => mux_nmc:auto_generated.data[4]
data[1][2] => mux_nmc:auto_generated.data[5]
sel[0] => mux_nmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nmc:auto_generated.result[0]
result[1] <= mux_nmc:auto_generated.result[1]
result[2] <= mux_nmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_nmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_g6f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_g6f:auto_generated.cnt_en
updown => cntr_g6f:auto_generated.updown
aclr => cntr_g6f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_g6f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g6f:auto_generated.q[0]
q[1] <= cntr_g6f:auto_generated.q[1]
q[2] <= cntr_g6f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_source_cic_130:aii_source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_controller_cic_130:aii_controller
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.clk
clk => latency_cnt[0].CLK
clk => latency_cnt[1].CLK
clk => latency_cnt[2].CLK
clk => sample_state.CLK
clk => state.CLK
clk => ena_diff[0].CLK
clk => ena_diff[1].CLK
clk => ena_diff[2].CLK
clk => ena_diff[3].CLK
clk => ena_diff[4].CLK
clk => ena_diff[5].CLK
clk => rate_cnt[0].CLK
clk => rate_cnt[1].CLK
clk => rate_cnt[2].CLK
clk => rate_cnt[3].CLK
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.clk
clk => scfifo:in_fifo.clock
clk => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.clk
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.reset
reset => latency_cnt[0].ACLR
reset => latency_cnt[1].ACLR
reset => latency_cnt[2].ACLR
reset => sample_state.ACLR
reset => state.ACLR
reset => ena_diff[0].ACLR
reset => ena_diff[1].ACLR
reset => ena_diff[2].ACLR
reset => ena_diff[3].ACLR
reset => ena_diff[4].ACLR
reset => ena_diff[5].ACLR
reset => rate_cnt[0].ACLR
reset => rate_cnt[1].ACLR
reset => rate_cnt[2].ACLR
reset => rate_cnt[3].ACLR
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.reset
reset => scfifo:in_fifo.aclr
reset => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.reset
ena => fifo_rdreq.IN1
ena => ena_diff_s[1].IN1
ena => ena_diff_s[2].IN1
ena => ena_diff_s[3].IN1
ena => ena_diff_s[4].IN1
ena => ena_diff_s[5].IN1
ena => ena_dsample.IN1
ena => fifo_wrreq.IN1
ena => rate_cnt_proc.IN1
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.ena
ena => latency_cnt[0].ENA
ena => state.ENA
ena => sample_state.ENA
ena => latency_cnt[2].ENA
ena => latency_cnt[1].ENA
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[16]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[15]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[14]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[13]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[12]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[11]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[10]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[9]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[8]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[7]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[6]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[5]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[4]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[3]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[2]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[1]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[0]
dout_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[1]
dout[1] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[2]
dout[2] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[3]
dout[3] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[4]
dout[4] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[5]
dout[5] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[6]
dout[6] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[7]
dout[7] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[8]
dout[8] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[9]
dout[9] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[10]
dout[10] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[11]
dout[11] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[12]
dout[12] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[13]
dout[13] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[14]
dout[14] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[15]
dout[15] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[16]
din_ready <= <VCC>


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo
data[0] => a_regfifo:subfifo.data[0]
data[1] => a_regfifo:subfifo.data[1]
data[2] => a_regfifo:subfifo.data[2]
data[3] => a_regfifo:subfifo.data[3]
data[4] => a_regfifo:subfifo.data[4]
data[5] => a_regfifo:subfifo.data[5]
data[6] => a_regfifo:subfifo.data[6]
data[7] => a_regfifo:subfifo.data[7]
data[8] => a_regfifo:subfifo.data[8]
data[9] => a_regfifo:subfifo.data[9]
data[10] => a_regfifo:subfifo.data[10]
data[11] => a_regfifo:subfifo.data[11]
data[12] => a_regfifo:subfifo.data[12]
data[13] => a_regfifo:subfifo.data[13]
data[14] => a_regfifo:subfifo.data[14]
data[15] => a_regfifo:subfifo.data[15]
data[16] => a_regfifo:subfifo.data[16]
q[0] <= a_regfifo:subfifo.q[0]
q[1] <= a_regfifo:subfifo.q[1]
q[2] <= a_regfifo:subfifo.q[2]
q[3] <= a_regfifo:subfifo.q[3]
q[4] <= a_regfifo:subfifo.q[4]
q[5] <= a_regfifo:subfifo.q[5]
q[6] <= a_regfifo:subfifo.q[6]
q[7] <= a_regfifo:subfifo.q[7]
q[8] <= a_regfifo:subfifo.q[8]
q[9] <= a_regfifo:subfifo.q[9]
q[10] <= a_regfifo:subfifo.q[10]
q[11] <= a_regfifo:subfifo.q[11]
q[12] <= a_regfifo:subfifo.q[12]
q[13] <= a_regfifo:subfifo.q[13]
q[14] <= a_regfifo:subfifo.q[14]
q[15] <= a_regfifo:subfifo.q[15]
q[16] <= a_regfifo:subfifo.q[16]
wrreq => a_regfifo:subfifo.wreq
rdreq => a_regfifo:subfifo.rreq
clock => a_regfifo:subfifo.clock
aclr => a_regfifo:subfifo.aclr
sclr => a_regfifo:subfifo.sclr
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo
data[0] => dff_fifo[0].DATAIN
data[1] => dff_fifo[1].DATAIN
data[2] => dff_fifo[2].DATAIN
data[3] => dff_fifo[3].DATAIN
data[4] => dff_fifo[4].DATAIN
data[5] => dff_fifo[5].DATAIN
data[6] => dff_fifo[6].DATAIN
data[7] => dff_fifo[7].DATAIN
data[8] => dff_fifo[8].DATAIN
data[9] => dff_fifo[9].DATAIN
data[10] => dff_fifo[10].DATAIN
data[11] => dff_fifo[11].DATAIN
data[12] => dff_fifo[12].DATAIN
data[13] => dff_fifo[13].DATAIN
data[14] => dff_fifo[14].DATAIN
data[15] => dff_fifo[15].DATAIN
data[16] => dff_fifo[16].DATAIN
q[0] <= dff_ra[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dff_ra[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dff_ra[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dff_ra[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dff_ra[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dff_ra[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dff_ra[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dff_ra[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dff_ra[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dff_ra[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dff_ra[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dff_ra[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dff_ra[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dff_ra[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dff_ra[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dff_ra[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dff_ra[16].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0
rreq => valid_rreq.IN0
clock => dff_fifo[16].CLK
clock => dff_fifo[15].CLK
clock => dff_fifo[14].CLK
clock => dff_fifo[13].CLK
clock => dff_fifo[12].CLK
clock => dff_fifo[11].CLK
clock => dff_fifo[10].CLK
clock => dff_fifo[9].CLK
clock => dff_fifo[8].CLK
clock => dff_fifo[7].CLK
clock => dff_fifo[6].CLK
clock => dff_fifo[5].CLK
clock => dff_fifo[4].CLK
clock => dff_fifo[3].CLK
clock => dff_fifo[2].CLK
clock => dff_fifo[1].CLK
clock => dff_fifo[0].CLK
clock => dff_full.CLK
clock => dff_ra[16].CLK
clock => dff_ra[15].CLK
clock => dff_ra[14].CLK
clock => dff_ra[13].CLK
clock => dff_ra[12].CLK
clock => dff_ra[11].CLK
clock => dff_ra[10].CLK
clock => dff_ra[9].CLK
clock => dff_ra[8].CLK
clock => dff_ra[7].CLK
clock => dff_ra[6].CLK
clock => dff_ra[5].CLK
clock => dff_ra[4].CLK
clock => dff_ra[3].CLK
clock => dff_ra[2].CLK
clock => dff_ra[1].CLK
clock => dff_ra[0].CLK
aclr => dff_ra[16].IN0
aclr => dff_fifo[16].IN0
aclr => dff_full.IN0
sclr => _.IN0
sclr => _.IN0
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= dff_full.DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= dff_full.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_downsample_cic_130:auk_dspip_downsample_inst
clk => counter_ch.CLK
clk => counter_fs[0].CLK
clk => counter_fs[1].CLK
clk => counter_fs[2].CLK
clk => counter_fs[3].CLK
ena => rate_counter.IN1
ena => dout_valid.IN1
ena => counter_ch.ENA
reset => counter_ch.ACLR
reset => counter_fs[0].ACLR
reset => counter_fs[1].ACLR
reset => counter_fs[2].ACLR
reset => counter_fs[3].ACLR
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_10_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic
clk_in => clk_in.IN1
mic_in => in_data.DATAB
filter_out[0] <= cic_filter:cic_filter_inst.out_data
filter_out[1] <= cic_filter:cic_filter_inst.out_data
filter_out[2] <= cic_filter:cic_filter_inst.out_data
filter_out[3] <= cic_filter:cic_filter_inst.out_data
filter_out[4] <= cic_filter:cic_filter_inst.out_data
filter_out[5] <= cic_filter:cic_filter_inst.out_data
filter_out[6] <= cic_filter:cic_filter_inst.out_data
filter_out[7] <= cic_filter:cic_filter_inst.out_data
filter_out[8] <= cic_filter:cic_filter_inst.out_data
filter_out[9] <= cic_filter:cic_filter_inst.out_data
filter_out[10] <= cic_filter:cic_filter_inst.out_data
filter_out[11] <= cic_filter:cic_filter_inst.out_data
filter_out[12] <= cic_filter:cic_filter_inst.out_data
filter_out[13] <= cic_filter:cic_filter_inst.out_data
filter_out[14] <= cic_filter:cic_filter_inst.out_data
filter_out[15] <= cic_filter:cic_filter_inst.out_data
switch_reset => switch_reset.IN1
out_valid_clk <= cic_filter:cic_filter_inst.out_valid


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data => in_data.IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[1] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[2] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[3] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[4] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[5] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[6] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[7] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[8] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[9] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[10] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[11] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[12] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[13] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[14] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[15] <= cic_filter_cic:cic_filter_cic_inst.out_data
in_ready <= cic_filter_cic:cic_filter_cic_inst.in_ready
out_valid <= cic_filter_cic:cic_filter_cic_inst.out_valid
out_error[0] <= cic_filter_cic:cic_filter_cic_inst.out_error
out_error[1] <= cic_filter_cic:cic_filter_cic_inst.out_error


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst
in_data[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_data[0]
in_valid => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_valid
out_ready => auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_ready
clk => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.clk
clk => auk_dspip_avalon_streaming_source_cic_130:aii_source.clk
clk => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk
clk => cic_filter_cic_core:cic_core.clk
clken => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk_en
reset_n => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_cic_130:aii_source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.reset_n
in_ready <= auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_ready
in_error[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[0]
in_error[1] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[1]
out_error[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[0]
out_error[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[1]
out_data[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[0]
out_data[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[1]
out_data[2] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[2]
out_data[3] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[3]
out_data[4] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[4]
out_data[5] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[5]
out_data[6] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[6]
out_data[7] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[7]
out_data[8] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[8]
out_data[9] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[9]
out_data[10] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[10]
out_data[11] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[11]
out_data[12] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[12]
out_data[13] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[13]
out_data[14] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[14]
out_data[15] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[15]
out_valid <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_valid


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink
clk => scfifo:normal_fifo:fifo_eab_off:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_off:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[0]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[1]
send_eop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[2]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
wrreq => a_fffifo:subfifo.wreq
wrreq => _.IN1
wrreq => _.IN0
rdreq => a_fffifo:subfifo.rreq
rdreq => _.IN0
rdreq => _.IN1
clock => a_fffifo:subfifo.clock
clock => sm_almost_full.IN1
aclr => a_fffifo:subfifo.aclr
aclr => sm_almost_full.IN1
sclr => a_fffifo:subfifo.sclr
sclr => _.IN0
sclr => _.IN0
empty <= a_fffifo:subfifo.empty
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= state_af.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:data_node[0][3].enable
wreq => lpm_ff:data_node[0][2].enable
wreq => lpm_ff:data_node[0][1].enable
wreq => lpm_ff:data_node[0][0].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:data_node[0][3].clock
clock => lpm_ff:data_node[0][2].clock
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][3].aclr
aclr => lpm_ff:data_node[0][2].aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_nmc:auto_generated.data[0]
data[0][1] => mux_nmc:auto_generated.data[1]
data[0][2] => mux_nmc:auto_generated.data[2]
data[1][0] => mux_nmc:auto_generated.data[3]
data[1][1] => mux_nmc:auto_generated.data[4]
data[1][2] => mux_nmc:auto_generated.data[5]
sel[0] => mux_nmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nmc:auto_generated.result[0]
result[1] <= mux_nmc:auto_generated.result[1]
result[2] <= mux_nmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_nmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_g6f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_g6f:auto_generated.cnt_en
updown => cntr_g6f:auto_generated.updown
aclr => cntr_g6f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_g6f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g6f:auto_generated.q[0]
q[1] <= cntr_g6f:auto_generated.q[1]
q[2] <= cntr_g6f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_source_cic_130:aii_source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_controller_cic_130:aii_controller
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.clk
clk => latency_cnt[0].CLK
clk => latency_cnt[1].CLK
clk => latency_cnt[2].CLK
clk => sample_state.CLK
clk => state.CLK
clk => ena_diff[0].CLK
clk => ena_diff[1].CLK
clk => ena_diff[2].CLK
clk => ena_diff[3].CLK
clk => ena_diff[4].CLK
clk => ena_diff[5].CLK
clk => rate_cnt[0].CLK
clk => rate_cnt[1].CLK
clk => rate_cnt[2].CLK
clk => rate_cnt[3].CLK
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.clk
clk => scfifo:in_fifo.clock
clk => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.clk
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.reset
reset => latency_cnt[0].ACLR
reset => latency_cnt[1].ACLR
reset => latency_cnt[2].ACLR
reset => sample_state.ACLR
reset => state.ACLR
reset => ena_diff[0].ACLR
reset => ena_diff[1].ACLR
reset => ena_diff[2].ACLR
reset => ena_diff[3].ACLR
reset => ena_diff[4].ACLR
reset => ena_diff[5].ACLR
reset => rate_cnt[0].ACLR
reset => rate_cnt[1].ACLR
reset => rate_cnt[2].ACLR
reset => rate_cnt[3].ACLR
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.reset
reset => scfifo:in_fifo.aclr
reset => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.reset
ena => fifo_rdreq.IN1
ena => ena_diff_s[1].IN1
ena => ena_diff_s[2].IN1
ena => ena_diff_s[3].IN1
ena => ena_diff_s[4].IN1
ena => ena_diff_s[5].IN1
ena => ena_dsample.IN1
ena => fifo_wrreq.IN1
ena => rate_cnt_proc.IN1
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.ena
ena => latency_cnt[0].ENA
ena => state.ENA
ena => sample_state.ENA
ena => latency_cnt[2].ENA
ena => latency_cnt[1].ENA
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[16]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[15]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[14]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[13]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[12]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[11]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[10]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[9]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[8]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[7]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[6]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[5]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[4]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[3]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[2]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[1]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[0]
dout_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[1]
dout[1] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[2]
dout[2] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[3]
dout[3] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[4]
dout[4] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[5]
dout[5] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[6]
dout[6] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[7]
dout[7] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[8]
dout[8] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[9]
dout[9] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[10]
dout[10] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[11]
dout[11] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[12]
dout[12] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[13]
dout[13] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[14]
dout[14] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[15]
dout[15] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[16]
din_ready <= <VCC>


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo
data[0] => a_regfifo:subfifo.data[0]
data[1] => a_regfifo:subfifo.data[1]
data[2] => a_regfifo:subfifo.data[2]
data[3] => a_regfifo:subfifo.data[3]
data[4] => a_regfifo:subfifo.data[4]
data[5] => a_regfifo:subfifo.data[5]
data[6] => a_regfifo:subfifo.data[6]
data[7] => a_regfifo:subfifo.data[7]
data[8] => a_regfifo:subfifo.data[8]
data[9] => a_regfifo:subfifo.data[9]
data[10] => a_regfifo:subfifo.data[10]
data[11] => a_regfifo:subfifo.data[11]
data[12] => a_regfifo:subfifo.data[12]
data[13] => a_regfifo:subfifo.data[13]
data[14] => a_regfifo:subfifo.data[14]
data[15] => a_regfifo:subfifo.data[15]
data[16] => a_regfifo:subfifo.data[16]
q[0] <= a_regfifo:subfifo.q[0]
q[1] <= a_regfifo:subfifo.q[1]
q[2] <= a_regfifo:subfifo.q[2]
q[3] <= a_regfifo:subfifo.q[3]
q[4] <= a_regfifo:subfifo.q[4]
q[5] <= a_regfifo:subfifo.q[5]
q[6] <= a_regfifo:subfifo.q[6]
q[7] <= a_regfifo:subfifo.q[7]
q[8] <= a_regfifo:subfifo.q[8]
q[9] <= a_regfifo:subfifo.q[9]
q[10] <= a_regfifo:subfifo.q[10]
q[11] <= a_regfifo:subfifo.q[11]
q[12] <= a_regfifo:subfifo.q[12]
q[13] <= a_regfifo:subfifo.q[13]
q[14] <= a_regfifo:subfifo.q[14]
q[15] <= a_regfifo:subfifo.q[15]
q[16] <= a_regfifo:subfifo.q[16]
wrreq => a_regfifo:subfifo.wreq
rdreq => a_regfifo:subfifo.rreq
clock => a_regfifo:subfifo.clock
aclr => a_regfifo:subfifo.aclr
sclr => a_regfifo:subfifo.sclr
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo
data[0] => dff_fifo[0].DATAIN
data[1] => dff_fifo[1].DATAIN
data[2] => dff_fifo[2].DATAIN
data[3] => dff_fifo[3].DATAIN
data[4] => dff_fifo[4].DATAIN
data[5] => dff_fifo[5].DATAIN
data[6] => dff_fifo[6].DATAIN
data[7] => dff_fifo[7].DATAIN
data[8] => dff_fifo[8].DATAIN
data[9] => dff_fifo[9].DATAIN
data[10] => dff_fifo[10].DATAIN
data[11] => dff_fifo[11].DATAIN
data[12] => dff_fifo[12].DATAIN
data[13] => dff_fifo[13].DATAIN
data[14] => dff_fifo[14].DATAIN
data[15] => dff_fifo[15].DATAIN
data[16] => dff_fifo[16].DATAIN
q[0] <= dff_ra[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dff_ra[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dff_ra[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dff_ra[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dff_ra[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dff_ra[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dff_ra[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dff_ra[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dff_ra[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dff_ra[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dff_ra[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dff_ra[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dff_ra[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dff_ra[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dff_ra[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dff_ra[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dff_ra[16].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0
rreq => valid_rreq.IN0
clock => dff_fifo[16].CLK
clock => dff_fifo[15].CLK
clock => dff_fifo[14].CLK
clock => dff_fifo[13].CLK
clock => dff_fifo[12].CLK
clock => dff_fifo[11].CLK
clock => dff_fifo[10].CLK
clock => dff_fifo[9].CLK
clock => dff_fifo[8].CLK
clock => dff_fifo[7].CLK
clock => dff_fifo[6].CLK
clock => dff_fifo[5].CLK
clock => dff_fifo[4].CLK
clock => dff_fifo[3].CLK
clock => dff_fifo[2].CLK
clock => dff_fifo[1].CLK
clock => dff_fifo[0].CLK
clock => dff_full.CLK
clock => dff_ra[16].CLK
clock => dff_ra[15].CLK
clock => dff_ra[14].CLK
clock => dff_ra[13].CLK
clock => dff_ra[12].CLK
clock => dff_ra[11].CLK
clock => dff_ra[10].CLK
clock => dff_ra[9].CLK
clock => dff_ra[8].CLK
clock => dff_ra[7].CLK
clock => dff_ra[6].CLK
clock => dff_ra[5].CLK
clock => dff_ra[4].CLK
clock => dff_ra[3].CLK
clock => dff_ra[2].CLK
clock => dff_ra[1].CLK
clock => dff_ra[0].CLK
aclr => dff_ra[16].IN0
aclr => dff_fifo[16].IN0
aclr => dff_full.IN0
sclr => _.IN0
sclr => _.IN0
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= dff_full.DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= dff_full.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_downsample_cic_130:auk_dspip_downsample_inst
clk => counter_ch.CLK
clk => counter_fs[0].CLK
clk => counter_fs[1].CLK
clk => counter_fs[2].CLK
clk => counter_fs[3].CLK
ena => rate_counter.IN1
ena => dout_valid.IN1
ena => counter_ch.ENA
reset => counter_ch.ACLR
reset => counter_fs[0].ACLR
reset => counter_fs[1].ACLR
reset => counter_fs[2].ACLR
reset => counter_fs[3].ACLR
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_11_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic
clk_in => clk_in.IN1
mic_in => in_data.DATAB
filter_out[0] <= cic_filter:cic_filter_inst.out_data
filter_out[1] <= cic_filter:cic_filter_inst.out_data
filter_out[2] <= cic_filter:cic_filter_inst.out_data
filter_out[3] <= cic_filter:cic_filter_inst.out_data
filter_out[4] <= cic_filter:cic_filter_inst.out_data
filter_out[5] <= cic_filter:cic_filter_inst.out_data
filter_out[6] <= cic_filter:cic_filter_inst.out_data
filter_out[7] <= cic_filter:cic_filter_inst.out_data
filter_out[8] <= cic_filter:cic_filter_inst.out_data
filter_out[9] <= cic_filter:cic_filter_inst.out_data
filter_out[10] <= cic_filter:cic_filter_inst.out_data
filter_out[11] <= cic_filter:cic_filter_inst.out_data
filter_out[12] <= cic_filter:cic_filter_inst.out_data
filter_out[13] <= cic_filter:cic_filter_inst.out_data
filter_out[14] <= cic_filter:cic_filter_inst.out_data
filter_out[15] <= cic_filter:cic_filter_inst.out_data
switch_reset => switch_reset.IN1
out_valid_clk <= cic_filter:cic_filter_inst.out_valid


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data => in_data.IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[1] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[2] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[3] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[4] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[5] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[6] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[7] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[8] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[9] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[10] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[11] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[12] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[13] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[14] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[15] <= cic_filter_cic:cic_filter_cic_inst.out_data
in_ready <= cic_filter_cic:cic_filter_cic_inst.in_ready
out_valid <= cic_filter_cic:cic_filter_cic_inst.out_valid
out_error[0] <= cic_filter_cic:cic_filter_cic_inst.out_error
out_error[1] <= cic_filter_cic:cic_filter_cic_inst.out_error


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst
in_data[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_data[0]
in_valid => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_valid
out_ready => auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_ready
clk => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.clk
clk => auk_dspip_avalon_streaming_source_cic_130:aii_source.clk
clk => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk
clk => cic_filter_cic_core:cic_core.clk
clken => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk_en
reset_n => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_cic_130:aii_source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.reset_n
in_ready <= auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_ready
in_error[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[0]
in_error[1] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[1]
out_error[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[0]
out_error[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[1]
out_data[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[0]
out_data[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[1]
out_data[2] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[2]
out_data[3] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[3]
out_data[4] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[4]
out_data[5] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[5]
out_data[6] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[6]
out_data[7] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[7]
out_data[8] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[8]
out_data[9] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[9]
out_data[10] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[10]
out_data[11] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[11]
out_data[12] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[12]
out_data[13] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[13]
out_data[14] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[14]
out_data[15] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[15]
out_valid <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_valid


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink
clk => scfifo:normal_fifo:fifo_eab_off:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_off:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[0]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[1]
send_eop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[2]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
wrreq => a_fffifo:subfifo.wreq
wrreq => _.IN1
wrreq => _.IN0
rdreq => a_fffifo:subfifo.rreq
rdreq => _.IN0
rdreq => _.IN1
clock => a_fffifo:subfifo.clock
clock => sm_almost_full.IN1
aclr => a_fffifo:subfifo.aclr
aclr => sm_almost_full.IN1
sclr => a_fffifo:subfifo.sclr
sclr => _.IN0
sclr => _.IN0
empty <= a_fffifo:subfifo.empty
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= state_af.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:data_node[0][3].enable
wreq => lpm_ff:data_node[0][2].enable
wreq => lpm_ff:data_node[0][1].enable
wreq => lpm_ff:data_node[0][0].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:data_node[0][3].clock
clock => lpm_ff:data_node[0][2].clock
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][3].aclr
aclr => lpm_ff:data_node[0][2].aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_nmc:auto_generated.data[0]
data[0][1] => mux_nmc:auto_generated.data[1]
data[0][2] => mux_nmc:auto_generated.data[2]
data[1][0] => mux_nmc:auto_generated.data[3]
data[1][1] => mux_nmc:auto_generated.data[4]
data[1][2] => mux_nmc:auto_generated.data[5]
sel[0] => mux_nmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nmc:auto_generated.result[0]
result[1] <= mux_nmc:auto_generated.result[1]
result[2] <= mux_nmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_nmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_g6f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_g6f:auto_generated.cnt_en
updown => cntr_g6f:auto_generated.updown
aclr => cntr_g6f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_g6f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g6f:auto_generated.q[0]
q[1] <= cntr_g6f:auto_generated.q[1]
q[2] <= cntr_g6f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_source_cic_130:aii_source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_controller_cic_130:aii_controller
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.clk
clk => latency_cnt[0].CLK
clk => latency_cnt[1].CLK
clk => latency_cnt[2].CLK
clk => sample_state.CLK
clk => state.CLK
clk => ena_diff[0].CLK
clk => ena_diff[1].CLK
clk => ena_diff[2].CLK
clk => ena_diff[3].CLK
clk => ena_diff[4].CLK
clk => ena_diff[5].CLK
clk => rate_cnt[0].CLK
clk => rate_cnt[1].CLK
clk => rate_cnt[2].CLK
clk => rate_cnt[3].CLK
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.clk
clk => scfifo:in_fifo.clock
clk => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.clk
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.reset
reset => latency_cnt[0].ACLR
reset => latency_cnt[1].ACLR
reset => latency_cnt[2].ACLR
reset => sample_state.ACLR
reset => state.ACLR
reset => ena_diff[0].ACLR
reset => ena_diff[1].ACLR
reset => ena_diff[2].ACLR
reset => ena_diff[3].ACLR
reset => ena_diff[4].ACLR
reset => ena_diff[5].ACLR
reset => rate_cnt[0].ACLR
reset => rate_cnt[1].ACLR
reset => rate_cnt[2].ACLR
reset => rate_cnt[3].ACLR
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.reset
reset => scfifo:in_fifo.aclr
reset => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.reset
ena => fifo_rdreq.IN1
ena => ena_diff_s[1].IN1
ena => ena_diff_s[2].IN1
ena => ena_diff_s[3].IN1
ena => ena_diff_s[4].IN1
ena => ena_diff_s[5].IN1
ena => ena_dsample.IN1
ena => fifo_wrreq.IN1
ena => rate_cnt_proc.IN1
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.ena
ena => latency_cnt[0].ENA
ena => state.ENA
ena => sample_state.ENA
ena => latency_cnt[2].ENA
ena => latency_cnt[1].ENA
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[16]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[15]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[14]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[13]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[12]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[11]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[10]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[9]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[8]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[7]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[6]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[5]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[4]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[3]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[2]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[1]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[0]
dout_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[1]
dout[1] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[2]
dout[2] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[3]
dout[3] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[4]
dout[4] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[5]
dout[5] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[6]
dout[6] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[7]
dout[7] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[8]
dout[8] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[9]
dout[9] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[10]
dout[10] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[11]
dout[11] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[12]
dout[12] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[13]
dout[13] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[14]
dout[14] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[15]
dout[15] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[16]
din_ready <= <VCC>


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo
data[0] => a_regfifo:subfifo.data[0]
data[1] => a_regfifo:subfifo.data[1]
data[2] => a_regfifo:subfifo.data[2]
data[3] => a_regfifo:subfifo.data[3]
data[4] => a_regfifo:subfifo.data[4]
data[5] => a_regfifo:subfifo.data[5]
data[6] => a_regfifo:subfifo.data[6]
data[7] => a_regfifo:subfifo.data[7]
data[8] => a_regfifo:subfifo.data[8]
data[9] => a_regfifo:subfifo.data[9]
data[10] => a_regfifo:subfifo.data[10]
data[11] => a_regfifo:subfifo.data[11]
data[12] => a_regfifo:subfifo.data[12]
data[13] => a_regfifo:subfifo.data[13]
data[14] => a_regfifo:subfifo.data[14]
data[15] => a_regfifo:subfifo.data[15]
data[16] => a_regfifo:subfifo.data[16]
q[0] <= a_regfifo:subfifo.q[0]
q[1] <= a_regfifo:subfifo.q[1]
q[2] <= a_regfifo:subfifo.q[2]
q[3] <= a_regfifo:subfifo.q[3]
q[4] <= a_regfifo:subfifo.q[4]
q[5] <= a_regfifo:subfifo.q[5]
q[6] <= a_regfifo:subfifo.q[6]
q[7] <= a_regfifo:subfifo.q[7]
q[8] <= a_regfifo:subfifo.q[8]
q[9] <= a_regfifo:subfifo.q[9]
q[10] <= a_regfifo:subfifo.q[10]
q[11] <= a_regfifo:subfifo.q[11]
q[12] <= a_regfifo:subfifo.q[12]
q[13] <= a_regfifo:subfifo.q[13]
q[14] <= a_regfifo:subfifo.q[14]
q[15] <= a_regfifo:subfifo.q[15]
q[16] <= a_regfifo:subfifo.q[16]
wrreq => a_regfifo:subfifo.wreq
rdreq => a_regfifo:subfifo.rreq
clock => a_regfifo:subfifo.clock
aclr => a_regfifo:subfifo.aclr
sclr => a_regfifo:subfifo.sclr
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo
data[0] => dff_fifo[0].DATAIN
data[1] => dff_fifo[1].DATAIN
data[2] => dff_fifo[2].DATAIN
data[3] => dff_fifo[3].DATAIN
data[4] => dff_fifo[4].DATAIN
data[5] => dff_fifo[5].DATAIN
data[6] => dff_fifo[6].DATAIN
data[7] => dff_fifo[7].DATAIN
data[8] => dff_fifo[8].DATAIN
data[9] => dff_fifo[9].DATAIN
data[10] => dff_fifo[10].DATAIN
data[11] => dff_fifo[11].DATAIN
data[12] => dff_fifo[12].DATAIN
data[13] => dff_fifo[13].DATAIN
data[14] => dff_fifo[14].DATAIN
data[15] => dff_fifo[15].DATAIN
data[16] => dff_fifo[16].DATAIN
q[0] <= dff_ra[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dff_ra[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dff_ra[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dff_ra[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dff_ra[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dff_ra[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dff_ra[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dff_ra[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dff_ra[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dff_ra[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dff_ra[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dff_ra[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dff_ra[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dff_ra[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dff_ra[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dff_ra[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dff_ra[16].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0
rreq => valid_rreq.IN0
clock => dff_fifo[16].CLK
clock => dff_fifo[15].CLK
clock => dff_fifo[14].CLK
clock => dff_fifo[13].CLK
clock => dff_fifo[12].CLK
clock => dff_fifo[11].CLK
clock => dff_fifo[10].CLK
clock => dff_fifo[9].CLK
clock => dff_fifo[8].CLK
clock => dff_fifo[7].CLK
clock => dff_fifo[6].CLK
clock => dff_fifo[5].CLK
clock => dff_fifo[4].CLK
clock => dff_fifo[3].CLK
clock => dff_fifo[2].CLK
clock => dff_fifo[1].CLK
clock => dff_fifo[0].CLK
clock => dff_full.CLK
clock => dff_ra[16].CLK
clock => dff_ra[15].CLK
clock => dff_ra[14].CLK
clock => dff_ra[13].CLK
clock => dff_ra[12].CLK
clock => dff_ra[11].CLK
clock => dff_ra[10].CLK
clock => dff_ra[9].CLK
clock => dff_ra[8].CLK
clock => dff_ra[7].CLK
clock => dff_ra[6].CLK
clock => dff_ra[5].CLK
clock => dff_ra[4].CLK
clock => dff_ra[3].CLK
clock => dff_ra[2].CLK
clock => dff_ra[1].CLK
clock => dff_ra[0].CLK
aclr => dff_ra[16].IN0
aclr => dff_fifo[16].IN0
aclr => dff_full.IN0
sclr => _.IN0
sclr => _.IN0
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= dff_full.DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= dff_full.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_downsample_cic_130:auk_dspip_downsample_inst
clk => counter_ch.CLK
clk => counter_fs[0].CLK
clk => counter_fs[1].CLK
clk => counter_fs[2].CLK
clk => counter_fs[3].CLK
ena => rate_counter.IN1
ena => dout_valid.IN1
ena => counter_ch.ENA
reset => counter_ch.ACLR
reset => counter_fs[0].ACLR
reset => counter_fs[1].ACLR
reset => counter_fs[2].ACLR
reset => counter_fs[3].ACLR
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_12_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic
clk_in => clk_in.IN1
mic_in => in_data.DATAB
filter_out[0] <= cic_filter:cic_filter_inst.out_data
filter_out[1] <= cic_filter:cic_filter_inst.out_data
filter_out[2] <= cic_filter:cic_filter_inst.out_data
filter_out[3] <= cic_filter:cic_filter_inst.out_data
filter_out[4] <= cic_filter:cic_filter_inst.out_data
filter_out[5] <= cic_filter:cic_filter_inst.out_data
filter_out[6] <= cic_filter:cic_filter_inst.out_data
filter_out[7] <= cic_filter:cic_filter_inst.out_data
filter_out[8] <= cic_filter:cic_filter_inst.out_data
filter_out[9] <= cic_filter:cic_filter_inst.out_data
filter_out[10] <= cic_filter:cic_filter_inst.out_data
filter_out[11] <= cic_filter:cic_filter_inst.out_data
filter_out[12] <= cic_filter:cic_filter_inst.out_data
filter_out[13] <= cic_filter:cic_filter_inst.out_data
filter_out[14] <= cic_filter:cic_filter_inst.out_data
filter_out[15] <= cic_filter:cic_filter_inst.out_data
switch_reset => switch_reset.IN1
out_valid_clk <= cic_filter:cic_filter_inst.out_valid


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data => in_data.IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[1] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[2] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[3] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[4] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[5] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[6] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[7] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[8] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[9] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[10] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[11] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[12] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[13] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[14] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[15] <= cic_filter_cic:cic_filter_cic_inst.out_data
in_ready <= cic_filter_cic:cic_filter_cic_inst.in_ready
out_valid <= cic_filter_cic:cic_filter_cic_inst.out_valid
out_error[0] <= cic_filter_cic:cic_filter_cic_inst.out_error
out_error[1] <= cic_filter_cic:cic_filter_cic_inst.out_error


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst
in_data[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_data[0]
in_valid => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_valid
out_ready => auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_ready
clk => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.clk
clk => auk_dspip_avalon_streaming_source_cic_130:aii_source.clk
clk => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk
clk => cic_filter_cic_core:cic_core.clk
clken => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk_en
reset_n => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_cic_130:aii_source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.reset_n
in_ready <= auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_ready
in_error[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[0]
in_error[1] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[1]
out_error[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[0]
out_error[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[1]
out_data[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[0]
out_data[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[1]
out_data[2] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[2]
out_data[3] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[3]
out_data[4] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[4]
out_data[5] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[5]
out_data[6] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[6]
out_data[7] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[7]
out_data[8] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[8]
out_data[9] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[9]
out_data[10] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[10]
out_data[11] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[11]
out_data[12] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[12]
out_data[13] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[13]
out_data[14] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[14]
out_data[15] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[15]
out_valid <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_valid


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink
clk => scfifo:normal_fifo:fifo_eab_off:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_off:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[0]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[1]
send_eop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[2]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
wrreq => a_fffifo:subfifo.wreq
wrreq => _.IN1
wrreq => _.IN0
rdreq => a_fffifo:subfifo.rreq
rdreq => _.IN0
rdreq => _.IN1
clock => a_fffifo:subfifo.clock
clock => sm_almost_full.IN1
aclr => a_fffifo:subfifo.aclr
aclr => sm_almost_full.IN1
sclr => a_fffifo:subfifo.sclr
sclr => _.IN0
sclr => _.IN0
empty <= a_fffifo:subfifo.empty
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= state_af.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:data_node[0][3].enable
wreq => lpm_ff:data_node[0][2].enable
wreq => lpm_ff:data_node[0][1].enable
wreq => lpm_ff:data_node[0][0].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:data_node[0][3].clock
clock => lpm_ff:data_node[0][2].clock
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][3].aclr
aclr => lpm_ff:data_node[0][2].aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_nmc:auto_generated.data[0]
data[0][1] => mux_nmc:auto_generated.data[1]
data[0][2] => mux_nmc:auto_generated.data[2]
data[1][0] => mux_nmc:auto_generated.data[3]
data[1][1] => mux_nmc:auto_generated.data[4]
data[1][2] => mux_nmc:auto_generated.data[5]
sel[0] => mux_nmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nmc:auto_generated.result[0]
result[1] <= mux_nmc:auto_generated.result[1]
result[2] <= mux_nmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_nmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_g6f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_g6f:auto_generated.cnt_en
updown => cntr_g6f:auto_generated.updown
aclr => cntr_g6f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_g6f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g6f:auto_generated.q[0]
q[1] <= cntr_g6f:auto_generated.q[1]
q[2] <= cntr_g6f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_source_cic_130:aii_source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_controller_cic_130:aii_controller
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.clk
clk => latency_cnt[0].CLK
clk => latency_cnt[1].CLK
clk => latency_cnt[2].CLK
clk => sample_state.CLK
clk => state.CLK
clk => ena_diff[0].CLK
clk => ena_diff[1].CLK
clk => ena_diff[2].CLK
clk => ena_diff[3].CLK
clk => ena_diff[4].CLK
clk => ena_diff[5].CLK
clk => rate_cnt[0].CLK
clk => rate_cnt[1].CLK
clk => rate_cnt[2].CLK
clk => rate_cnt[3].CLK
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.clk
clk => scfifo:in_fifo.clock
clk => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.clk
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.reset
reset => latency_cnt[0].ACLR
reset => latency_cnt[1].ACLR
reset => latency_cnt[2].ACLR
reset => sample_state.ACLR
reset => state.ACLR
reset => ena_diff[0].ACLR
reset => ena_diff[1].ACLR
reset => ena_diff[2].ACLR
reset => ena_diff[3].ACLR
reset => ena_diff[4].ACLR
reset => ena_diff[5].ACLR
reset => rate_cnt[0].ACLR
reset => rate_cnt[1].ACLR
reset => rate_cnt[2].ACLR
reset => rate_cnt[3].ACLR
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.reset
reset => scfifo:in_fifo.aclr
reset => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.reset
ena => fifo_rdreq.IN1
ena => ena_diff_s[1].IN1
ena => ena_diff_s[2].IN1
ena => ena_diff_s[3].IN1
ena => ena_diff_s[4].IN1
ena => ena_diff_s[5].IN1
ena => ena_dsample.IN1
ena => fifo_wrreq.IN1
ena => rate_cnt_proc.IN1
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.ena
ena => latency_cnt[0].ENA
ena => state.ENA
ena => sample_state.ENA
ena => latency_cnt[2].ENA
ena => latency_cnt[1].ENA
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[16]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[15]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[14]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[13]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[12]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[11]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[10]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[9]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[8]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[7]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[6]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[5]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[4]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[3]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[2]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[1]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[0]
dout_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[1]
dout[1] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[2]
dout[2] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[3]
dout[3] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[4]
dout[4] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[5]
dout[5] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[6]
dout[6] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[7]
dout[7] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[8]
dout[8] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[9]
dout[9] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[10]
dout[10] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[11]
dout[11] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[12]
dout[12] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[13]
dout[13] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[14]
dout[14] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[15]
dout[15] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[16]
din_ready <= <VCC>


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo
data[0] => a_regfifo:subfifo.data[0]
data[1] => a_regfifo:subfifo.data[1]
data[2] => a_regfifo:subfifo.data[2]
data[3] => a_regfifo:subfifo.data[3]
data[4] => a_regfifo:subfifo.data[4]
data[5] => a_regfifo:subfifo.data[5]
data[6] => a_regfifo:subfifo.data[6]
data[7] => a_regfifo:subfifo.data[7]
data[8] => a_regfifo:subfifo.data[8]
data[9] => a_regfifo:subfifo.data[9]
data[10] => a_regfifo:subfifo.data[10]
data[11] => a_regfifo:subfifo.data[11]
data[12] => a_regfifo:subfifo.data[12]
data[13] => a_regfifo:subfifo.data[13]
data[14] => a_regfifo:subfifo.data[14]
data[15] => a_regfifo:subfifo.data[15]
data[16] => a_regfifo:subfifo.data[16]
q[0] <= a_regfifo:subfifo.q[0]
q[1] <= a_regfifo:subfifo.q[1]
q[2] <= a_regfifo:subfifo.q[2]
q[3] <= a_regfifo:subfifo.q[3]
q[4] <= a_regfifo:subfifo.q[4]
q[5] <= a_regfifo:subfifo.q[5]
q[6] <= a_regfifo:subfifo.q[6]
q[7] <= a_regfifo:subfifo.q[7]
q[8] <= a_regfifo:subfifo.q[8]
q[9] <= a_regfifo:subfifo.q[9]
q[10] <= a_regfifo:subfifo.q[10]
q[11] <= a_regfifo:subfifo.q[11]
q[12] <= a_regfifo:subfifo.q[12]
q[13] <= a_regfifo:subfifo.q[13]
q[14] <= a_regfifo:subfifo.q[14]
q[15] <= a_regfifo:subfifo.q[15]
q[16] <= a_regfifo:subfifo.q[16]
wrreq => a_regfifo:subfifo.wreq
rdreq => a_regfifo:subfifo.rreq
clock => a_regfifo:subfifo.clock
aclr => a_regfifo:subfifo.aclr
sclr => a_regfifo:subfifo.sclr
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo
data[0] => dff_fifo[0].DATAIN
data[1] => dff_fifo[1].DATAIN
data[2] => dff_fifo[2].DATAIN
data[3] => dff_fifo[3].DATAIN
data[4] => dff_fifo[4].DATAIN
data[5] => dff_fifo[5].DATAIN
data[6] => dff_fifo[6].DATAIN
data[7] => dff_fifo[7].DATAIN
data[8] => dff_fifo[8].DATAIN
data[9] => dff_fifo[9].DATAIN
data[10] => dff_fifo[10].DATAIN
data[11] => dff_fifo[11].DATAIN
data[12] => dff_fifo[12].DATAIN
data[13] => dff_fifo[13].DATAIN
data[14] => dff_fifo[14].DATAIN
data[15] => dff_fifo[15].DATAIN
data[16] => dff_fifo[16].DATAIN
q[0] <= dff_ra[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dff_ra[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dff_ra[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dff_ra[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dff_ra[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dff_ra[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dff_ra[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dff_ra[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dff_ra[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dff_ra[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dff_ra[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dff_ra[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dff_ra[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dff_ra[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dff_ra[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dff_ra[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dff_ra[16].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0
rreq => valid_rreq.IN0
clock => dff_fifo[16].CLK
clock => dff_fifo[15].CLK
clock => dff_fifo[14].CLK
clock => dff_fifo[13].CLK
clock => dff_fifo[12].CLK
clock => dff_fifo[11].CLK
clock => dff_fifo[10].CLK
clock => dff_fifo[9].CLK
clock => dff_fifo[8].CLK
clock => dff_fifo[7].CLK
clock => dff_fifo[6].CLK
clock => dff_fifo[5].CLK
clock => dff_fifo[4].CLK
clock => dff_fifo[3].CLK
clock => dff_fifo[2].CLK
clock => dff_fifo[1].CLK
clock => dff_fifo[0].CLK
clock => dff_full.CLK
clock => dff_ra[16].CLK
clock => dff_ra[15].CLK
clock => dff_ra[14].CLK
clock => dff_ra[13].CLK
clock => dff_ra[12].CLK
clock => dff_ra[11].CLK
clock => dff_ra[10].CLK
clock => dff_ra[9].CLK
clock => dff_ra[8].CLK
clock => dff_ra[7].CLK
clock => dff_ra[6].CLK
clock => dff_ra[5].CLK
clock => dff_ra[4].CLK
clock => dff_ra[3].CLK
clock => dff_ra[2].CLK
clock => dff_ra[1].CLK
clock => dff_ra[0].CLK
aclr => dff_ra[16].IN0
aclr => dff_fifo[16].IN0
aclr => dff_full.IN0
sclr => _.IN0
sclr => _.IN0
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= dff_full.DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= dff_full.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_downsample_cic_130:auk_dspip_downsample_inst
clk => counter_ch.CLK
clk => counter_fs[0].CLK
clk => counter_fs[1].CLK
clk => counter_fs[2].CLK
clk => counter_fs[3].CLK
ena => rate_counter.IN1
ena => dout_valid.IN1
ena => counter_ch.ENA
reset => counter_ch.ACLR
reset => counter_fs[0].ACLR
reset => counter_fs[1].ACLR
reset => counter_fs[2].ACLR
reset => counter_fs[3].ACLR
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_13_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic
clk_in => clk_in.IN1
mic_in => in_data.DATAB
filter_out[0] <= cic_filter:cic_filter_inst.out_data
filter_out[1] <= cic_filter:cic_filter_inst.out_data
filter_out[2] <= cic_filter:cic_filter_inst.out_data
filter_out[3] <= cic_filter:cic_filter_inst.out_data
filter_out[4] <= cic_filter:cic_filter_inst.out_data
filter_out[5] <= cic_filter:cic_filter_inst.out_data
filter_out[6] <= cic_filter:cic_filter_inst.out_data
filter_out[7] <= cic_filter:cic_filter_inst.out_data
filter_out[8] <= cic_filter:cic_filter_inst.out_data
filter_out[9] <= cic_filter:cic_filter_inst.out_data
filter_out[10] <= cic_filter:cic_filter_inst.out_data
filter_out[11] <= cic_filter:cic_filter_inst.out_data
filter_out[12] <= cic_filter:cic_filter_inst.out_data
filter_out[13] <= cic_filter:cic_filter_inst.out_data
filter_out[14] <= cic_filter:cic_filter_inst.out_data
filter_out[15] <= cic_filter:cic_filter_inst.out_data
switch_reset => switch_reset.IN1
out_valid_clk <= cic_filter:cic_filter_inst.out_valid


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data => in_data.IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[1] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[2] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[3] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[4] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[5] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[6] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[7] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[8] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[9] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[10] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[11] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[12] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[13] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[14] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[15] <= cic_filter_cic:cic_filter_cic_inst.out_data
in_ready <= cic_filter_cic:cic_filter_cic_inst.in_ready
out_valid <= cic_filter_cic:cic_filter_cic_inst.out_valid
out_error[0] <= cic_filter_cic:cic_filter_cic_inst.out_error
out_error[1] <= cic_filter_cic:cic_filter_cic_inst.out_error


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst
in_data[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_data[0]
in_valid => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_valid
out_ready => auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_ready
clk => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.clk
clk => auk_dspip_avalon_streaming_source_cic_130:aii_source.clk
clk => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk
clk => cic_filter_cic_core:cic_core.clk
clken => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk_en
reset_n => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_cic_130:aii_source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.reset_n
in_ready <= auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_ready
in_error[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[0]
in_error[1] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[1]
out_error[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[0]
out_error[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[1]
out_data[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[0]
out_data[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[1]
out_data[2] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[2]
out_data[3] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[3]
out_data[4] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[4]
out_data[5] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[5]
out_data[6] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[6]
out_data[7] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[7]
out_data[8] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[8]
out_data[9] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[9]
out_data[10] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[10]
out_data[11] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[11]
out_data[12] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[12]
out_data[13] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[13]
out_data[14] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[14]
out_data[15] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[15]
out_valid <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_valid


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink
clk => scfifo:normal_fifo:fifo_eab_off:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_off:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[0]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[1]
send_eop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[2]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
wrreq => a_fffifo:subfifo.wreq
wrreq => _.IN1
wrreq => _.IN0
rdreq => a_fffifo:subfifo.rreq
rdreq => _.IN0
rdreq => _.IN1
clock => a_fffifo:subfifo.clock
clock => sm_almost_full.IN1
aclr => a_fffifo:subfifo.aclr
aclr => sm_almost_full.IN1
sclr => a_fffifo:subfifo.sclr
sclr => _.IN0
sclr => _.IN0
empty <= a_fffifo:subfifo.empty
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= state_af.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:data_node[0][3].enable
wreq => lpm_ff:data_node[0][2].enable
wreq => lpm_ff:data_node[0][1].enable
wreq => lpm_ff:data_node[0][0].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:data_node[0][3].clock
clock => lpm_ff:data_node[0][2].clock
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][3].aclr
aclr => lpm_ff:data_node[0][2].aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_nmc:auto_generated.data[0]
data[0][1] => mux_nmc:auto_generated.data[1]
data[0][2] => mux_nmc:auto_generated.data[2]
data[1][0] => mux_nmc:auto_generated.data[3]
data[1][1] => mux_nmc:auto_generated.data[4]
data[1][2] => mux_nmc:auto_generated.data[5]
sel[0] => mux_nmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nmc:auto_generated.result[0]
result[1] <= mux_nmc:auto_generated.result[1]
result[2] <= mux_nmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_nmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_g6f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_g6f:auto_generated.cnt_en
updown => cntr_g6f:auto_generated.updown
aclr => cntr_g6f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_g6f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g6f:auto_generated.q[0]
q[1] <= cntr_g6f:auto_generated.q[1]
q[2] <= cntr_g6f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_source_cic_130:aii_source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_controller_cic_130:aii_controller
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.clk
clk => latency_cnt[0].CLK
clk => latency_cnt[1].CLK
clk => latency_cnt[2].CLK
clk => sample_state.CLK
clk => state.CLK
clk => ena_diff[0].CLK
clk => ena_diff[1].CLK
clk => ena_diff[2].CLK
clk => ena_diff[3].CLK
clk => ena_diff[4].CLK
clk => ena_diff[5].CLK
clk => rate_cnt[0].CLK
clk => rate_cnt[1].CLK
clk => rate_cnt[2].CLK
clk => rate_cnt[3].CLK
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.clk
clk => scfifo:in_fifo.clock
clk => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.clk
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.reset
reset => latency_cnt[0].ACLR
reset => latency_cnt[1].ACLR
reset => latency_cnt[2].ACLR
reset => sample_state.ACLR
reset => state.ACLR
reset => ena_diff[0].ACLR
reset => ena_diff[1].ACLR
reset => ena_diff[2].ACLR
reset => ena_diff[3].ACLR
reset => ena_diff[4].ACLR
reset => ena_diff[5].ACLR
reset => rate_cnt[0].ACLR
reset => rate_cnt[1].ACLR
reset => rate_cnt[2].ACLR
reset => rate_cnt[3].ACLR
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.reset
reset => scfifo:in_fifo.aclr
reset => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.reset
ena => fifo_rdreq.IN1
ena => ena_diff_s[1].IN1
ena => ena_diff_s[2].IN1
ena => ena_diff_s[3].IN1
ena => ena_diff_s[4].IN1
ena => ena_diff_s[5].IN1
ena => ena_dsample.IN1
ena => fifo_wrreq.IN1
ena => rate_cnt_proc.IN1
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.ena
ena => latency_cnt[0].ENA
ena => state.ENA
ena => sample_state.ENA
ena => latency_cnt[2].ENA
ena => latency_cnt[1].ENA
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[16]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[15]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[14]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[13]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[12]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[11]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[10]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[9]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[8]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[7]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[6]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[5]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[4]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[3]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[2]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[1]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[0]
dout_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[1]
dout[1] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[2]
dout[2] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[3]
dout[3] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[4]
dout[4] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[5]
dout[5] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[6]
dout[6] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[7]
dout[7] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[8]
dout[8] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[9]
dout[9] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[10]
dout[10] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[11]
dout[11] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[12]
dout[12] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[13]
dout[13] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[14]
dout[14] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[15]
dout[15] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[16]
din_ready <= <VCC>


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo
data[0] => a_regfifo:subfifo.data[0]
data[1] => a_regfifo:subfifo.data[1]
data[2] => a_regfifo:subfifo.data[2]
data[3] => a_regfifo:subfifo.data[3]
data[4] => a_regfifo:subfifo.data[4]
data[5] => a_regfifo:subfifo.data[5]
data[6] => a_regfifo:subfifo.data[6]
data[7] => a_regfifo:subfifo.data[7]
data[8] => a_regfifo:subfifo.data[8]
data[9] => a_regfifo:subfifo.data[9]
data[10] => a_regfifo:subfifo.data[10]
data[11] => a_regfifo:subfifo.data[11]
data[12] => a_regfifo:subfifo.data[12]
data[13] => a_regfifo:subfifo.data[13]
data[14] => a_regfifo:subfifo.data[14]
data[15] => a_regfifo:subfifo.data[15]
data[16] => a_regfifo:subfifo.data[16]
q[0] <= a_regfifo:subfifo.q[0]
q[1] <= a_regfifo:subfifo.q[1]
q[2] <= a_regfifo:subfifo.q[2]
q[3] <= a_regfifo:subfifo.q[3]
q[4] <= a_regfifo:subfifo.q[4]
q[5] <= a_regfifo:subfifo.q[5]
q[6] <= a_regfifo:subfifo.q[6]
q[7] <= a_regfifo:subfifo.q[7]
q[8] <= a_regfifo:subfifo.q[8]
q[9] <= a_regfifo:subfifo.q[9]
q[10] <= a_regfifo:subfifo.q[10]
q[11] <= a_regfifo:subfifo.q[11]
q[12] <= a_regfifo:subfifo.q[12]
q[13] <= a_regfifo:subfifo.q[13]
q[14] <= a_regfifo:subfifo.q[14]
q[15] <= a_regfifo:subfifo.q[15]
q[16] <= a_regfifo:subfifo.q[16]
wrreq => a_regfifo:subfifo.wreq
rdreq => a_regfifo:subfifo.rreq
clock => a_regfifo:subfifo.clock
aclr => a_regfifo:subfifo.aclr
sclr => a_regfifo:subfifo.sclr
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo
data[0] => dff_fifo[0].DATAIN
data[1] => dff_fifo[1].DATAIN
data[2] => dff_fifo[2].DATAIN
data[3] => dff_fifo[3].DATAIN
data[4] => dff_fifo[4].DATAIN
data[5] => dff_fifo[5].DATAIN
data[6] => dff_fifo[6].DATAIN
data[7] => dff_fifo[7].DATAIN
data[8] => dff_fifo[8].DATAIN
data[9] => dff_fifo[9].DATAIN
data[10] => dff_fifo[10].DATAIN
data[11] => dff_fifo[11].DATAIN
data[12] => dff_fifo[12].DATAIN
data[13] => dff_fifo[13].DATAIN
data[14] => dff_fifo[14].DATAIN
data[15] => dff_fifo[15].DATAIN
data[16] => dff_fifo[16].DATAIN
q[0] <= dff_ra[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dff_ra[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dff_ra[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dff_ra[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dff_ra[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dff_ra[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dff_ra[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dff_ra[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dff_ra[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dff_ra[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dff_ra[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dff_ra[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dff_ra[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dff_ra[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dff_ra[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dff_ra[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dff_ra[16].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0
rreq => valid_rreq.IN0
clock => dff_fifo[16].CLK
clock => dff_fifo[15].CLK
clock => dff_fifo[14].CLK
clock => dff_fifo[13].CLK
clock => dff_fifo[12].CLK
clock => dff_fifo[11].CLK
clock => dff_fifo[10].CLK
clock => dff_fifo[9].CLK
clock => dff_fifo[8].CLK
clock => dff_fifo[7].CLK
clock => dff_fifo[6].CLK
clock => dff_fifo[5].CLK
clock => dff_fifo[4].CLK
clock => dff_fifo[3].CLK
clock => dff_fifo[2].CLK
clock => dff_fifo[1].CLK
clock => dff_fifo[0].CLK
clock => dff_full.CLK
clock => dff_ra[16].CLK
clock => dff_ra[15].CLK
clock => dff_ra[14].CLK
clock => dff_ra[13].CLK
clock => dff_ra[12].CLK
clock => dff_ra[11].CLK
clock => dff_ra[10].CLK
clock => dff_ra[9].CLK
clock => dff_ra[8].CLK
clock => dff_ra[7].CLK
clock => dff_ra[6].CLK
clock => dff_ra[5].CLK
clock => dff_ra[4].CLK
clock => dff_ra[3].CLK
clock => dff_ra[2].CLK
clock => dff_ra[1].CLK
clock => dff_ra[0].CLK
aclr => dff_ra[16].IN0
aclr => dff_fifo[16].IN0
aclr => dff_full.IN0
sclr => _.IN0
sclr => _.IN0
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= dff_full.DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= dff_full.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_downsample_cic_130:auk_dspip_downsample_inst
clk => counter_ch.CLK
clk => counter_fs[0].CLK
clk => counter_fs[1].CLK
clk => counter_fs[2].CLK
clk => counter_fs[3].CLK
ena => rate_counter.IN1
ena => dout_valid.IN1
ena => counter_ch.ENA
reset => counter_ch.ACLR
reset => counter_fs[0].ACLR
reset => counter_fs[1].ACLR
reset => counter_fs[2].ACLR
reset => counter_fs[3].ACLR
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_14_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic
clk_in => clk_in.IN1
mic_in => in_data.DATAB
filter_out[0] <= cic_filter:cic_filter_inst.out_data
filter_out[1] <= cic_filter:cic_filter_inst.out_data
filter_out[2] <= cic_filter:cic_filter_inst.out_data
filter_out[3] <= cic_filter:cic_filter_inst.out_data
filter_out[4] <= cic_filter:cic_filter_inst.out_data
filter_out[5] <= cic_filter:cic_filter_inst.out_data
filter_out[6] <= cic_filter:cic_filter_inst.out_data
filter_out[7] <= cic_filter:cic_filter_inst.out_data
filter_out[8] <= cic_filter:cic_filter_inst.out_data
filter_out[9] <= cic_filter:cic_filter_inst.out_data
filter_out[10] <= cic_filter:cic_filter_inst.out_data
filter_out[11] <= cic_filter:cic_filter_inst.out_data
filter_out[12] <= cic_filter:cic_filter_inst.out_data
filter_out[13] <= cic_filter:cic_filter_inst.out_data
filter_out[14] <= cic_filter:cic_filter_inst.out_data
filter_out[15] <= cic_filter:cic_filter_inst.out_data
switch_reset => switch_reset.IN1
out_valid_clk <= cic_filter:cic_filter_inst.out_valid


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data => in_data.IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[1] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[2] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[3] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[4] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[5] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[6] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[7] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[8] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[9] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[10] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[11] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[12] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[13] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[14] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[15] <= cic_filter_cic:cic_filter_cic_inst.out_data
in_ready <= cic_filter_cic:cic_filter_cic_inst.in_ready
out_valid <= cic_filter_cic:cic_filter_cic_inst.out_valid
out_error[0] <= cic_filter_cic:cic_filter_cic_inst.out_error
out_error[1] <= cic_filter_cic:cic_filter_cic_inst.out_error


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst
in_data[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_data[0]
in_valid => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_valid
out_ready => auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_ready
clk => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.clk
clk => auk_dspip_avalon_streaming_source_cic_130:aii_source.clk
clk => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk
clk => cic_filter_cic_core:cic_core.clk
clken => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk_en
reset_n => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_cic_130:aii_source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.reset_n
in_ready <= auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_ready
in_error[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[0]
in_error[1] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[1]
out_error[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[0]
out_error[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[1]
out_data[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[0]
out_data[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[1]
out_data[2] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[2]
out_data[3] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[3]
out_data[4] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[4]
out_data[5] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[5]
out_data[6] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[6]
out_data[7] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[7]
out_data[8] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[8]
out_data[9] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[9]
out_data[10] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[10]
out_data[11] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[11]
out_data[12] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[12]
out_data[13] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[13]
out_data[14] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[14]
out_data[15] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[15]
out_valid <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_valid


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink
clk => scfifo:normal_fifo:fifo_eab_off:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_off:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[0]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[1]
send_eop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[2]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
wrreq => a_fffifo:subfifo.wreq
wrreq => _.IN1
wrreq => _.IN0
rdreq => a_fffifo:subfifo.rreq
rdreq => _.IN0
rdreq => _.IN1
clock => a_fffifo:subfifo.clock
clock => sm_almost_full.IN1
aclr => a_fffifo:subfifo.aclr
aclr => sm_almost_full.IN1
sclr => a_fffifo:subfifo.sclr
sclr => _.IN0
sclr => _.IN0
empty <= a_fffifo:subfifo.empty
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= state_af.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:data_node[0][3].enable
wreq => lpm_ff:data_node[0][2].enable
wreq => lpm_ff:data_node[0][1].enable
wreq => lpm_ff:data_node[0][0].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:data_node[0][3].clock
clock => lpm_ff:data_node[0][2].clock
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][3].aclr
aclr => lpm_ff:data_node[0][2].aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_nmc:auto_generated.data[0]
data[0][1] => mux_nmc:auto_generated.data[1]
data[0][2] => mux_nmc:auto_generated.data[2]
data[1][0] => mux_nmc:auto_generated.data[3]
data[1][1] => mux_nmc:auto_generated.data[4]
data[1][2] => mux_nmc:auto_generated.data[5]
sel[0] => mux_nmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nmc:auto_generated.result[0]
result[1] <= mux_nmc:auto_generated.result[1]
result[2] <= mux_nmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_nmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_g6f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_g6f:auto_generated.cnt_en
updown => cntr_g6f:auto_generated.updown
aclr => cntr_g6f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_g6f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g6f:auto_generated.q[0]
q[1] <= cntr_g6f:auto_generated.q[1]
q[2] <= cntr_g6f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_source_cic_130:aii_source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_controller_cic_130:aii_controller
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.clk
clk => latency_cnt[0].CLK
clk => latency_cnt[1].CLK
clk => latency_cnt[2].CLK
clk => sample_state.CLK
clk => state.CLK
clk => ena_diff[0].CLK
clk => ena_diff[1].CLK
clk => ena_diff[2].CLK
clk => ena_diff[3].CLK
clk => ena_diff[4].CLK
clk => ena_diff[5].CLK
clk => rate_cnt[0].CLK
clk => rate_cnt[1].CLK
clk => rate_cnt[2].CLK
clk => rate_cnt[3].CLK
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.clk
clk => scfifo:in_fifo.clock
clk => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.clk
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.reset
reset => latency_cnt[0].ACLR
reset => latency_cnt[1].ACLR
reset => latency_cnt[2].ACLR
reset => sample_state.ACLR
reset => state.ACLR
reset => ena_diff[0].ACLR
reset => ena_diff[1].ACLR
reset => ena_diff[2].ACLR
reset => ena_diff[3].ACLR
reset => ena_diff[4].ACLR
reset => ena_diff[5].ACLR
reset => rate_cnt[0].ACLR
reset => rate_cnt[1].ACLR
reset => rate_cnt[2].ACLR
reset => rate_cnt[3].ACLR
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.reset
reset => scfifo:in_fifo.aclr
reset => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.reset
ena => fifo_rdreq.IN1
ena => ena_diff_s[1].IN1
ena => ena_diff_s[2].IN1
ena => ena_diff_s[3].IN1
ena => ena_diff_s[4].IN1
ena => ena_diff_s[5].IN1
ena => ena_dsample.IN1
ena => fifo_wrreq.IN1
ena => rate_cnt_proc.IN1
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.ena
ena => latency_cnt[0].ENA
ena => state.ENA
ena => sample_state.ENA
ena => latency_cnt[2].ENA
ena => latency_cnt[1].ENA
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[16]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[15]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[14]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[13]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[12]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[11]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[10]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[9]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[8]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[7]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[6]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[5]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[4]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[3]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[2]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[1]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[0]
dout_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[1]
dout[1] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[2]
dout[2] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[3]
dout[3] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[4]
dout[4] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[5]
dout[5] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[6]
dout[6] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[7]
dout[7] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[8]
dout[8] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[9]
dout[9] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[10]
dout[10] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[11]
dout[11] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[12]
dout[12] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[13]
dout[13] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[14]
dout[14] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[15]
dout[15] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[16]
din_ready <= <VCC>


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo
data[0] => a_regfifo:subfifo.data[0]
data[1] => a_regfifo:subfifo.data[1]
data[2] => a_regfifo:subfifo.data[2]
data[3] => a_regfifo:subfifo.data[3]
data[4] => a_regfifo:subfifo.data[4]
data[5] => a_regfifo:subfifo.data[5]
data[6] => a_regfifo:subfifo.data[6]
data[7] => a_regfifo:subfifo.data[7]
data[8] => a_regfifo:subfifo.data[8]
data[9] => a_regfifo:subfifo.data[9]
data[10] => a_regfifo:subfifo.data[10]
data[11] => a_regfifo:subfifo.data[11]
data[12] => a_regfifo:subfifo.data[12]
data[13] => a_regfifo:subfifo.data[13]
data[14] => a_regfifo:subfifo.data[14]
data[15] => a_regfifo:subfifo.data[15]
data[16] => a_regfifo:subfifo.data[16]
q[0] <= a_regfifo:subfifo.q[0]
q[1] <= a_regfifo:subfifo.q[1]
q[2] <= a_regfifo:subfifo.q[2]
q[3] <= a_regfifo:subfifo.q[3]
q[4] <= a_regfifo:subfifo.q[4]
q[5] <= a_regfifo:subfifo.q[5]
q[6] <= a_regfifo:subfifo.q[6]
q[7] <= a_regfifo:subfifo.q[7]
q[8] <= a_regfifo:subfifo.q[8]
q[9] <= a_regfifo:subfifo.q[9]
q[10] <= a_regfifo:subfifo.q[10]
q[11] <= a_regfifo:subfifo.q[11]
q[12] <= a_regfifo:subfifo.q[12]
q[13] <= a_regfifo:subfifo.q[13]
q[14] <= a_regfifo:subfifo.q[14]
q[15] <= a_regfifo:subfifo.q[15]
q[16] <= a_regfifo:subfifo.q[16]
wrreq => a_regfifo:subfifo.wreq
rdreq => a_regfifo:subfifo.rreq
clock => a_regfifo:subfifo.clock
aclr => a_regfifo:subfifo.aclr
sclr => a_regfifo:subfifo.sclr
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo
data[0] => dff_fifo[0].DATAIN
data[1] => dff_fifo[1].DATAIN
data[2] => dff_fifo[2].DATAIN
data[3] => dff_fifo[3].DATAIN
data[4] => dff_fifo[4].DATAIN
data[5] => dff_fifo[5].DATAIN
data[6] => dff_fifo[6].DATAIN
data[7] => dff_fifo[7].DATAIN
data[8] => dff_fifo[8].DATAIN
data[9] => dff_fifo[9].DATAIN
data[10] => dff_fifo[10].DATAIN
data[11] => dff_fifo[11].DATAIN
data[12] => dff_fifo[12].DATAIN
data[13] => dff_fifo[13].DATAIN
data[14] => dff_fifo[14].DATAIN
data[15] => dff_fifo[15].DATAIN
data[16] => dff_fifo[16].DATAIN
q[0] <= dff_ra[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dff_ra[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dff_ra[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dff_ra[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dff_ra[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dff_ra[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dff_ra[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dff_ra[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dff_ra[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dff_ra[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dff_ra[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dff_ra[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dff_ra[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dff_ra[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dff_ra[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dff_ra[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dff_ra[16].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0
rreq => valid_rreq.IN0
clock => dff_fifo[16].CLK
clock => dff_fifo[15].CLK
clock => dff_fifo[14].CLK
clock => dff_fifo[13].CLK
clock => dff_fifo[12].CLK
clock => dff_fifo[11].CLK
clock => dff_fifo[10].CLK
clock => dff_fifo[9].CLK
clock => dff_fifo[8].CLK
clock => dff_fifo[7].CLK
clock => dff_fifo[6].CLK
clock => dff_fifo[5].CLK
clock => dff_fifo[4].CLK
clock => dff_fifo[3].CLK
clock => dff_fifo[2].CLK
clock => dff_fifo[1].CLK
clock => dff_fifo[0].CLK
clock => dff_full.CLK
clock => dff_ra[16].CLK
clock => dff_ra[15].CLK
clock => dff_ra[14].CLK
clock => dff_ra[13].CLK
clock => dff_ra[12].CLK
clock => dff_ra[11].CLK
clock => dff_ra[10].CLK
clock => dff_ra[9].CLK
clock => dff_ra[8].CLK
clock => dff_ra[7].CLK
clock => dff_ra[6].CLK
clock => dff_ra[5].CLK
clock => dff_ra[4].CLK
clock => dff_ra[3].CLK
clock => dff_ra[2].CLK
clock => dff_ra[1].CLK
clock => dff_ra[0].CLK
aclr => dff_ra[16].IN0
aclr => dff_fifo[16].IN0
aclr => dff_full.IN0
sclr => _.IN0
sclr => _.IN0
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= dff_full.DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= dff_full.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_downsample_cic_130:auk_dspip_downsample_inst
clk => counter_ch.CLK
clk => counter_fs[0].CLK
clk => counter_fs[1].CLK
clk => counter_fs[2].CLK
clk => counter_fs[3].CLK
ena => rate_counter.IN1
ena => dout_valid.IN1
ena => counter_ch.ENA
reset => counter_ch.ACLR
reset => counter_fs[0].ACLR
reset => counter_fs[1].ACLR
reset => counter_fs[2].ACLR
reset => counter_fs[3].ACLR
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_15_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic
clk_in => clk_in.IN1
mic_in => in_data.DATAB
filter_out[0] <= cic_filter:cic_filter_inst.out_data
filter_out[1] <= cic_filter:cic_filter_inst.out_data
filter_out[2] <= cic_filter:cic_filter_inst.out_data
filter_out[3] <= cic_filter:cic_filter_inst.out_data
filter_out[4] <= cic_filter:cic_filter_inst.out_data
filter_out[5] <= cic_filter:cic_filter_inst.out_data
filter_out[6] <= cic_filter:cic_filter_inst.out_data
filter_out[7] <= cic_filter:cic_filter_inst.out_data
filter_out[8] <= cic_filter:cic_filter_inst.out_data
filter_out[9] <= cic_filter:cic_filter_inst.out_data
filter_out[10] <= cic_filter:cic_filter_inst.out_data
filter_out[11] <= cic_filter:cic_filter_inst.out_data
filter_out[12] <= cic_filter:cic_filter_inst.out_data
filter_out[13] <= cic_filter:cic_filter_inst.out_data
filter_out[14] <= cic_filter:cic_filter_inst.out_data
filter_out[15] <= cic_filter:cic_filter_inst.out_data
switch_reset => switch_reset.IN1
out_valid_clk <= cic_filter:cic_filter_inst.out_valid


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data => in_data.IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[1] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[2] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[3] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[4] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[5] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[6] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[7] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[8] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[9] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[10] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[11] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[12] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[13] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[14] <= cic_filter_cic:cic_filter_cic_inst.out_data
out_data[15] <= cic_filter_cic:cic_filter_cic_inst.out_data
in_ready <= cic_filter_cic:cic_filter_cic_inst.in_ready
out_valid <= cic_filter_cic:cic_filter_cic_inst.out_valid
out_error[0] <= cic_filter_cic:cic_filter_cic_inst.out_error
out_error[1] <= cic_filter_cic:cic_filter_cic_inst.out_error


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst
in_data[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_data[0]
in_valid => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_valid
out_ready => auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_ready
clk => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.clk
clk => auk_dspip_avalon_streaming_source_cic_130:aii_source.clk
clk => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk
clk => cic_filter_cic_core:cic_core.clk
clken => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.clk_en
reset_n => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_cic_130:aii_source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_cic_130:aii_controller.reset_n
in_ready <= auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_ready
in_error[0] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[0]
in_error[1] => auk_dspip_avalon_streaming_sink_cic_130:aii_sink.at_sink_error[1]
out_error[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[0]
out_error[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_error[1]
out_data[0] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[0]
out_data[1] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[1]
out_data[2] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[2]
out_data[3] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[3]
out_data[4] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[4]
out_data[5] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[5]
out_data[6] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[6]
out_data[7] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[7]
out_data[8] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[8]
out_data[9] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[9]
out_data[10] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[10]
out_data[11] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[11]
out_data[12] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[12]
out_data[13] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[13]
out_data[14] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[14]
out_data[15] <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_data[15]
out_valid <= auk_dspip_avalon_streaming_source_cic_130:aii_source.at_source_valid


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink
clk => scfifo:normal_fifo:fifo_eab_off:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_off:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[0]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[1]
send_eop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[2]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
wrreq => a_fffifo:subfifo.wreq
wrreq => _.IN1
wrreq => _.IN0
rdreq => a_fffifo:subfifo.rreq
rdreq => _.IN0
rdreq => _.IN1
clock => a_fffifo:subfifo.clock
clock => sm_almost_full.IN1
aclr => a_fffifo:subfifo.aclr
aclr => sm_almost_full.IN1
sclr => a_fffifo:subfifo.sclr
sclr => _.IN0
sclr => _.IN0
empty <= a_fffifo:subfifo.empty
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= state_af.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:data_node[0][3].enable
wreq => lpm_ff:data_node[0][2].enable
wreq => lpm_ff:data_node[0][1].enable
wreq => lpm_ff:data_node[0][0].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:data_node[0][3].clock
clock => lpm_ff:data_node[0][2].clock
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][3].aclr
aclr => lpm_ff:data_node[0][2].aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_nmc:auto_generated.data[0]
data[0][1] => mux_nmc:auto_generated.data[1]
data[0][2] => mux_nmc:auto_generated.data[2]
data[1][0] => mux_nmc:auto_generated.data[3]
data[1][1] => mux_nmc:auto_generated.data[4]
data[1][2] => mux_nmc:auto_generated.data[5]
sel[0] => mux_nmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nmc:auto_generated.result[0]
result[1] <= mux_nmc:auto_generated.result[1]
result[2] <= mux_nmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_nmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[1][0] => mux_qmc:auto_generated.data[3]
data[1][1] => mux_qmc:auto_generated.data[4]
data[1][2] => mux_qmc:auto_generated.data[5]
data[2][0] => mux_qmc:auto_generated.data[6]
data[2][1] => mux_qmc:auto_generated.data[7]
data[2][2] => mux_qmc:auto_generated.data[8]
data[3][0] => mux_qmc:auto_generated.data[9]
data[3][1] => mux_qmc:auto_generated.data[10]
data[3][2] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_qmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_g6f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_g6f:auto_generated.cnt_en
updown => cntr_g6f:auto_generated.updown
aclr => cntr_g6f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_g6f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g6f:auto_generated.q[0]
q[1] <= cntr_g6f:auto_generated.q[1]
q[2] <= cntr_g6f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_sink_cic_130:aii_sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_mag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_source_cic_130:aii_source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|auk_dspip_avalon_streaming_controller_cic_130:aii_controller
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.clk
clk => latency_cnt[0].CLK
clk => latency_cnt[1].CLK
clk => latency_cnt[2].CLK
clk => sample_state.CLK
clk => state.CLK
clk => ena_diff[0].CLK
clk => ena_diff[1].CLK
clk => ena_diff[2].CLK
clk => ena_diff[3].CLK
clk => ena_diff[4].CLK
clk => ena_diff[5].CLK
clk => rate_cnt[0].CLK
clk => rate_cnt[1].CLK
clk => rate_cnt[2].CLK
clk => rate_cnt[3].CLK
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.clk
clk => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.clk
clk => scfifo:in_fifo.clock
clk => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.clk
clk => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.clk
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.reset
reset => latency_cnt[0].ACLR
reset => latency_cnt[1].ACLR
reset => latency_cnt[2].ACLR
reset => sample_state.ACLR
reset => state.ACLR
reset => ena_diff[0].ACLR
reset => ena_diff[1].ACLR
reset => ena_diff[2].ACLR
reset => ena_diff[3].ACLR
reset => ena_diff[4].ACLR
reset => ena_diff[5].ACLR
reset => rate_cnt[0].ACLR
reset => rate_cnt[1].ACLR
reset => rate_cnt[2].ACLR
reset => rate_cnt[3].ACLR
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.reset
reset => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.reset
reset => scfifo:in_fifo.aclr
reset => auk_dspip_downsample_cic_130:auk_dspip_downsample_inst.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2.reset
reset => auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.reset
ena => fifo_rdreq.IN1
ena => ena_diff_s[1].IN1
ena => ena_diff_s[2].IN1
ena => ena_diff_s[3].IN1
ena => ena_diff_s[4].IN1
ena => ena_diff_s[5].IN1
ena => ena_dsample.IN1
ena => fifo_wrreq.IN1
ena => rate_cnt_proc.IN1
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_1.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_2.ena
ena => auk_dspip_integrator_cic_130:auk_dspip_integrator_3.ena
ena => latency_cnt[0].ENA
ena => state.ENA
ena => sample_state.ENA
ena => latency_cnt[2].ENA
ena => latency_cnt[1].ENA
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[16]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[15]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[14]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[13]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[12]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[11]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[10]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[9]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[8]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[7]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[6]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[5]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[4]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[3]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[2]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[1]
din[0] => auk_dspip_integrator_cic_130:auk_dspip_integrator_0.din[0]
dout_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[1]
dout[1] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[2]
dout[2] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[3]
dout[3] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[4]
dout[4] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[5]
dout[5] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[6]
dout[6] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[7]
dout[7] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[8]
dout[8] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[9]
dout[9] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[10]
dout[10] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[11]
dout[11] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[12]
dout[12] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[13]
dout[13] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[14]
dout[14] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[15]
dout[15] <= auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3.dout[16]
din_ready <= <VCC>


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_0|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_1|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_2|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3
clk => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_130:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_4ri:auto_generated.dataa[0]
dataa[1] => add_sub_4ri:auto_generated.dataa[1]
dataa[2] => add_sub_4ri:auto_generated.dataa[2]
dataa[3] => add_sub_4ri:auto_generated.dataa[3]
dataa[4] => add_sub_4ri:auto_generated.dataa[4]
dataa[5] => add_sub_4ri:auto_generated.dataa[5]
dataa[6] => add_sub_4ri:auto_generated.dataa[6]
dataa[7] => add_sub_4ri:auto_generated.dataa[7]
dataa[8] => add_sub_4ri:auto_generated.dataa[8]
dataa[9] => add_sub_4ri:auto_generated.dataa[9]
dataa[10] => add_sub_4ri:auto_generated.dataa[10]
dataa[11] => add_sub_4ri:auto_generated.dataa[11]
dataa[12] => add_sub_4ri:auto_generated.dataa[12]
dataa[13] => add_sub_4ri:auto_generated.dataa[13]
dataa[14] => add_sub_4ri:auto_generated.dataa[14]
dataa[15] => add_sub_4ri:auto_generated.dataa[15]
dataa[16] => add_sub_4ri:auto_generated.dataa[16]
datab[0] => add_sub_4ri:auto_generated.datab[0]
datab[1] => add_sub_4ri:auto_generated.datab[1]
datab[2] => add_sub_4ri:auto_generated.datab[2]
datab[3] => add_sub_4ri:auto_generated.datab[3]
datab[4] => add_sub_4ri:auto_generated.datab[4]
datab[5] => add_sub_4ri:auto_generated.datab[5]
datab[6] => add_sub_4ri:auto_generated.datab[6]
datab[7] => add_sub_4ri:auto_generated.datab[7]
datab[8] => add_sub_4ri:auto_generated.datab[8]
datab[9] => add_sub_4ri:auto_generated.datab[9]
datab[10] => add_sub_4ri:auto_generated.datab[10]
datab[11] => add_sub_4ri:auto_generated.datab[11]
datab[12] => add_sub_4ri:auto_generated.datab[12]
datab[13] => add_sub_4ri:auto_generated.datab[13]
datab[14] => add_sub_4ri:auto_generated.datab[14]
datab[15] => add_sub_4ri:auto_generated.datab[15]
datab[16] => add_sub_4ri:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4ri:auto_generated.result[0]
result[1] <= add_sub_4ri:auto_generated.result[1]
result[2] <= add_sub_4ri:auto_generated.result[2]
result[3] <= add_sub_4ri:auto_generated.result[3]
result[4] <= add_sub_4ri:auto_generated.result[4]
result[5] <= add_sub_4ri:auto_generated.result[5]
result[6] <= add_sub_4ri:auto_generated.result[6]
result[7] <= add_sub_4ri:auto_generated.result[7]
result[8] <= add_sub_4ri:auto_generated.result[8]
result[9] <= add_sub_4ri:auto_generated.result[9]
result[10] <= add_sub_4ri:auto_generated.result[10]
result[11] <= add_sub_4ri:auto_generated.result[11]
result[12] <= add_sub_4ri:auto_generated.result[12]
result[13] <= add_sub_4ri:auto_generated.result[13]
result[14] <= add_sub_4ri:auto_generated.result[14]
result[15] <= add_sub_4ri:auto_generated.result[15]
result[16] <= add_sub_4ri:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_4ri:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_integrator_cic_130:auk_dspip_integrator_3|auk_dspip_delay_cic_130:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo
data[0] => a_regfifo:subfifo.data[0]
data[1] => a_regfifo:subfifo.data[1]
data[2] => a_regfifo:subfifo.data[2]
data[3] => a_regfifo:subfifo.data[3]
data[4] => a_regfifo:subfifo.data[4]
data[5] => a_regfifo:subfifo.data[5]
data[6] => a_regfifo:subfifo.data[6]
data[7] => a_regfifo:subfifo.data[7]
data[8] => a_regfifo:subfifo.data[8]
data[9] => a_regfifo:subfifo.data[9]
data[10] => a_regfifo:subfifo.data[10]
data[11] => a_regfifo:subfifo.data[11]
data[12] => a_regfifo:subfifo.data[12]
data[13] => a_regfifo:subfifo.data[13]
data[14] => a_regfifo:subfifo.data[14]
data[15] => a_regfifo:subfifo.data[15]
data[16] => a_regfifo:subfifo.data[16]
q[0] <= a_regfifo:subfifo.q[0]
q[1] <= a_regfifo:subfifo.q[1]
q[2] <= a_regfifo:subfifo.q[2]
q[3] <= a_regfifo:subfifo.q[3]
q[4] <= a_regfifo:subfifo.q[4]
q[5] <= a_regfifo:subfifo.q[5]
q[6] <= a_regfifo:subfifo.q[6]
q[7] <= a_regfifo:subfifo.q[7]
q[8] <= a_regfifo:subfifo.q[8]
q[9] <= a_regfifo:subfifo.q[9]
q[10] <= a_regfifo:subfifo.q[10]
q[11] <= a_regfifo:subfifo.q[11]
q[12] <= a_regfifo:subfifo.q[12]
q[13] <= a_regfifo:subfifo.q[13]
q[14] <= a_regfifo:subfifo.q[14]
q[15] <= a_regfifo:subfifo.q[15]
q[16] <= a_regfifo:subfifo.q[16]
wrreq => a_regfifo:subfifo.wreq
rdreq => a_regfifo:subfifo.rreq
clock => a_regfifo:subfifo.clock
aclr => a_regfifo:subfifo.aclr
sclr => a_regfifo:subfifo.sclr
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo
data[0] => dff_fifo[0].DATAIN
data[1] => dff_fifo[1].DATAIN
data[2] => dff_fifo[2].DATAIN
data[3] => dff_fifo[3].DATAIN
data[4] => dff_fifo[4].DATAIN
data[5] => dff_fifo[5].DATAIN
data[6] => dff_fifo[6].DATAIN
data[7] => dff_fifo[7].DATAIN
data[8] => dff_fifo[8].DATAIN
data[9] => dff_fifo[9].DATAIN
data[10] => dff_fifo[10].DATAIN
data[11] => dff_fifo[11].DATAIN
data[12] => dff_fifo[12].DATAIN
data[13] => dff_fifo[13].DATAIN
data[14] => dff_fifo[14].DATAIN
data[15] => dff_fifo[15].DATAIN
data[16] => dff_fifo[16].DATAIN
q[0] <= dff_ra[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dff_ra[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dff_ra[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dff_ra[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dff_ra[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dff_ra[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dff_ra[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dff_ra[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dff_ra[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dff_ra[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dff_ra[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dff_ra[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dff_ra[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dff_ra[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dff_ra[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dff_ra[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dff_ra[16].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0
rreq => valid_rreq.IN0
clock => dff_fifo[16].CLK
clock => dff_fifo[15].CLK
clock => dff_fifo[14].CLK
clock => dff_fifo[13].CLK
clock => dff_fifo[12].CLK
clock => dff_fifo[11].CLK
clock => dff_fifo[10].CLK
clock => dff_fifo[9].CLK
clock => dff_fifo[8].CLK
clock => dff_fifo[7].CLK
clock => dff_fifo[6].CLK
clock => dff_fifo[5].CLK
clock => dff_fifo[4].CLK
clock => dff_fifo[3].CLK
clock => dff_fifo[2].CLK
clock => dff_fifo[1].CLK
clock => dff_fifo[0].CLK
clock => dff_full.CLK
clock => dff_ra[16].CLK
clock => dff_ra[15].CLK
clock => dff_ra[14].CLK
clock => dff_ra[13].CLK
clock => dff_ra[12].CLK
clock => dff_ra[11].CLK
clock => dff_ra[10].CLK
clock => dff_ra[9].CLK
clock => dff_ra[8].CLK
clock => dff_ra[7].CLK
clock => dff_ra[6].CLK
clock => dff_ra[5].CLK
clock => dff_ra[4].CLK
clock => dff_ra[3].CLK
clock => dff_ra[2].CLK
clock => dff_ra[1].CLK
clock => dff_ra[0].CLK
aclr => dff_ra[16].IN0
aclr => dff_fifo[16].IN0
aclr => dff_full.IN0
sclr => _.IN0
sclr => _.IN0
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= dff_full.DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= dff_full.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_downsample_cic_130:auk_dspip_downsample_inst
clk => counter_ch.CLK
clk => counter_fs[0].CLK
clk => counter_fs[1].CLK
clk => counter_fs[2].CLK
clk => counter_fs[3].CLK
ena => rate_counter.IN1
ena => dout_valid.IN1
ena => counter_ch.ENA
reset => counter_ch.ACLR
reset => counter_fs[0].ACLR
reset => counter_fs[1].ACLR
reset => counter_fs[2].ACLR
reset => counter_fs[3].ACLR
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_1|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_2|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3
clk => auk_dspip_delay_cic_130:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_130:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_130:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_130:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_130:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_130:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_130:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_130:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_130:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_130:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_130:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_130:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_130:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_130:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_130:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_130:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_130:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_130:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_130:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_130:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|auk_dspip_delay_cic_130:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0
dataa[0] => add_sub_5si:auto_generated.dataa[0]
dataa[1] => add_sub_5si:auto_generated.dataa[1]
dataa[2] => add_sub_5si:auto_generated.dataa[2]
dataa[3] => add_sub_5si:auto_generated.dataa[3]
dataa[4] => add_sub_5si:auto_generated.dataa[4]
dataa[5] => add_sub_5si:auto_generated.dataa[5]
dataa[6] => add_sub_5si:auto_generated.dataa[6]
dataa[7] => add_sub_5si:auto_generated.dataa[7]
dataa[8] => add_sub_5si:auto_generated.dataa[8]
dataa[9] => add_sub_5si:auto_generated.dataa[9]
dataa[10] => add_sub_5si:auto_generated.dataa[10]
dataa[11] => add_sub_5si:auto_generated.dataa[11]
dataa[12] => add_sub_5si:auto_generated.dataa[12]
dataa[13] => add_sub_5si:auto_generated.dataa[13]
dataa[14] => add_sub_5si:auto_generated.dataa[14]
dataa[15] => add_sub_5si:auto_generated.dataa[15]
dataa[16] => add_sub_5si:auto_generated.dataa[16]
datab[0] => add_sub_5si:auto_generated.datab[0]
datab[1] => add_sub_5si:auto_generated.datab[1]
datab[2] => add_sub_5si:auto_generated.datab[2]
datab[3] => add_sub_5si:auto_generated.datab[3]
datab[4] => add_sub_5si:auto_generated.datab[4]
datab[5] => add_sub_5si:auto_generated.datab[5]
datab[6] => add_sub_5si:auto_generated.datab[6]
datab[7] => add_sub_5si:auto_generated.datab[7]
datab[8] => add_sub_5si:auto_generated.datab[8]
datab[9] => add_sub_5si:auto_generated.datab[9]
datab[10] => add_sub_5si:auto_generated.datab[10]
datab[11] => add_sub_5si:auto_generated.datab[11]
datab[12] => add_sub_5si:auto_generated.datab[12]
datab[13] => add_sub_5si:auto_generated.datab[13]
datab[14] => add_sub_5si:auto_generated.datab[14]
datab[15] => add_sub_5si:auto_generated.datab[15]
datab[16] => add_sub_5si:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_5si:auto_generated.result[0]
result[1] <= add_sub_5si:auto_generated.result[1]
result[2] <= add_sub_5si:auto_generated.result[2]
result[3] <= add_sub_5si:auto_generated.result[3]
result[4] <= add_sub_5si:auto_generated.result[4]
result[5] <= add_sub_5si:auto_generated.result[5]
result[6] <= add_sub_5si:auto_generated.result[6]
result[7] <= add_sub_5si:auto_generated.result[7]
result[8] <= add_sub_5si:auto_generated.result[8]
result[9] <= add_sub_5si:auto_generated.result[9]
result[10] <= add_sub_5si:auto_generated.result[10]
result[11] <= add_sub_5si:auto_generated.result[11]
result[12] <= add_sub_5si:auto_generated.result[12]
result[13] <= add_sub_5si:auto_generated.result[13]
result[14] <= add_sub_5si:auto_generated.result[14]
result[15] <= add_sub_5si:auto_generated.result[15]
result[16] <= add_sub_5si:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|mic_array_test_1|mic_cicfilter_connection:mic_16_cic|cic_filter:cic_filter_inst|cic_filter_cic:cic_filter_cic_inst|cic_filter_cic_core:cic_core|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_3|LPM_ADD_SUB:u0|add_sub_5si:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


