#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov  2 19:31:13 2020
# Process ID: 16588
# Current directory: F:/FPGA/Design/FIFO_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20992 F:\FPGA\Design\FIFO_IP\FIFO_IP.xpr
# Log file: F:/FPGA/Design/FIFO_IP/vivado.log
# Journal file: F:/FPGA/Design/FIFO_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA/Design/FIFO_IP/FIFO_IP.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
current_design rtl_1
refresh_design
refresh_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
current_design synth_1
refresh_design
