
---------- Begin Simulation Statistics ----------
final_tick                               172283475000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 262609                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683960                       # Number of bytes of host memory used
host_op_rate                                   263124                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   380.79                       # Real time elapsed on the host
host_tick_rate                              452431533                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.172283                       # Number of seconds simulated
sim_ticks                                172283475000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694843                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095453                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101867                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727812                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             806                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              515                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477920                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65341                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.722835                       # CPI: cycles per instruction
system.cpu.discardedOps                        190861                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610439                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402762                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001549                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        39073256                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.580439                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        172283475                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133210219                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       271539                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        551646                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1528                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1054613                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          536                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2110124                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            536                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 172283475000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109360                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       193094                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78435                       # Transaction distribution
system.membus.trans_dist::ReadExReq            170757                       # Transaction distribution
system.membus.trans_dist::ReadExResp           170757                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109360                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       831763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 831763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30285504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30285504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            280117                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  280117    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              280117                       # Request fanout histogram
system.membus.respLayer1.occupancy         1523973750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1324022000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 172283475000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            671958                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1137662                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          486                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          188530                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           383554                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          383553                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           873                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       671085                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3163403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3165635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    127949120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              128036096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          272066                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12358080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1327578                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001555                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039409                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1325513     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2065      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1327578                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4000230000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3163918995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2619000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 172283475000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  184                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               775207                       # number of demand (read+write) hits
system.l2.demand_hits::total                   775391                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 184                       # number of overall hits
system.l2.overall_hits::.cpu.data              775207                       # number of overall hits
system.l2.overall_hits::total                  775391                       # number of overall hits
system.l2.demand_misses::.cpu.inst                689                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             279432                       # number of demand (read+write) misses
system.l2.demand_misses::total                 280121                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               689                       # number of overall misses
system.l2.overall_misses::.cpu.data            279432                       # number of overall misses
system.l2.overall_misses::total                280121                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     68125000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  29788042000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29856167000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68125000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  29788042000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29856167000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              873                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1054639                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1055512                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             873                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1054639                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1055512                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.789233                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.264955                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.265389                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.789233                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.264955                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.265389                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98875.181422                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106602.114289                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106583.108728                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98875.181422                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106602.114289                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106583.108728                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              193095                       # number of writebacks
system.l2.writebacks::total                    193095                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           689                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        279428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            280117                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          689                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       279428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           280117                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     54345000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24199192000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24253537000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54345000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24199192000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24253537000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.789233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.264951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.265385                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.789233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.264951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.265385                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78875.181422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86602.602459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86583.595426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78875.181422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86602.602459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86583.595426                       # average overall mshr miss latency
system.l2.replacements                         272066                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       944567                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           944567                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       944567                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       944567                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          468                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              468                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          468                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          468                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            212797                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                212797                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          170757                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              170757                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  18592054000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18592054000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        383554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            383554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.445197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.445197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108880.186464                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108880.186464                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       170757                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         170757                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15176914000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15176914000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.445197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.445197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88880.186464                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88880.186464                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            184                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                184                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          689                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              689                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68125000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68125000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.789233                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.789233                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98875.181422                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98875.181422                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          689                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          689                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.789233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.789233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78875.181422                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78875.181422                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        562410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            562410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108675                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108675                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11195988000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11195988000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       671085                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        671085                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.161939                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.161939                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103022.663906                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103022.663906                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108671                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108671                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9022278000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9022278000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.161933                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.161933                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83023.787395                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83023.787395                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 172283475000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8089.597876                       # Cycle average of tags in use
system.l2.tags.total_refs                     2108592                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    280258                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.523753                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.932433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.861610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8049.803833                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.982642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987500                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2432                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8714642                       # Number of tag accesses
system.l2.tags.data_accesses                  8714642                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 172283475000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          44096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       17883392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17927488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        44096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12358016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12358016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          279428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              280117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       193094                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             193094                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            255950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         103802132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             104058082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       255950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           255950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       71730710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             71730710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       71730710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           255950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        103802132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            175788792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    193094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    278902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.022803840500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11328                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11328                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              783865                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             182056                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      280117                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     193094                       # Number of write requests accepted
system.mem_ctrls.readBursts                    280117                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   193094                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    526                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12147                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4601006750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1397955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9843338000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16456.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35206.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   145135                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98465                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                280117                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               193094                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  226819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       229049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.065226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.858025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   189.971747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       175801     76.75%     76.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27890     12.18%     88.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6240      2.72%     91.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1821      0.80%     92.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9173      4.00%     96.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          576      0.25%     96.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          781      0.34%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          556      0.24%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6211      2.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       229049                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.680526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.230515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.522992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11174     98.64%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           90      0.79%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           17      0.15%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.06%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           27      0.24%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            5      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11328                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.043609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.010396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.067694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5587     49.32%     49.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              258      2.28%     51.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4919     43.42%     95.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              531      4.69%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               32      0.28%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11328                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17893824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   33664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12356480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17927488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12358016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       103.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    104.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     71.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  172283385000                       # Total gap between requests
system.mem_ctrls.avgGap                     364073.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        44096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     17849728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12356480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 255950.258723304723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 103606733.031127914786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 71721794.559809058905                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          689                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       279428                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       193094                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18968250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9824369750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4101800571250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27530.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35158.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21242506.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            798916020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            424611165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           983013780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          493926840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13599524640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      42031959030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30761520480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        89093471955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.133010                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  79535881750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5752760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  86994833250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            836579520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            444629790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1013265960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          513898560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13599524640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      42361139730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30484315680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        89253353880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        518.061026                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  78816016000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5752760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  87714699000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    172283475000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 172283475000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9663091                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9663091                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9663091                       # number of overall hits
system.cpu.icache.overall_hits::total         9663091                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          873                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            873                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          873                       # number of overall misses
system.cpu.icache.overall_misses::total           873                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     76395000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76395000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     76395000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76395000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663964                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663964                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663964                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663964                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000090                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000090                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000090                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000090                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87508.591065                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87508.591065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87508.591065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87508.591065                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          486                       # number of writebacks
system.cpu.icache.writebacks::total               486                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          873                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          873                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          873                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          873                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     74649000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     74649000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     74649000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     74649000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85508.591065                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85508.591065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85508.591065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85508.591065                       # average overall mshr miss latency
system.cpu.icache.replacements                    486                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9663091                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9663091                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          873                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           873                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     76395000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76395000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87508.591065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87508.591065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          873                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          873                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     74649000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     74649000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85508.591065                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85508.591065                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 172283475000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           314.153722                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663964                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               873                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11069.832761                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   314.153722                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.613581                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.613581                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9664837                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9664837                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 172283475000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172283475000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 172283475000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50968193                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50968193                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50968606                       # number of overall hits
system.cpu.dcache.overall_hits::total        50968606                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1105891                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1105891                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1113891                       # number of overall misses
system.cpu.dcache.overall_misses::total       1113891                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  52906689000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52906689000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  52906689000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52906689000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52074084                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52074084                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52082497                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52082497                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021237                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021237                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021387                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021387                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47840.780873                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47840.780873                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47497.186888                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47497.186888                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        82839                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3203                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.862941                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       944567                       # number of writebacks
system.cpu.dcache.writebacks::total            944567                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59247                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59247                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1046644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1046644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1054639                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1054639                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  48992848000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  48992848000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  49775840992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  49775840992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020099                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020099                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020249                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020249                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46809.467211                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46809.467211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47197.041824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47197.041824                       # average overall mshr miss latency
system.cpu.dcache.replacements                1054126                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40457449                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40457449                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       666534                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        666534                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  26039301000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26039301000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41123983                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41123983                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016208                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016208                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39066.725778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39066.725778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3326                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3326                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       663208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       663208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  24562933000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24562933000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37036.545096                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37036.545096                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10510744                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10510744                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       439357                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       439357                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26867388000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26867388000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040124                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040124                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61151.610194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61151.610194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55921                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55921                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       383436                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383436                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24429915000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24429915000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035017                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035017                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63713.149000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63713.149000                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          413                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           413                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8000                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8000                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950909                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950909                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7995                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7995                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    782992992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    782992992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950315                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950315                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 97935.333583                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 97935.333583                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 172283475000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.650891                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52023320                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1054638                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.328130                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.650891                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991506                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991506                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53137211                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53137211                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 172283475000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172283475000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
