Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 22 01:34:14 2020
| Host         : ASUS-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CountDownTimer_timing_summary_routed.rpt -pb CountDownTimer_timing_summary_routed.pb -rpx CountDownTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : CountDownTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/FSM_onehot_s_currentState_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/FSM_onehot_s_currentState_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_LS_COUNTER/s_value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_LS_COUNTER/s_value_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_LS_COUNTER/s_value_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_LS_COUNTER/s_value_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_MS_COUNTER/s_value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_MS_COUNTER/s_value_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_MS_COUNTER/s_value_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_LS_COUNTER/s_value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_LS_COUNTER/s_value_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_LS_COUNTER/s_value_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_LS_COUNTER/s_value_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_MS_COUNTER/s_value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_MS_COUNTER/s_value_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_MS_COUNTER/s_value_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: start_but_debouncer/s_pulsedOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.633        0.000                      0                  275        0.201        0.000                      0                  275        4.500        0.000                       0                   122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.633        0.000                      0                  275        0.201        0.000                      0                  275        4.500        0.000                       0                   122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 count_datapath/MIN_LS_COUNTER/s_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_datapath/SEC_LS_COUNTER/s_value_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 1.210ns (24.003%)  route 3.831ns (75.997%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.731     5.334    count_datapath/MIN_LS_COUNTER/clk_IBUF_BUFG
    SLICE_X86Y58         FDRE                                         r  count_datapath/MIN_LS_COUNTER/s_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  count_datapath/MIN_LS_COUNTER/s_value_reg[1]/Q
                         net (fo=5, routed)           1.094     6.884    count_datapath/MIN_LS_COUNTER/Q[1]
    SLICE_X86Y58         LUT4 (Prop_lut4_I1_O)        0.152     7.036 r  count_datapath/MIN_LS_COUNTER/led_OBUF[0]_inst_i_4/O
                         net (fo=4, routed)           0.836     7.872    count_datapath/MIN_LS_COUNTER/s_value_reg[2]_0
    SLICE_X88Y57         LUT6 (Prop_lut6_I0_O)        0.332     8.204 r  count_datapath/MIN_LS_COUNTER/FSM_onehot_s_currentState[2]_i_1/O
                         net (fo=4, routed)           0.464     8.667    pulse_generator/s_value_reg[0]_2
    SLICE_X86Y60         LUT5 (Prop_lut5_I0_O)        0.124     8.791 r  pulse_generator/s_value[3]_i_3/O
                         net (fo=3, routed)           0.956     9.747    count_datapath/SEC_LS_COUNTER/s_value_reg[3]_1
    SLICE_X88Y60         LUT5 (Prop_lut5_I4_O)        0.146     9.893 r  count_datapath/SEC_LS_COUNTER/s_value[3]_i_2__0/O
                         net (fo=1, routed)           0.482    10.375    count_datapath/SEC_LS_COUNTER/s_value[3]_i_2__0_n_0
    SLICE_X87Y60         FDSE                                         r  count_datapath/SEC_LS_COUNTER/s_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.610    15.033    count_datapath/SEC_LS_COUNTER/clk_IBUF_BUFG
    SLICE_X87Y60         FDSE                                         r  count_datapath/SEC_LS_COUNTER/s_value_reg[3]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X87Y60         FDSE (Setup_fdse_C_D)       -0.265    15.007    count_datapath/SEC_LS_COUNTER/s_value_reg[3]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.952ns (20.749%)  route 3.636ns (79.251%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.730     5.333    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X82Y54         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  set_but_debouncer/s_debounceCnt_reg[6]/Q
                         net (fo=3, routed)           0.813     6.602    set_but_debouncer/s_debounceCnt_reg_n_0_[6]
    SLICE_X84Y58         LUT4 (Prop_lut4_I3_O)        0.124     6.726 r  set_but_debouncer/s_debounceCnt[22]_i_6__0/O
                         net (fo=1, routed)           0.436     7.162    set_but_debouncer/s_debounceCnt[22]_i_6__0_n_0
    SLICE_X84Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.286 f  set_but_debouncer/s_debounceCnt[22]_i_3__0/O
                         net (fo=2, routed)           1.211     8.497    set_but_debouncer/s_debounceCnt[22]_i_3__0_n_0
    SLICE_X83Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.621 r  set_but_debouncer/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.645     9.266    set_but_debouncer/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X85Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.390 r  set_but_debouncer/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.531     9.921    set_but_debouncer/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X84Y58         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609    15.032    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X84Y58         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[12]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X84Y58         FDRE (Setup_fdre_C_CE)      -0.169    15.102    set_but_debouncer/s_debounceCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.952ns (20.749%)  route 3.636ns (79.251%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.730     5.333    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X82Y54         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  set_but_debouncer/s_debounceCnt_reg[6]/Q
                         net (fo=3, routed)           0.813     6.602    set_but_debouncer/s_debounceCnt_reg_n_0_[6]
    SLICE_X84Y58         LUT4 (Prop_lut4_I3_O)        0.124     6.726 r  set_but_debouncer/s_debounceCnt[22]_i_6__0/O
                         net (fo=1, routed)           0.436     7.162    set_but_debouncer/s_debounceCnt[22]_i_6__0_n_0
    SLICE_X84Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.286 f  set_but_debouncer/s_debounceCnt[22]_i_3__0/O
                         net (fo=2, routed)           1.211     8.497    set_but_debouncer/s_debounceCnt[22]_i_3__0_n_0
    SLICE_X83Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.621 r  set_but_debouncer/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.645     9.266    set_but_debouncer/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X85Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.390 r  set_but_debouncer/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.531     9.921    set_but_debouncer/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X84Y58         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609    15.032    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X84Y58         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[23]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X84Y58         FDRE (Setup_fdre_C_CE)      -0.169    15.102    set_but_debouncer/s_debounceCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 count_datapath/SEC_MS_COUNTER/s_value_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_s_currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.221ns (27.196%)  route 3.269ns (72.804%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.730     5.333    count_datapath/SEC_MS_COUNTER/clk_IBUF_BUFG
    SLICE_X86Y59         FDSE                                         r  count_datapath/SEC_MS_COUNTER/s_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDSE (Prop_fdse_C_Q)         0.419     5.752 r  count_datapath/SEC_MS_COUNTER/s_value_reg[2]/Q
                         net (fo=8, routed)           1.142     6.893    count_datapath/SEC_MS_COUNTER/s_value_reg[2]_0
    SLICE_X87Y58         LUT3 (Prop_lut3_I2_O)        0.324     7.217 f  count_datapath/SEC_MS_COUNTER/led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.948     8.165    count_datapath/MIN_MS_COUNTER/s_SEC_MS_FINISHED
    SLICE_X88Y58         LUT6 (Prop_lut6_I1_O)        0.326     8.491 f  count_datapath/MIN_MS_COUNTER/led_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.843     9.334    control_unit/led_OBUF[0]
    SLICE_X88Y57         LUT4 (Prop_lut4_I2_O)        0.152     9.486 r  control_unit/FSM_onehot_s_currentState[1]_i_1/O
                         net (fo=1, routed)           0.336     9.822    control_unit/FSM_onehot_s_currentState[1]_i_1_n_0
    SLICE_X88Y57         FDRE                                         r  control_unit/FSM_onehot_s_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.611    15.034    control_unit/clk_IBUF_BUFG
    SLICE_X88Y57         FDRE                                         r  control_unit/FSM_onehot_s_currentState_reg[1]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y57         FDRE (Setup_fdre_C_D)       -0.240    15.033    control_unit/FSM_onehot_s_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.952ns (21.637%)  route 3.448ns (78.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.730     5.333    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X82Y54         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  set_but_debouncer/s_debounceCnt_reg[6]/Q
                         net (fo=3, routed)           0.813     6.602    set_but_debouncer/s_debounceCnt_reg_n_0_[6]
    SLICE_X84Y58         LUT4 (Prop_lut4_I3_O)        0.124     6.726 r  set_but_debouncer/s_debounceCnt[22]_i_6__0/O
                         net (fo=1, routed)           0.436     7.162    set_but_debouncer/s_debounceCnt[22]_i_6__0_n_0
    SLICE_X84Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.286 f  set_but_debouncer/s_debounceCnt[22]_i_3__0/O
                         net (fo=2, routed)           1.211     8.497    set_but_debouncer/s_debounceCnt[22]_i_3__0_n_0
    SLICE_X83Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.621 r  set_but_debouncer/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.645     9.266    set_but_debouncer/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X85Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.390 r  set_but_debouncer/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.342     9.733    set_but_debouncer/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X84Y57         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609    15.032    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X84Y57         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[10]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X84Y57         FDRE (Setup_fdre_C_CE)      -0.169    15.102    set_but_debouncer/s_debounceCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.952ns (21.637%)  route 3.448ns (78.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.730     5.333    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X82Y54         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  set_but_debouncer/s_debounceCnt_reg[6]/Q
                         net (fo=3, routed)           0.813     6.602    set_but_debouncer/s_debounceCnt_reg_n_0_[6]
    SLICE_X84Y58         LUT4 (Prop_lut4_I3_O)        0.124     6.726 r  set_but_debouncer/s_debounceCnt[22]_i_6__0/O
                         net (fo=1, routed)           0.436     7.162    set_but_debouncer/s_debounceCnt[22]_i_6__0_n_0
    SLICE_X84Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.286 f  set_but_debouncer/s_debounceCnt[22]_i_3__0/O
                         net (fo=2, routed)           1.211     8.497    set_but_debouncer/s_debounceCnt[22]_i_3__0_n_0
    SLICE_X83Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.621 r  set_but_debouncer/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.645     9.266    set_but_debouncer/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X85Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.390 r  set_but_debouncer/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.342     9.733    set_but_debouncer/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X84Y57         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609    15.032    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X84Y57         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[15]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X84Y57         FDRE (Setup_fdre_C_CE)      -0.169    15.102    set_but_debouncer/s_debounceCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.952ns (21.637%)  route 3.448ns (78.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.730     5.333    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X82Y54         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  set_but_debouncer/s_debounceCnt_reg[6]/Q
                         net (fo=3, routed)           0.813     6.602    set_but_debouncer/s_debounceCnt_reg_n_0_[6]
    SLICE_X84Y58         LUT4 (Prop_lut4_I3_O)        0.124     6.726 r  set_but_debouncer/s_debounceCnt[22]_i_6__0/O
                         net (fo=1, routed)           0.436     7.162    set_but_debouncer/s_debounceCnt[22]_i_6__0_n_0
    SLICE_X84Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.286 f  set_but_debouncer/s_debounceCnt[22]_i_3__0/O
                         net (fo=2, routed)           1.211     8.497    set_but_debouncer/s_debounceCnt[22]_i_3__0_n_0
    SLICE_X83Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.621 r  set_but_debouncer/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.645     9.266    set_but_debouncer/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X85Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.390 r  set_but_debouncer/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.342     9.733    set_but_debouncer/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X84Y57         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609    15.032    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X84Y57         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[19]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X84Y57         FDRE (Setup_fdre_C_CE)      -0.169    15.102    set_but_debouncer/s_debounceCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.952ns (21.637%)  route 3.448ns (78.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.730     5.333    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X82Y54         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  set_but_debouncer/s_debounceCnt_reg[6]/Q
                         net (fo=3, routed)           0.813     6.602    set_but_debouncer/s_debounceCnt_reg_n_0_[6]
    SLICE_X84Y58         LUT4 (Prop_lut4_I3_O)        0.124     6.726 r  set_but_debouncer/s_debounceCnt[22]_i_6__0/O
                         net (fo=1, routed)           0.436     7.162    set_but_debouncer/s_debounceCnt[22]_i_6__0_n_0
    SLICE_X84Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.286 f  set_but_debouncer/s_debounceCnt[22]_i_3__0/O
                         net (fo=2, routed)           1.211     8.497    set_but_debouncer/s_debounceCnt[22]_i_3__0_n_0
    SLICE_X83Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.621 r  set_but_debouncer/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.645     9.266    set_but_debouncer/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X85Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.390 r  set_but_debouncer/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.342     9.733    set_but_debouncer/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X84Y57         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609    15.032    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X84Y57         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[20]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X84Y57         FDRE (Setup_fdre_C_CE)      -0.169    15.102    set_but_debouncer/s_debounceCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.952ns (21.637%)  route 3.448ns (78.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.730     5.333    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X82Y54         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  set_but_debouncer/s_debounceCnt_reg[6]/Q
                         net (fo=3, routed)           0.813     6.602    set_but_debouncer/s_debounceCnt_reg_n_0_[6]
    SLICE_X84Y58         LUT4 (Prop_lut4_I3_O)        0.124     6.726 r  set_but_debouncer/s_debounceCnt[22]_i_6__0/O
                         net (fo=1, routed)           0.436     7.162    set_but_debouncer/s_debounceCnt[22]_i_6__0_n_0
    SLICE_X84Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.286 f  set_but_debouncer/s_debounceCnt[22]_i_3__0/O
                         net (fo=2, routed)           1.211     8.497    set_but_debouncer/s_debounceCnt[22]_i_3__0_n_0
    SLICE_X83Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.621 r  set_but_debouncer/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.645     9.266    set_but_debouncer/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X85Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.390 r  set_but_debouncer/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.342     9.733    set_but_debouncer/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X84Y57         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609    15.032    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X84Y57         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[7]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X84Y57         FDRE (Setup_fdre_C_CE)      -0.169    15.102    set_but_debouncer/s_debounceCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.952ns (21.637%)  route 3.448ns (78.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.730     5.333    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X82Y54         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  set_but_debouncer/s_debounceCnt_reg[6]/Q
                         net (fo=3, routed)           0.813     6.602    set_but_debouncer/s_debounceCnt_reg_n_0_[6]
    SLICE_X84Y58         LUT4 (Prop_lut4_I3_O)        0.124     6.726 r  set_but_debouncer/s_debounceCnt[22]_i_6__0/O
                         net (fo=1, routed)           0.436     7.162    set_but_debouncer/s_debounceCnt[22]_i_6__0_n_0
    SLICE_X84Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.286 f  set_but_debouncer/s_debounceCnt[22]_i_3__0/O
                         net (fo=2, routed)           1.211     8.497    set_but_debouncer/s_debounceCnt[22]_i_3__0_n_0
    SLICE_X83Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.621 r  set_but_debouncer/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.645     9.266    set_but_debouncer/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X85Y58         LUT2 (Prop_lut2_I0_O)        0.124     9.390 r  set_but_debouncer/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.342     9.733    set_but_debouncer/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X84Y57         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609    15.032    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X84Y57         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[9]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X84Y57         FDRE (Setup_fdre_C_CE)      -0.169    15.102    set_but_debouncer/s_debounceCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  5.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_s_currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_s_currentState_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.606     1.525    control_unit/clk_IBUF_BUFG
    SLICE_X88Y57         FDRE                                         r  control_unit/FSM_onehot_s_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.148     1.673 r  control_unit/FSM_onehot_s_currentState_reg[1]/Q
                         net (fo=4, routed)           0.075     1.748    control_unit/FSM_onehot_s_currentState_reg_n_0_[1]
    SLICE_X88Y57         LUT6 (Prop_lut6_I3_O)        0.098     1.846 r  control_unit/FSM_onehot_s_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    control_unit/FSM_onehot_s_currentState[0]_i_1_n_0
    SLICE_X88Y57         FDSE                                         r  control_unit/FSM_onehot_s_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.878     2.043    control_unit/clk_IBUF_BUFG
    SLICE_X88Y57         FDSE                                         r  control_unit/FSM_onehot_s_currentState_reg[0]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y57         FDSE (Hold_fdse_C_D)         0.120     1.645    control_unit/FSM_onehot_s_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 start_but_debouncer/s_previousIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_debounceCnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.602     1.521    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X80Y56         FDRE                                         r  start_but_debouncer/s_previousIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.164     1.685 f  start_but_debouncer/s_previousIn_reg/Q
                         net (fo=10, routed)          0.116     1.802    start_but_debouncer/s_previousIn
    SLICE_X81Y56         LUT2 (Prop_lut2_I1_O)        0.048     1.850 r  start_but_debouncer/s_debounceCnt[20]_i_1/O
                         net (fo=1, routed)           0.000     1.850    start_but_debouncer/s_debounceCnt[20]_i_1_n_0
    SLICE_X81Y56         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.874     2.039    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X81Y56         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[20]/C
                         clock pessimism             -0.504     1.534    
    SLICE_X81Y56         FDRE (Hold_fdre_C_D)         0.107     1.641    start_but_debouncer/s_debounceCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 start_but_debouncer/s_previousIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_debounceCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.213ns (64.458%)  route 0.117ns (35.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.602     1.521    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X80Y56         FDRE                                         r  start_but_debouncer/s_previousIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.164     1.685 f  start_but_debouncer/s_previousIn_reg/Q
                         net (fo=10, routed)          0.117     1.803    start_but_debouncer/s_previousIn
    SLICE_X81Y56         LUT2 (Prop_lut2_I1_O)        0.049     1.852 r  start_but_debouncer/s_debounceCnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.852    start_but_debouncer/s_debounceCnt[7]_i_1_n_0
    SLICE_X81Y56         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.874     2.039    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X81Y56         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[7]/C
                         clock pessimism             -0.504     1.534    
    SLICE_X81Y56         FDRE (Hold_fdre_C_D)         0.107     1.641    start_but_debouncer/s_debounceCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 start_but_debouncer/s_previousIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_debounceCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.602     1.521    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X80Y56         FDRE                                         r  start_but_debouncer/s_previousIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.164     1.685 f  start_but_debouncer/s_previousIn_reg/Q
                         net (fo=10, routed)          0.116     1.802    start_but_debouncer/s_previousIn
    SLICE_X81Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.847 r  start_but_debouncer/s_debounceCnt[12]_i_1/O
                         net (fo=1, routed)           0.000     1.847    start_but_debouncer/s_debounceCnt[12]_i_1_n_0
    SLICE_X81Y56         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.874     2.039    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X81Y56         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[12]/C
                         clock pessimism             -0.504     1.534    
    SLICE_X81Y56         FDRE (Hold_fdre_C_D)         0.091     1.625    start_but_debouncer/s_debounceCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 start_but_debouncer/s_previousIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_debounceCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.602     1.521    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X80Y56         FDRE                                         r  start_but_debouncer/s_previousIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y56         FDRE (Prop_fdre_C_Q)         0.164     1.685 f  start_but_debouncer/s_previousIn_reg/Q
                         net (fo=10, routed)          0.117     1.803    start_but_debouncer/s_previousIn
    SLICE_X81Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.848 r  start_but_debouncer/s_debounceCnt[15]_i_1/O
                         net (fo=1, routed)           0.000     1.848    start_but_debouncer/s_debounceCnt[15]_i_1_n_0
    SLICE_X81Y56         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.874     2.039    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X81Y56         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[15]/C
                         clock pessimism             -0.504     1.534    
    SLICE_X81Y56         FDRE (Hold_fdre_C_D)         0.092     1.626    start_but_debouncer/s_debounceCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 start_but_debouncer/s_debounceCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_debounceCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.605     1.524    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X83Y57         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y57         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  start_but_debouncer/s_debounceCnt_reg[17]/Q
                         net (fo=3, routed)           0.079     1.745    start_but_debouncer/s_debounceCnt_reg_n_0_[17]
    SLICE_X83Y57         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.869 r  start_but_debouncer/s_debounceCnt0_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.000     1.869    start_but_debouncer/s_debounceCnt0[18]
    SLICE_X83Y57         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.877     2.042    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X83Y57         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[18]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X83Y57         FDRE (Hold_fdre_C_D)         0.105     1.629    start_but_debouncer/s_debounceCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 start_but_debouncer/s_debounceCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_debounceCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.605     1.524    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X83Y58         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y58         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  start_but_debouncer/s_debounceCnt_reg[21]/Q
                         net (fo=3, routed)           0.079     1.745    start_but_debouncer/s_debounceCnt_reg_n_0_[21]
    SLICE_X83Y58         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.869 r  start_but_debouncer/s_debounceCnt0_inferred__0/i__carry__4/O[1]
                         net (fo=1, routed)           0.000     1.869    start_but_debouncer/s_debounceCnt0[22]
    SLICE_X83Y58         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.877     2.042    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X83Y58         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[22]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X83Y58         FDRE (Hold_fdre_C_D)         0.105     1.629    start_but_debouncer/s_debounceCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 start_but_debouncer/s_debounceCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_debounceCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.265ns (76.508%)  route 0.081ns (23.492%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.606     1.525    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X83Y54         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  start_but_debouncer/s_debounceCnt_reg[5]/Q
                         net (fo=3, routed)           0.081     1.748    start_but_debouncer/s_debounceCnt_reg_n_0_[5]
    SLICE_X83Y54         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.872 r  start_but_debouncer/s_debounceCnt0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     1.872    start_but_debouncer/s_debounceCnt0[6]
    SLICE_X83Y54         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.878     2.043    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X83Y54         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[6]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y54         FDRE (Hold_fdre_C_D)         0.105     1.630    start_but_debouncer/s_debounceCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 reset_module/s_shiftReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_module/s_shiftReg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.512%)  route 0.176ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.605     1.524    reset_module/clk_IBUF_BUFG
    SLICE_X87Y61         FDCE                                         r  reset_module/s_shiftReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  reset_module/s_shiftReg_reg[3]/Q
                         net (fo=1, routed)           0.176     1.841    reset_module/p_0_in[4]
    SLICE_X87Y61         FDCE                                         r  reset_module/s_shiftReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.877     2.042    reset_module/clk_IBUF_BUFG
    SLICE_X87Y61         FDCE                                         r  reset_module/s_shiftReg_reg[4]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y61         FDCE (Hold_fdce_C_D)         0.075     1.599    reset_module/s_shiftReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 start_but_debouncer/s_debounceCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_debounceCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.606     1.525    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X83Y53         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y53         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  start_but_debouncer/s_debounceCnt_reg[3]/Q
                         net (fo=3, routed)           0.079     1.746    start_but_debouncer/s_debounceCnt_reg_n_0_[3]
    SLICE_X83Y53         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.873 r  start_but_debouncer/s_debounceCnt0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000     1.873    start_but_debouncer/s_debounceCnt0[4]
    SLICE_X83Y53         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.878     2.043    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X83Y53         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[4]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y53         FDRE (Hold_fdre_C_D)         0.105     1.630    start_but_debouncer/s_debounceCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X88Y57    control_unit/FSM_onehot_s_currentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y57    control_unit/FSM_onehot_s_currentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y59    control_unit/FSM_onehot_s_currentState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y59    control_unit/FSM_onehot_s_currentState_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y59    control_unit/FSM_onehot_s_currentState_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y57    control_unit/FSM_onehot_s_currentState_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X88Y58    count_datapath/MIN_MS_COUNTER/s_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y58    count_datapath/MIN_MS_COUNTER/s_value_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X88Y58    count_datapath/MIN_MS_COUNTER/s_value_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y61    reset_module/s_shiftReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y61    reset_module/s_shiftReg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y61    reset_module/s_shiftReg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y61    reset_module/s_shiftReg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y61    reset_module/s_shiftReg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y55    start_but_debouncer/s_debounceCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y56    start_but_debouncer/s_debounceCnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y56    start_but_debouncer/s_debounceCnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y54    start_but_debouncer/s_dirtyIn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y56    start_but_debouncer/s_previousIn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y57    pulse_generator/s_counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y57    pulse_generator/s_counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y57    pulse_generator/s_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    set_but_debouncer/s_debounceCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y58    set_but_debouncer/s_debounceCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    set_but_debouncer/s_debounceCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    set_but_debouncer/s_debounceCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    set_but_debouncer/s_debounceCnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    start_but_debouncer/s_debounceCnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y58    start_but_debouncer/s_debounceCnt_reg[21]/C



