Analysis & Synthesis report for yingtuo
Sun Nov 05 18:51:13 2017
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. User-Specified and Inferred Latches
  8. Logic Cells Representing Combinational Loops
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Nov 05 18:51:13 2017        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; yingtuo                                      ;
; Top-level Entity Name       ; yingtuo                                      ;
; Family                      ; MAX II                                       ;
; Total logic elements        ; 427                                          ;
; Total pins                  ; 51                                           ;
; Total virtual pins          ; 0                                            ;
; UFM blocks                  ; 0 / 1 ( 0 % )                                ;
+-----------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EPM1270T144C5      ;                    ;
; Top-level entity name                                        ; yingtuo            ; yingtuo            ;
; Family name                                                  ; MAX II             ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                             ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path             ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------+
; yingtuo.bdf                      ; yes             ; User Block Diagram/Schematic File  ; E:/ddl-vhdl/yingtuo/yingtuo.bdf          ;
; caidan1103.vhd                   ; yes             ; User VHDL File                     ; E:/ddl-vhdl/yingtuo/caidan1103.vhd       ;
; control.vhd                      ; yes             ; User VHDL File                     ; E:/ddl-vhdl/yingtuo/control.vhd          ;
; daojishi.vhd                     ; yes             ; User VHDL File                     ; E:/ddl-vhdl/yingtuo/daojishi.vhd         ;
; defenjishu1103.vhd               ; yes             ; User VHDL File                     ; E:/ddl-vhdl/yingtuo/defenjishu1103.vhd   ;
; jianpan.vhd                      ; yes             ; User VHDL File                     ; E:/ddl-vhdl/yingtuo/jianpan.vhd          ;
; jifenqi1103.vhd                  ; yes             ; User VHDL File                     ; E:/ddl-vhdl/yingtuo/jifenqi1103.vhd      ;
; jifenxianshi1105.vhd             ; yes             ; User VHDL File                     ; E:/ddl-vhdl/yingtuo/jifenxianshi1105.vhd ;
; shumaguan.vhd                    ; yes             ; User VHDL File                     ; E:/ddl-vhdl/yingtuo/shumaguan.vhd        ;
; testcounter.vhd                  ; yes             ; User VHDL File                     ; E:/ddl-vhdl/yingtuo/testcounter.vhd      ;
; testdianzhen.vhd                 ; yes             ; User VHDL File                     ; E:/ddl-vhdl/yingtuo/testdianzhen.vhd     ;
; xiaodou.vhd                      ; yes             ; User VHDL File                     ; E:/ddl-vhdl/yingtuo/xiaodou.vhd          ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 427   ;
;     -- Combinational with no register       ; 292   ;
;     -- Register only                        ; 52    ;
;     -- Combinational with a register        ; 83    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 211   ;
;     -- 3 input functions                    ; 94    ;
;     -- 2 input functions                    ; 63    ;
;     -- 1 input functions                    ; 7     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 412   ;
;     -- arithmetic mode                      ; 15    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 11    ;
;     -- asynchronous clear/load mode         ; 29    ;
;                                             ;       ;
; Total registers                             ; 135   ;
; Total logic cells in carry chains           ; 16    ;
; I/O pins                                    ; 51    ;
; Maximum fan-out node                        ; RESET ;
; Maximum fan-out                             ; 72    ;
; Total fan-out                               ; 1597  ;
; Average fan-out                             ; 3.34  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                               ;
+-----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------+--------------+
; Compilation Hierarchy Node  ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name             ; Library Name ;
+-----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------+--------------+
; |yingtuo                    ; 427 (0)     ; 135          ; 0          ; 51   ; 0            ; 292 (0)      ; 52 (0)            ; 83 (0)           ; 16 (0)          ; 0 (0)      ; |yingtuo                        ; work         ;
;    |caidan1103:inst7|       ; 54 (54)     ; 24           ; 0          ; 0    ; 0            ; 30 (30)      ; 16 (16)           ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |yingtuo|caidan1103:inst7       ; work         ;
;    |control:inst6|          ; 8 (8)       ; 3            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |yingtuo|control:inst6          ; work         ;
;    |daojishi:inst1|         ; 19 (19)     ; 8            ; 0          ; 0    ; 0            ; 11 (11)      ; 2 (2)             ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |yingtuo|daojishi:inst1         ; work         ;
;    |defenjishu1103:inst3|   ; 12 (12)     ; 5            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |yingtuo|defenjishu1103:inst3   ; work         ;
;    |jianpan:inst9|          ; 22 (22)     ; 8            ; 0          ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |yingtuo|jianpan:inst9          ; work         ;
;    |jifenqi1103:inst2|      ; 37 (37)     ; 0            ; 0          ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |yingtuo|jifenqi1103:inst2      ; work         ;
;    |jifenxianshi1105:inst4| ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |yingtuo|jifenxianshi1105:inst4 ; work         ;
;    |shumaguan:inst5|        ; 85 (85)     ; 15           ; 0          ; 0    ; 0            ; 70 (70)      ; 0 (0)             ; 15 (15)          ; 0 (0)           ; 0 (0)      ; |yingtuo|shumaguan:inst5        ; work         ;
;    |testcounter:inst|       ; 47 (47)     ; 24           ; 0          ; 0    ; 0            ; 23 (23)      ; 10 (10)           ; 14 (14)          ; 16 (16)         ; 0 (0)      ; |yingtuo|testcounter:inst       ; work         ;
;    |testdianzhen:inst8|     ; 107 (107)   ; 24           ; 0          ; 0    ; 0            ; 83 (83)      ; 0 (0)             ; 24 (24)          ; 0 (0)           ; 0 (0)      ; |yingtuo|testdianzhen:inst8     ; work         ;
;    |xiaodou:inst10|         ; 32 (32)     ; 24           ; 0          ; 0    ; 0            ; 8 (8)        ; 24 (24)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |yingtuo|xiaodou:inst10         ; work         ;
+-----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+-----------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal             ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------+------------------------+
; defenjishu1103:inst3|gameover                       ; defenjishu1103:inst3|gameover~0 ; yes                    ;
; daojishi:inst1|nixie_2[6]                           ; VCC                             ; yes                    ;
; daojishi:inst1|nixie_1[6]                           ; VCC                             ; yes                    ;
; daojishi:inst1|nixie_2[5]                           ; VCC                             ; yes                    ;
; daojishi:inst1|nixie_1[5]                           ; VCC                             ; yes                    ;
; daojishi:inst1|nixie_2[4]                           ; VCC                             ; yes                    ;
; daojishi:inst1|nixie_1[4]                           ; VCC                             ; yes                    ;
; daojishi:inst1|nixie_2[3]                           ; VCC                             ; yes                    ;
; daojishi:inst1|nixie_1[3]                           ; VCC                             ; yes                    ;
; daojishi:inst1|nixie_2[2]                           ; VCC                             ; yes                    ;
; daojishi:inst1|nixie_1[2]                           ; VCC                             ; yes                    ;
; daojishi:inst1|nixie_2[1]                           ; VCC                             ; yes                    ;
; daojishi:inst1|nixie_1[1]                           ; VCC                             ; yes                    ;
; daojishi:inst1|nixie_2[0]                           ; VCC                             ; yes                    ;
; daojishi:inst1|nixie_1[0]                           ; VCC                             ; yes                    ;
; jianpan:inst9|column_output[0]                      ; jianpan:inst9|row_output[3]~4   ; yes                    ;
; jianpan:inst9|column_output[3]                      ; jianpan:inst9|row_output[3]~4   ; yes                    ;
; jianpan:inst9|column_output[2]                      ; jianpan:inst9|row_output[3]~4   ; yes                    ;
; jianpan:inst9|column_output[1]                      ; jianpan:inst9|row_output[3]~4   ; yes                    ;
; jianpan:inst9|row_output[0]                         ; GND                             ; yes                    ;
; jianpan:inst9|row_output[1]                         ; GND                             ; yes                    ;
; jianpan:inst9|row_output[2]                         ; GND                             ; yes                    ;
; jianpan:inst9|row_output[3]                         ; GND                             ; yes                    ;
; Number of user-specified and inferred latches = 23  ;                                 ;                        ;
+-----------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; defenjishu1103:inst3|color_flag[0]                     ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; testcounter:inst|counter_1h           ; Stuck at GND due to stuck port data_in ;
; shumaguan:inst5|out_nixie[7]          ; Stuck at GND due to stuck port data_in ;
; testcounter:inst|counter_2hz[4..5]    ; Stuck at GND due to stuck port data_in ;
; testcounter:inst|counter_2hz[0..3]    ; Lost fanout                            ;
; Total Number of Removed Registers = 8 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 135   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 13    ;
; Number of registers using Asynchronous Load  ; 16    ;
; Number of registers using Clock Enable       ; 45    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; shumaguan:inst5|link_out_scan[6]       ; 16      ;
; shumaguan:inst5|link_out_scan[5]       ; 8       ;
; shumaguan:inst5|link_out_scan[4]       ; 8       ;
; shumaguan:inst5|link_out_scan[3]       ; 8       ;
; shumaguan:inst5|link_out_scan[2]       ; 6       ;
; shumaguan:inst5|link_out_scan[1]       ; 13      ;
; shumaguan:inst5|link_out_scan[0]       ; 17      ;
; Total number of inverted registers = 7 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |yingtuo|daojishi:inst1|count_o[0]               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |yingtuo|caidan1103:inst7|r_series[6]            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |yingtuo|testdianzhen:inst8|column_green[7]      ;
; 11:1               ; 6 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; Yes        ; |yingtuo|testdianzhen:inst8|temp_row_scanning[1] ;
; 259:1              ; 2 bits    ; 344 LEs       ; 4 LEs                ; 340 LEs                ; Yes        ; |yingtuo|testdianzhen:inst8|column_red[7]        ;
; 65:1               ; 2 bits    ; 86 LEs        ; 28 LEs               ; 58 LEs                 ; Yes        ; |yingtuo|shumaguan:inst5|out_nixie[1]            ;
; 176:1              ; 2 bits    ; 234 LEs       ; 16 LEs               ; 218 LEs                ; Yes        ; |yingtuo|shumaguan:inst5|out_nixie[4]            ;
; 194:1              ; 2 bits    ; 258 LEs       ; 38 LEs               ; 220 LEs                ; Yes        ; |yingtuo|shumaguan:inst5|out_nixie[5]            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |yingtuo|caidan1103:inst7|column_out[3]          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |yingtuo|shumaguan:inst5|link_out_scan[2]        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |yingtuo|shumaguan:inst5|link_out_scan[0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |yingtuo|jianpan:inst9|row_output[1]~6           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov 05 18:51:11 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off yingtuo -c yingtuo
Info: Found 1 design units, including 1 entities, in source file yingtuo.bdf
    Info: Found entity 1: yingtuo
Info: Found 2 design units, including 1 entities, in source file caidan1103.vhd
    Info: Found design unit 1: caidan1103-behavioral
    Info: Found entity 1: caidan1103
Info: Found 2 design units, including 1 entities, in source file control.vhd
    Info: Found design unit 1: control-behavior
    Info: Found entity 1: control
Info: Found 2 design units, including 1 entities, in source file daojishi.vhd
    Info: Found design unit 1: daojishi-counter_1
    Info: Found entity 1: daojishi
Info: Found 2 design units, including 1 entities, in source file defenjishu1103.vhd
    Info: Found design unit 1: defenjishu1103-behavior
    Info: Found entity 1: defenjishu1103
Info: Found 2 design units, including 1 entities, in source file jianpan.vhd
    Info: Found design unit 1: jianpan-behavior
    Info: Found entity 1: jianpan
Info: Found 2 design units, including 1 entities, in source file jifenqi1103.vhd
    Info: Found design unit 1: jifenqi1103-behavior
    Info: Found entity 1: jifenqi1103
Info: Found 2 design units, including 1 entities, in source file jifenxianshi1105.vhd
    Info: Found design unit 1: jifenxianshi1105-behavior
    Info: Found entity 1: jifenxianshi1105
Info: Found 2 design units, including 1 entities, in source file shumaguan.vhd
    Info: Found design unit 1: shumaguan-behavior
    Info: Found entity 1: shumaguan
Info: Found 2 design units, including 1 entities, in source file testcounter.vhd
    Info: Found design unit 1: testcounter-counter_1
    Info: Found entity 1: testcounter
Info: Found 2 design units, including 1 entities, in source file testdianzhen.vhd
    Info: Found design unit 1: testdianzhen-behavior
    Info: Found entity 1: testdianzhen
Info: Found 2 design units, including 1 entities, in source file xiaodou.vhd
    Info: Found design unit 1: xiaodou-behavior
    Info: Found entity 1: xiaodou
Info: Found 1 design units, including 1 entities, in source file Block1.bdf
    Info: Found entity 1: Block1
Info: Elaborating entity "yingtuo" for the top level hierarchy
Warning: Block or symbol "xiaodou" of instance "inst10" overlaps another block or symbol
Info: Elaborating entity "jianpan" for hierarchy "jianpan:inst9"
Warning (10492): VHDL Process Statement warning at jianpan.vhd(42): signal "row_input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at jianpan.vhd(43): signal "row_input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at jianpan.vhd(44): signal "row_input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at jianpan.vhd(45): signal "row_input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at jianpan.vhd(39): inferring latch(es) for signal or variable "row_output", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at jianpan.vhd(39): inferring latch(es) for signal or variable "column_output", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "column_output[0]" at jianpan.vhd(39)
Info (10041): Inferred latch for "column_output[1]" at jianpan.vhd(39)
Info (10041): Inferred latch for "column_output[2]" at jianpan.vhd(39)
Info (10041): Inferred latch for "column_output[3]" at jianpan.vhd(39)
Info (10041): Inferred latch for "row_output[0]" at jianpan.vhd(39)
Info (10041): Inferred latch for "row_output[1]" at jianpan.vhd(39)
Info (10041): Inferred latch for "row_output[2]" at jianpan.vhd(39)
Info (10041): Inferred latch for "row_output[3]" at jianpan.vhd(39)
Info: Elaborating entity "testcounter" for hierarchy "testcounter:inst"
Info: Elaborating entity "testdianzhen" for hierarchy "testdianzhen:inst8"
Info: Elaborating entity "control" for hierarchy "control:inst6"
Info: Elaborating entity "daojishi" for hierarchy "daojishi:inst1"
Warning (10492): VHDL Process Statement warning at daojishi.vhd(21): signal "c_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at daojishi.vhd(25): signal "c_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at daojishi.vhd(41): signal "c_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at daojishi.vhd(44): signal "c_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at daojishi.vhd(69): signal "c_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at daojishi.vhd(38): inferring latch(es) for signal or variable "nixie_1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at daojishi.vhd(38): inferring latch(es) for signal or variable "nixie_2", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "nixie_2[0]" at daojishi.vhd(38)
Info (10041): Inferred latch for "nixie_2[1]" at daojishi.vhd(38)
Info (10041): Inferred latch for "nixie_2[2]" at daojishi.vhd(38)
Info (10041): Inferred latch for "nixie_2[3]" at daojishi.vhd(38)
Info (10041): Inferred latch for "nixie_2[4]" at daojishi.vhd(38)
Info (10041): Inferred latch for "nixie_2[5]" at daojishi.vhd(38)
Info (10041): Inferred latch for "nixie_2[6]" at daojishi.vhd(38)
Info (10041): Inferred latch for "nixie_2[7]" at daojishi.vhd(38)
Info (10041): Inferred latch for "nixie_1[0]" at daojishi.vhd(38)
Info (10041): Inferred latch for "nixie_1[1]" at daojishi.vhd(38)
Info (10041): Inferred latch for "nixie_1[2]" at daojishi.vhd(38)
Info (10041): Inferred latch for "nixie_1[3]" at daojishi.vhd(38)
Info (10041): Inferred latch for "nixie_1[4]" at daojishi.vhd(38)
Info (10041): Inferred latch for "nixie_1[5]" at daojishi.vhd(38)
Info (10041): Inferred latch for "nixie_1[6]" at daojishi.vhd(38)
Info (10041): Inferred latch for "nixie_1[7]" at daojishi.vhd(38)
Info: Elaborating entity "defenjishu1103" for hierarchy "defenjishu1103:inst3"
Warning (10492): VHDL Process Statement warning at defenjishu1103.vhd(17): signal "p_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at defenjishu1103.vhd(18): signal "p_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at defenjishu1103.vhd(19): signal "point" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at defenjishu1103.vhd(29): signal "p_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at defenjishu1103.vhd(15): inferring latch(es) for signal or variable "gameover", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at defenjishu1103.vhd(35): signal "color_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "gameover" at defenjishu1103.vhd(15)
Info: Elaborating entity "jifenqi1103" for hierarchy "jifenqi1103:inst2"
Warning (10492): VHDL Process Statement warning at jifenqi1103.vhd(34): signal "comin_row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at jifenqi1103.vhd(34): signal "comin_column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at jifenqi1103.vhd(36): signal "comin_row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at jifenqi1103.vhd(36): signal "comin_column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "xiaodou" for hierarchy "xiaodou:inst10"
Info: Elaborating entity "caidan1103" for hierarchy "caidan1103:inst7"
Warning (10492): VHDL Process Statement warning at caidan1103.vhd(21): signal "row_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at caidan1103.vhd(28): signal "column_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "shumaguan" for hierarchy "shumaguan:inst5"
Info: Elaborating entity "jifenxianshi1105" for hierarchy "jifenxianshi1105:inst4"
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer jifenqi1103:inst2|Mux8
    Warning: Found clock multiplexer jifenqi1103:inst2|Mux9
    Warning: Found clock multiplexer jifenqi1103:inst2|Mux10
    Warning: Found clock multiplexer jifenqi1103:inst2|Mux11
    Warning: Found clock multiplexer jifenqi1103:inst2|Mux12
    Warning: Found clock multiplexer jifenqi1103:inst2|Mux13
    Warning: Found clock multiplexer jifenqi1103:inst2|Mux14
    Warning: Found clock multiplexer jifenqi1103:inst2|Mux15
    Warning: Found clock multiplexer jifenqi1103:inst2|Mux0
    Warning: Found clock multiplexer jifenqi1103:inst2|Mux1
    Warning: Found clock multiplexer jifenqi1103:inst2|Mux2
    Warning: Found clock multiplexer jifenqi1103:inst2|Mux3
    Warning: Found clock multiplexer jifenqi1103:inst2|Mux4
    Warning: Found clock multiplexer jifenqi1103:inst2|Mux5
    Warning: Found clock multiplexer jifenqi1103:inst2|Mux6
    Warning: Found clock multiplexer jifenqi1103:inst2|Mux7
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "daojishi:inst1|nixie_1[0]" merged with LATCH primitive "daojishi:inst1|nixie_1[3]"
Warning: Latch defenjishu1103:inst3|gameover has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal control:inst6|process_0~0
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "NIXIE[7]" is stuck at GND
Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below.
    Info: Register "testcounter:inst|counter_2hz[3]" lost all its fanouts during netlist optimizations.
    Info: Register "testcounter:inst|counter_2hz[2]" lost all its fanouts during netlist optimizations.
    Info: Register "testcounter:inst|counter_2hz[1]" lost all its fanouts during netlist optimizations.
    Info: Register "testcounter:inst|counter_2hz[0]" lost all its fanouts during netlist optimizations.
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "BEGIN_BTN7"
Info: Implemented 478 device resources after synthesis - the final resource count might be different
    Info: Implemented 7 input pins
    Info: Implemented 44 output pins
    Info: Implemented 427 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 269 megabytes
    Info: Processing ended: Sun Nov 05 18:51:13 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


