===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 20.9709 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.2402 ( 16.8%)    4.2402 ( 20.2%)  FIR Parser
    7.8407 ( 31.0%)    5.6536 ( 27.0%)  'firrtl.circuit' Pipeline
    1.4463 (  5.7%)    0.7232 (  3.4%)    'firrtl.module' Pipeline
    1.2354 (  4.9%)    0.6216 (  3.0%)      CSE
    0.0019 (  0.0%)    0.0015 (  0.0%)        (A) DominanceInfo
    0.2065 (  0.8%)    0.1067 (  0.5%)      LowerCHIRRTLPass
    0.1279 (  0.5%)    0.1279 (  0.6%)    InferWidths
    0.4991 (  2.0%)    0.4991 (  2.4%)    InferResets
    0.0419 (  0.2%)    0.0419 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0423 (  0.2%)    0.0423 (  0.2%)    PrefixModules
    0.4030 (  1.6%)    0.4030 (  1.9%)    LowerFIRRTLTypes
    1.9532 (  7.7%)    0.9768 (  4.7%)    'firrtl.module' Pipeline
    0.6493 (  2.6%)    0.3321 (  1.6%)      ExpandWhens
    0.0151 (  0.1%)    0.0076 (  0.0%)      RemoveResets
    1.2832 (  5.1%)    0.6494 (  3.1%)      Canonicalizer
    0.2347 (  0.9%)    0.2347 (  1.1%)    Inliner
    1.8469 (  7.3%)    1.8469 (  8.8%)    IMConstProp
    0.0415 (  0.2%)    0.0415 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0005 (  0.0%)    0.0005 (  0.0%)    BlackBoxReader
    0.9754 (  3.9%)    0.4878 (  2.3%)    'firrtl.module' Pipeline
    0.9727 (  3.8%)    0.4869 (  2.3%)      Canonicalizer
    0.1750 (  0.7%)    0.1750 (  0.8%)    CreateSiFiveMetadata
    0.1294 (  0.5%)    0.1294 (  0.6%)    EmitOMIR
    0.0388 (  0.2%)    0.0388 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.5554 (  6.1%)    1.5554 (  7.4%)  LowerFIRRTLToHW
    0.0415 (  0.2%)    0.0415 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.3104 (  1.2%)    0.3104 (  1.5%)  HWMemSimImpl
    4.3038 ( 17.0%)    2.1526 ( 10.3%)  'hw.module' Pipeline
    0.3902 (  1.5%)    0.2078 (  1.0%)    HWCleanup
    0.8724 (  3.4%)    0.4426 (  2.1%)    CSE
    0.0015 (  0.0%)    0.0009 (  0.0%)      (A) DominanceInfo
    2.5312 ( 10.0%)    1.3097 (  6.2%)    Canonicalizer
    0.0156 (  0.1%)    0.0088 (  0.0%)    HWLegalizeModules
    0.4821 (  1.9%)    0.2647 (  1.3%)    PrettifyVerilog
    7.0490 ( 27.9%)    7.0490 ( 33.6%)  ExportVerilog
    0.0057 (  0.0%)    0.0057 (  0.0%)  Rest
   25.3091 (100.0%)   20.9709 (100.0%)  Total

{
  totalTime: 21.009,
  maxMemory: 830500864
}
