Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date             : Sat Jun 22 14:35:36 2019
| Host             : W7-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file pleiads_top_power_routed.rpt -pb pleiads_top_power_summary_routed.pb -rpx pleiads_top_power_routed.rpx
| Design           : pleiads_top
| Device           : xc7a35tftg256-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 40.530 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 40.038                           |
| Device Static (W)        | 0.492                            |
| Effective TJA (C/W)      | 4.9                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     8.285 |     3448 |       --- |             --- |
|   LUT as Logic           |     6.763 |     1781 |     20800 |            8.56 |
|   CARRY4                 |     0.925 |      253 |      8150 |            3.10 |
|   Register               |     0.251 |      922 |     41600 |            2.22 |
|   LUT as Distributed RAM |     0.244 |       32 |      9600 |            0.33 |
|   BUFG                   |     0.081 |        4 |        32 |           12.50 |
|   F7/F8 Muxes            |     0.020 |       23 |     32600 |            0.07 |
|   LUT as Shift Register  |    <0.001 |        1 |      9600 |            0.01 |
|   Others                 |     0.000 |       60 |       --- |             --- |
| Signals                  |     7.462 |     2649 |       --- |             --- |
| Block RAM                |     4.728 |      7.5 |        50 |           15.00 |
| MMCM                     |     5.095 |        1 |         5 |           20.00 |
| DSPs                     |     2.172 |        2 |        90 |            2.22 |
| I/O                      |    12.295 |       43 |       170 |           25.29 |
| Static Power             |     0.492 |          |           |                 |
| Total                    |    40.530 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    22.690 |      22.346 |      0.344 |
| Vccaux    |       1.800 |     3.312 |       3.258 |      0.053 |
| Vcco33    |       3.300 |     3.473 |       3.472 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.381 |       0.369 |      0.012 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| pleiads_top                     |    40.038 |
|   el_multiboot                  |     0.350 |
|     multiboot                   |     0.349 |
|   keyb                          |     0.060 |
|     ps2                         |     0.040 |
|   pm                            |    21.439 |
|     dac                         |     0.070 |
|     debounce                    |     0.344 |
|     phoenix                     |    20.255 |
|       G_yes_tile_rom.bkgnd_bit0 |     0.537 |
|       G_yes_tile_rom.bkgnd_bit1 |     0.544 |
|       G_yes_tile_rom.frgnd_bit0 |     0.556 |
|       G_yes_tile_rom.frgnd_bit1 |     0.563 |
|       G_yes_tile_rom.palette_0  |     0.006 |
|       G_yes_tile_rom.palette_1  |     0.005 |
|       bkgnd_ram                 |     0.396 |
|       cpu8085                   |     6.062 |
|       effect1                   |     0.669 |
|       effect2                   |     3.117 |
|       effect3                   |     3.564 |
|       frgnd_ram                 |     0.384 |
|       music                     |     1.143 |
|       prog                      |     1.953 |
|       video                     |     0.446 |
|     vga                         |     0.653 |
+---------------------------------+-----------+


