# ğŸº FPGA-Based Digital Signal Processor for Trumpet Audio Enhancement  

### ğŸ“ Overview
This project develops a **real-time audio enhancement system for trumpet** using the **DE1-SoC FPGA**.  
It combines **Python-based frequency detection** with **Verilog-based DSP modules** to enhance live trumpet sound in hardware.  
The system currently simulates all DSP modules in Vivado and interfaces through Python for signal analysis and audio verification.  

ğŸ¯ **Goal:** Create a modular FPGA pipeline capable of real-time **autotune, reverb, compression, noise gating, and tonal enhancement** â€” optimized for brass performance.  

---

### ğŸ§© System Architecture


<img src="https://github.com/user-attachments/assets/6254f99b-831c-4ca1-b2d7-eaa3e7d0eff9" width="100%" />


Each block can be toggled independently from the **top-level module `audio_processor.v`**, enabling flexible experimentation and effect chaining.

---

### ğŸ¬ Demonstration

ğŸ¥ **Watch the system in action**  
ğŸ“ `Demo.mp4` â€” Demonstrates live pitch detection, note mapping, and real-time graphing.  
ğŸ”Š **Make sure your volume is on!**

<video src="https://github.com/user-attachments/assets/2d0dee5a-57bc-4de3-bd50-d095a3c48c55" controls width="600"></video>

---

### ğŸ”§ Design Summary

The system is composed of modular **Verilog DSP blocks** and a **Python-based front end** for preprocessing and analysis.  
The FPGA operates entirely in fixed-point arithmetic, streaming one 16-bit audio sample per clock cycle.  

| Module | Description | Control Signal |
|---------|-------------|----------------|
| `noise_gate` | Suppresses background noise below threshold | `enable_noise_gate` |
| `autotune` | Detects pitch and corrects to nearest musical note | `enable_autotune` |
| `tone_filter` | Smooths transitions, reduces harsh tones | `enable_tone_filter` |
| `reverb` | Adds room ambience and spatial depth | `enable_reverb` |
| `compressor` | Balances dynamic range of performance | `enable_compressor` |
| `resonator` | Adds formant resonance to enhance brightness | `enable_resonator` |
| `trumpet_warmer` | Adds analog-style harmonic warmth | `enable_warmer` |
| `harmonic_exciter` | Restores lost overtones in filtered signals | `enable_exciter` |

Each module has adjustable parameters (thresholds, hold times, gain factors, mix ratios), allowing easy customization.

---

### ğŸ§  Simulation and Analysis Workflow

1. **Audio Preprocessing (Python)**
   - Convert `.wav` â†’ `.mem` for Verilog simulation.  
   - Normalize amplitudes and segment test samples.  

2. **FPGA Simulation (Vivado XSIM)**
   - Feed `.mem` vectors into `audio_tb.v`.  
   - Enable or disable modules via control signals.  
   - Output processed audio as `.mem`.  

3. **Post-Processing (Python)**
   - Convert `.mem` â†’ `.wav` for playback.  
   - Plot waveform and spectrogram comparisons.  

---

### ğŸ§ Example: Trumpet C Scale Processing

A real trumpet **C scale recording** was used as a test case for pipeline validation.  
Below are waveform and spectrogram comparisons before and after DSP processing.

#### ğŸ“‰ Waveform Comparison
<img src="https://github.com/user-attachments/assets/fa7f24ec-608d-4a3f-a8f8-5049691372ad" width="100%" />

#### ğŸŒˆ Spectrogram Comparison
<img src="https://github.com/user-attachments/assets/7e00d754-f969-4565-a5f2-4182532c1f48" width="100%" />

---

### ğŸ”© RTL Architecture

<img src="https://github.com/user-attachments/assets/59f2b523-6b8e-4c30-9338-7af8ab971773" alt="RTL Schematic of Audio Processor" width="100%" />

Each module is instantiated within the top-level `audio_processor.v` as a **streaming DSP chain**, operating at 48 kHz sample rate.  
Simulation results confirm sub-15 ms latency across the entire path, suitable for real-time performance.

---

### ğŸ§° Development Environment

| Domain | Tools / Frameworks |
|--------|---------------------|
| FPGA Design | Verilog, Vivado 2023.1, Quartus (DE1-SoC) |
| Audio Processing | Python, NumPy, Librosa, Matplotlib |
| Conversion Tools | Custom `.wav â†” .mem` converters |
| Simulation | Vivado XSIM testbench (`audio_tb.v`) |
| Platform | Cyclone V SoC with WM8731 audio codec |

---

### âš™ï¸ Parameters and Tuning

| Parameter | Description | Typical Range |
|------------|-------------|----------------|
| `THRESHOLD` | Noise gate level | 100 â€“ 2000 |
| `MIX_SHIFT` | Reverb/Tone mix coefficient | 0 â€“ 15 |
| `FRAME_SIZE` | Autotune window | 512 â€“ 2048 |
| `SAMPLE_RATE` | Audio sample rate | 48 000 Hz |
| `HOLD_TIME` | Noise gate release cycles | 5 â€“ 15 |

---

### ğŸ§ª Performance Goals & Target Metrics

| **Metric** | **Target / Goal** | **Description** |
|-------------|-------------------|-----------------|
| **Latency** | < 15 ms end-to-end | Maintain imperceptible delay for real-time playability in live trumpet performance. |
| **SNR (Signal-to-Noise Ratio)** | > 60 dB | Achieve clean output with effective noise gating and dynamic range compression. |
| **Pitch Accuracy** | Â±1 semitone | Autotune should stabilize pitch within one semitone of target note for live input. |
| **Fixed-Point Precision** | 16-bit | Maintain high-quality DSP processing using resource-efficient arithmetic. |
| **Resource Utilization** | < 70 % LUT, < 60 % FF | Ensure design fits comfortably within Cyclone V FPGA fabric for real-time operation. |
| **Sample Rate** | 48 kHz | Match standard audio rate for compatibility with WM8731 codec and real-time systems. |
| **System Throughput** | 1 sample/clk | Fully pipelined design enabling continuous audio streaming without stalls. |


---

### ğŸ“‚ Repository Structure

```
fpga-trumpet-dsp/
â”œâ”€ verilog/
â”‚  â”œâ”€ src/        # All DSP modules and audio_processor.sv (stubs included)
â”‚  â””â”€ sim/        # audio_tb.sv and tiny .mem stimulus
â”œâ”€ python/
â”‚  â”œâ”€ io/         # wav_to_mem.py, mem_to_wav.py
â”‚  â”œâ”€ analysis/   # waveform/spectrogram & comparison scripts
â”‚  â””â”€ synth/      # sine + scale generators
â”œâ”€ iot-frequency/ # client/server placeholders + README
â”œâ”€ docs/          # put your draw.io export + Vivado RTL screenshot here
â”œâ”€ media/         # Demo video + images for README
â”œâ”€ .gitignore     # Vivado/Python/audio artifacts ignored
â””â”€ LICENSE        # MIT

```

---

### ğŸ“¡ IoT Frequency Analysis (Companion Project)
A complementary Python system for real-time frequency detection, TCP/IP data logging, and visualization.  
Originally built as the prototype for HPS-side pitch tracking, now used as a front-end analysis tool.  

ğŸ“„ See: `IoT Final Project/IoT_Frequency_Analysis_System_for_Musical_Instruments.pdf`

---

### ğŸ§­ Future Improvements
- Replace zero-crossing pitch detection with **AMDF/YIN** for robustness.  
- Integrate live audio I/O via **WM8731 codec** on DE1-SoC.  
- Real-time visualization through **HPS-to-FPGA bridge**.  
- Hardware resource profiling and fixed-point optimization.  

---

### ğŸ“š Technologies
`Verilog` Â· `Python` Â· `Vivado` Â· `NumPy` Â· `Librosa` Â· `Cyclone V FPGA` Â· `Audio DSP` Â· `Embedded Systems`

---

### ğŸ“œ License
MIT License â€” open for academic, educational, and research use.
