{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712140703385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712140703395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 11:38:23 2024 " "Processing started: Wed Apr 03 11:38:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712140703395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140703395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerialReceiver -c SerialReceiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerialReceiver -c SerialReceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140703395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712140703605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712140703605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/registo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/registo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo-structure " "Found design unit 1: Registo-structure" {  } { { "Cont4bit/Registo.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/Registo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709833 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo " "Found entity 1: Registo" {  } { { "Cont4bit/Registo.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/Registo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140709833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/muxcont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/muxcont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxCont-logicFunction " "Found design unit 1: MuxCont-logicFunction" {  } { { "Cont4bit/MuxCont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/MuxCont.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709833 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxCont " "Found entity 1: MuxCont" {  } { { "Cont4bit/MuxCont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/MuxCont.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140709833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-structural " "Found design unit 1: HA-structural" {  } { { "Cont4bit/HA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/HA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709833 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "Cont4bit/HA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/HA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140709833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "Cont4bit/FFD.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/FFD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709833 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "Cont4bit/FFD.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140709833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-structural " "Found design unit 1: FA-structural" {  } { { "Cont4bit/FA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/FA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709833 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "Cont4bit/FA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140709833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/contadorcrescente.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/contadorcrescente.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorCrescente-structure " "Found design unit 1: ContadorCrescente-structure" {  } { { "Cont4bit/ContadorCrescente.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/ContadorCrescente.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709833 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorCrescente " "Found entity 1: ContadorCrescente" {  } { { "Cont4bit/ContadorCrescente.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/ContadorCrescente.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140709833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont-structure " "Found design unit 1: Cont-structure" {  } { { "Cont4bit/Cont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/Cont.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709833 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont " "Found entity 1: Cont" {  } { { "Cont4bit/Cont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/Cont.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140709833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4-structural " "Found design unit 1: adder4-structural" {  } { { "Cont4bit/adder4.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/adder4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709833 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "Cont4bit/adder4.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/adder4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140709833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/registo1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/registo1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo1bit-structure " "Found design unit 1: Registo1bit-structure" {  } { { "Cont1bit/Registo1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont1bit/Registo1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709848 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo1bit " "Found entity 1: Registo1bit" {  } { { "Cont1bit/Registo1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont1bit/Registo1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140709848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/muxcont1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/muxcont1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxCont1bit-logicFunction " "Found design unit 1: MuxCont1bit-logicFunction" {  } { { "Cont1bit/MuxCont1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont1bit/MuxCont1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709849 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxCont1bit " "Found entity 1: MuxCont1bit" {  } { { "Cont1bit/MuxCont1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont1bit/MuxCont1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140709849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/contadorcrescente1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/contadorcrescente1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorCrescente1bit-structure " "Found design unit 1: ContadorCrescente1bit-structure" {  } { { "Cont1bit/ContadorCrescente1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont1bit/ContadorCrescente1bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709849 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorCrescente1bit " "Found entity 1: ContadorCrescente1bit" {  } { { "Cont1bit/ContadorCrescente1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont1bit/ContadorCrescente1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140709849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/cont1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/cont1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont1bit-structure " "Found design unit 1: Cont1bit-structure" {  } { { "Cont1bit/Cont1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont1bit/Cont1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709849 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont1bit " "Found entity 1: Cont1bit" {  } { { "Cont1bit/Cont1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont1bit/Cont1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140709849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/adder1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/adder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder1bit-structural " "Found design unit 1: adder1bit-structural" {  } { { "Cont1bit/adder1.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont1bit/adder1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709849 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder1bit " "Found entity 1: adder1bit" {  } { { "Cont1bit/adder1.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont1bit/adder1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140709849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister-structure " "Found design unit 1: ShiftRegister-structure" {  } { { "ShiftRegister.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ShiftRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709849 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "ShiftRegister.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140709849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReceiver-structural " "Found design unit 1: SerialReceiver-structural" {  } { { "SerialReceiver.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/SerialReceiver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709849 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReceiver " "Found entity 1: SerialReceiver" {  } { { "SerialReceiver.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/SerialReceiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140709849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialControl-behavioral " "Found design unit 1: SerialControl-behavioral" {  } { { "SerialControl.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/SerialControl.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709849 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialControl " "Found entity 1: SerialControl" {  } { { "SerialControl.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/SerialControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140709849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paritycheck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file paritycheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParityCheck-structure " "Found design unit 1: ParityCheck-structure" {  } { { "ParityCheck.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709849 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParityCheck " "Found entity 1: ParityCheck" {  } { { "ParityCheck.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712140709849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140709849 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "RESET ShiftRegister.vhd(32) " "VHDL Association List error at ShiftRegister.vhd(32): formal \"RESET\" does not exist" {  } { { "ShiftRegister.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ShiftRegister.vhd" 32 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1712140709866 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "RST ShiftRegister.vhd(32) " "VHDL error at ShiftRegister.vhd(32): formal port or parameter \"RST\" must have actual or default value" {  } { { "ShiftRegister.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ShiftRegister.vhd" 32 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1712140709866 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "RST ShiftRegister.vhd(20) " "HDL error at ShiftRegister.vhd(20): see declaration for object \"RST\"" {  } { { "ShiftRegister.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ShiftRegister.vhd" 20 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712140709866 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "SET ShiftRegister.vhd(32) " "VHDL error at ShiftRegister.vhd(32): formal port or parameter \"SET\" must have actual or default value" {  } { { "ShiftRegister.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ShiftRegister.vhd" 32 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1712140709866 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "SET ShiftRegister.vhd(21) " "HDL error at ShiftRegister.vhd(21): see declaration for object \"SET\"" {  } { { "ShiftRegister.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ShiftRegister.vhd" 21 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712140709866 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "D ShiftRegister.vhd(32) " "VHDL error at ShiftRegister.vhd(32): formal port or parameter \"D\" must have actual or default value" {  } { { "ShiftRegister.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ShiftRegister.vhd" 32 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1712140709866 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "D ShiftRegister.vhd(22) " "HDL error at ShiftRegister.vhd(22): see declaration for object \"D\"" {  } { { "ShiftRegister.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ShiftRegister.vhd" 22 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712140709866 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "EN ShiftRegister.vhd(32) " "VHDL error at ShiftRegister.vhd(32): formal port or parameter \"EN\" must have actual or default value" {  } { { "ShiftRegister.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ShiftRegister.vhd" 32 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1712140709866 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "EN ShiftRegister.vhd(23) " "HDL error at ShiftRegister.vhd(23): see declaration for object \"EN\"" {  } { { "ShiftRegister.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ShiftRegister.vhd" 23 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712140709866 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712140709949 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 03 11:38:29 2024 " "Processing ended: Wed Apr 03 11:38:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712140709949 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712140709949 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712140709949 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140709949 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712140710549 ""}
