+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      1400x1400x1400
MPI ranks:  512
Grids: (8, 8, 8)  (1, 16, 32)  (16, 1, 32)  (16, 32, 1)  (8, 8, 8)  
Time per run: 1.28185 (s)
Performance:  335.586 GFlops/s
Memory usage: 164MB/rank
Tolerance:    0.0005
Max error:    2.563e-06

Application 28483660 resources: utime ~8525s, stime ~1734s, Rss ~368300, inblocks ~842224, outblocks ~160
