{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699970845893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699970845897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 22:07:25 2023 " "Processing started: Tue Nov 14 22:07:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699970845897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699970845897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dac_driver -c dac_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off dac_driver -c dac_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699970845897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699970846246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699970846246 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dac_driver.v(37) " "Verilog HDL information at dac_driver.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699970852571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_driver " "Found entity 1: dac_driver" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699970852572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699970852572 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dac_driver " "Elaborating entity \"dac_driver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699970852589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dac_driver.v(35) " "Verilog HDL assignment warning at dac_driver.v(35): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699970852590 "|dac_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dac_driver.v(97) " "Verilog HDL assignment warning at dac_driver.v(97): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699970852590 "|dac_driver"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cs dac_driver.v(91) " "Can't resolve multiple constant drivers for net \"cs\" at dac_driver.v(91)" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699970852591 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "dac_driver.v(53) " "Constant driver at dac_driver.v(53)" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 53 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699970852591 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699970852591 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/fpga/workspace/fpga-exps/dac_driver/proj/output_files/dac_driver.map.smsg " "Generated suppressed messages file C:/fpga/workspace/fpga-exps/dac_driver/proj/output_files/dac_driver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699970852605 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699970852630 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 14 22:07:32 2023 " "Processing ended: Tue Nov 14 22:07:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699970852630 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699970852630 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699970852630 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699970852630 ""}
