#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Dec 10 20:24:05 2023
# Process ID: 15152
# Current directory: C:/Xilinx/SST/semester_project/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6800 C:\Xilinx\SST\semester_project\project_1\project_1.xpr
# Log file: C:/Xilinx/SST/semester_project/project_1/vivado.log
# Journal file: C:/Xilinx/SST/semester_project/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/SST/semester_project/project_1/project_1.xpr
SScanning sources...FFinished scanning sourcesIINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.000 ; gain = 0.000
uupdate_compile_order -fileset sources_1lexit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 20:29:16 2023...
hing behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:58 . Memory (MB): peak = 1024.000 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 1024.000 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 1024.000 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 1024.000 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top testbench [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1024.000 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1024.000 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 10 20:30:23 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 140 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMULTIPLEXER
INFO: [VRFC 10-311] analyzing module MULTIPLEXER
INFO: [VRFC 10-311] analyzing module ENCODER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 140 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.000 ; gain = 0.000
set_property top cond_sum_tb [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1024.000 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1024.000 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.000 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.000 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:18 . Memory (MB): peak = 1024.000 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:18 . Memory (MB): peak = 1024.000 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/cond_sum_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 10 20:37:51 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cond_sum_tb_behav -key {Behavioral:sim_1:Functional:cond_sum_tb} -tclbatch {cond_sum_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cond_sum_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cond_sum_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.000 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$finish called at time : 10 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.000 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
WARNING: [XSIM 43-3373] "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 35. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$finish called at time : 10 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.000 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
ERROR: [VRFC 10-2989] 'status' is not declared [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v:35]
ERROR: [VRFC 10-2865] module 'cond_sum_tb' ignored due to previous errors [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
ERROR: [VRFC 10-2989] 'status' is not declared [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v:35]
ERROR: [VRFC 10-2865] module 'cond_sum_tb' ignored due to previous errors [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
WARNING: [XSIM 43-3373] "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$finish called at time : 10 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.000 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
WARNING: [VRFC 10-3306] expected a system function, not system task '$readmemb' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v:33]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
ERROR: [XSIM 43-3165] "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 33. Incorrect use of system task $readmemb, function call is expected here. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$finish called at time : 10 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 30
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$finish called at time : 10 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.000 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$finish called at time : 10 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.000 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$finish called at time : 10 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.000 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File random_numbers.txt referenced on C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 32 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 10 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 35
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.000 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Cond_Sum_Adder
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1491.918 ; gain = 239.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Cond_Sum_Adder' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:108]
INFO: [Synth 8-6157] synthesizing module 'FA' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v:19]
INFO: [Synth 8-6157] synthesizing module 'HA' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v:3]
INFO: [Synth 8-6155] done synthesizing module 'HA' (1#1) [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FA' (2#1) [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v:19]
INFO: [Synth 8-6157] synthesizing module 'fourBcond' [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fourBcond' (3#1) [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Cond_Sum_Adder' (4#1) [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:108]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1542.723 ; gain = 289.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1555.840 ; gain = 302.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1555.840 ; gain = 302.980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1555.840 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/constrs_1/imports/project_1/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1675.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1677.602 ; gain = 424.742
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1677.602 ; gain = 653.602
write_schematic -format pdf -orientation portrait C:/Xilinx/SST/semester_project/project_1/project_1.xpr/schematic.pdf
WARNING: [Vivado 12-3279] write_schematic failed. Parent directory for  'C:/Xilinx/SST/semester_project/project_1/project_1.xpr/schematic.pdf'  does not have write permission.
write_schematic -format pdf -orientation portrait C:/Xilinx/SST/semester_project/project_1/project_1.xpr/schematic.pdf
WARNING: [Vivado 12-3279] write_schematic failed. Parent directory for  'C:/Xilinx/SST/semester_project/project_1/project_1.xpr/schematic.pdf'  does not have write permission.
write_schematic -format pdf -orientation portrait C:/Xilinx/SST/semester_project/project_1/schematic.pdf
C:/Xilinx/SST/semester_project/project_1/schematic.pdf
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cond_sum_tb_behav -key {Behavioral:sim_1:Functional:cond_sum_tb} -tclbatch {cond_sum_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cond_sum_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File random_numbers.txt referenced on C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 32 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 10 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cond_sum_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1703.336 ; gain = 12.758
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cond_sum_tb_behav -key {Behavioral:sim_1:Functional:cond_sum_tb} -tclbatch {cond_sum_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cond_sum_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal binary digit ';' found in data of file "C:/Xilinx/SST/semester_project/random_numbers.txt"
$finish called at time : 10 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cond_sum_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1705.027 ; gain = 1.691
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File random_numbers.txt referenced on C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 32 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 10 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1705.027 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File random_numbers.txt referenced on C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 140 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1705.027 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: Illegal binary digit ';' found in data of file "random_numbers.txt"
$finish called at time : 140 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1705.027 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: Illegal binary digit ';' found in data of file "random_numbers.txt"
$finish called at time : 140 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1705.027 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
ERROR: [VRFC 10-3700] second argument of '$readmemb' must be a memory [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v:28]
ERROR: [VRFC 10-2865] module 'cond_sum_tb' ignored due to previous errors [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: Illegal binary digit ';' found in data of file "random_numbers.txt"
$finish called at time : 10 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1705.027 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: Too many words specified in data file random_numbers.txt
$finish called at time : 10 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1705.027 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMULTIPLEXER
INFO: [VRFC 10-311] analyzing module MULTIPLEXER
INFO: [VRFC 10-311] analyzing module ENCODER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1705.027 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: Too many words specified in data file random_numbers.txt
$finish called at time : 10 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1705.027 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: Too many words specified in data file random_numbers.txt
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
WARNING: File descriptor (-1) passed to $fdisplay in file C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v at line 38 is not valid.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1705.027 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: Too many words specified in data file random_numbers.txt
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4";          X         X 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1705.027 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: Too many words specified in data file random_numbers.txt
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4" 
         X         X 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1705.027 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000101010, dec=        42"; C_circ="bin=00000000000000000000000000101110, dec=        46"; C_exp="bin=00000000000000000000000011011011, dec=       219"; status=FALSE
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1705.621 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1705.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1705.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000000100, dec=         4"; B="bin=00000000000000000000000000000101, dec=         5"; C_circ="bin=00000000000000000000000000001001, dec=         9"; C_exp="bin=00000000000000000000000000101010, dec=        42"; status=FALSE
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1705.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE
A="bin=00000000000000000000000000101010, dec=        42"; B="bin=00000000000000000000000011011011, dec=       219"; C_circ="bin=00000000000000000000000100000101, dec=       261"; C_exp="bin=00000000000000000000000100000101, dec=       261"; status= TRUE
end of test
$finish called at time : 10 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 44
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1705.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:161]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE; overflow=0;
A="bin=00000000000000000000000000101010, dec=        42"; B="bin=00000000000000000000000011011011, dec=       219"; C_circ="bin=00000000000000000000000100000101, dec=       261"; C_exp="bin=00000000000000000000000100000101, dec=       261"; status= TRUE; overflow=0;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
A="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; B="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_circ="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; C_exp="bin=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, dec=         x"; status= @@QE; overflow=x;
end of test
$finish called at time : 500 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 46
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1763.562 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cond_sum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cond_sum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:161]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d0faa10e9ab244ce9a6dbce6e50af5cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cond_sum_tb_behav xil_defaultlib.cond_sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.fourBcond
Compiling module xil_defaultlib.Cond_Sum_Adder
Compiling module xil_defaultlib.cond_sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cond_sum_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
A="bin=00000000000000000000000000000001, dec=         1"; B="bin=00000000000000000000000000000100, dec=         4"; C_circ="bin=00000000000000000000000000000101, dec=         5"; C_exp="bin=00000000000000000000000000000101, dec=         5"; status= TRUE; overflow=0;
A="bin=00000000000000000000000000101010, dec=        42"; B="bin=00000000000000000000000011011011, dec=       219"; C_circ="bin=00000000000000000000000100000101, dec=       261"; C_exp="bin=00000000000000000000000100000101, dec=       261"; status= TRUE; overflow=0;
end of test
$finish called at time : 10 ns : File "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" Line 46
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1764.094 ; gain = 0.000
