{
  "schema": "vitis_library_api_spec_schema-1.0",
  "api_name": "xf::data_mover::mm2s_4d",
  "display_name": "mm2s_4d",
  "brief": "Configurable and Runtime-Programmable 4D PL kernel for reading multiple DDR buffers into AXI streams.",
  "header_file_name": [
    "xf_data_mover/pl_data_mover.hpp"
  ],
  "search_paths": [
    "L1/include",
    "L2/include"
  ],
  "parameters": [
    {
      "name": "NUM_PORTS",
      "description": "The number of pair of AXI master and AXI stream ports",
      "type": "uint",
      "minimum": 1,
      "maximum": 16
    },
    {
      "name": "S_WIDTH",
      "description": "The width of AXI stream ports",
      "type": "uint",
      "enum": [
        "32",
        "64",
        "128",
        "256"
      ]
    },
    {
      "name": "MM_OUTSTANDING",
      "description": "The outstanding of AXI MM ports",
      "type": "uint",
      "enum": [
        "8",
        "16",
        "32"
      ]
    },
    {
      "name": "MM_BURST_LEN",
      "description": "The HLS virtual burst length of AXI MM ports",
      "type": "uint",
      "enum": [
        "32",
        "64"
      ]
    }
  ],
  "ports": {
    "file": "mm2s_4d.py",
    "function": "info_ports"
  },
  "generator": {
    "file": "mm2s_4d.py",
    "function": "generate_krnl"
  },
  "target_domain": "PL",
  "visible": true
}