#--- source.hlsl
RWStructuredBuffer<uint> _participant_bit : register(u0);
RWStructuredBuffer<uint> _wave_op_index : register(u1);

[numthreads(64, 1, 1)]
void main(uint3 tid : SV_DispatchThreadID) {
  uint result = 0;
  switch ((WaveGetLaneIndex() % 4)) {
  case 0: {
      if ((WaveGetLaneIndex() < 10)) {
        if ((WaveGetLaneIndex() >= 36)) {
          result = (result + WaveActiveMax((WaveGetLaneIndex() + 1)));
          uint temp = 0;
          InterlockedAdd(_wave_op_index[0], 3, temp);
          _participant_bit[temp] = (14 << 6);
          uint4 ballot = WaveActiveBallot(1);
          _participant_bit[(temp + 1)] = ballot.x;
          _participant_bit[(temp + 2)] = ballot.y;
        }
        if ((WaveGetLaneIndex() < 29)) {
          if ((WaveGetLaneIndex() >= 62)) {
            result = (result + WaveActiveMin(result));
            uint temp = 0;
            InterlockedAdd(_wave_op_index[0], 3, temp);
            _participant_bit[temp] = (24 << 6);
            uint4 ballot = WaveActiveBallot(1);
            _participant_bit[(temp + 1)] = ballot.x;
            _participant_bit[(temp + 2)] = ballot.y;
          }
        }
        if ((WaveGetLaneIndex() < 14)) {
          result = (result + WaveActiveSum((WaveGetLaneIndex() + 3)));
          uint temp = 0;
          InterlockedAdd(_wave_op_index[0], 3, temp);
          _participant_bit[temp] = (33 << 6);
          uint4 ballot = WaveActiveBallot(1);
          _participant_bit[(temp + 1)] = ballot.x;
          _participant_bit[(temp + 2)] = ballot.y;
        }
      }
    }
  case 1: {
      if (((WaveGetLaneIndex() % 2) == 0)) {
        result = (result + WaveActiveSum(2));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = (42 << 6);
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
    }
  case 2: {
      if (true) {
        result = (result + WaveActiveSum(3));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = (47 << 6);
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
      break;
    }
  case 3: {
      if ((WaveGetLaneIndex() < 20)) {
        result = (result + WaveActiveSum(4));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = (54 << 6);
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
      break;
    }
  }
  if ((WaveGetLaneIndex() >= 50)) {
    result = (result + WaveActiveSum(1));
    uint temp = 0;
    InterlockedAdd(_wave_op_index[0], 3, temp);
    _participant_bit[temp] = (91 << 6);
    uint4 ballot = WaveActiveBallot(1);
    _participant_bit[(temp + 1)] = ballot.x;
    _participant_bit[(temp + 2)] = ballot.y;
  } else {
  if (((WaveGetLaneIndex() & 1) == 0)) {
    result = (result + WaveActiveMin((WaveGetLaneIndex() + 2)));
    uint temp = 0;
    InterlockedAdd(_wave_op_index[0], 3, temp);
    _participant_bit[temp] = (87 << 6);
    uint4 ballot = WaveActiveBallot(1);
    _participant_bit[(temp + 1)] = ballot.x;
    _participant_bit[(temp + 2)] = ballot.y;
  } else {
  if (((((WaveGetLaneIndex() == 20) || (WaveGetLaneIndex() == 35)) || (WaveGetLaneIndex() == 61)) || (WaveGetLaneIndex() == 1))) {
    result = (result + WaveActiveMax(3));
    uint temp = 0;
    InterlockedAdd(_wave_op_index[0], 3, temp);
    _participant_bit[temp] = (81 << 6);
    uint4 ballot = WaveActiveBallot(1);
    _participant_bit[(temp + 1)] = ballot.x;
    _participant_bit[(temp + 2)] = ballot.y;
  }
  }
  }
}

#--- pipeline.yaml
---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]  # Single dispatch for 64 threads
Buffers:
  - Name: _participant_bit
    Format: UInt32
    Stride: 4
    Fill: 0
    Size: 339
  - Name: expected_bit_patterns
    Format: UInt32
    Stride: 4
    Data: [2112, 273, 0, 2112, 273, 0, 2112, 273, 0, 2688, 286331153, 286331153, 2688, 286331153, 286331153, 2688, 286331153, 286331153, 2688, 286331153, 286331153, 2688, 286331153, 286331153, 2688, 286331153, 286331153, 2688, 286331153, 286331153, 2688, 286331153, 286331153, 2688, 286331153, 286331153, 2688, 286331153, 286331153, 2688, 286331153, 286331153, 2688, 286331153, 286331153, 2688, 286331153, 286331153, 2688, 286331153, 286331153, 2688, 286331153, 286331153, 2688, 286331153, 286331153, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3008, 2004318071, 2004318071, 3456, 559240, 0, 3456, 559240, 0, 3456, 559240, 0, 3456, 559240, 0, 3456, 559240, 0, 5824, 0, 4294705152, 5824, 0, 4294705152, 5824, 0, 4294705152, 5824, 0, 4294705152, 5824, 0, 4294705152, 5824, 0, 4294705152, 5824, 0, 4294705152, 5824, 0, 4294705152, 5824, 0, 4294705152, 5824, 0, 4294705152, 5824, 0, 4294705152, 5824, 0, 4294705152, 5824, 0, 4294705152, 5824, 0, 4294705152, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5568, 1431655765, 87381, 5184, 2, 8, 5184, 2, 8]
  - Name: _wave_op_index
    Format: UInt32
    Stride: 4
    Data: [0]
Results:
  - Result: BitTrackingValidation
    Rule: BufferParticipantPattern
    GroupSize: 3
    Actual: _participant_bit
    Expected: expected_bit_patterns
DescriptorSets:
  - Resources:
    - Name: _participant_bit
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: _wave_op_index
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
...
#--- end

# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_0 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
