// Seed: 3289349208
module module_0 (
    input wor id_0,
    output supply0 id_1,
    output tri1 id_2
);
  parameter id_4 = -1;
  logic id_5;
  assign id_2 = -1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd24
) (
    input supply0 id_0,
    output supply0 _id_1,
    input supply1 id_2[id_1 : 1 'h0],
    input tri0 id_3,
    output supply1 id_4[1 : 1],
    inout tri1 void id_5,
    output wor id_6,
    output supply0 id_7,
    output wor id_8,
    input tri id_9,
    output tri id_10
);
  assign id_5 = -1;
  assign id_5 = id_9;
  wire id_12;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_10
  );
  assign modCall_1.id_0 = 0;
endmodule
