$date
	Sun May 11 10:21:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_tb $end
$var wire 4 ! result [3:0] $end
$var wire 1 " zero $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 3 % opcode [2:0] $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 3 ( opcode [2:0] $end
$var reg 4 ) result [3:0] $end
$var reg 1 * zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
b1000 )
b0 (
b11 '
b101 &
b0 %
b11 $
b101 #
0"
b1000 !
$end
#10
b10 )
b10 !
b1 %
b1 (
#20
b1 )
b1 !
b10 %
b10 (
#30
b111 )
b111 !
b11 %
b11 (
#40
b1010 )
b1010 !
b100 %
b100 (
#50
