Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/gwrw/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1f4367962a4b4441b8e64d3ba15e400e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot PacketRx_tb_behav xil_defaultlib.PacketRx_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package unimacro.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.Reg1DSymbols [reg1dsymbols_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg1DSymbols [\Reg1DSymbols(big_endian=true)\]
Compiling architecture behavioral of entity xil_defaultlib.Timer [\Timer(width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.Reg1D [reg1d_default]
Compiling architecture behavioral of entity xil_defaultlib.PacketTxFSM [packettxfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.PacketTx [packettx_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg1DSymbols [\Reg1DSymbols(length=5,big_endia...]
Compiling architecture behavioral of entity xil_defaultlib.PacketRxFSM [packetrxfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.PacketRx [packetrx_default]
Compiling architecture behavioral of entity xil_defaultlib.packetrx_tb
Built simulation snapshot PacketRx_tb_behav
