Command: /home/Sunny/aiacc/SMC/06_fpmul/sim_output/./simv -l sim.log -cm line+cond+fsm+branch+tgl +fsdb+autoflush
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Aug 29 14:58 2025
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* : Create FSDB file 'tb_fpmul.fsdb'
*Verdi* : Begin traversing the scope (tb_fpmul), layer (0).
*Verdi* : End of traversing.
✅ 所有测试都通过了！
测试完成！详细结果请查看 tb_fpmul.log
$finish called from file "/home/Sunny/aiacc/SMC/06_fpmul/vsrc/tb_fpmul.v", line 279.
$finish at simulation time              1020000

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1020000 ps
CPU Time:      0.320 seconds;       Data structure size:   0.1Mb
Fri Aug 29 14:58:31 2025
