
*** Running vivado
    with args -log hsc_video_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hsc_video_wrapper.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source hsc_video_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/PC/HSC/part2/ip_cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.336 ; gain = 0.000
Command: link_design -top hsc_video_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_ps7_0_0/hsc_video_ps7_0_0.dcp' for cell 'hsc_video_i/ps7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk0_0/hsc_video_rst_ps7_0_fclk0_0.dcp' for cell 'hsc_video_i/rst_ps7_0_fclk0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk1_0/hsc_video_rst_ps7_0_fclk1_0.dcp' for cell 'hsc_video_i/rst_ps7_0_fclk1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_system_interrupts_0/hsc_video_system_interrupts_0.dcp' for cell 'hsc_video_i/system_interrupts'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_xbar_0/hsc_video_xbar_0.dcp' for cell 'hsc_video_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_pc_0/hsc_video_auto_pc_0.dcp' for cell 'hsc_video_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_2/hsc_video_m00_regslice_2.dcp' for cell 'hsc_video_i/ps7_0_axi_periph/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_2/hsc_video_m01_regslice_2.dcp' for cell 'hsc_video_i/ps7_0_axi_periph/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_pc_1/hsc_video_auto_pc_1.dcp' for cell 'hsc_video_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_2/hsc_video_s00_regslice_2.dcp' for cell 'hsc_video_i/ps7_0_axi_periph/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.dcp' for cell 'hsc_video_i/video/axi_vdma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_proc_sys_reset_pixelclk_0/hsc_video_proc_sys_reset_pixelclk_0.dcp' for cell 'hsc_video_i/video/proc_sys_reset_pixelclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_xbar_1/hsc_video_xbar_1.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_3/hsc_video_m00_regslice_3.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_0/hsc_video_auto_cc_0.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_3/hsc_video_m01_regslice_3.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_1/hsc_video_auto_cc_1.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m02_regslice_0/hsc_video_m02_regslice_0.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m03_regslice_0/hsc_video_m03_regslice_0.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m04_regslice_0/hsc_video_m04_regslice_0.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m04_couplers/m04_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m05_regslice_0/hsc_video_m05_regslice_0.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m05_couplers/m05_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_2/hsc_video_auto_cc_2.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m06_regslice_0/hsc_video_m06_regslice_0.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/m06_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_3/hsc_video_auto_cc_3.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m07_regslice_0/hsc_video_m07_regslice_0.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/m07_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m08_regslice_0/hsc_video_m08_regslice_0.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m08_couplers/m08_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m09_regslice_0/hsc_video_m09_regslice_0.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m09_couplers/m09_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_4/hsc_video_auto_cc_4.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_pc_2/hsc_video_auto_pc_2.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_3/hsc_video_s00_regslice_3.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_xbar_2/hsc_video_xbar_2.dcp' for cell 'hsc_video_i/video/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_pc_3/hsc_video_auto_pc_3.dcp' for cell 'hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_us_0/hsc_video_auto_us_0.dcp' for cell 'hsc_video_i/video/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axis_register_slice_0_0/hsc_video_axis_register_slice_0_0.dcp' for cell 'hsc_video_i/video/hdmi_in/axis_register_slice_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_color_convert_0/hsc_video_color_convert_0.dcp' for cell 'hsc_video_i/video/hdmi_in/color_convert'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_pixel_pack_0/hsc_video_pixel_pack_0.dcp' for cell 'hsc_video_i/video/hdmi_in/pixel_pack'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_gpio_hdmiin_0/hsc_video_axi_gpio_hdmiin_0.dcp' for cell 'hsc_video_i/video/hdmi_in/frontend/axi_gpio_hdmiin'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_color_swap_0_0/hsc_video_color_swap_0_0.dcp' for cell 'hsc_video_i/video/hdmi_in/frontend/color_swap_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_dvi2rgb_0_0/hsc_video_dvi2rgb_0_0.dcp' for cell 'hsc_video_i/video/hdmi_in/frontend/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_v_vid_in_axi4s_0_0/hsc_video_v_vid_in_axi4s_0_0.dcp' for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_vtc_in_0/hsc_video_vtc_in_0.dcp' for cell 'hsc_video_i/video/hdmi_in/frontend/vtc_in'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axis_register_slice_0_1/hsc_video_axis_register_slice_0_1.dcp' for cell 'hsc_video_i/video/hdmi_out/axis_register_slice_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axis_register_slice_1_0/hsc_video_axis_register_slice_1_0.dcp' for cell 'hsc_video_i/video/hdmi_out/axis_register_slice_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_color_convert_1/hsc_video_color_convert_1.dcp' for cell 'hsc_video_i/video/hdmi_out/color_convert'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_pixel_proc_0/hsc_video_pixel_proc_0.dcp' for cell 'hsc_video_i/video/hdmi_out/pixel_proc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_pixel_unpack_0/hsc_video_pixel_unpack_0.dcp' for cell 'hsc_video_i/video/hdmi_out/pixel_unpack'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_dynclk_0/hsc_video_axi_dynclk_0.dcp' for cell 'hsc_video_i/video/hdmi_out/frontend/axi_dynclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_color_swap_0_1/hsc_video_color_swap_0_1.dcp' for cell 'hsc_video_i/video/hdmi_out/frontend/color_swap_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_hdmi_out_hpd_video_0/hsc_video_hdmi_out_hpd_video_0.dcp' for cell 'hsc_video_i/video/hdmi_out/frontend/hdmi_out_hpd_video'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rgb2dvi_0_0/hsc_video_rgb2dvi_0_0.dcp' for cell 'hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_v_axi4s_vid_out_0_0/hsc_video_v_axi4s_vid_out_0_0.dcp' for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_vtc_out_0/hsc_video_vtc_out_0.dcp' for cell 'hsc_video_i/video/hdmi_out/frontend/vtc_out'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1013.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4555 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_ps7_0_0/hsc_video_ps7_0_0.xdc] for cell 'hsc_video_i/ps7_0/inst'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_ps7_0_0/hsc_video_ps7_0_0.xdc] for cell 'hsc_video_i/ps7_0/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk0_0/hsc_video_rst_ps7_0_fclk0_0_board.xdc] for cell 'hsc_video_i/rst_ps7_0_fclk0/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk0_0/hsc_video_rst_ps7_0_fclk0_0_board.xdc] for cell 'hsc_video_i/rst_ps7_0_fclk0/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk0_0/hsc_video_rst_ps7_0_fclk0_0.xdc] for cell 'hsc_video_i/rst_ps7_0_fclk0/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk0_0/hsc_video_rst_ps7_0_fclk0_0.xdc] for cell 'hsc_video_i/rst_ps7_0_fclk0/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk1_0/hsc_video_rst_ps7_0_fclk1_0_board.xdc] for cell 'hsc_video_i/rst_ps7_0_fclk1/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk1_0/hsc_video_rst_ps7_0_fclk1_0_board.xdc] for cell 'hsc_video_i/rst_ps7_0_fclk1/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk1_0/hsc_video_rst_ps7_0_fclk1_0.xdc] for cell 'hsc_video_i/rst_ps7_0_fclk1/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk1_0/hsc_video_rst_ps7_0_fclk1_0.xdc] for cell 'hsc_video_i/rst_ps7_0_fclk1/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_system_interrupts_0/hsc_video_system_interrupts_0.xdc] for cell 'hsc_video_i/system_interrupts/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_system_interrupts_0/hsc_video_system_interrupts_0.xdc] for cell 'hsc_video_i/system_interrupts/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc] for cell 'hsc_video_i/video/axi_vdma/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:84]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:220]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc] for cell 'hsc_video_i/video/axi_vdma/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_gpio_hdmiin_0/hsc_video_axi_gpio_hdmiin_0_board.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_gpio_hdmiin_0/hsc_video_axi_gpio_hdmiin_0_board.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_gpio_hdmiin_0/hsc_video_axi_gpio_hdmiin_0.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_gpio_hdmiin_0/hsc_video_axi_gpio_hdmiin_0.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/dvi2rgb_0/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/dvi2rgb_0/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_hdmi_out_hpd_video_0/hsc_video_hdmi_out_hpd_video_0_board.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_hdmi_out_hpd_video_0/hsc_video_hdmi_out_hpd_video_0_board.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_hdmi_out_hpd_video_0/hsc_video_hdmi_out_hpd_video_0.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_hdmi_out_hpd_video_0/hsc_video_hdmi_out_hpd_video_0.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_proc_sys_reset_pixelclk_0/hsc_video_proc_sys_reset_pixelclk_0_board.xdc] for cell 'hsc_video_i/video/proc_sys_reset_pixelclk/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_proc_sys_reset_pixelclk_0/hsc_video_proc_sys_reset_pixelclk_0_board.xdc] for cell 'hsc_video_i/video/proc_sys_reset_pixelclk/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_proc_sys_reset_pixelclk_0/hsc_video_proc_sys_reset_pixelclk_0.xdc] for cell 'hsc_video_i/video/proc_sys_reset_pixelclk/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_proc_sys_reset_pixelclk_0/hsc_video_proc_sys_reset_pixelclk_0.xdc] for cell 'hsc_video_i/video/proc_sys_reset_pixelclk/U0'
Parsing XDC File [C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/constrs_1/imports/overlay/hsc_video.xdc]
Finished Parsing XDC File [C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/constrs_1/imports/overlay/hsc_video.xdc]
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_2/hsc_video_s00_regslice_2_clocks.xdc] for cell 'hsc_video_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_2/hsc_video_s00_regslice_2_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_2/hsc_video_s00_regslice_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_2/hsc_video_s00_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_2/hsc_video_s00_regslice_2_clocks.xdc] for cell 'hsc_video_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_2/hsc_video_m00_regslice_2_clocks.xdc] for cell 'hsc_video_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_2/hsc_video_m00_regslice_2_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_2/hsc_video_m00_regslice_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_2/hsc_video_m00_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_2/hsc_video_m00_regslice_2_clocks.xdc] for cell 'hsc_video_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_2/hsc_video_m01_regslice_2_clocks.xdc] for cell 'hsc_video_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_2/hsc_video_m01_regslice_2_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_2/hsc_video_m01_regslice_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_2/hsc_video_m01_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_2/hsc_video_m01_regslice_2_clocks.xdc] for cell 'hsc_video_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_system_interrupts_0/hsc_video_system_interrupts_0_clocks.xdc] for cell 'hsc_video_i/system_interrupts/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_system_interrupts_0/hsc_video_system_interrupts_0_clocks.xdc] for cell 'hsc_video_i/system_interrupts/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_3/hsc_video_s00_regslice_3_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_3/hsc_video_s00_regslice_3_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_3/hsc_video_s00_regslice_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_3/hsc_video_s00_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_3/hsc_video_s00_regslice_3_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_3/hsc_video_m00_regslice_3_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_3/hsc_video_m00_regslice_3_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_3/hsc_video_m00_regslice_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_3/hsc_video_m00_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_3/hsc_video_m00_regslice_3_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_3/hsc_video_m01_regslice_3_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_3/hsc_video_m01_regslice_3_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_3/hsc_video_m01_regslice_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_3/hsc_video_m01_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_3/hsc_video_m01_regslice_3_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_0/hsc_video_auto_cc_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_0/hsc_video_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_0/hsc_video_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_0/hsc_video_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado 12-180] No cells matched '*gen_clock_conv.gen_async_conv.asyncfifo_axi*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_0/hsc_video_auto_cc_0_clocks.xdc:17]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_0/hsc_video_auto_cc_0_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_0/hsc_video_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_0/hsc_video_auto_cc_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m02_regslice_0/hsc_video_m02_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m02_regslice_0/hsc_video_m02_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m02_regslice_0/hsc_video_m02_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m02_regslice_0/hsc_video_m02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m02_regslice_0/hsc_video_m02_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_1/hsc_video_auto_cc_1_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_1/hsc_video_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_1/hsc_video_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_1/hsc_video_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado 12-180] No cells matched '*gen_clock_conv.gen_async_conv.asyncfifo_axi*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_1/hsc_video_auto_cc_1_clocks.xdc:17]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_1/hsc_video_auto_cc_1_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_1/hsc_video_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_1/hsc_video_auto_cc_1_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m03_regslice_0/hsc_video_m03_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m03_regslice_0/hsc_video_m03_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m03_regslice_0/hsc_video_m03_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m03_regslice_0/hsc_video_m03_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m03_regslice_0/hsc_video_m03_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m04_regslice_0/hsc_video_m04_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m04_regslice_0/hsc_video_m04_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m04_regslice_0/hsc_video_m04_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m04_regslice_0/hsc_video_m04_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m04_regslice_0/hsc_video_m04_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m05_regslice_0/hsc_video_m05_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m05_regslice_0/hsc_video_m05_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m05_regslice_0/hsc_video_m05_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m05_regslice_0/hsc_video_m05_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m05_regslice_0/hsc_video_m05_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m06_regslice_0/hsc_video_m06_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m06_regslice_0/hsc_video_m06_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m06_regslice_0/hsc_video_m06_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m06_regslice_0/hsc_video_m06_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m06_regslice_0/hsc_video_m06_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_2/hsc_video_auto_cc_2_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_2/hsc_video_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_2/hsc_video_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_2/hsc_video_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado 12-180] No cells matched '*gen_clock_conv.gen_async_conv.asyncfifo_axi*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_2/hsc_video_auto_cc_2_clocks.xdc:17]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_2/hsc_video_auto_cc_2_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_2/hsc_video_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_2/hsc_video_auto_cc_2_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m07_regslice_0/hsc_video_m07_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m07_regslice_0/hsc_video_m07_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m07_regslice_0/hsc_video_m07_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m07_regslice_0/hsc_video_m07_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m07_regslice_0/hsc_video_m07_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_3/hsc_video_auto_cc_3_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_3/hsc_video_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_3/hsc_video_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_3/hsc_video_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado 12-180] No cells matched '*gen_clock_conv.gen_async_conv.asyncfifo_axi*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_3/hsc_video_auto_cc_3_clocks.xdc:17]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_3/hsc_video_auto_cc_3_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_3/hsc_video_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_3/hsc_video_auto_cc_3_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m08_regslice_0/hsc_video_m08_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m08_regslice_0/hsc_video_m08_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m08_regslice_0/hsc_video_m08_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m08_regslice_0/hsc_video_m08_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m08_regslice_0/hsc_video_m08_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m09_regslice_0/hsc_video_m09_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m09_regslice_0/hsc_video_m09_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m09_regslice_0/hsc_video_m09_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m09_regslice_0/hsc_video_m09_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m09_regslice_0/hsc_video_m09_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_4/hsc_video_auto_cc_4_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_4/hsc_video_auto_cc_4_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_4/hsc_video_auto_cc_4_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_4/hsc_video_auto_cc_4_clocks.xdc:13]
WARNING: [Vivado 12-180] No cells matched '*gen_clock_conv.gen_async_conv.asyncfifo_axi*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_4/hsc_video_auto_cc_4_clocks.xdc:17]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_4/hsc_video_auto_cc_4_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_4/hsc_video_auto_cc_4_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_4/hsc_video_auto_cc_4_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_us_0/hsc_video_auto_us_0_clocks.xdc] for cell 'hsc_video_i/video/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_us_0/hsc_video_auto_us_0_clocks.xdc] for cell 'hsc_video_i/video/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0_clocks.xdc] for cell 'hsc_video_i/video/axi_vdma/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0_clocks.xdc] for cell 'hsc_video_i/video/axi_vdma/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axis_register_slice_0_0/hsc_video_axis_register_slice_0_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_in/axis_register_slice_0/inst'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axis_register_slice_0_0/hsc_video_axis_register_slice_0_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_in/axis_register_slice_0/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_v_vid_in_axi4s_0_0/hsc_video_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_v_vid_in_axi4s_0_0/hsc_video_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_vtc_in_0/hsc_video_vtc_in_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/vtc_in/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_vtc_in_0/hsc_video_vtc_in_0_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_vtc_in_0/hsc_video_vtc_in_0_clocks.xdc:2]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1675.016 ; gain = 639.199
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_vtc_in_0/hsc_video_vtc_in_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/vtc_in/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axis_register_slice_0_1/hsc_video_axis_register_slice_0_1_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/axis_register_slice_0/inst'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axis_register_slice_0_1/hsc_video_axis_register_slice_0_1_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/axis_register_slice_0/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axis_register_slice_1_0/hsc_video_axis_register_slice_1_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/axis_register_slice_1/inst'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axis_register_slice_1_0/hsc_video_axis_register_slice_1_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/axis_register_slice_1/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_v_axi4s_vid_out_0_0/hsc_video_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_v_axi4s_vid_out_0_0/hsc_video_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_vtc_out_0/hsc_video_vtc_out_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/vtc_out/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_vtc_out_0/hsc_video_vtc_out_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/vtc_out/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1675.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

64 Infos, 91 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1675.016 ; gain = 661.680
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1675.016 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1da0a5952

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1675.016 ; gain = 0.000

Starting Logic Optimization Task
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 14 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12669db89

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1865.281 ; gain = 4.371
INFO: [Opt 31-389] Phase Retarget created 458 cells and removed 726 cells
INFO: [Opt 31-1021] In phase Retarget, 106 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
Phase 2 Constant propagation | Checksum: 1cde793fd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1865.281 ; gain = 4.371
INFO: [Opt 31-389] Phase Constant propagation created 233 cells and removed 1426 cells
INFO: [Opt 31-1021] In phase Constant propagation, 778 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: fed22569

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1865.281 ; gain = 4.371
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3532 cells
INFO: [Opt 31-1021] In phase Sweep, 160 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fed22569

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1865.281 ; gain = 4.371
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: fed22569

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1865.281 ; gain = 4.371
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fed22569

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1865.281 ; gain = 4.371
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             458  |             726  |                                            106  |
|  Constant propagation         |             233  |            1426  |                                            778  |
|  Sweep                        |               0  |            3532  |                                            160  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1865.281 ; gain = 0.000
Ending Logic Optimization Task | Checksum: b8640cb7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1865.281 ; gain = 4.371

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 75 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 150
Ending PowerOpt Patch Enables Task | Checksum: 2021448f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.678 . Memory (MB): peak = 2421.461 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2021448f1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 2421.461 ; gain = 556.180

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2021448f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2421.461 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2421.461 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 18f11715e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2421.461 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 91 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 2421.461 ; gain = 746.445
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2421.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/impl_1/hsc_video_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2421.461 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file hsc_video_wrapper_drc_opted.rpt -pb hsc_video_wrapper_drc_opted.pb -rpx hsc_video_wrapper_drc_opted.rpx
Command: report_drc -file hsc_video_wrapper_drc_opted.rpt -pb hsc_video_wrapper_drc_opted.pb -rpx hsc_video_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/impl_1/hsc_video_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC AVAL-46] v7v8_mmcm_fvco_rule1: The current computed target frequency, FVCO, is out of range for cell hsc_video_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator. The computed FVCO is 599.952 MHz. The valid FVCO range for speed grade -1 is 600MHz to 1200MHz. The cell attribute values used to compute FVCO are CLKFBOUT_MULT_F = 5.000, CLKIN1_PERIOD = 8.33400, and DIVCLK_DIVIDE = 1 (FVCO = 1000 * CLKFBOUT_MULT_F/(CLKIN1_PERIOD * DIVCLK_DIVIDE)).
This violation may be corrected by:
  1. The timer uses timing constraints for clock period or clock frequency that affect CLKIN1 to set cell attribute CLKIN1_PERIOD, over-riding any previous value. This may already be in place and, if so this violation will be resolved once Timing is run.  Otherwise, consider modifying timing constraints to adjust the CLKIN1_PERIOD and bring FVCO into the allowed range.
  2. In the absence of timing constraints that affect CLKIN1, consider modifying the cell CLKIN1_PERIOD to bring FVCO into the allowed range.
  3. If CLKIN1_PERIOD is satisfactory, modify the CLKFBOUT_MULT_F or DIVCLK_DIVIDE cell attributes to bring FVCO into the allowed range.
  4. The MMCM configuration may be dynamically modified by use of DRP which is recognized by an ACTIVE signal on DCLK pin.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2421.461 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 143e02ac1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2421.461 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dc152210

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Phase 1.3 Build Placer Netlist Model | Checksum: 1d739bcc7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d739bcc7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2421.461 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d739bcc7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12b65a2be

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 761 LUTNM shape to break, 1768 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 82, two critical 679, total 761, new lutff created 2
INFO: [Physopt 32-775] End 1 Pass. Optimized 1500 nets or cells. Created 761 new cells, deleted 739 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 13 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__3. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__2. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__4. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__3. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__4. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__2. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg__4. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg__4. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg__3. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg__3. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg__2. 48 registers were pushed out.
INFO: [Physopt 32-666] Processed cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg__2. No change.
INFO: [Physopt 32-666] Processed cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__1. No change.
INFO: [Physopt 32-457] Pass 2. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg__2. No change.
INFO: [Physopt 32-666] Processed cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__1. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 11 nets or cells. Created 528 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 2421.461 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2421.461 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          761  |            739  |                  1500  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |          528  |              0  |                    11  |           0  |           1  |  00:00:05  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1289  |            739  |                  1511  |           0  |           9  |  00:00:08  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: b8616493

Time (s): cpu = 00:02:25 ; elapsed = 00:01:32 . Memory (MB): peak = 2421.461 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 13bcacb40

Time (s): cpu = 00:02:37 ; elapsed = 00:01:40 . Memory (MB): peak = 2421.461 ; gain = 0.000
Phase 2 Global Placement | Checksum: 13bcacb40

Time (s): cpu = 00:02:37 ; elapsed = 00:01:40 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1013eda64

Time (s): cpu = 00:02:45 ; elapsed = 00:01:45 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: eb4c97d1

Time (s): cpu = 00:02:58 ; elapsed = 00:01:52 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ae8679e9

Time (s): cpu = 00:02:59 ; elapsed = 00:01:53 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 125f32467

Time (s): cpu = 00:02:59 ; elapsed = 00:01:54 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 121411390

Time (s): cpu = 00:03:16 ; elapsed = 00:02:05 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 111da1901

Time (s): cpu = 00:03:49 ; elapsed = 00:02:41 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: f78dc84f

Time (s): cpu = 00:03:52 ; elapsed = 00:02:45 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 154c82c45

Time (s): cpu = 00:03:53 ; elapsed = 00:02:46 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 15f961c35

Time (s): cpu = 00:04:26 ; elapsed = 00:03:11 . Memory (MB): peak = 2421.461 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15f961c35

Time (s): cpu = 00:04:26 ; elapsed = 00:03:12 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22a5bfd3e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.791 | TNS=-8043.588 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b0ae973a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2421.461 ; gain = 0.000
INFO: [Place 46-33] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/ap_rst_n_inv, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/regslice_both_video_in_data_U/obuf_inst/ap_CS_fsm_reg[1]_rep_1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/regslice_both_video_out_data_U/ibuf_inst/ap_CS_fsm_reg[2], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/regslice_both_video_out_data_U/ibuf_inst/grp_fu_28104_ce, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net hsc_video_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 5 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 5, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Ending Physical Synthesis Task | Checksum: 19a2b8533

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2421.461 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 22a5bfd3e

Time (s): cpu = 00:05:00 ; elapsed = 00:03:34 . Memory (MB): peak = 2421.461 ; gain = 0.000
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.367. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15902cd4d

Time (s): cpu = 00:06:22 ; elapsed = 00:04:45 . Memory (MB): peak = 2421.461 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 15902cd4d

Time (s): cpu = 00:06:22 ; elapsed = 00:04:46 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15902cd4d

Time (s): cpu = 00:06:23 ; elapsed = 00:04:46 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15902cd4d

Time (s): cpu = 00:06:23 ; elapsed = 00:04:47 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2421.461 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 181071759

Time (s): cpu = 00:06:24 ; elapsed = 00:04:47 . Memory (MB): peak = 2421.461 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 181071759

Time (s): cpu = 00:06:24 ; elapsed = 00:04:48 . Memory (MB): peak = 2421.461 ; gain = 0.000
Ending Placer Task | Checksum: 16b4ed5a6

Time (s): cpu = 00:06:24 ; elapsed = 00:04:48 . Memory (MB): peak = 2421.461 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
153 Infos, 91 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:31 ; elapsed = 00:04:51 . Memory (MB): peak = 2421.461 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2421.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/impl_1/hsc_video_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2421.461 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file hsc_video_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2421.461 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file hsc_video_wrapper_utilization_placed.rpt -pb hsc_video_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hsc_video_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 2421.461 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2421.461 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.404 | TNS=-7615.538 |
Phase 1 Physical Synthesis Initialization | Checksum: 150edde87

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2421.461 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.404 | TNS=-7615.538 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 150edde87

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.404 | TNS=-7615.538 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_30_2[6].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_30_2_reg[6]
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_30_2[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.367 | TNS=-7615.811 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_3_2[1].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_3_2_reg[1]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_3_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/ps7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_4_0__0__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_11_V/mux_3_1__0__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_15_V/mux_2_3__0__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.356 | TNS=-7592.612 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_3_2[0].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_3_2_reg[0]
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_3_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-7592.600 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_13_2[0].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_13_2_reg[0]
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_13_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.295 | TNS=-7591.611 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_58_3[3].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_58_3_reg[3]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_58_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/mux_4_3__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_59_V/mux_3_7__1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_59_V/mux_2_14__1[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.282 | TNS=-7582.791 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_2_2[0].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_2_2_reg[0]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_2_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_4_0__0__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_3_0__0__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_7_V/mux_2_1__0__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.248 | TNS=-7554.708 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_19_V/mux_4_1__0__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_27_V/mux_3_3__0__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_27_V/mux_2_6__0__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.217 | TNS=-7549.204 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_3_0__0__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_7_V/mux_2_1__0__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.212 | TNS=-7548.249 |
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_11_V/mux_2_2__0__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.181 | TNS=-7542.553 |
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_2_0__0__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.161 | TNS=-7536.924 |
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_31_V/mux_2_7__0__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.155 | TNS=-7531.484 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_35_V/mux_4_2__1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_43_V/mux_3_5__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_47_V/mux_2_11__1[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.110 | TNS=-7527.893 |
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_7_V/mux_2_1__0__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.108 | TNS=-7527.765 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_7_V/mux_2_1__0__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_4_V/shared_memory_4_V_q0[1].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_4_V/copy2_empty_data_V_4_3[1]_i_85
INFO: [Physopt 32-572] Net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_4_V/shared_memory_4_V_q0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_4_V/shared_memory_4_V_q0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_31499_reg[5]_2[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_31499_reg[5]_2[1].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/copy1_empty_data_V_15_3[1]_i_1
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_31499_reg[5]_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.108 | TNS=-7526.165 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_27_3[2].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_27_3_reg[2]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_27_3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_4_0__1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_3_0__1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_7_V/mux_2_1__1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.098 | TNS=-7524.053 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_35_V/mux_3_4__1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_39_V/mux_2_9__1[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.094 | TNS=-7521.519 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_30_2[6].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_30_2_reg[6]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_30_2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_4_0__0__0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_11_V/mux_3_1__0__0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_11_V/mux_2_2__0__0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.083 | TNS=-7521.303 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_35_V/mux_4_2__0__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_35_V/mux_3_4__0__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_39_V/mux_2_9__0__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.076 | TNS=-7507.163 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_26_1[5].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_26_1_reg[5]
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_26_1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.075 | TNS=-7507.346 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_19_V/mux_4_1__1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_27_V/mux_3_3__1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_27_V/mux_2_6__1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.073 | TNS=-7493.891 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_11_V/mux_3_1__0__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_15_V/mux_2_3__0__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.065 | TNS=-7490.883 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_1_2[6].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_1_2_reg[6]
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_1_2[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.062 | TNS=-7491.487 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_35_2[7].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_35_2_reg[7]
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_35_2[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.062 | TNS=-7491.255 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_41_2[7].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_41_2_reg[7]
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_41_2[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.060 | TNS=-7490.971 |
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_43_V/mux_2_10__1[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.060 | TNS=-7486.820 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_60_2[0].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_60_2_reg[0]
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_60_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.056 | TNS=-7486.163 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_14_2[0].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_14_2_reg[0]
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_14_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.051 | TNS=-7485.643 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_15_0[6].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_15_0_reg[6]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_15_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_3_0__0__0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_7_V/mux_2_1__0__0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.051 | TNS=-7464.776 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_22_1[7].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_22_1_reg[7]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_22_1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_4_0__0__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_3_0__0__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_7_V/mux_2_1__0__0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.049 | TNS=-7460.031 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_37_3[6].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_37_3_reg[6]
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_37_3[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.047 | TNS=-7459.865 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_28_1[5].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_28_1_reg[5]
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_28_1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.047 | TNS=-7459.583 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_22_0[3].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_22_0_reg[3]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_22_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/ps7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_35_V/mux_4_2__0__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_35_V/mux_3_4__0__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_39_V/mux_2_9__0__0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.045 | TNS=-7427.066 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_12_1[0].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_12_1_reg[0]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_12_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_4_0__1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_3_0__1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_7_V/mux_2_1__1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.045 | TNS=-7417.146 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_41_2[6].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_41_2_reg[6]
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_41_2[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.042 | TNS=-7416.958 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_47_1[7].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_47_1_reg[7]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_47_1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_19_V/mux_4_1__1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_19_V/mux_3_2__1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_23_V/mux_2_5__1[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.039 | TNS=-7409.982 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_13_0[2].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_13_0_reg[2]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_13_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_4_0__0__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_3_0__0__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_7_V/mux_2_1__0__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.039 | TNS=-7406.717 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_46_1[0].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_46_1_reg[0]
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_46_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.035 | TNS=-7406.455 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_29_0[5].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_29_0_reg[5]
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_29_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.035 | TNS=-7406.092 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_3_2[1].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_3_2_reg[1]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_3_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_19_V/mux_4_1__0__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_19_V/mux_3_2__0__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_23_V/mux_2_5__0__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.034 | TNS=-7403.212 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_22_1[4].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_22_1_reg[4]
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_22_1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.033 | TNS=-7403.320 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_32_0[0].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_32_0_reg[0]
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_32_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.031 | TNS=-7403.026 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.031 | TNS=-7403.026 |
Phase 3 Critical Path Optimization | Checksum: 150edde87

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 2421.461 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.031 | TNS=-7403.026 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_27_3[2].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_27_3_reg[2]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_27_3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/ps7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_4_0__1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_11_V/mux_3_1__1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_15_V/mux_2_3__1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.028 | TNS=-7401.042 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_43_0[5].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_43_0_reg[5]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_43_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_19_V/mux_4_1__1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_27_V/mux_3_3__1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_27_V/mux_2_6__1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.026 | TNS=-7387.409 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_63_3[5].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_63_3_reg[5]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_63_3[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_35_V/mux_4_2__1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_35_V/mux_3_4__1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_39_V/mux_2_9__1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.026 | TNS=-7377.165 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_2_2[0].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_2_2_reg[0]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_2_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_4_0__0__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_3_0__0__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_2_0__0__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.025 | TNS=-7377.102 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_11_V/mux_3_1__0__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_11_V/mux_2_2__0__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.023 | TNS=-7376.590 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_55_3[5].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_55_3_reg[5]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_55_3[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_35_V/mux_4_2__0__0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_35_V/mux_3_4__0__0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_39_V/mux_2_9__0__0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.020 | TNS=-7361.453 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_36_2[0].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_36_2_reg[0]
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_36_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.019 | TNS=-7361.029 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_22_1[7].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_22_1_reg[7]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_22_1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_4_0__0__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_11_V/mux_3_1__0__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_15_V/mux_2_3__0__0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.017 | TNS=-7352.453 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_19_V/mux_4_1__0__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_27_V/mux_3_3__0__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_27_V/mux_2_6__0__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.015 | TNS=-7346.246 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_13_0[2].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_13_0_reg[2]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_13_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_19_V/mux_4_1__0__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_27_V/mux_3_3__0__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_27_V/mux_2_6__0__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.015 | TNS=-7346.053 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/s_axi_AXILiteS_RDATA[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/ps7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_41_V/rdata[7]_i_2_n_0.  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_41_V/rdata[7]_i_2
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_41_V/rdata[7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.014 | TNS=-7345.991 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_18_0[6].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_18_0_reg[6]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_18_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_19_V/mux_4_1__1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_27_V/mux_3_3__1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_27_V/mux_2_6__1[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.013 | TNS=-7317.634 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_21_1[5].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_21_1_reg[5]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_21_1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_19_V/mux_4_1__0__0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_27_V/mux_3_3__0__0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_27_V/mux_2_6__0__0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.012 | TNS=-7314.690 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_13_0[2].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_13_0_reg[2]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_13_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_4_0__0__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_11_V/mux_3_1__0__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_15_V/mux_2_3__0__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.008 | TNS=-7314.178 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_3_0__0__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_2_0__0__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.007 | TNS=-7310.530 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_30_1[0].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_30_1_reg[0]
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_30_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.005 | TNS=-7310.193 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_19_V/mux_4_1__0__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_19_V/mux_3_2__0__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_23_V/mux_2_5__0__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.005 | TNS=-7307.633 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_2_2[0].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_2_2_reg[0]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy1_empty_data_V_2_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_35_V/mux_4_2__0__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_35_V/mux_3_4__0__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_39_V/mux_2_9__0__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.000 | TNS=-7282.518 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_27_3[2].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_27_3_reg[2]
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/copy2_empty_data_V_27_3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_35_V/mux_4_2__1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_35_V/mux_3_4__1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_39_V/mux_2_9__1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.997 | TNS=-7271.182 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_4_0__1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_3_0__1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_3_V/mux_2_0__1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.995 | TNS=-7266.638 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.995 | TNS=-7266.638 |
Phase 4 Critical Path Optimization | Checksum: 150edde87

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2421.461 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 2421.461 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.995 | TNS=-7266.638 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Path  |          0.409  |        348.899  |            0  |              0  |                    61  |           0  |           2  |  00:00:03  |
|  Total          |          0.409  |        348.899  |            0  |              0  |                    61  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2421.461 ; gain = 0.000
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Ending Physical Synthesis Task | Checksum: 16da645c7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2421.461 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
436 Infos, 91 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 2421.461 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2421.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/impl_1/hsc_video_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2421.461 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 66cfffee ConstDB: 0 ShapeSum: a0bec1f8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ef97eed2

Time (s): cpu = 00:01:21 ; elapsed = 00:00:49 . Memory (MB): peak = 2447.707 ; gain = 26.246
Post Restoration Checksum: NetGraph: 8dff4bd6 NumContArr: 6198a2fc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ef97eed2

Time (s): cpu = 00:01:22 ; elapsed = 00:00:50 . Memory (MB): peak = 2447.707 ; gain = 26.246

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ef97eed2

Time (s): cpu = 00:01:22 ; elapsed = 00:00:51 . Memory (MB): peak = 2447.715 ; gain = 26.254

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ef97eed2

Time (s): cpu = 00:01:23 ; elapsed = 00:00:51 . Memory (MB): peak = 2447.715 ; gain = 26.254
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1680b5f97

Time (s): cpu = 00:01:53 ; elapsed = 00:01:11 . Memory (MB): peak = 2500.910 ; gain = 79.449
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.959 | TNS=-6364.663| WHS=-0.376 | THS=-396.098|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 15dbbcd5f

Time (s): cpu = 00:02:18 ; elapsed = 00:01:26 . Memory (MB): peak = 2721.793 ; gain = 300.332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.959 | TNS=-6227.058| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1948465fe

Time (s): cpu = 00:02:19 ; elapsed = 00:01:27 . Memory (MB): peak = 2721.793 ; gain = 300.332
Phase 2 Router Initialization | Checksum: 201f9fa25

Time (s): cpu = 00:02:19 ; elapsed = 00:01:27 . Memory (MB): peak = 2721.793 ; gain = 300.332

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00828415 %
  Global Horizontal Routing Utilization  = 0.0010142 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 67139
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 67138
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f3979c07

Time (s): cpu = 00:02:38 ; elapsed = 00:01:38 . Memory (MB): peak = 2721.793 ; gain = 300.332

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11035
 Number of Nodes with overlaps = 2340
 Number of Nodes with overlaps = 692
 Number of Nodes with overlaps = 219
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.372 | TNS=-10717.482| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd3f236

Time (s): cpu = 00:05:15 ; elapsed = 00:03:20 . Memory (MB): peak = 2721.793 ; gain = 300.332

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 655
 Number of Nodes with overlaps = 470
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.218 | TNS=-10484.790| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2078343d4

Time (s): cpu = 00:06:25 ; elapsed = 00:04:14 . Memory (MB): peak = 2721.793 ; gain = 300.332

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 235
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.279 | TNS=-10375.917| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 23846b981

Time (s): cpu = 00:06:55 ; elapsed = 00:04:38 . Memory (MB): peak = 2721.793 ; gain = 300.332
Phase 4 Rip-up And Reroute | Checksum: 23846b981

Time (s): cpu = 00:06:55 ; elapsed = 00:04:38 . Memory (MB): peak = 2721.793 ; gain = 300.332

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 258c1a0a4

Time (s): cpu = 00:07:03 ; elapsed = 00:04:43 . Memory (MB): peak = 2721.793 ; gain = 300.332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.205 | TNS=-10151.689| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 13cff24af

Time (s): cpu = 00:07:04 ; elapsed = 00:04:44 . Memory (MB): peak = 2721.793 ; gain = 300.332

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13cff24af

Time (s): cpu = 00:07:04 ; elapsed = 00:04:44 . Memory (MB): peak = 2721.793 ; gain = 300.332
Phase 5 Delay and Skew Optimization | Checksum: 13cff24af

Time (s): cpu = 00:07:04 ; elapsed = 00:04:44 . Memory (MB): peak = 2721.793 ; gain = 300.332

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16d0d1b52

Time (s): cpu = 00:07:11 ; elapsed = 00:04:49 . Memory (MB): peak = 2721.793 ; gain = 300.332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.205 | TNS=-10153.460| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13caa1e4b

Time (s): cpu = 00:07:12 ; elapsed = 00:04:49 . Memory (MB): peak = 2721.793 ; gain = 300.332
Phase 6 Post Hold Fix | Checksum: 13caa1e4b

Time (s): cpu = 00:07:12 ; elapsed = 00:04:49 . Memory (MB): peak = 2721.793 ; gain = 300.332

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 22.8392 %
  Global Horizontal Routing Utilization  = 25.7186 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 93.6937%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X22Y65 -> INT_L_X22Y65
   INT_R_X29Y43 -> INT_R_X29Y43
   INT_R_X27Y41 -> INT_R_X27Y41
   INT_L_X26Y39 -> INT_L_X26Y39
   INT_R_X37Y31 -> INT_R_X37Y31
South Dir 2x2 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y46 -> INT_R_X19Y47
East Dir 2x2 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X34Y30 -> INT_R_X35Y31
   INT_L_X36Y30 -> INT_R_X37Y31
   INT_L_X38Y28 -> INT_R_X39Y29
   INT_L_X36Y26 -> INT_R_X37Y27
West Dir 4x4 Area, Max Cong = 86.2132%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y26 -> INT_R_X31Y29

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 1.25
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 1.5
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.75 Sparse Ratio: 0.5625

Phase 7 Route finalize | Checksum: e30a130a

Time (s): cpu = 00:07:12 ; elapsed = 00:04:50 . Memory (MB): peak = 2721.793 ; gain = 300.332

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e30a130a

Time (s): cpu = 00:07:12 ; elapsed = 00:04:50 . Memory (MB): peak = 2721.793 ; gain = 300.332

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1921a869c

Time (s): cpu = 00:07:18 ; elapsed = 00:04:56 . Memory (MB): peak = 2721.793 ; gain = 300.332

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.205 | TNS=-10153.460| WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1921a869c

Time (s): cpu = 00:07:18 ; elapsed = 00:04:56 . Memory (MB): peak = 2721.793 ; gain = 300.332
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:18 ; elapsed = 00:04:56 . Memory (MB): peak = 2721.793 ; gain = 300.332

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
453 Infos, 92 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:28 ; elapsed = 00:05:01 . Memory (MB): peak = 2721.793 ; gain = 300.332
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2721.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/impl_1/hsc_video_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2721.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file hsc_video_wrapper_drc_routed.rpt -pb hsc_video_wrapper_drc_routed.pb -rpx hsc_video_wrapper_drc_routed.rpx
Command: report_drc -file hsc_video_wrapper_drc_routed.rpt -pb hsc_video_wrapper_drc_routed.pb -rpx hsc_video_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/impl_1/hsc_video_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2721.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file hsc_video_wrapper_methodology_drc_routed.rpt -pb hsc_video_wrapper_methodology_drc_routed.pb -rpx hsc_video_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file hsc_video_wrapper_methodology_drc_routed.rpt -pb hsc_video_wrapper_methodology_drc_routed.pb -rpx hsc_video_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/impl_1/hsc_video_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:50 ; elapsed = 00:00:29 . Memory (MB): peak = 3034.797 ; gain = 313.004
INFO: [runtcl-4] Executing : report_power -file hsc_video_wrapper_power_routed.rpt -pb hsc_video_wrapper_power_summary_routed.pb -rpx hsc_video_wrapper_power_routed.rpx
Command: report_power -file hsc_video_wrapper_power_routed.rpt -pb hsc_video_wrapper_power_summary_routed.pb -rpx hsc_video_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
465 Infos, 93 Warnings, 13 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3034.797 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file hsc_video_wrapper_route_status.rpt -pb hsc_video_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hsc_video_wrapper_timing_summary_routed.rpt -pb hsc_video_wrapper_timing_summary_routed.pb -rpx hsc_video_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file hsc_video_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file hsc_video_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file hsc_video_wrapper_bus_skew_routed.rpt -pb hsc_video_wrapper_bus_skew_routed.pb -rpx hsc_video_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [Memdata 28-208] The XPM instance: <hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block hsc_video_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the hsc_video_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <hsc_video_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <hsc_video_i/video/axi_vdma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <hsc_video_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <hsc_video_i/video/axi_vdma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <hsc_video_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <hsc_video_i/video/axi_vdma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force hsc_video_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_11_reg_1016_reg input hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_11_reg_1016_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_12_reg_1031_reg input hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_12_reg_1031_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_6_reg_1006_reg input hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_6_reg_1006_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_7_reg_1021_reg input hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_7_reg_1021_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_9_reg_1026_reg input hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_9_reg_1026_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_reg_1011_reg input hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_reg_1011_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_11_reg_1016_reg input hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_11_reg_1016_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_12_reg_1031_reg input hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_12_reg_1031_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_6_reg_1006_reg input hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_6_reg_1006_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_7_reg_1021_reg input hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_7_reg_1021_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_9_reg_1026_reg input hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_9_reg_1026_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_reg_1011_reg input hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_reg_1011_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg__3 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg__4 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product__4 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg__2 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg__3 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg__4 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff2_reg__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product__4 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__2 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__3 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__4 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product__4 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__2 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__3 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__4 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product__4 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/r_V_12_reg_986_reg multiplier stage hsc_video_i/video/hdmi_in/color_convert/inst/r_V_12_reg_986_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/r_V_16_reg_996_reg multiplier stage hsc_video_i/video/hdmi_in/color_convert/inst/r_V_16_reg_996_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/r_V_19_reg_1001_reg multiplier stage hsc_video_i/video/hdmi_in/color_convert/inst/r_V_19_reg_1001_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_11_reg_1016_reg multiplier stage hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_11_reg_1016_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_6_reg_1006_reg multiplier stage hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_6_reg_1006_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_reg_1011_reg multiplier stage hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_reg_1011_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/r_V_12_reg_986_reg multiplier stage hsc_video_i/video/hdmi_out/color_convert/inst/r_V_12_reg_986_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/r_V_16_reg_996_reg multiplier stage hsc_video_i/video/hdmi_out/color_convert/inst/r_V_16_reg_996_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/r_V_19_reg_1001_reg multiplier stage hsc_video_i/video/hdmi_out/color_convert/inst/r_V_19_reg_1001_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_11_reg_1016_reg multiplier stage hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_11_reg_1016_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_6_reg_1006_reg multiplier stage hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_6_reg_1006_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_reg_1011_reg multiplier stage hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_reg_1011_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_62ns_8ns_69_6_1_U4/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_62s_8ns_70_6_1_U7/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_63s_8ns_71_6_1_U10/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64ns_8ns_71_6_1_U6/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_2_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_8ns_72_6_1_U8/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_8ns_72_6_1_U9/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg__4 multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U13/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65ns_8ns_72_6_1_U5/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_1_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg__4 multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U12/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U11/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 21 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (hsc_video_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 57 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hsc_video_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
491 Infos, 151 Warnings, 16 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 3205.344 ; gain = 170.547
INFO: [Common 17-206] Exiting Vivado at Sun Dec 29 01:20:04 2024...
