// Seed: 160306751
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input id_15;
  output id_14;
  output id_13;
  inout id_12;
  input id_11;
  inout id_10;
  input id_9;
  output id_8;
  output id_7;
  output id_6;
  input id_5;
  inout id_4;
  input id_3;
  inout id_2;
  input id_1;
  assign id_14 = id_10 <= id_12;
  tri1  id_15;
  logic id_16;
  assign id_16 = id_15[1];
  logic id_17;
endmodule
module module_1 (
    input logic id_0,
    output id_1,
    input logic id_2
    , id_16,
    input id_3,
    input logic id_4,
    output id_5
);
  logic id_17;
endmodule
