// Seed: 3429183169
module module_0 (
    output wire id_0,
    output supply0 id_1,
    output wor id_2,
    input wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri id_6,
    input supply1 id_7,
    output tri0 id_8,
    input tri1 module_0,
    output tri0 id_10
    , id_18,
    input wire id_11,
    input supply0 id_12,
    output tri1 id_13,
    input wand id_14,
    input supply1 id_15,
    input tri1 id_16
);
  assign id_0 = 1'b0;
  wire id_19 = id_18;
endmodule
module module_1 (
    input tri id_0
    , id_11,
    output tri id_1,
    output supply0 id_2,
    output supply1 id_3
    , id_12,
    output wire id_4,
    output wire id_5,
    input tri1 id_6,
    input supply1 id_7,
    input uwire id_8,
    input uwire id_9
);
  wire id_13;
  wire id_14;
  assign id_3 = id_9;
  module_0(
      id_3,
      id_4,
      id_5,
      id_9,
      id_9,
      id_9,
      id_6,
      id_8,
      id_4,
      id_6,
      id_5,
      id_9,
      id_9,
      id_3,
      id_0,
      id_6,
      id_6
  );
endmodule
