// Seed: 2140275269
module module_0 (
    input  uwire id_0,
    input  tri   id_1,
    output tri1  id_2,
    output wand  id_3
);
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input supply0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output tri0 id_6,
    input supply0 id_7,
    input tri id_8,
    input tri id_9
);
  logic id_11;
  ;
  assign id_6 = (-1'd0) != {id_8, -1, 1, 1'b0};
  wor id_12;
  wire [1  ==  -1 : -1] id_13;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_3
  );
  assign modCall_1.id_3 = 0;
  logic id_14;
  ;
  assign id_12 = 1;
  logic id_15;
endmodule
