

================================================================
== Vitis HLS Report for 'SMM_1u_25u_20u_Pipeline_L2_L3'
================================================================
* Date:           Sun Nov  3 13:41:29 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.034 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2_L3   |        ?|        ?|        10|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 13 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ic = alloca i32 1" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 14 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ib = alloca i32 1" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 15 'alloca' 'ib' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%bound4_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %bound4" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 32 'read' 'bound4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i34 0, i34 %indvar_flatten6"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln121 = store i32 0, i32 %ib" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 34 'store' 'store_ln121' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln124 = store i3 0, i3 %ic" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 35 'store' 'store_ln124' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln123 = store i20 0, i20 %sum" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 36 'store' 'store_ln123' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %L4"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.37>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i34 %indvar_flatten6" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 38 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.63ns)   --->   "%icmp_ln121 = icmp_eq  i34 %indvar_flatten6_load, i34 %bound4_read" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 39 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 2.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (2.63ns)   --->   "%add_ln121_2 = add i34 %indvar_flatten6_load, i34 1" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 40 'add' 'add_ln121_2' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %for.inc135, void %for.inc141.loopexit.exitStub" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 41 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ic_load = load i3 %ic" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 42 'load' 'ic_load' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ib_load = load i32 %ib" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 43 'load' 'ib_load' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.55ns)   --->   "%add_ln121 = add i32 %ib_load, i32 1" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 44 'add' 'add_ln121' <Predicate = (!icmp_ln121)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.65ns)   --->   "%icmp_ln124 = icmp_eq  i3 %ic_load, i3 4" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 45 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln121)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.98ns)   --->   "%select_ln121 = select i1 %icmp_ln124, i3 0, i3 %ic_load" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 46 'select' 'select_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.69ns)   --->   "%select_ln121_4 = select i1 %icmp_ln124, i32 %add_ln121, i32 %ib_load" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 47 'select' 'select_ln121_4' <Predicate = (!icmp_ln121)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i32 %select_ln121_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 48 'trunc' 'trunc_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i3 %select_ln121" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 49 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i3 %select_ln121" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 50 'zext' 'zext_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.78ns)   --->   "%add_ln123 = add i5 %zext_ln124, i5 20" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 51 'add' 'add_ln123' <Predicate = (!icmp_ln121)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln127_16_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 2, i3 %select_ln121" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 52 'bitconcatenate' 'zext_ln127_16_cast' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.96ns)   --->   "%xor_ln123 = xor i3 %select_ln121, i3 4" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 53 'xor' 'xor_ln123' <Predicate = (!icmp_ln121)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln127_24 = zext i5 %zext_ln127_16_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 54 'zext' 'zext_ln127_24' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (3.74ns)   --->   "%mul_ln127_14 = mul i11 %zext_ln127_24, i11 37" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 55 'mul' 'mul_ln127_14' <Predicate = (!icmp_ln121)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln127_14, i32 8, i32 10" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 56 'partselect' 'tmp_27' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.65ns)   --->   "%add_ln124 = add i3 %select_ln121, i3 1" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 57 'add' 'add_ln124' <Predicate = (!icmp_ln121)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.65ns)   --->   "%icmp_ln124_2 = icmp_eq  i3 %add_ln124, i3 4" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 58 'icmp' 'icmp_ln124_2' <Predicate = (!icmp_ln121)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124_2, void %new.latch.L4.split, void %last.iter.L4.split" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 59 'br' 'br_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln121 = store i34 %add_ln121_2, i34 %indvar_flatten6" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 60 'store' 'store_ln121' <Predicate = (!icmp_ln121)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln121 = store i32 %select_ln121_4, i32 %ib" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 61 'store' 'store_ln121' <Predicate = (!icmp_ln121)> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln124 = store i3 %add_ln124, i3 %ic" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 62 'store' 'store_ln124' <Predicate = (!icmp_ln121)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.03>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln127, i2 0" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 63 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln127_10 = zext i7 %tmp_21" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 64 'zext' 'zext_ln127_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i64 0, i64 %zext_ln127_10" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 65 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr' <Predicate = (trunc_ln124 == 3)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load = load i8 0" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 66 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load' <Predicate = (trunc_ln124 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 67 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load = load i8 0" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 67 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load' <Predicate = (trunc_ln124 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 68 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load = load i8 0" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 68 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load' <Predicate = (trunc_ln124 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 69 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load = load i8 0" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 69 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load' <Predicate = (trunc_ln124 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 70 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load' <Predicate = (trunc_ln124 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln127_12_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %select_ln121" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 71 'bitconcatenate' 'zext_ln127_12_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.65ns)   --->   "%icmp_ln127 = icmp_eq  i3 %select_ln121, i3 3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 72 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln127_8 = zext i1 %icmp_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 73 'zext' 'zext_ln127_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i64 0, i64 %zext_ln127_8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 74 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr' <Predicate = (trunc_ln124 == 3)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i64 0, i64 %zext_ln127_8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 75 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr' <Predicate = (trunc_ln124 == 0)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i64 0, i64 %zext_ln127_8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 76 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr' <Predicate = (trunc_ln124 == 1)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10, i64 0, i64 %zext_ln127_8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 77 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr' <Predicate = (trunc_ln124 == 2)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i1.i1, i5 %trunc_ln127, i1 0, i1 %icmp_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 78 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln127_11 = zext i7 %tmp_22" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 79 'zext' 'zext_ln127_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i64 0, i64 %zext_ln127_11" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 80 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr' <Predicate = (trunc_ln124 == 0)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i64 0, i64 %zext_ln127_11" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 81 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr' <Predicate = (trunc_ln124 == 1)> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 82 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_1' <Predicate = (trunc_ln124 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 83 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 83 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load' <Predicate = (trunc_ln124 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 84 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 84 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load' <Predicate = (trunc_ln124 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 85 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 85 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load' <Predicate = (trunc_ln124 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 86 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 86 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load' <Predicate = (trunc_ln124 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_3 : Operation 87 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 87 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load' <Predicate = (trunc_ln124 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln127_22 = zext i4 %zext_ln127_12_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 88 'zext' 'zext_ln127_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (3.78ns)   --->   "%mul_ln127_12 = mul i9 %zext_ln127_22, i9 19" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 89 'mul' 'mul_ln127_12' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %mul_ln127_12, i32 7, i32 8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 90 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i2 %tmp_23" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 91 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i64 0, i64 %zext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 92 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr' <Predicate = (trunc_ln124 == 0)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i64 0, i64 %zext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 93 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr' <Predicate = (trunc_ln124 == 1)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, i64 0, i64 %zext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 94 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr' <Predicate = (trunc_ln124 == 2)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i64 0, i64 %zext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 95 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr_1' <Predicate = (trunc_ln124 == 3)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln127, i2 %tmp_23" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 96 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln127_13 = zext i7 %tmp_24" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 97 'zext' 'zext_ln127_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i64 0, i64 %zext_ln127_13" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 98 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr_1' <Predicate = (trunc_ln124 == 2)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i64 0, i64 %zext_ln127_13" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 99 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr_1' <Predicate = (trunc_ln124 == 3)> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 100 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_1' <Predicate = (trunc_ln124 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 101 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 101 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_1' <Predicate = (trunc_ln124 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 102 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 102 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_1' <Predicate = (trunc_ln124 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 103 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 103 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_1' <Predicate = (trunc_ln124 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 104 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 104 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_1' <Predicate = (trunc_ln124 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_3 : Operation 105 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 105 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_1' <Predicate = (trunc_ln124 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln127_39 = sext i3 %xor_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 106 'sext' 'sext_ln127_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln127_23 = zext i4 %sext_ln127_39" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 107 'zext' 'zext_ln127_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (3.78ns)   --->   "%mul_ln127_13 = mul i9 %zext_ln127_23, i9 19" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 108 'mul' 'mul_ln127_13' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %mul_ln127_13, i32 7, i32 8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 109 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln127_5 = zext i2 %tmp_25" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 110 'zext' 'zext_ln127_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i64 0, i64 %zext_ln127_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 111 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr_1' <Predicate = (trunc_ln124 == 2)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i64 0, i64 %zext_ln127_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 112 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr_1' <Predicate = (trunc_ln124 == 3)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i64 0, i64 %zext_ln127_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 113 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr_1' <Predicate = (trunc_ln124 == 0)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10, i64 0, i64 %zext_ln127_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 114 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr_1' <Predicate = (trunc_ln124 == 1)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln127, i2 %tmp_25" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 115 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln127_15 = zext i7 %tmp_26" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 116 'zext' 'zext_ln127_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i64 0, i64 %zext_ln127_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 117 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr_1' <Predicate = (trunc_ln124 == 0)> <Delay = 0.00>
ST_3 : Operation 118 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 118 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_2' <Predicate = (trunc_ln124 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 119 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 119 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_2' <Predicate = (trunc_ln124 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 120 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 120 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_1' <Predicate = (trunc_ln124 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 121 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 121 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_1' <Predicate = (trunc_ln124 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 122 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 122 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_1' <Predicate = (trunc_ln124 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln127_6 = zext i3 %tmp_27" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 123 'zext' 'zext_ln127_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln127_25 = zext i3 %tmp_27" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 124 'zext' 'zext_ln127_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i64 0, i64 %zext_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 125 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr_1' <Predicate = (trunc_ln124 == 0)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, i64 0, i64 %zext_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 126 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr_1' <Predicate = (trunc_ln124 == 1)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i64 0, i64 %zext_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 127 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr_2' <Predicate = (trunc_ln124 == 2)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i64 0, i64 %zext_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 128 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr_2' <Predicate = (trunc_ln124 == 3)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.87ns)   --->   "%add_ln127_12 = add i7 %tmp_21, i7 %zext_ln127_25" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 129 'add' 'add_ln127_12' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln127_26 = zext i7 %add_ln127_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 130 'zext' 'zext_ln127_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i64 0, i64 %zext_ln127_26" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 131 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr_2' <Predicate = (trunc_ln124 == 1)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i64 0, i64 %zext_ln127_26" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 132 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr_2' <Predicate = (trunc_ln124 == 2)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i64 0, i64 %zext_ln127_26" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 133 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr_2' <Predicate = (trunc_ln124 == 3)> <Delay = 0.00>
ST_3 : Operation 134 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 134 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_2' <Predicate = (trunc_ln124 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 135 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 135 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_2' <Predicate = (trunc_ln124 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 136 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 136 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_2' <Predicate = (trunc_ln124 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 137 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 137 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_2' <Predicate = (trunc_ln124 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 138 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 138 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_2' <Predicate = (trunc_ln124 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_3 : Operation 139 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 139 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_2' <Predicate = (trunc_ln124 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_3 : Operation 140 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 140 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_2' <Predicate = (trunc_ln124 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln127_27 = zext i5 %add_ln123" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 141 'zext' 'zext_ln127_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (3.74ns)   --->   "%mul_ln127_15 = mul i11 %zext_ln127_27, i11 37" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 142 'mul' 'mul_ln127_15' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln127_15, i32 8, i32 10" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 143 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln127_7 = zext i3 %tmp_28" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 144 'zext' 'zext_ln127_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln127_28 = zext i3 %tmp_28" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 145 'zext' 'zext_ln127_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i64 0, i64 %zext_ln127_7" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 146 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr_2' <Predicate = (trunc_ln124 == 1)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i64 0, i64 %zext_ln127_7" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 147 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr_2' <Predicate = (trunc_ln124 == 2)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i64 0, i64 %zext_ln127_7" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 148 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr_2' <Predicate = (trunc_ln124 == 3)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10, i64 0, i64 %zext_ln127_7" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 149 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr_2' <Predicate = (trunc_ln124 == 0)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (1.87ns)   --->   "%add_ln127_13 = add i7 %tmp_21, i7 %zext_ln127_28" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 150 'add' 'add_ln127_13' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_3 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 151 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_3' <Predicate = (trunc_ln124 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 152 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_3 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 152 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_3' <Predicate = (trunc_ln124 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 153 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_3 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 153 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_3' <Predicate = (trunc_ln124 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 154 [2/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 154 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_2' <Predicate = (trunc_ln124 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 4.14>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i64 0, i64 %zext_ln127_10" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 155 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr' <Predicate = (trunc_ln124 == 0)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i64 0, i64 %zext_ln127_10" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 156 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr' <Predicate = (trunc_ln124 == 1)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i64 0, i64 %zext_ln127_10" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 157 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr' <Predicate = (trunc_ln124 == 2)> <Delay = 0.00>
ST_4 : Operation 158 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load = load i8 0" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 158 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load' <Predicate = (trunc_ln124 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 159 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load = load i8 0" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 159 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load' <Predicate = (trunc_ln124 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 160 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load = load i8 0" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 160 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load' <Predicate = (trunc_ln124 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 161 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load = load i8 0" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 161 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load' <Predicate = (trunc_ln124 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 162 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 162 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load' <Predicate = (trunc_ln124 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 163 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 163 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load' <Predicate = (trunc_ln124 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 164 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 164 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load' <Predicate = (trunc_ln124 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 165 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 165 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load' <Predicate = (trunc_ln124 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 166 [1/1] (1.82ns)   --->   "%tmp = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load, i8 0, i2 %trunc_ln124" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 166 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i64 0, i64 %zext_ln127_11" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 167 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_1' <Predicate = (trunc_ln124 == 3)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i64 0, i64 %zext_ln127_11" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 168 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr' <Predicate = (trunc_ln124 == 2)> <Delay = 0.00>
ST_4 : Operation 169 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 169 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_1' <Predicate = (trunc_ln124 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 170 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 170 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load' <Predicate = (trunc_ln124 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 171 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 171 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load' <Predicate = (trunc_ln124 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 172 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 172 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load' <Predicate = (trunc_ln124 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 173 [1/1] (1.82ns)   --->   "%tmp_11 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_1, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load, i8 0, i2 %trunc_ln124" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 173 'sparsemux' 'tmp_11' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 174 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_1' <Predicate = (trunc_ln124 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 175 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 175 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load' <Predicate = (trunc_ln124 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 176 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 176 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load' <Predicate = (trunc_ln124 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 177 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 177 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load' <Predicate = (trunc_ln124 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i64 0, i64 %zext_ln127_13" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 178 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_1' <Predicate = (trunc_ln124 == 0)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i64 0, i64 %zext_ln127_13" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 179 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_1' <Predicate = (trunc_ln124 == 1)> <Delay = 0.00>
ST_4 : Operation 180 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 180 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_1' <Predicate = (trunc_ln124 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 181 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 181 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_1' <Predicate = (trunc_ln124 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 182 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 182 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_1' <Predicate = (trunc_ln124 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 183 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 183 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_1' <Predicate = (trunc_ln124 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 184 [1/1] (1.82ns)   --->   "%tmp_13 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_1, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_1, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_1, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_1, i8 0, i2 %trunc_ln124" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 184 'sparsemux' 'tmp_13' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 185 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_1' <Predicate = (trunc_ln124 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 186 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 186 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_1' <Predicate = (trunc_ln124 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 187 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 187 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_1' <Predicate = (trunc_ln124 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 188 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 188 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_1' <Predicate = (trunc_ln124 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i64 0, i64 %zext_ln127_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 189 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_2' <Predicate = (trunc_ln124 == 2)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i64 0, i64 %zext_ln127_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 190 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_2' <Predicate = (trunc_ln124 == 3)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr_1 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i64 0, i64 %zext_ln127_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 191 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr_1' <Predicate = (trunc_ln124 == 1)> <Delay = 0.00>
ST_4 : Operation 192 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 192 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_2' <Predicate = (trunc_ln124 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 193 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 193 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_2' <Predicate = (trunc_ln124 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 194 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 194 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_1' <Predicate = (trunc_ln124 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 195 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_1 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 195 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_1' <Predicate = (trunc_ln124 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 196 [1/1] (1.82ns)   --->   "%tmp_15 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_2, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_2, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_1, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_1, i8 0, i2 %trunc_ln124" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 196 'sparsemux' 'tmp_15' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 197 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_2' <Predicate = (trunc_ln124 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 198 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 198 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_2' <Predicate = (trunc_ln124 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 199 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 199 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_1' <Predicate = (trunc_ln124 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 200 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 200 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_1' <Predicate = (trunc_ln124 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i64 0, i64 %zext_ln127_26" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 201 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_2' <Predicate = (trunc_ln124 == 0)> <Delay = 0.00>
ST_4 : Operation 202 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 202 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_2' <Predicate = (trunc_ln124 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 203 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 203 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_2' <Predicate = (trunc_ln124 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 204 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 204 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_2' <Predicate = (trunc_ln124 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 205 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 205 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_2' <Predicate = (trunc_ln124 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 206 [1/1] (1.82ns)   --->   "%tmp_17 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_2, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_load_2, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_load_2, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_load_2, i8 0, i2 %trunc_ln124" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 206 'sparsemux' 'tmp_17' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 207 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_2' <Predicate = (trunc_ln124 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 208 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 208 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_2' <Predicate = (trunc_ln124 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 209 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 209 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_2' <Predicate = (trunc_ln124 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 210 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 210 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_2' <Predicate = (trunc_ln124 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln127_29 = zext i7 %add_ln127_13" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 211 'zext' 'zext_ln127_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i64 0, i64 %zext_ln127_29" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 212 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_3' <Predicate = (trunc_ln124 == 1)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i64 0, i64 %zext_ln127_29" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 213 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_3' <Predicate = (trunc_ln124 == 2)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_3 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i64 0, i64 %zext_ln127_29" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 214 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_3' <Predicate = (trunc_ln124 == 3)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr_2 = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i64 0, i64 %zext_ln127_29" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 215 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr_2' <Predicate = (trunc_ln124 == 0)> <Delay = 0.00>
ST_4 : Operation 216 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_3 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 216 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_3' <Predicate = (trunc_ln124 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 217 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_3 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 217 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_3' <Predicate = (trunc_ln124 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 218 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_3 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 218 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_3' <Predicate = (trunc_ln124 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 219 [1/2] (2.32ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_2 = load i2 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 219 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_2' <Predicate = (trunc_ln124 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 220 [1/1] (1.82ns)   --->   "%tmp_19 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load_3, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_load_3, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_load_3, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_load_2, i8 0, i2 %trunc_ln124" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 220 'sparsemux' 'tmp_19' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_3 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 221 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_3' <Predicate = (trunc_ln124 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 222 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_3 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 222 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_3' <Predicate = (trunc_ln124 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 223 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_3 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 223 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_3' <Predicate = (trunc_ln124 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_4 : Operation 224 [2/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 224 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_2' <Predicate = (trunc_ln124 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>

State 5 <SV = 4> <Delay = 6.13>
ST_5 : Operation 225 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 225 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load' <Predicate = (trunc_ln124 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_5 : Operation 226 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 226 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load' <Predicate = (trunc_ln124 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_5 : Operation 227 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 227 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load' <Predicate = (trunc_ln124 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_5 : Operation 228 [1/1] (1.82ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load, i8 0, i2 %trunc_ln124" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 228 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 229 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_1' <Predicate = (trunc_ln124 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_5 : Operation 230 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 230 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load' <Predicate = (trunc_ln124 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_5 : Operation 231 [1/1] (1.82ns)   --->   "%tmp_12 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_1, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load, i8 0, i2 %trunc_ln124" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 231 'sparsemux' 'tmp_12' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln127_23 = sext i8 %tmp_13" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 232 'sext' 'sext_ln127_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 233 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_1' <Predicate = (trunc_ln124 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_5 : Operation 234 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 234 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_1' <Predicate = (trunc_ln124 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_5 : Operation 235 [1/1] (1.82ns)   --->   "%tmp_14 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_1, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_1, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_1, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_1, i8 0, i2 %trunc_ln124" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 235 'sparsemux' 'tmp_14' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln127_24 = sext i8 %tmp_14" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 236 'sext' 'sext_ln127_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [3/3] (1.05ns) (grouped into DSP with root node add_ln127)   --->   "%mul_ln127_7 = mul i16 %sext_ln127_24, i16 %sext_ln127_23" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 237 'mul' 'mul_ln127_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 238 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 238 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_2' <Predicate = (trunc_ln124 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_5 : Operation 239 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 239 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_2' <Predicate = (trunc_ln124 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_5 : Operation 240 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_1 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 240 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_1' <Predicate = (trunc_ln124 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_5 : Operation 241 [1/1] (1.82ns)   --->   "%tmp_16 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_2, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_2, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_1, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_1, i8 0, i2 %trunc_ln124" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 241 'sparsemux' 'tmp_16' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 242 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_2' <Predicate = (trunc_ln124 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_5 : Operation 243 [1/1] (1.82ns)   --->   "%tmp_18 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_2, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_2, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_load_2, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_load_2, i8 0, i2 %trunc_ln124" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 243 'sparsemux' 'tmp_18' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln127_32 = sext i8 %tmp_19" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 244 'sext' 'sext_ln127_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_3 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 245 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_3' <Predicate = (trunc_ln124 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_5 : Operation 246 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_3 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 246 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_3' <Predicate = (trunc_ln124 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_5 : Operation 247 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_3 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 247 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_3' <Predicate = (trunc_ln124 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_5 : Operation 248 [1/2] (3.25ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_2 = load i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 248 'load' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_2' <Predicate = (trunc_ln124 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_5 : Operation 249 [1/1] (1.82ns)   --->   "%tmp_20 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_load_3, i2 2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_3, i2 3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_load_3, i2 0, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_load_2, i8 0, i2 %trunc_ln124" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 249 'sparsemux' 'tmp_20' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln127_33 = sext i8 %tmp_20" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 250 'sext' 'sext_ln127_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 251 [3/3] (1.05ns) (grouped into DSP with root node add_ln127_7)   --->   "%mul_ln127_10 = mul i16 %sext_ln127_33, i16 %sext_ln127_32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 251 'mul' 'mul_ln127_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.05>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i8 %tmp" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 252 'sext' 'sext_ln127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln127_18 = sext i8 %tmp_s" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 253 'sext' 'sext_ln127_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [3/3] (1.05ns) (grouped into DSP with root node add_ln127_6)   --->   "%mul_ln127 = mul i16 %sext_ln127_18, i16 %sext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 254 'mul' 'mul_ln127' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 255 [2/3] (1.05ns) (grouped into DSP with root node add_ln127)   --->   "%mul_ln127_7 = mul i16 %sext_ln127_24, i16 %sext_ln127_23" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 255 'mul' 'mul_ln127_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln127_26 = sext i8 %tmp_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 256 'sext' 'sext_ln127_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln127_27 = sext i8 %tmp_16" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 257 'sext' 'sext_ln127_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [3/3] (1.05ns) (grouped into DSP with root node add_ln127_8)   --->   "%mul_ln127_8 = mul i16 %sext_ln127_27, i16 %sext_ln127_26" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 258 'mul' 'mul_ln127_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 259 [2/3] (1.05ns) (grouped into DSP with root node add_ln127_7)   --->   "%mul_ln127_10 = mul i16 %sext_ln127_33, i16 %sext_ln127_32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 259 'mul' 'mul_ln127_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.27>
ST_7 : Operation 260 [2/3] (1.05ns) (grouped into DSP with root node add_ln127_6)   --->   "%mul_ln127 = mul i16 %sext_ln127_18, i16 %sext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 260 'mul' 'mul_ln127' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln127_20 = sext i8 %tmp_11" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 261 'sext' 'sext_ln127_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln127_21 = sext i8 %tmp_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 262 'sext' 'sext_ln127_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (4.17ns)   --->   "%mul_ln127_6 = mul i16 %sext_ln127_21, i16 %sext_ln127_20" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 263 'mul' 'mul_ln127_6' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln127_25 = sext i16 %mul_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 264 'sext' 'sext_ln127_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/3] (0.00ns) (grouped into DSP with root node add_ln127)   --->   "%mul_ln127_7 = mul i16 %sext_ln127_24, i16 %sext_ln127_23" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 265 'mul' 'mul_ln127_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 266 [1/1] (0.00ns) (grouped into DSP with root node add_ln127)   --->   "%sext_ln127_28 = sext i16 %mul_ln127_7" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 266 'sext' 'sext_ln127_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [2/3] (1.05ns) (grouped into DSP with root node add_ln127_8)   --->   "%mul_ln127_8 = mul i16 %sext_ln127_27, i16 %sext_ln127_26" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 267 'mul' 'mul_ln127_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln127_29 = sext i8 %tmp_17" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 268 'sext' 'sext_ln127_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln127_30 = sext i8 %tmp_18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 269 'sext' 'sext_ln127_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (4.17ns)   --->   "%mul_ln127_9 = mul i16 %sext_ln127_30, i16 %sext_ln127_29" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 270 'mul' 'mul_ln127_9' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln127_34 = sext i16 %mul_ln127_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 271 'sext' 'sext_ln127_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_7)   --->   "%mul_ln127_10 = mul i16 %sext_ln127_33, i16 %sext_ln127_32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 272 'mul' 'mul_ln127_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 273 [1/1] (0.00ns) (grouped into DSP with root node add_ln127_7)   --->   "%sext_ln127_35 = sext i16 %mul_ln127_10" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 273 'sext' 'sext_ln127_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127 = add i17 %sext_ln127_25, i17 %sext_ln127_28" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 274 'add' 'add_ln127' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 275 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127_7 = add i17 %sext_ln127_34, i17 %sext_ln127_35" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 275 'add' 'add_ln127_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.20>
ST_8 : Operation 276 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_6)   --->   "%mul_ln127 = mul i16 %sext_ln127_18, i16 %sext_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 276 'mul' 'mul_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 277 [1/1] (0.00ns) (grouped into DSP with root node add_ln127_6)   --->   "%sext_ln127_22 = sext i16 %mul_ln127" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 277 'sext' 'sext_ln127_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 278 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_8)   --->   "%mul_ln127_8 = mul i16 %sext_ln127_27, i16 %sext_ln127_26" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 278 'mul' 'mul_ln127_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 279 [1/1] (0.00ns) (grouped into DSP with root node add_ln127_8)   --->   "%sext_ln127_31 = sext i16 %mul_ln127_8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 279 'sext' 'sext_ln127_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 280 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127 = add i17 %sext_ln127_25, i17 %sext_ln127_28" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 280 'add' 'add_ln127' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 281 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127_6 = add i17 %add_ln127, i17 %sext_ln127_22" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 281 'add' 'add_ln127_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 282 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127_7 = add i17 %sext_ln127_34, i17 %sext_ln127_35" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 282 'add' 'add_ln127_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 283 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127_8 = add i17 %add_ln127_7, i17 %sext_ln127_31" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 283 'add' 'add_ln127_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.20>
ST_9 : Operation 284 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127_6 = add i17 %add_ln127, i17 %sext_ln127_22" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 284 'add' 'add_ln127_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln127_36 = sext i17 %add_ln127_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 285 'sext' 'sext_ln127_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 286 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln127_8 = add i17 %add_ln127_7, i17 %sext_ln127_31" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 286 'add' 'add_ln127_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln127_37 = sext i17 %add_ln127_8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 287 'sext' 'sext_ln127_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 288 [1/1] (2.10ns)   --->   "%add_ln127_9 = add i18 %sext_ln127_37, i18 %sext_ln127_36" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 288 'add' 'add_ln127_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.39>
ST_10 : Operation 289 [1/1] (0.00ns)   --->   "%sum_load = load i20 %sum" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 289 'load' 'sum_load' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node sum_2)   --->   "%select_ln121_3 = select i1 %icmp_ln124, i20 0, i20 %sum_load" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 290 'select' 'select_ln121_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node sum_2)   --->   "%sext_ln127_38 = sext i18 %add_ln127_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 291 'sext' 'sext_ln127_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (2.19ns) (out node of the LUT)   --->   "%sum_2 = add i20 %select_ln121_3, i20 %sext_ln127_38" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 292 'add' 'sum_2' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %sum_2, i32 19" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 293 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (2.19ns)   --->   "%sub_ln130 = sub i20 0, i20 %sum_2" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 294 'sub' 'sub_ln130' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln130_5 = partselect i13 @_ssdm_op_PartSelect.i13.i20.i32.i32, i20 %sub_ln130, i32 7, i32 19" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 295 'partselect' 'trunc_ln130_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln130_6 = partselect i13 @_ssdm_op_PartSelect.i13.i20.i32.i32, i20 %sum_2, i32 7, i32 19" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 296 'partselect' 'trunc_ln130_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (1.58ns)   --->   "%store_ln123 = store i20 %sum_2, i20 %sum" [./../hw_library/fixed_point_stream_convolution.h:123]   --->   Operation 297 'store' 'store_ln123' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln124 = br void %L4" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 298 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 310 'ret' 'ret_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.74>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L2_L3_str"   --->   Operation 299 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%specpipeline_ln125 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/fixed_point_stream_convolution.h:125]   --->   Operation 300 'specpipeline' 'specpipeline_ln125' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i13 %trunc_ln130_5" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 301 'sext' 'sext_ln130' <Predicate = (tmp_29)> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i25 %sext_ln130" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 302 'zext' 'zext_ln130' <Predicate = (tmp_29)> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (2.34ns)   --->   "%sub_ln130_2 = sub i26 0, i26 %zext_ln130" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 303 'sub' 'sub_ln130_2' <Predicate = (tmp_29)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln130_3 = sext i13 %trunc_ln130_6" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 304 'sext' 'sext_ln130_3' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln130_2 = zext i25 %sext_ln130_3" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 305 'zext' 'zext_ln130_2' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (0.76ns)   --->   "%output_data = select i1 %tmp_29, i26 %sub_ln130_2, i26 %zext_ln130_2" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 306 'select' 'output_data' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln130_4 = sext i26 %output_data" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 307 'sext' 'sext_ln130_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (3.63ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_2, i32 %sext_ln130_4" [./../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 308 'write' 'write_ln132' <Predicate = (icmp_ln124_2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln124 = br void %new.latch.L4.split" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 309 'br' 'br_ln124' <Predicate = (icmp_ln124_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 34 bit ('indvar_flatten6') [20]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten6' [37]  (1.588 ns)

 <State 2>: 6.370ns
The critical path consists of the following:
	'load' operation 3 bit ('ic_load', ./../hw_library/fixed_point_stream_convolution.h:124) on local variable 'ic', ./../hw_library/fixed_point_stream_convolution.h:124 [49]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln124', ./../hw_library/fixed_point_stream_convolution.h:124) [53]  (1.650 ns)
	'select' operation 3 bit ('select_ln121', ./../hw_library/fixed_point_stream_convolution.h:121) [54]  (0.980 ns)
	'mul' operation 11 bit ('mul_ln127_14', ./../hw_library/fixed_point_stream_convolution.h:127) [169]  (3.740 ns)

 <State 3>: 7.034ns
The critical path consists of the following:
	'mul' operation 9 bit ('mul_ln127_12', ./../hw_library/fixed_point_stream_convolution.h:127) [112]  (3.780 ns)
	'getelementptr' operation 7 bit ('void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr_1', ./../hw_library/fixed_point_stream_convolution.h:127) [123]  (0.000 ns)
	'load' operation 8 bit ('void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_load_1', ./../hw_library/fixed_point_stream_convolution.h:127) on array 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13' [133]  (3.254 ns)

 <State 4>: 4.149ns
The critical path consists of the following:
	'load' operation 8 bit ('void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_load', ./../hw_library/fixed_point_stream_convolution.h:127) on array 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16' [64]  (2.322 ns)
	'sparsemux' operation 8 bit ('tmp', ./../hw_library/fixed_point_stream_convolution.h:127) [79]  (1.827 ns)

 <State 5>: 6.131ns
The critical path consists of the following:
	'load' operation 8 bit ('void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_load_1', ./../hw_library/fixed_point_stream_convolution.h:127) on array 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15' [131]  (3.254 ns)
	'sparsemux' operation 8 bit ('tmp_14', ./../hw_library/fixed_point_stream_convolution.h:127) [135]  (1.827 ns)
	'mul' operation 16 bit of DSP[226] ('mul_ln127_7', ./../hw_library/fixed_point_stream_convolution.h:127) [137]  (1.050 ns)

 <State 6>: 1.050ns
The critical path consists of the following:
	'mul' operation 16 bit of DSP[227] ('mul_ln127', ./../hw_library/fixed_point_stream_convolution.h:127) [83]  (1.050 ns)

 <State 7>: 6.270ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln127_6', ./../hw_library/fixed_point_stream_convolution.h:127) [109]  (4.170 ns)
	'add' operation 17 bit of DSP[226] ('add_ln127', ./../hw_library/fixed_point_stream_convolution.h:127) [226]  (2.100 ns)

 <State 8>: 4.200ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[226] ('add_ln127', ./../hw_library/fixed_point_stream_convolution.h:127) [226]  (2.100 ns)
	'add' operation 17 bit of DSP[227] ('add_ln127_6', ./../hw_library/fixed_point_stream_convolution.h:127) [227]  (2.100 ns)

 <State 9>: 4.207ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[227] ('add_ln127_6', ./../hw_library/fixed_point_stream_convolution.h:127) [227]  (2.100 ns)
	'add' operation 18 bit ('add_ln127_9', ./../hw_library/fixed_point_stream_convolution.h:127) [232]  (2.107 ns)

 <State 10>: 4.391ns
The critical path consists of the following:
	'load' operation 20 bit ('sum_load', ./../hw_library/fixed_point_stream_convolution.h:121) on local variable 'sum', ./../hw_library/fixed_point_stream_convolution.h:123 [48]  (0.000 ns)
	'select' operation 20 bit ('select_ln121_3', ./../hw_library/fixed_point_stream_convolution.h:121) [55]  (0.000 ns)
	'add' operation 20 bit ('sum', ./../hw_library/fixed_point_stream_convolution.h:127) [234]  (2.196 ns)
	'sub' operation 20 bit ('sub_ln130', ./../hw_library/fixed_point_stream_convolution.h:130) [238]  (2.196 ns)

 <State 11>: 6.745ns
The critical path consists of the following:
	'sub' operation 26 bit ('sub_ln130_2', ./../hw_library/fixed_point_stream_convolution.h:130) [242]  (2.344 ns)
	'select' operation 26 bit ('output_data', ./../hw_library/fixed_point_stream_convolution.h:130) [246]  (0.766 ns)
	fifo write operation ('write_ln132', ./../hw_library/fixed_point_stream_convolution.h:132) on port 'connect_2' (./../hw_library/fixed_point_stream_convolution.h:132) [250]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
