{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1648489331761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648489331761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 14:42:11 2022 " "Processing started: Mon Mar 28 14:42:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648489331761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1648489331761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1648489331761 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1648489332001 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"3\";  expecting \".\", or \"(\" part5.sv(7) " "Verilog HDL syntax error at part5.sv(7) near text \"3\";  expecting \".\", or \"(\"" {  } { { "part5.sv" "" { Text "C:/Users/garib/Desktop/UFERSA/LDH/Labs/Lab1/part5/part5.sv" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1648489332033 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "SW part5.sv(7) " "Verilog HDL Port Declaration error at part5.sv(7): cannot redeclare port \"SW\" because it is already fully declared" {  } { { "part5.sv" "" { Text "C:/Users/garib/Desktop/UFERSA/LDH/Labs/Lab1/part5/part5.sv" 7 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Quartus II" 0 -1 1648489332033 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "M part5.sv(7) " "Verilog HDL Declaration error at part5.sv(7): identifier \"M\" is already declared in the present scope" {  } { { "part5.sv" "" { Text "C:/Users/garib/Desktop/UFERSA/LDH/Labs/Lab1/part5/part5.sv" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1648489332033 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" part5.sv(7) " "Verilog HDL syntax error at part5.sv(7) near text \")\";  expecting \";\"" {  } { { "part5.sv" "" { Text "C:/Users/garib/Desktop/UFERSA/LDH/Labs/Lab1/part5/part5.sv" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1648489332033 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "HEX0 part5.sv(8) " "Verilog HDL Port Declaration error at part5.sv(8): cannot redeclare port \"HEX0\" because it is already fully declared" {  } { { "part5.sv" "" { Text "C:/Users/garib/Desktop/UFERSA/LDH/Labs/Lab1/part5/part5.sv" 8 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Quartus II" 0 -1 1648489332033 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "part5 part5.sv(1) " "Ignored design unit \"part5\" at part5.sv(1) due to previous errors" {  } { { "part5.sv" "" { Text "C:/Users/garib/Desktop/UFERSA/LDH/Labs/Lab1/part5/part5.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1648489332033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.sv 0 0 " "Found 0 design units, including 0 entities, in source file part5.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648489332033 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648489332080 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 28 14:42:12 2022 " "Processing ended: Mon Mar 28 14:42:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648489332080 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648489332080 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648489332080 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648489332080 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus II Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648489332630 ""}
