INFO: [VRFC 10-2263] Analyzing Verilog file "E:/maqiankun/Navigator/Nav_code_7010/8_ip_ram/ip_ram.sim/sim_1/synth/timing/xsim/tb_ip_ram_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module ip_ram
INFO: [VRFC 10-311] analyzing module ram_rw
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/maqiankun/Navigator/Nav_code_7010/8_ip_ram/ip_ram.srcs/sim_1/new/tb_ip_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ip_ram
