/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [5:0] _03_;
  wire [3:0] _04_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [15:0] celloutsig_0_22z;
  reg [2:0] celloutsig_0_23z;
  wire [9:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_37z;
  wire [9:0] celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire [7:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [14:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_50z;
  wire [22:0] celloutsig_0_51z;
  wire [7:0] celloutsig_0_54z;
  wire [2:0] celloutsig_0_55z;
  wire [17:0] celloutsig_0_58z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_73z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[28] & in_data[82]);
  assign celloutsig_0_49z = !(celloutsig_0_10z[4] ? celloutsig_0_25z[9] : celloutsig_0_27z);
  assign celloutsig_0_33z = !(celloutsig_0_22z[15] ? celloutsig_0_6z : celloutsig_0_3z[2]);
  assign celloutsig_0_77z = ~(celloutsig_0_73z[0] | celloutsig_0_43z);
  assign celloutsig_0_40z = ~((_00_ | celloutsig_0_20z) & (celloutsig_0_39z[0] | celloutsig_0_37z[1]));
  assign celloutsig_0_43z = ~((celloutsig_0_35z | celloutsig_0_7z) & (celloutsig_0_3z[1] | celloutsig_0_5z[1]));
  assign celloutsig_0_60z = ~((celloutsig_0_0z | celloutsig_0_49z) & (celloutsig_0_37z[10] | celloutsig_0_42z));
  assign celloutsig_0_19z = ~((_02_ | celloutsig_0_4z[9]) & (in_data[69] | celloutsig_0_7z));
  assign celloutsig_1_6z = in_data[172] | ~(celloutsig_1_2z);
  assign celloutsig_1_11z = celloutsig_1_5z[1] | ~(celloutsig_1_0z);
  assign celloutsig_0_31z = celloutsig_0_30z | ~(celloutsig_0_22z[4]);
  assign celloutsig_1_8z = celloutsig_1_1z[0] | celloutsig_1_0z;
  assign celloutsig_0_32z = celloutsig_0_14z | celloutsig_0_25z[9];
  assign celloutsig_1_9z = ~(celloutsig_1_1z[2] ^ celloutsig_1_1z[4]);
  assign celloutsig_0_20z = ~(celloutsig_0_15z[0] ^ celloutsig_0_0z);
  assign celloutsig_0_27z = ~(celloutsig_0_22z[12] ^ celloutsig_0_15z[0]);
  assign celloutsig_0_28z = ~(celloutsig_0_16z ^ celloutsig_0_18z);
  reg [5:0] _22_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _22_ <= 6'h00;
    else _22_ <= { celloutsig_0_4z[4:0], celloutsig_0_1z };
  assign { _03_[5:3], _02_, _03_[1:0] } = _22_;
  reg [13:0] _23_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _23_ <= 14'h0000;
    else _23_ <= { celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_17z };
  assign out_data[141:128] = _23_;
  reg [3:0] _24_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _24_ <= 4'h0;
    else _24_ <= { celloutsig_0_3z[2:1], celloutsig_0_1z, celloutsig_0_17z };
  assign { _04_[3:2], _01_, _00_ } = _24_;
  assign celloutsig_0_39z = { celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_23z } & { in_data[39:33], celloutsig_0_21z, celloutsig_0_30z, celloutsig_0_6z };
  assign celloutsig_0_58z = { celloutsig_0_48z, celloutsig_0_54z, celloutsig_0_33z, celloutsig_0_35z } & { celloutsig_0_25z[5:2], celloutsig_0_34z, celloutsig_0_20z, celloutsig_0_30z, celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_46z };
  assign celloutsig_1_3z = { in_data[142:139], celloutsig_1_2z } & in_data[134:130];
  assign celloutsig_0_4z = in_data[30:16] / { 1'h1, in_data[19:10], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_5z = celloutsig_0_4z[12:5] / { 1'h1, in_data[50:44] };
  assign celloutsig_0_50z = { celloutsig_0_4z[12:8], celloutsig_0_18z, celloutsig_0_28z } / { 1'h1, celloutsig_0_26z[4:1], celloutsig_0_17z, celloutsig_0_43z };
  assign celloutsig_0_10z = { celloutsig_0_4z[10:7], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z } / { 1'h1, in_data[26:24], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[158:124], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } > { in_data[166:122], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_1z[4], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_9z } > { in_data[191:188], celloutsig_1_4z };
  assign celloutsig_1_12z = in_data[160:150] > { celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_18z = { in_data[52:48], celloutsig_0_12z } > { celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_0_41z = celloutsig_0_22z[13:3] <= { celloutsig_0_39z[9:2], celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_31z };
  assign celloutsig_0_9z = { celloutsig_0_3z[2], celloutsig_0_1z, celloutsig_0_6z } <= celloutsig_0_4z[3:1];
  assign celloutsig_1_4z = in_data[109:105] <= celloutsig_1_3z;
  assign celloutsig_0_1z = in_data[54:41] <= { in_data[25:14], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_16z = { in_data[48:21], celloutsig_0_12z } <= in_data[30:2];
  assign celloutsig_0_48z = { celloutsig_0_10z[6:3], celloutsig_0_41z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_30z } % { 1'h1, celloutsig_0_10z };
  assign celloutsig_0_54z = { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_42z, celloutsig_0_1z } % { 1'h1, celloutsig_0_39z[6:0] };
  assign celloutsig_0_73z = { celloutsig_0_58z[13:12], celloutsig_0_31z, celloutsig_0_34z, celloutsig_0_1z } % { 1'h1, celloutsig_0_25z[4:0], celloutsig_0_12z };
  assign celloutsig_0_25z = celloutsig_0_4z[12:3] % { 1'h1, celloutsig_0_22z[14:9], celloutsig_0_23z };
  assign celloutsig_0_34z = { celloutsig_0_7z, celloutsig_0_32z, celloutsig_0_0z } % { 1'h1, _03_[1:0] };
  assign celloutsig_0_21z = { _03_[1:0], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_7z } != { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_0_55z = - { celloutsig_0_39z[4:3], celloutsig_0_19z };
  assign celloutsig_1_1z = - in_data[147:143];
  assign celloutsig_1_5z = - celloutsig_1_1z;
  assign celloutsig_0_15z = - { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_26z = - celloutsig_0_22z[6:1];
  assign celloutsig_0_3z = - in_data[57:55];
  assign celloutsig_0_35z = | { celloutsig_0_4z[4:0], celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_34z, celloutsig_0_33z, celloutsig_0_21z, celloutsig_0_19z };
  assign celloutsig_0_42z = | celloutsig_0_22z[10:0];
  assign celloutsig_0_46z = | { celloutsig_0_37z[8:0], celloutsig_0_42z, celloutsig_0_40z, celloutsig_0_18z };
  assign celloutsig_0_6z = | in_data[25:20];
  assign celloutsig_0_7z = | in_data[88:78];
  assign celloutsig_0_66z = | { celloutsig_0_51z[11:5], celloutsig_0_13z, celloutsig_0_35z };
  assign celloutsig_0_8z = | celloutsig_0_4z[10:3];
  assign celloutsig_0_86z = | { celloutsig_0_48z[7:3], celloutsig_0_10z, celloutsig_0_32z, celloutsig_0_5z };
  assign celloutsig_1_0z = | in_data[190:184];
  assign celloutsig_0_2z = | in_data[41:38];
  assign celloutsig_0_87z = ^ { _03_[4:3], _02_, _03_[1:0], celloutsig_0_16z, celloutsig_0_77z, celloutsig_0_55z, celloutsig_0_60z, celloutsig_0_66z };
  assign celloutsig_1_7z = ^ in_data[163:156];
  assign celloutsig_1_13z = ^ celloutsig_1_5z[3:1];
  assign celloutsig_0_12z = ^ celloutsig_0_5z[7:2];
  assign celloutsig_0_13z = ^ { celloutsig_0_4z[8:7], celloutsig_0_8z };
  assign celloutsig_0_14z = ^ { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_17z = ^ { celloutsig_0_4z[13:7], celloutsig_0_1z };
  assign celloutsig_0_30z = ^ { celloutsig_0_25z[8:6], celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_17z };
  assign celloutsig_0_37z = { celloutsig_0_27z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_33z, celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_33z, celloutsig_0_14z } >> { celloutsig_0_25z, celloutsig_0_7z };
  assign celloutsig_1_14z = { celloutsig_1_9z, celloutsig_1_5z } >> { celloutsig_1_1z[2], celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_1_19z = celloutsig_1_3z >> { celloutsig_1_14z[4:1], celloutsig_1_8z };
  assign celloutsig_0_51z = { in_data[45:25], celloutsig_0_20z, celloutsig_0_1z } - { celloutsig_0_50z[6:1], _04_[3:2], _01_, _00_, celloutsig_0_9z, _03_[5:3], _02_, _03_[1:0], celloutsig_0_15z, celloutsig_0_32z, celloutsig_0_27z };
  assign celloutsig_1_17z = { celloutsig_1_1z[1:0], celloutsig_1_13z, celloutsig_1_2z } - celloutsig_1_5z[4:1];
  assign celloutsig_0_22z = { celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_0z } ^ { in_data[92:85], celloutsig_0_0z, celloutsig_0_10z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_23z = 3'h0;
    else if (clkin_data[96]) celloutsig_0_23z = { celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_16z };
  assign _03_[2] = _02_;
  assign _04_[1:0] = { _01_, _00_ };
  assign { out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
