INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.gen/sources_1/ip/VTC/VTC/demo_tb/axi4lite_mst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4lite_mst
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.gen/sources_1/ip/VTC/VTC/demo_tb/axi4s_video_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4s_video_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.gen/sources_1/ip/VTC/VTC/demo_tb/axi4s_video_mst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4s_video_mst
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.gen/sources_1/ip/VTC/VTC/demo_tb/ce_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ce_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.gen/sources_1/ip/VTC/VTC/demo_tb/tb_VTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_gen
INFO: [VRFC 10-311] analyzing module tb_VTC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/Display_Gen_Digilent.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Gen_Digilent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
