library ieee;
use ieee.std_logic_1164.all;

library work;
use work.Gates.all;

entity Prime_Number_Detector is
	port (A4, A3, A2, A1, A0 : in std_logic ; Y : out std_logic );
end entity;

architecture Struct of Prime_Number_Detector is
	signal : std_logic;
begin
	