<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Single-cycle IO block Provides core-local and inter-core hardware for the two processors, with single-cycle access."><meta name="keywords" content="rust, rustlang, rust-lang, sio"><title>rp2040_pac::sio - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../rp2040_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../rp2040_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2 class="location"><a href="#">Module sio</a></h2><div class="sidebar-elems"><section><div class="block"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#types">Type Definitions</a></li></ul></div></section></div></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../rp2040_pac/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="main-heading"><h1 class="fqn"><span class="in-band">Module <a href="../index.html">rp2040_pac</a>::<wbr><a class="mod" href="#">sio</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></span></h1><span class="out-of-band"><a class="srclink" href="../../src/rp2040_pac/sio.rs.html#1-462">source</a> · <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></div><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Single-cycle IO block<br />
Provides core-local and inter-core hardware for the two processors, with single-cycle access.</p>
</div></details><h2 id="modules" class="small-section-header"><a href="#modules">Modules</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="mod" href="cpuid/index.html" title="rp2040_pac::sio::cpuid mod">cpuid</a></div><div class="item-right docblock-short"><p>Processor core identifier<br />
Value is 0 when read from processor core 0, and 1 when read from processor core 1.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="div_csr/index.html" title="rp2040_pac::sio::div_csr mod">div_csr</a></div><div class="item-right docblock-short"><p>Control and status register for divider.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="div_quotient/index.html" title="rp2040_pac::sio::div_quotient mod">div_quotient</a></div><div class="item-right docblock-short"><p>Divider result quotient<br />
The result of <code>DIVIDEND / DIVISOR</code> (division). Contents undefined while CSR_READY is low.<br />
For signed calculations, QUOTIENT is negative when the signs of DIVIDEND and DIVISOR differ.<br />
This register can be written to directly, for context save/restore purposes. This halts any<br />
in-progress calculation and sets the CSR_READY and CSR_DIRTY flags.<br />
Reading from QUOTIENT clears the CSR_DIRTY flag, so should read results in the order<br />
REMAINDER, QUOTIENT if CSR_DIRTY is used.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="div_remainder/index.html" title="rp2040_pac::sio::div_remainder mod">div_remainder</a></div><div class="item-right docblock-short"><p>Divider result remainder<br />
The result of <code>DIVIDEND % DIVISOR</code> (modulo). Contents undefined while CSR_READY is low.<br />
For signed calculations, REMAINDER is negative only when DIVIDEND is negative.<br />
This register can be written to directly, for context save/restore purposes. This halts any<br />
in-progress calculation and sets the CSR_READY and CSR_DIRTY flags.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="div_sdividend/index.html" title="rp2040_pac::sio::div_sdividend mod">div_sdividend</a></div><div class="item-right docblock-short"><p>Divider signed dividend<br />
The same as UDIVIDEND, but starts a signed calculation, rather than unsigned.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="div_sdivisor/index.html" title="rp2040_pac::sio::div_sdivisor mod">div_sdivisor</a></div><div class="item-right docblock-short"><p>Divider signed divisor<br />
The same as UDIVISOR, but starts a signed calculation, rather than unsigned.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="div_udividend/index.html" title="rp2040_pac::sio::div_udividend mod">div_udividend</a></div><div class="item-right docblock-short"><p>Divider unsigned dividend<br />
Write to the DIVIDEND operand of the divider, i.e. the p in <code>p / q</code>.<br />
Any operand write starts a new calculation. The results appear in QUOTIENT, REMAINDER.<br />
UDIVIDEND/SDIVIDEND are aliases of the same internal register. The U alias starts an<br />
unsigned calculation, and the S alias starts a signed calculation.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="div_udivisor/index.html" title="rp2040_pac::sio::div_udivisor mod">div_udivisor</a></div><div class="item-right docblock-short"><p>Divider unsigned divisor<br />
Write to the DIVISOR operand of the divider, i.e. the q in <code>p / q</code>.<br />
Any operand write starts a new calculation. The results appear in QUOTIENT, REMAINDER.<br />
UDIVISOR/SDIVISOR are aliases of the same internal register. The U alias starts an<br />
unsigned calculation, and the S alias starts a signed calculation.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="fifo_rd/index.html" title="rp2040_pac::sio::fifo_rd mod">fifo_rd</a></div><div class="item-right docblock-short"><p>Read access to this core’s RX FIFO</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="fifo_st/index.html" title="rp2040_pac::sio::fifo_st mod">fifo_st</a></div><div class="item-right docblock-short"><p>Status register for inter-core FIFOs (mailboxes).<br />
There is one FIFO in the core 0 -&gt; core 1 direction, and one core 1 -&gt; core 0. Both are 32 bits wide and 8 words deep.<br />
Core 0 can see the read side of the 1-&gt;0 FIFO (RX), and the write side of 0-&gt;1 FIFO (TX).<br />
Core 1 can see the read side of the 0-&gt;1 FIFO (RX), and the write side of 1-&gt;0 FIFO (TX).<br />
The SIO IRQ for each core is the logical OR of the VLD, WOF and ROE fields of its FIFO_ST register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="fifo_wr/index.html" title="rp2040_pac::sio::fifo_wr mod">fifo_wr</a></div><div class="item-right docblock-short"><p>Write access to this core’s TX FIFO</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpio_hi_in/index.html" title="rp2040_pac::sio::gpio_hi_in mod">gpio_hi_in</a></div><div class="item-right docblock-short"><p>Input value for QSPI pins</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpio_hi_oe/index.html" title="rp2040_pac::sio::gpio_hi_oe mod">gpio_hi_oe</a></div><div class="item-right docblock-short"><p>QSPI output enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpio_hi_oe_clr/index.html" title="rp2040_pac::sio::gpio_hi_oe_clr mod">gpio_hi_oe_clr</a></div><div class="item-right docblock-short"><p>QSPI output enable clear</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpio_hi_oe_set/index.html" title="rp2040_pac::sio::gpio_hi_oe_set mod">gpio_hi_oe_set</a></div><div class="item-right docblock-short"><p>QSPI output enable set</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpio_hi_oe_xor/index.html" title="rp2040_pac::sio::gpio_hi_oe_xor mod">gpio_hi_oe_xor</a></div><div class="item-right docblock-short"><p>QSPI output enable XOR</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpio_hi_out/index.html" title="rp2040_pac::sio::gpio_hi_out mod">gpio_hi_out</a></div><div class="item-right docblock-short"><p>QSPI output value</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpio_hi_out_clr/index.html" title="rp2040_pac::sio::gpio_hi_out_clr mod">gpio_hi_out_clr</a></div><div class="item-right docblock-short"><p>QSPI output value clear</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpio_hi_out_set/index.html" title="rp2040_pac::sio::gpio_hi_out_set mod">gpio_hi_out_set</a></div><div class="item-right docblock-short"><p>QSPI output value set</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpio_hi_out_xor/index.html" title="rp2040_pac::sio::gpio_hi_out_xor mod">gpio_hi_out_xor</a></div><div class="item-right docblock-short"><p>QSPI output value XOR</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpio_in/index.html" title="rp2040_pac::sio::gpio_in mod">gpio_in</a></div><div class="item-right docblock-short"><p>Input value for GPIO pins</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpio_oe/index.html" title="rp2040_pac::sio::gpio_oe mod">gpio_oe</a></div><div class="item-right docblock-short"><p>GPIO output enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpio_oe_clr/index.html" title="rp2040_pac::sio::gpio_oe_clr mod">gpio_oe_clr</a></div><div class="item-right docblock-short"><p>GPIO output enable clear</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpio_oe_set/index.html" title="rp2040_pac::sio::gpio_oe_set mod">gpio_oe_set</a></div><div class="item-right docblock-short"><p>GPIO output enable set</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpio_oe_xor/index.html" title="rp2040_pac::sio::gpio_oe_xor mod">gpio_oe_xor</a></div><div class="item-right docblock-short"><p>GPIO output enable XOR</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpio_out/index.html" title="rp2040_pac::sio::gpio_out mod">gpio_out</a></div><div class="item-right docblock-short"><p>GPIO output value</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpio_out_clr/index.html" title="rp2040_pac::sio::gpio_out_clr mod">gpio_out_clr</a></div><div class="item-right docblock-short"><p>GPIO output value clear</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpio_out_set/index.html" title="rp2040_pac::sio::gpio_out_set mod">gpio_out_set</a></div><div class="item-right docblock-short"><p>GPIO output value set</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="gpio_out_xor/index.html" title="rp2040_pac::sio::gpio_out_xor mod">gpio_out_xor</a></div><div class="item-right docblock-short"><p>GPIO output value XOR</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp0_accum0/index.html" title="rp2040_pac::sio::interp0_accum0 mod">interp0_accum0</a></div><div class="item-right docblock-short"><p>Read/write access to accumulator 0</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp0_accum0_add/index.html" title="rp2040_pac::sio::interp0_accum0_add mod">interp0_accum0_add</a></div><div class="item-right docblock-short"><p>Values written here are atomically added to ACCUM0<br />
Reading yields lane 0’s raw shift and mask value (BASE0 not added).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp0_accum1/index.html" title="rp2040_pac::sio::interp0_accum1 mod">interp0_accum1</a></div><div class="item-right docblock-short"><p>Read/write access to accumulator 1</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp0_accum1_add/index.html" title="rp2040_pac::sio::interp0_accum1_add mod">interp0_accum1_add</a></div><div class="item-right docblock-short"><p>Values written here are atomically added to ACCUM1<br />
Reading yields lane 1’s raw shift and mask value (BASE1 not added).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp0_base0/index.html" title="rp2040_pac::sio::interp0_base0 mod">interp0_base0</a></div><div class="item-right docblock-short"><p>Read/write access to BASE0 register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp0_base1/index.html" title="rp2040_pac::sio::interp0_base1 mod">interp0_base1</a></div><div class="item-right docblock-short"><p>Read/write access to BASE1 register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp0_base2/index.html" title="rp2040_pac::sio::interp0_base2 mod">interp0_base2</a></div><div class="item-right docblock-short"><p>Read/write access to BASE2 register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp0_base_1and0/index.html" title="rp2040_pac::sio::interp0_base_1and0 mod">interp0_base_1and0</a></div><div class="item-right docblock-short"><p>On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously.<br />
Each half is sign-extended to 32 bits if that lane’s SIGNED flag is set.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp0_ctrl_lane0/index.html" title="rp2040_pac::sio::interp0_ctrl_lane0 mod">interp0_ctrl_lane0</a></div><div class="item-right docblock-short"><p>Control register for lane 0</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp0_ctrl_lane1/index.html" title="rp2040_pac::sio::interp0_ctrl_lane1 mod">interp0_ctrl_lane1</a></div><div class="item-right docblock-short"><p>Control register for lane 1</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp0_peek_full/index.html" title="rp2040_pac::sio::interp0_peek_full mod">interp0_peek_full</a></div><div class="item-right docblock-short"><p>Read FULL result, without altering any internal state (PEEK).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp0_peek_lane0/index.html" title="rp2040_pac::sio::interp0_peek_lane0 mod">interp0_peek_lane0</a></div><div class="item-right docblock-short"><p>Read LANE0 result, without altering any internal state (PEEK).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp0_peek_lane1/index.html" title="rp2040_pac::sio::interp0_peek_lane1 mod">interp0_peek_lane1</a></div><div class="item-right docblock-short"><p>Read LANE1 result, without altering any internal state (PEEK).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp0_pop_full/index.html" title="rp2040_pac::sio::interp0_pop_full mod">interp0_pop_full</a></div><div class="item-right docblock-short"><p>Read FULL result, and simultaneously write lane results to both accumulators (POP).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp0_pop_lane0/index.html" title="rp2040_pac::sio::interp0_pop_lane0 mod">interp0_pop_lane0</a></div><div class="item-right docblock-short"><p>Read LANE0 result, and simultaneously write lane results to both accumulators (POP).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp0_pop_lane1/index.html" title="rp2040_pac::sio::interp0_pop_lane1 mod">interp0_pop_lane1</a></div><div class="item-right docblock-short"><p>Read LANE1 result, and simultaneously write lane results to both accumulators (POP).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp1_accum0/index.html" title="rp2040_pac::sio::interp1_accum0 mod">interp1_accum0</a></div><div class="item-right docblock-short"><p>Read/write access to accumulator 0</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp1_accum0_add/index.html" title="rp2040_pac::sio::interp1_accum0_add mod">interp1_accum0_add</a></div><div class="item-right docblock-short"><p>Values written here are atomically added to ACCUM0<br />
Reading yields lane 0’s raw shift and mask value (BASE0 not added).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp1_accum1/index.html" title="rp2040_pac::sio::interp1_accum1 mod">interp1_accum1</a></div><div class="item-right docblock-short"><p>Read/write access to accumulator 1</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp1_accum1_add/index.html" title="rp2040_pac::sio::interp1_accum1_add mod">interp1_accum1_add</a></div><div class="item-right docblock-short"><p>Values written here are atomically added to ACCUM1<br />
Reading yields lane 1’s raw shift and mask value (BASE1 not added).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp1_base0/index.html" title="rp2040_pac::sio::interp1_base0 mod">interp1_base0</a></div><div class="item-right docblock-short"><p>Read/write access to BASE0 register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp1_base1/index.html" title="rp2040_pac::sio::interp1_base1 mod">interp1_base1</a></div><div class="item-right docblock-short"><p>Read/write access to BASE1 register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp1_base2/index.html" title="rp2040_pac::sio::interp1_base2 mod">interp1_base2</a></div><div class="item-right docblock-short"><p>Read/write access to BASE2 register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp1_base_1and0/index.html" title="rp2040_pac::sio::interp1_base_1and0 mod">interp1_base_1and0</a></div><div class="item-right docblock-short"><p>On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously.<br />
Each half is sign-extended to 32 bits if that lane’s SIGNED flag is set.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp1_ctrl_lane0/index.html" title="rp2040_pac::sio::interp1_ctrl_lane0 mod">interp1_ctrl_lane0</a></div><div class="item-right docblock-short"><p>Control register for lane 0</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp1_ctrl_lane1/index.html" title="rp2040_pac::sio::interp1_ctrl_lane1 mod">interp1_ctrl_lane1</a></div><div class="item-right docblock-short"><p>Control register for lane 1</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp1_peek_full/index.html" title="rp2040_pac::sio::interp1_peek_full mod">interp1_peek_full</a></div><div class="item-right docblock-short"><p>Read FULL result, without altering any internal state (PEEK).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp1_peek_lane0/index.html" title="rp2040_pac::sio::interp1_peek_lane0 mod">interp1_peek_lane0</a></div><div class="item-right docblock-short"><p>Read LANE0 result, without altering any internal state (PEEK).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp1_peek_lane1/index.html" title="rp2040_pac::sio::interp1_peek_lane1 mod">interp1_peek_lane1</a></div><div class="item-right docblock-short"><p>Read LANE1 result, without altering any internal state (PEEK).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp1_pop_full/index.html" title="rp2040_pac::sio::interp1_pop_full mod">interp1_pop_full</a></div><div class="item-right docblock-short"><p>Read FULL result, and simultaneously write lane results to both accumulators (POP).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp1_pop_lane0/index.html" title="rp2040_pac::sio::interp1_pop_lane0 mod">interp1_pop_lane0</a></div><div class="item-right docblock-short"><p>Read LANE0 result, and simultaneously write lane results to both accumulators (POP).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="interp1_pop_lane1/index.html" title="rp2040_pac::sio::interp1_pop_lane1 mod">interp1_pop_lane1</a></div><div class="item-right docblock-short"><p>Read LANE1 result, and simultaneously write lane results to both accumulators (POP).</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="spinlock/index.html" title="rp2040_pac::sio::spinlock mod">spinlock</a></div><div class="item-right docblock-short"><p>Reading from a spinlock address will:</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="spinlock_st/index.html" title="rp2040_pac::sio::spinlock_st mod">spinlock_st</a></div><div class="item-right docblock-short"><p>Spinlock state<br />
A bitmap containing the state of all 32 spinlocks (1=locked).<br />
Mainly intended for debugging.</p>
</div></div></div><h2 id="structs" class="small-section-header"><a href="#structs">Structs</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.RegisterBlock.html" title="rp2040_pac::sio::RegisterBlock struct">RegisterBlock</a></div><div class="item-right docblock-short"><p>Register block</p>
</div></div></div><h2 id="types" class="small-section-header"><a href="#types">Type Definitions</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CPUID.html" title="rp2040_pac::sio::CPUID type">CPUID</a></div><div class="item-right docblock-short"><p>CPUID register accessor: an alias for <code>Reg&lt;CPUID_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.DIV_CSR.html" title="rp2040_pac::sio::DIV_CSR type">DIV_CSR</a></div><div class="item-right docblock-short"><p>DIV_CSR register accessor: an alias for <code>Reg&lt;DIV_CSR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.DIV_QUOTIENT.html" title="rp2040_pac::sio::DIV_QUOTIENT type">DIV_QUOTIENT</a></div><div class="item-right docblock-short"><p>DIV_QUOTIENT register accessor: an alias for <code>Reg&lt;DIV_QUOTIENT_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.DIV_REMAINDER.html" title="rp2040_pac::sio::DIV_REMAINDER type">DIV_REMAINDER</a></div><div class="item-right docblock-short"><p>DIV_REMAINDER register accessor: an alias for <code>Reg&lt;DIV_REMAINDER_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.DIV_SDIVIDEND.html" title="rp2040_pac::sio::DIV_SDIVIDEND type">DIV_SDIVIDEND</a></div><div class="item-right docblock-short"><p>DIV_SDIVIDEND register accessor: an alias for <code>Reg&lt;DIV_SDIVIDEND_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.DIV_SDIVISOR.html" title="rp2040_pac::sio::DIV_SDIVISOR type">DIV_SDIVISOR</a></div><div class="item-right docblock-short"><p>DIV_SDIVISOR register accessor: an alias for <code>Reg&lt;DIV_SDIVISOR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.DIV_UDIVIDEND.html" title="rp2040_pac::sio::DIV_UDIVIDEND type">DIV_UDIVIDEND</a></div><div class="item-right docblock-short"><p>DIV_UDIVIDEND register accessor: an alias for <code>Reg&lt;DIV_UDIVIDEND_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.DIV_UDIVISOR.html" title="rp2040_pac::sio::DIV_UDIVISOR type">DIV_UDIVISOR</a></div><div class="item-right docblock-short"><p>DIV_UDIVISOR register accessor: an alias for <code>Reg&lt;DIV_UDIVISOR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.FIFO_RD.html" title="rp2040_pac::sio::FIFO_RD type">FIFO_RD</a></div><div class="item-right docblock-short"><p>FIFO_RD register accessor: an alias for <code>Reg&lt;FIFO_RD_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.FIFO_ST.html" title="rp2040_pac::sio::FIFO_ST type">FIFO_ST</a></div><div class="item-right docblock-short"><p>FIFO_ST register accessor: an alias for <code>Reg&lt;FIFO_ST_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.FIFO_WR.html" title="rp2040_pac::sio::FIFO_WR type">FIFO_WR</a></div><div class="item-right docblock-short"><p>FIFO_WR register accessor: an alias for <code>Reg&lt;FIFO_WR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.GPIO_HI_IN.html" title="rp2040_pac::sio::GPIO_HI_IN type">GPIO_HI_IN</a></div><div class="item-right docblock-short"><p>GPIO_HI_IN register accessor: an alias for <code>Reg&lt;GPIO_HI_IN_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.GPIO_HI_OE.html" title="rp2040_pac::sio::GPIO_HI_OE type">GPIO_HI_OE</a></div><div class="item-right docblock-short"><p>GPIO_HI_OE register accessor: an alias for <code>Reg&lt;GPIO_HI_OE_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.GPIO_HI_OE_CLR.html" title="rp2040_pac::sio::GPIO_HI_OE_CLR type">GPIO_HI_OE_CLR</a></div><div class="item-right docblock-short"><p>GPIO_HI_OE_CLR register accessor: an alias for <code>Reg&lt;GPIO_HI_OE_CLR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.GPIO_HI_OE_SET.html" title="rp2040_pac::sio::GPIO_HI_OE_SET type">GPIO_HI_OE_SET</a></div><div class="item-right docblock-short"><p>GPIO_HI_OE_SET register accessor: an alias for <code>Reg&lt;GPIO_HI_OE_SET_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.GPIO_HI_OE_XOR.html" title="rp2040_pac::sio::GPIO_HI_OE_XOR type">GPIO_HI_OE_XOR</a></div><div class="item-right docblock-short"><p>GPIO_HI_OE_XOR register accessor: an alias for <code>Reg&lt;GPIO_HI_OE_XOR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.GPIO_HI_OUT.html" title="rp2040_pac::sio::GPIO_HI_OUT type">GPIO_HI_OUT</a></div><div class="item-right docblock-short"><p>GPIO_HI_OUT register accessor: an alias for <code>Reg&lt;GPIO_HI_OUT_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.GPIO_HI_OUT_CLR.html" title="rp2040_pac::sio::GPIO_HI_OUT_CLR type">GPIO_HI_OUT_CLR</a></div><div class="item-right docblock-short"><p>GPIO_HI_OUT_CLR register accessor: an alias for <code>Reg&lt;GPIO_HI_OUT_CLR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.GPIO_HI_OUT_SET.html" title="rp2040_pac::sio::GPIO_HI_OUT_SET type">GPIO_HI_OUT_SET</a></div><div class="item-right docblock-short"><p>GPIO_HI_OUT_SET register accessor: an alias for <code>Reg&lt;GPIO_HI_OUT_SET_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.GPIO_HI_OUT_XOR.html" title="rp2040_pac::sio::GPIO_HI_OUT_XOR type">GPIO_HI_OUT_XOR</a></div><div class="item-right docblock-short"><p>GPIO_HI_OUT_XOR register accessor: an alias for <code>Reg&lt;GPIO_HI_OUT_XOR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.GPIO_IN.html" title="rp2040_pac::sio::GPIO_IN type">GPIO_IN</a></div><div class="item-right docblock-short"><p>GPIO_IN register accessor: an alias for <code>Reg&lt;GPIO_IN_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.GPIO_OE.html" title="rp2040_pac::sio::GPIO_OE type">GPIO_OE</a></div><div class="item-right docblock-short"><p>GPIO_OE register accessor: an alias for <code>Reg&lt;GPIO_OE_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.GPIO_OE_CLR.html" title="rp2040_pac::sio::GPIO_OE_CLR type">GPIO_OE_CLR</a></div><div class="item-right docblock-short"><p>GPIO_OE_CLR register accessor: an alias for <code>Reg&lt;GPIO_OE_CLR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.GPIO_OE_SET.html" title="rp2040_pac::sio::GPIO_OE_SET type">GPIO_OE_SET</a></div><div class="item-right docblock-short"><p>GPIO_OE_SET register accessor: an alias for <code>Reg&lt;GPIO_OE_SET_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.GPIO_OE_XOR.html" title="rp2040_pac::sio::GPIO_OE_XOR type">GPIO_OE_XOR</a></div><div class="item-right docblock-short"><p>GPIO_OE_XOR register accessor: an alias for <code>Reg&lt;GPIO_OE_XOR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.GPIO_OUT.html" title="rp2040_pac::sio::GPIO_OUT type">GPIO_OUT</a></div><div class="item-right docblock-short"><p>GPIO_OUT register accessor: an alias for <code>Reg&lt;GPIO_OUT_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.GPIO_OUT_CLR.html" title="rp2040_pac::sio::GPIO_OUT_CLR type">GPIO_OUT_CLR</a></div><div class="item-right docblock-short"><p>GPIO_OUT_CLR register accessor: an alias for <code>Reg&lt;GPIO_OUT_CLR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.GPIO_OUT_SET.html" title="rp2040_pac::sio::GPIO_OUT_SET type">GPIO_OUT_SET</a></div><div class="item-right docblock-short"><p>GPIO_OUT_SET register accessor: an alias for <code>Reg&lt;GPIO_OUT_SET_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.GPIO_OUT_XOR.html" title="rp2040_pac::sio::GPIO_OUT_XOR type">GPIO_OUT_XOR</a></div><div class="item-right docblock-short"><p>GPIO_OUT_XOR register accessor: an alias for <code>Reg&lt;GPIO_OUT_XOR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP0_ACCUM0.html" title="rp2040_pac::sio::INTERP0_ACCUM0 type">INTERP0_ACCUM0</a></div><div class="item-right docblock-short"><p>INTERP0_ACCUM0 register accessor: an alias for <code>Reg&lt;INTERP0_ACCUM0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP0_ACCUM0_ADD.html" title="rp2040_pac::sio::INTERP0_ACCUM0_ADD type">INTERP0_ACCUM0_ADD</a></div><div class="item-right docblock-short"><p>INTERP0_ACCUM0_ADD register accessor: an alias for <code>Reg&lt;INTERP0_ACCUM0_ADD_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP0_ACCUM1.html" title="rp2040_pac::sio::INTERP0_ACCUM1 type">INTERP0_ACCUM1</a></div><div class="item-right docblock-short"><p>INTERP0_ACCUM1 register accessor: an alias for <code>Reg&lt;INTERP0_ACCUM1_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP0_ACCUM1_ADD.html" title="rp2040_pac::sio::INTERP0_ACCUM1_ADD type">INTERP0_ACCUM1_ADD</a></div><div class="item-right docblock-short"><p>INTERP0_ACCUM1_ADD register accessor: an alias for <code>Reg&lt;INTERP0_ACCUM1_ADD_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP0_BASE0.html" title="rp2040_pac::sio::INTERP0_BASE0 type">INTERP0_BASE0</a></div><div class="item-right docblock-short"><p>INTERP0_BASE0 register accessor: an alias for <code>Reg&lt;INTERP0_BASE0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP0_BASE1.html" title="rp2040_pac::sio::INTERP0_BASE1 type">INTERP0_BASE1</a></div><div class="item-right docblock-short"><p>INTERP0_BASE1 register accessor: an alias for <code>Reg&lt;INTERP0_BASE1_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP0_BASE2.html" title="rp2040_pac::sio::INTERP0_BASE2 type">INTERP0_BASE2</a></div><div class="item-right docblock-short"><p>INTERP0_BASE2 register accessor: an alias for <code>Reg&lt;INTERP0_BASE2_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP0_BASE_1AND0.html" title="rp2040_pac::sio::INTERP0_BASE_1AND0 type">INTERP0_BASE_1AND0</a></div><div class="item-right docblock-short"><p>INTERP0_BASE_1AND0 register accessor: an alias for <code>Reg&lt;INTERP0_BASE_1AND0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP0_CTRL_LANE0.html" title="rp2040_pac::sio::INTERP0_CTRL_LANE0 type">INTERP0_CTRL_LANE0</a></div><div class="item-right docblock-short"><p>INTERP0_CTRL_LANE0 register accessor: an alias for <code>Reg&lt;INTERP0_CTRL_LANE0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP0_CTRL_LANE1.html" title="rp2040_pac::sio::INTERP0_CTRL_LANE1 type">INTERP0_CTRL_LANE1</a></div><div class="item-right docblock-short"><p>INTERP0_CTRL_LANE1 register accessor: an alias for <code>Reg&lt;INTERP0_CTRL_LANE1_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP0_PEEK_FULL.html" title="rp2040_pac::sio::INTERP0_PEEK_FULL type">INTERP0_PEEK_FULL</a></div><div class="item-right docblock-short"><p>INTERP0_PEEK_FULL register accessor: an alias for <code>Reg&lt;INTERP0_PEEK_FULL_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP0_PEEK_LANE0.html" title="rp2040_pac::sio::INTERP0_PEEK_LANE0 type">INTERP0_PEEK_LANE0</a></div><div class="item-right docblock-short"><p>INTERP0_PEEK_LANE0 register accessor: an alias for <code>Reg&lt;INTERP0_PEEK_LANE0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP0_PEEK_LANE1.html" title="rp2040_pac::sio::INTERP0_PEEK_LANE1 type">INTERP0_PEEK_LANE1</a></div><div class="item-right docblock-short"><p>INTERP0_PEEK_LANE1 register accessor: an alias for <code>Reg&lt;INTERP0_PEEK_LANE1_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP0_POP_FULL.html" title="rp2040_pac::sio::INTERP0_POP_FULL type">INTERP0_POP_FULL</a></div><div class="item-right docblock-short"><p>INTERP0_POP_FULL register accessor: an alias for <code>Reg&lt;INTERP0_POP_FULL_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP0_POP_LANE0.html" title="rp2040_pac::sio::INTERP0_POP_LANE0 type">INTERP0_POP_LANE0</a></div><div class="item-right docblock-short"><p>INTERP0_POP_LANE0 register accessor: an alias for <code>Reg&lt;INTERP0_POP_LANE0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP0_POP_LANE1.html" title="rp2040_pac::sio::INTERP0_POP_LANE1 type">INTERP0_POP_LANE1</a></div><div class="item-right docblock-short"><p>INTERP0_POP_LANE1 register accessor: an alias for <code>Reg&lt;INTERP0_POP_LANE1_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP1_ACCUM0.html" title="rp2040_pac::sio::INTERP1_ACCUM0 type">INTERP1_ACCUM0</a></div><div class="item-right docblock-short"><p>INTERP1_ACCUM0 register accessor: an alias for <code>Reg&lt;INTERP1_ACCUM0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP1_ACCUM0_ADD.html" title="rp2040_pac::sio::INTERP1_ACCUM0_ADD type">INTERP1_ACCUM0_ADD</a></div><div class="item-right docblock-short"><p>INTERP1_ACCUM0_ADD register accessor: an alias for <code>Reg&lt;INTERP1_ACCUM0_ADD_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP1_ACCUM1.html" title="rp2040_pac::sio::INTERP1_ACCUM1 type">INTERP1_ACCUM1</a></div><div class="item-right docblock-short"><p>INTERP1_ACCUM1 register accessor: an alias for <code>Reg&lt;INTERP1_ACCUM1_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP1_ACCUM1_ADD.html" title="rp2040_pac::sio::INTERP1_ACCUM1_ADD type">INTERP1_ACCUM1_ADD</a></div><div class="item-right docblock-short"><p>INTERP1_ACCUM1_ADD register accessor: an alias for <code>Reg&lt;INTERP1_ACCUM1_ADD_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP1_BASE0.html" title="rp2040_pac::sio::INTERP1_BASE0 type">INTERP1_BASE0</a></div><div class="item-right docblock-short"><p>INTERP1_BASE0 register accessor: an alias for <code>Reg&lt;INTERP1_BASE0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP1_BASE1.html" title="rp2040_pac::sio::INTERP1_BASE1 type">INTERP1_BASE1</a></div><div class="item-right docblock-short"><p>INTERP1_BASE1 register accessor: an alias for <code>Reg&lt;INTERP1_BASE1_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP1_BASE2.html" title="rp2040_pac::sio::INTERP1_BASE2 type">INTERP1_BASE2</a></div><div class="item-right docblock-short"><p>INTERP1_BASE2 register accessor: an alias for <code>Reg&lt;INTERP1_BASE2_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP1_BASE_1AND0.html" title="rp2040_pac::sio::INTERP1_BASE_1AND0 type">INTERP1_BASE_1AND0</a></div><div class="item-right docblock-short"><p>INTERP1_BASE_1AND0 register accessor: an alias for <code>Reg&lt;INTERP1_BASE_1AND0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP1_CTRL_LANE0.html" title="rp2040_pac::sio::INTERP1_CTRL_LANE0 type">INTERP1_CTRL_LANE0</a></div><div class="item-right docblock-short"><p>INTERP1_CTRL_LANE0 register accessor: an alias for <code>Reg&lt;INTERP1_CTRL_LANE0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP1_CTRL_LANE1.html" title="rp2040_pac::sio::INTERP1_CTRL_LANE1 type">INTERP1_CTRL_LANE1</a></div><div class="item-right docblock-short"><p>INTERP1_CTRL_LANE1 register accessor: an alias for <code>Reg&lt;INTERP1_CTRL_LANE1_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP1_PEEK_FULL.html" title="rp2040_pac::sio::INTERP1_PEEK_FULL type">INTERP1_PEEK_FULL</a></div><div class="item-right docblock-short"><p>INTERP1_PEEK_FULL register accessor: an alias for <code>Reg&lt;INTERP1_PEEK_FULL_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP1_PEEK_LANE0.html" title="rp2040_pac::sio::INTERP1_PEEK_LANE0 type">INTERP1_PEEK_LANE0</a></div><div class="item-right docblock-short"><p>INTERP1_PEEK_LANE0 register accessor: an alias for <code>Reg&lt;INTERP1_PEEK_LANE0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP1_PEEK_LANE1.html" title="rp2040_pac::sio::INTERP1_PEEK_LANE1 type">INTERP1_PEEK_LANE1</a></div><div class="item-right docblock-short"><p>INTERP1_PEEK_LANE1 register accessor: an alias for <code>Reg&lt;INTERP1_PEEK_LANE1_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP1_POP_FULL.html" title="rp2040_pac::sio::INTERP1_POP_FULL type">INTERP1_POP_FULL</a></div><div class="item-right docblock-short"><p>INTERP1_POP_FULL register accessor: an alias for <code>Reg&lt;INTERP1_POP_FULL_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP1_POP_LANE0.html" title="rp2040_pac::sio::INTERP1_POP_LANE0 type">INTERP1_POP_LANE0</a></div><div class="item-right docblock-short"><p>INTERP1_POP_LANE0 register accessor: an alias for <code>Reg&lt;INTERP1_POP_LANE0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTERP1_POP_LANE1.html" title="rp2040_pac::sio::INTERP1_POP_LANE1 type">INTERP1_POP_LANE1</a></div><div class="item-right docblock-short"><p>INTERP1_POP_LANE1 register accessor: an alias for <code>Reg&lt;INTERP1_POP_LANE1_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.SPINLOCK.html" title="rp2040_pac::sio::SPINLOCK type">SPINLOCK</a></div><div class="item-right docblock-short"><p>SPINLOCK register accessor: an alias for <code>Reg&lt;SPINLOCK_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.SPINLOCK_ST.html" title="rp2040_pac::sio::SPINLOCK_ST type">SPINLOCK_ST</a></div><div class="item-right docblock-short"><p>SPINLOCK_ST register accessor: an alias for <code>Reg&lt;SPINLOCK_ST_SPEC&gt;</code></p>
</div></div></div></section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="rp2040_pac" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.64.0" ></div></body></html>