INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v3/DSP_in_VLSI_FINAL_v3.sim/sim_1/synth/timing/xsim/testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BACK_SUBSTITUTION
INFO: [VRFC 10-311] analyzing module CORDIC
INFO: [VRFC 10-311] analyzing module CORDIC_0
INFO: [VRFC 10-311] analyzing module CORDIC_1
INFO: [VRFC 10-311] analyzing module CORDIC_2
INFO: [VRFC 10-311] analyzing module CORDIC_3
INFO: [VRFC 10-311] analyzing module CORDIC_4
INFO: [VRFC 10-311] analyzing module CORDIC_ARRAY
INFO: [VRFC 10-311] analyzing module DU_0
INFO: [VRFC 10-311] analyzing module DU_1
INFO: [VRFC 10-311] analyzing module DU_1_5
INFO: [VRFC 10-311] analyzing module DU_1_6
INFO: [VRFC 10-311] analyzing module back_sub_main
INFO: [VRFC 10-311] analyzing module fi_mul
INFO: [VRFC 10-311] analyzing module fi_mul_10
INFO: [VRFC 10-311] analyzing module fi_mul_11
INFO: [VRFC 10-311] analyzing module fi_mul_12
INFO: [VRFC 10-311] analyzing module fi_mul_13
INFO: [VRFC 10-311] analyzing module fi_mul_14
INFO: [VRFC 10-311] analyzing module fi_mul_15
INFO: [VRFC 10-311] analyzing module fi_mul_7
INFO: [VRFC 10-311] analyzing module fi_mul_8
INFO: [VRFC 10-311] analyzing module fi_mul_9
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/TESTBED/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module clk_gen
