Classic Timing Analyzer report for kadai46
Wed Jul 10 15:36:19 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK1'
  6. tco
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 9.252 ns                                       ; kadai42:jkff2|A ; Z1[2]           ; CLK1       ; --       ; 0            ;
; Clock Setup: 'CLK1'          ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; kadai42:jkff1|A ; kadai42:jkff4|A ; CLK1       ; CLK1     ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                 ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK1            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK1'                                                                                                                                                                                    ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; kadai42:jkff1|A ; kadai42:jkff4|A ; CLK1       ; CLK1     ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; kadai42:jkff1|A ; kadai42:jkff3|A ; CLK1       ; CLK1     ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; kadai42:jkff2|A ; kadai42:jkff4|A ; CLK1       ; CLK1     ; None                        ; None                      ; 0.826 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; kadai42:jkff1|A ; kadai42:jkff2|A ; CLK1       ; CLK1     ; None                        ; None                      ; 0.731 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; kadai42:jkff2|A ; kadai42:jkff3|A ; CLK1       ; CLK1     ; None                        ; None                      ; 0.549 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; kadai42:jkff3|A ; kadai42:jkff4|A ; CLK1       ; CLK1     ; None                        ; None                      ; 0.549 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; kadai42:jkff1|A ; kadai42:jkff1|A ; CLK1       ; CLK1     ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; kadai42:jkff2|A ; kadai42:jkff2|A ; CLK1       ; CLK1     ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; kadai42:jkff3|A ; kadai42:jkff3|A ; CLK1       ; CLK1     ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; kadai42:jkff4|A ; kadai42:jkff4|A ; CLK1       ; CLK1     ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------+
; tco                                                                      ;
+-------+--------------+------------+-----------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To    ; From Clock ;
+-------+--------------+------------+-----------------+-------+------------+
; N/A   ; None         ; 9.252 ns   ; kadai42:jkff2|A ; Z1[2] ; CLK1       ;
; N/A   ; None         ; 9.247 ns   ; kadai42:jkff2|A ; Z1[0] ; CLK1       ;
; N/A   ; None         ; 9.244 ns   ; kadai42:jkff2|A ; Z1[1] ; CLK1       ;
; N/A   ; None         ; 9.176 ns   ; kadai42:jkff1|A ; Z1[0] ; CLK1       ;
; N/A   ; None         ; 9.152 ns   ; kadai42:jkff1|A ; Z1[2] ; CLK1       ;
; N/A   ; None         ; 9.142 ns   ; kadai42:jkff1|A ; Z1[1] ; CLK1       ;
; N/A   ; None         ; 9.120 ns   ; kadai42:jkff3|A ; Z1[0] ; CLK1       ;
; N/A   ; None         ; 9.086 ns   ; kadai42:jkff3|A ; Z1[1] ; CLK1       ;
; N/A   ; None         ; 9.068 ns   ; kadai42:jkff3|A ; Z1[2] ; CLK1       ;
; N/A   ; None         ; 9.030 ns   ; kadai42:jkff2|A ; Z1[3] ; CLK1       ;
; N/A   ; None         ; 9.024 ns   ; kadai42:jkff2|A ; Z1[4] ; CLK1       ;
; N/A   ; None         ; 9.023 ns   ; kadai42:jkff2|A ; Z1[6] ; CLK1       ;
; N/A   ; None         ; 9.021 ns   ; kadai42:jkff2|A ; Z1[5] ; CLK1       ;
; N/A   ; None         ; 8.916 ns   ; kadai42:jkff1|A ; Z1[3] ; CLK1       ;
; N/A   ; None         ; 8.911 ns   ; kadai42:jkff1|A ; Z1[4] ; CLK1       ;
; N/A   ; None         ; 8.906 ns   ; kadai42:jkff1|A ; Z1[5] ; CLK1       ;
; N/A   ; None         ; 8.900 ns   ; kadai42:jkff1|A ; Z1[6] ; CLK1       ;
; N/A   ; None         ; 8.864 ns   ; kadai42:jkff3|A ; Z1[3] ; CLK1       ;
; N/A   ; None         ; 8.859 ns   ; kadai42:jkff3|A ; Z1[4] ; CLK1       ;
; N/A   ; None         ; 8.856 ns   ; kadai42:jkff3|A ; Z1[6] ; CLK1       ;
; N/A   ; None         ; 8.833 ns   ; kadai42:jkff3|A ; Z1[5] ; CLK1       ;
; N/A   ; None         ; 8.553 ns   ; kadai42:jkff4|A ; Z1[0] ; CLK1       ;
; N/A   ; None         ; 8.532 ns   ; kadai42:jkff4|A ; Z1[2] ; CLK1       ;
; N/A   ; None         ; 8.519 ns   ; kadai42:jkff4|A ; Z1[1] ; CLK1       ;
; N/A   ; None         ; 8.307 ns   ; kadai42:jkff4|A ; Z1[3] ; CLK1       ;
; N/A   ; None         ; 8.302 ns   ; kadai42:jkff4|A ; Z1[4] ; CLK1       ;
; N/A   ; None         ; 8.300 ns   ; kadai42:jkff4|A ; Z1[5] ; CLK1       ;
; N/A   ; None         ; 8.298 ns   ; kadai42:jkff4|A ; Z1[6] ; CLK1       ;
+-------+--------------+------------+-----------------+-------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Jul 10 15:36:18 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kadai46 -c kadai46 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK1" is an undefined clock
Info: Clock "CLK1" Internal fmax is restricted to 450.05 MHz between source register "kadai42:jkff1|A" and destination register "kadai42:jkff4|A"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.858 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y8_N17; Fanout = 11; REG Node = 'kadai42:jkff1|A'
            Info: 2: + IC(0.336 ns) + CELL(0.438 ns) = 0.774 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 1; COMB Node = 'kadai42:jkff4|A~26'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.858 ns; Loc. = LCFF_X28_Y8_N7; Fanout = 8; REG Node = 'kadai42:jkff4|A'
            Info: Total cell delay = 0.522 ns ( 60.84 % )
            Info: Total interconnect delay = 0.336 ns ( 39.16 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK1" to destination register is 3.790 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'CLK1'
                Info: 2: + IC(2.391 ns) + CELL(0.537 ns) = 3.790 ns; Loc. = LCFF_X28_Y8_N7; Fanout = 8; REG Node = 'kadai42:jkff4|A'
                Info: Total cell delay = 1.399 ns ( 36.91 % )
                Info: Total interconnect delay = 2.391 ns ( 63.09 % )
            Info: - Longest clock path from clock "CLK1" to source register is 3.790 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'CLK1'
                Info: 2: + IC(2.391 ns) + CELL(0.537 ns) = 3.790 ns; Loc. = LCFF_X28_Y8_N17; Fanout = 11; REG Node = 'kadai42:jkff1|A'
                Info: Total cell delay = 1.399 ns ( 36.91 % )
                Info: Total interconnect delay = 2.391 ns ( 63.09 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "CLK1" to destination pin "Z1[2]" through register "kadai42:jkff2|A" is 9.252 ns
    Info: + Longest clock path from clock "CLK1" to source register is 3.790 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'CLK1'
        Info: 2: + IC(2.391 ns) + CELL(0.537 ns) = 3.790 ns; Loc. = LCFF_X28_Y8_N27; Fanout = 10; REG Node = 'kadai42:jkff2|A'
        Info: Total cell delay = 1.399 ns ( 36.91 % )
        Info: Total interconnect delay = 2.391 ns ( 63.09 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.212 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y8_N27; Fanout = 10; REG Node = 'kadai42:jkff2|A'
        Info: 2: + IC(0.794 ns) + CELL(0.416 ns) = 1.210 ns; Loc. = LCCOMB_X28_Y8_N12; Fanout = 1; COMB Node = 'segment:seg1|Mux4~13'
        Info: 3: + IC(1.224 ns) + CELL(2.778 ns) = 5.212 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'Z1[2]'
        Info: Total cell delay = 3.194 ns ( 61.28 % )
        Info: Total interconnect delay = 2.018 ns ( 38.72 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 182 megabytes
    Info: Processing ended: Wed Jul 10 15:36:19 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


