Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov 11 14:07:26 2022
| Host         : LAPTOP-N675SMJ5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PWM_Tutorial_timing_summary_routed.rpt -pb PWM_Tutorial_timing_summary_routed.pb -rpx PWM_Tutorial_timing_summary_routed.rpx -warn_on_violation
| Design       : PWM_Tutorial
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    13          
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (12)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: clock25_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.412        0.000                      0                   46        0.211        0.000                      0                   46        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.412        0.000                      0                   46        0.211        0.000                      0                   46        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.842ns (28.009%)  route 2.164ns (71.991%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.619     5.140    clock100_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.419     5.559 r  COUNTER_reg[2]/Q
                         net (fo=8, routed)           0.925     6.484    COUNTER_reg[2]
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.299     6.783 r  COUNTER[10]_i_3/O
                         net (fo=2, routed)           0.652     7.435    COUNTER[10]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.559 r  COUNTER[10]_i_1/O
                         net (fo=11, routed)          0.587     8.146    clear
    SLICE_X60Y26         FDRE                                         r  COUNTER_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.503    14.844    clock100_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  COUNTER_reg[0]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    14.559    COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.842ns (28.009%)  route 2.164ns (71.991%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.619     5.140    clock100_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.419     5.559 r  COUNTER_reg[2]/Q
                         net (fo=8, routed)           0.925     6.484    COUNTER_reg[2]
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.299     6.783 r  COUNTER[10]_i_3/O
                         net (fo=2, routed)           0.652     7.435    COUNTER[10]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.559 r  COUNTER[10]_i_1/O
                         net (fo=11, routed)          0.587     8.146    clear
    SLICE_X60Y26         FDRE                                         r  COUNTER_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.503    14.844    clock100_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  COUNTER_reg[10]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    14.559    COUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.842ns (28.009%)  route 2.164ns (71.991%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.619     5.140    clock100_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.419     5.559 r  COUNTER_reg[2]/Q
                         net (fo=8, routed)           0.925     6.484    COUNTER_reg[2]
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.299     6.783 r  COUNTER[10]_i_3/O
                         net (fo=2, routed)           0.652     7.435    COUNTER[10]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.559 r  COUNTER[10]_i_1/O
                         net (fo=11, routed)          0.587     8.146    clear
    SLICE_X60Y26         FDRE                                         r  COUNTER_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.503    14.844    clock100_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  COUNTER_reg[8]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    14.559    COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.842ns (28.009%)  route 2.164ns (71.991%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.619     5.140    clock100_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.419     5.559 r  COUNTER_reg[2]/Q
                         net (fo=8, routed)           0.925     6.484    COUNTER_reg[2]
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.299     6.783 r  COUNTER[10]_i_3/O
                         net (fo=2, routed)           0.652     7.435    COUNTER[10]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.559 r  COUNTER[10]_i_1/O
                         net (fo=11, routed)          0.587     8.146    clear
    SLICE_X60Y26         FDRE                                         r  COUNTER_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.503    14.844    clock100_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  COUNTER_reg[9]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    14.559    COUNTER_reg[9]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.842ns (28.028%)  route 2.162ns (71.972%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.619     5.140    clock100_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.419     5.559 r  COUNTER_reg[2]/Q
                         net (fo=8, routed)           0.925     6.484    COUNTER_reg[2]
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.299     6.783 r  COUNTER[10]_i_3/O
                         net (fo=2, routed)           0.652     7.435    COUNTER[10]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.559 r  COUNTER[10]_i_1/O
                         net (fo=11, routed)          0.585     8.144    clear
    SLICE_X62Y25         FDRE                                         r  COUNTER_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.502    14.843    clock100_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  COUNTER_reg[5]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.842ns (28.028%)  route 2.162ns (71.972%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.619     5.140    clock100_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.419     5.559 r  COUNTER_reg[2]/Q
                         net (fo=8, routed)           0.925     6.484    COUNTER_reg[2]
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.299     6.783 r  COUNTER[10]_i_3/O
                         net (fo=2, routed)           0.652     7.435    COUNTER[10]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.559 r  COUNTER[10]_i_1/O
                         net (fo=11, routed)          0.585     8.144    clear
    SLICE_X62Y25         FDRE                                         r  COUNTER_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.502    14.843    clock100_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  COUNTER_reg[6]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.842ns (28.028%)  route 2.162ns (71.972%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.619     5.140    clock100_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.419     5.559 r  COUNTER_reg[2]/Q
                         net (fo=8, routed)           0.925     6.484    COUNTER_reg[2]
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.299     6.783 r  COUNTER[10]_i_3/O
                         net (fo=2, routed)           0.652     7.435    COUNTER[10]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.559 r  COUNTER[10]_i_1/O
                         net (fo=11, routed)          0.585     8.144    clear
    SLICE_X62Y25         FDRE                                         r  COUNTER_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.502    14.843    clock100_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  COUNTER_reg[7]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.842ns (28.009%)  route 2.164ns (71.991%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.619     5.140    clock100_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.419     5.559 r  COUNTER_reg[2]/Q
                         net (fo=8, routed)           0.925     6.484    COUNTER_reg[2]
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.299     6.783 r  COUNTER[10]_i_3/O
                         net (fo=2, routed)           0.652     7.435    COUNTER[10]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.559 r  COUNTER[10]_i_1/O
                         net (fo=11, routed)          0.587     8.146    clear
    SLICE_X61Y26         FDRE                                         r  COUNTER_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.503    14.844    clock100_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  COUNTER_reg[1]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X61Y26         FDRE (Setup_fdre_C_R)       -0.429    14.676    COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.842ns (28.009%)  route 2.164ns (71.991%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.619     5.140    clock100_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.419     5.559 r  COUNTER_reg[2]/Q
                         net (fo=8, routed)           0.925     6.484    COUNTER_reg[2]
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.299     6.783 r  COUNTER[10]_i_3/O
                         net (fo=2, routed)           0.652     7.435    COUNTER[10]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.559 r  COUNTER[10]_i_1/O
                         net (fo=11, routed)          0.587     8.146    clear
    SLICE_X61Y26         FDRE                                         r  COUNTER_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.503    14.844    clock100_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  COUNTER_reg[2]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X61Y26         FDRE (Setup_fdre_C_R)       -0.429    14.676    COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.842ns (28.009%)  route 2.164ns (71.991%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.619     5.140    clock100_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.419     5.559 r  COUNTER_reg[2]/Q
                         net (fo=8, routed)           0.925     6.484    COUNTER_reg[2]
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.299     6.783 r  COUNTER[10]_i_3/O
                         net (fo=2, routed)           0.652     7.435    COUNTER[10]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.559 r  COUNTER[10]_i_1/O
                         net (fo=11, routed)          0.587     8.146    clear
    SLICE_X61Y26         FDRE                                         r  COUNTER_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock100 (IN)
                         net (fo=0)                   0.000    10.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.503    14.844    clock100_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  COUNTER_reg[3]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X61Y26         FDRE (Setup_fdre_C_R)       -0.429    14.676    COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  6.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 COUNTER_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.582     1.465    clock100_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  COUNTER_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  COUNTER_reg[9]/Q
                         net (fo=3, routed)           0.086     1.699    COUNTER_reg[9]
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.098     1.797 r  COUNTER[10]_i_2/O
                         net (fo=1, routed)           0.000     1.797    COUNTER[10]_i_2_n_0
    SLICE_X60Y26         FDRE                                         r  COUNTER_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.849     1.976    clock100_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  COUNTER_reg[10]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.121     1.586    COUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.833%)  route 0.166ns (47.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.582     1.465    clock100_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  COUNTER_reg[1]/Q
                         net (fo=10, routed)          0.166     1.772    COUNTER_reg[1]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.817 r  COUNTER[5]_i_1/O
                         net (fo=1, routed)           0.000     1.817    COUNTER[5]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  COUNTER_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.850     1.977    clock100_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  COUNTER_reg[5]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.091     1.590    COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.584     1.467    clock100_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.746    count_reg_n_0_[2]
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.856 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    count_reg[0]_i_1_n_5
    SLICE_X60Y21         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.852     1.979    clock100_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.134     1.601    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.584     1.467    clock100_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.746    count_reg_n_0_[6]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.856 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    count_reg[4]_i_1_n_5
    SLICE_X60Y22         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.851     1.978    clock100_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.134     1.601    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.581     1.464    clock100_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.743    count_reg_n_0_[14]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.853 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    count_reg[12]_i_1_n_5
    SLICE_X60Y24         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.848     1.975    clock100_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  count_reg[14]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.134     1.598    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.227ns (58.781%)  route 0.159ns (41.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.582     1.465    clock100_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  COUNTER_reg[2]/Q
                         net (fo=8, routed)           0.159     1.752    COUNTER_reg[2]
    SLICE_X62Y25         LUT6 (Prop_lut6_I3_O)        0.099     1.851 r  COUNTER[6]_i_1/O
                         net (fo=1, routed)           0.000     1.851    COUNTER[6]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  COUNTER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.850     1.977    clock100_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  COUNTER_reg[6]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.092     1.591    COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 COUNTER_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.187ns (44.058%)  route 0.237ns (55.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.582     1.465    clock100_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  COUNTER_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  COUNTER_reg[7]/Q
                         net (fo=5, routed)           0.237     1.844    COUNTER_reg[7]
    SLICE_X60Y26         LUT5 (Prop_lut5_I3_O)        0.046     1.890 r  COUNTER[9]_i_1/O
                         net (fo=1, routed)           0.000     1.890    COUNTER[9]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  COUNTER_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.849     1.976    clock100_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  COUNTER_reg[9]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.131     1.629    COUNTER_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 COUNTER_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.926%)  route 0.237ns (56.074%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.582     1.465    clock100_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  COUNTER_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  COUNTER_reg[7]/Q
                         net (fo=5, routed)           0.237     1.844    COUNTER_reg[7]
    SLICE_X60Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.889 r  COUNTER[8]_i_1/O
                         net (fo=1, routed)           0.000     1.889    COUNTER[8]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  COUNTER_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.849     1.976    clock100_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  COUNTER_reg[8]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.120     1.618    COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.231ns (59.367%)  route 0.158ns (40.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.581     1.464    clock100_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.158     1.750    counter_reg_n_0_[2]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.103     1.853 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.853    p_0_in__0[4]
    SLICE_X59Y25         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.848     1.975    clock100_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.107     1.571    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.584     1.467    clock100_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.746    count_reg_n_0_[2]
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.892 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    count_reg[0]_i_1_n_4
    SLICE_X60Y21         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.852     1.979    clock100_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.134     1.601    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   COUNTER_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   COUNTER_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   COUNTER_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   COUNTER_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   COUNTER_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   COUNTER_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   COUNTER_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   COUNTER_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   COUNTER_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   COUNTER_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   COUNTER_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   COUNTER_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   COUNTER_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   COUNTER_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   COUNTER_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   COUNTER_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   COUNTER_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   COUNTER_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   COUNTER_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   COUNTER_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   COUNTER_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   COUNTER_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   COUNTER_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   COUNTER_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   COUNTER_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   COUNTER_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   COUNTER_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   COUNTER_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   COUNTER_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SENSA
                            (input port)
  Destination:            LED8
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.022ns  (logic 4.954ns (41.210%)  route 7.068ns (58.790%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  SENSA (IN)
                         net (fo=0)                   0.000     0.000    SENSA
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  SENSA_IBUF_inst/O
                         net (fo=3, routed)           7.068     8.518    LED8_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.022 r  LED8_OBUF_inst/O
                         net (fo=0)                   0.000    12.022    LED8
    V13                                                               r  LED8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            IN4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.418ns  (logic 4.977ns (43.590%)  route 6.441ns (56.410%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  SW1_IBUF_inst/O
                         net (fo=4, routed)           6.441     7.902    LED1_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516    11.418 r  IN4_OBUF_inst/O
                         net (fo=0)                   0.000    11.418    IN4
    L2                                                                r  IN4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW5
                            (input port)
  Destination:            IN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.316ns  (logic 4.975ns (43.962%)  route 6.342ns (56.038%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  SW5 (IN)
                         net (fo=0)                   0.000     0.000    SW5
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  SW5_IBUF_inst/O
                         net (fo=4, routed)           6.342     7.808    LED5_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.509    11.316 r  IN2_OBUF_inst/O
                         net (fo=0)                   0.000    11.316    IN2
    H2                                                                r  IN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            IN3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.297ns  (logic 4.961ns (43.912%)  route 6.336ns (56.088%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW0_IBUF_inst/O
                         net (fo=5, routed)           6.336     7.789    LED0_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.508    11.297 r  IN3_OBUF_inst/O
                         net (fo=0)                   0.000    11.297    IN3
    J2                                                                r  IN3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW4
                            (input port)
  Destination:            IN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.268ns  (logic 4.957ns (43.996%)  route 6.311ns (56.004%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  SW4 (IN)
                         net (fo=0)                   0.000     0.000    SW4
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SW4_IBUF_inst/O
                         net (fo=5, routed)           6.311     7.761    LED4_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.507    11.268 r  IN1_OBUF_inst/O
                         net (fo=0)                   0.000    11.268    IN1
    K2                                                                r  IN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.439ns  (logic 4.224ns (50.053%)  route 4.215ns (49.947%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  in0_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  in0_reg[1]/Q
                         net (fo=6, routed)           1.290     1.746    in0_reg_n_0_[1]
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.870 r  e_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.059     2.930    e_OBUF_inst_i_2_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.054 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.865     4.919    e_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.439 r  e_OBUF_inst/O
                         net (fo=0)                   0.000     8.439    e
    U5                                                                r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.329ns  (logic 4.431ns (53.204%)  route 3.898ns (46.796%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  in0_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  in0_reg[1]/Q
                         net (fo=6, routed)           1.290     1.746    in0_reg_n_0_[1]
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.870 r  e_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.496     2.366    e_OBUF_inst_i_2_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.118     2.484 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.111     4.596    g_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.733     8.329 r  g_OBUF_inst/O
                         net (fo=0)                   0.000     8.329    g
    U7                                                                r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_PWMB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ENB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.053ns  (logic 3.946ns (49.002%)  route 4.107ns (50.998%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  temp_PWMB_reg/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_PWMB_reg/Q
                         net (fo=1, routed)           4.107     4.563    ENB_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490     8.053 r  ENB_OBUF_inst/O
                         net (fo=0)                   0.000     8.053    ENB
    G2                                                                r  ENB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.969ns  (logic 4.208ns (52.808%)  route 3.761ns (47.192%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  in0_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  in0_reg[1]/Q
                         net (fo=6, routed)           1.290     1.746    in0_reg_n_0_[1]
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.870 r  e_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.433     2.304    e_OBUF_inst_i_2_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.124     2.428 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.037     4.465    f_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.969 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     7.969    f
    V5                                                                r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.947ns  (logic 4.215ns (53.035%)  route 3.732ns (46.965%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE                         0.000     0.000 r  in2_reg[1]/C
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  in2_reg[1]/Q
                         net (fo=5, routed)           1.367     1.823    in2_reg_n_0_[1]
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.947 r  a_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.705     2.652    a_OBUF_inst_i_3_n_0
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.776 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.660     4.436    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.947 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     7.947    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 widthB_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_PWMB_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.642%)  route 0.111ns (37.358%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE                         0.000     0.000 r  widthB_reg[3]/C
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  widthB_reg[3]/Q
                         net (fo=1, routed)           0.111     0.252    widthB_reg_n_0_[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.045     0.297 r  temp_PWMB_i_1/O
                         net (fo=1, routed)           0.000     0.297    temp_PWMB_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  temp_PWMB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 widthA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_PWMA_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.364%)  route 0.144ns (43.636%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE                         0.000     0.000 r  widthA_reg[3]/C
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  widthA_reg[3]/Q
                         net (fo=1, routed)           0.144     0.285    widthA_reg_n_0_[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.045     0.330 r  temp_PWMA_i_1/O
                         net (fo=1, routed)           0.000     0.330    temp_PWMA_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  temp_PWMA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensbutton_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            in1_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.795ns  (logic 0.227ns (28.557%)  route 0.568ns (71.443%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  sensbutton_reg/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sensbutton_reg/Q
                         net (fo=3, routed)           0.391     0.519    LED9_OBUF
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.099     0.618 r  widthA[3]_i_1/O
                         net (fo=3, routed)           0.177     0.795    widthA[3]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  in1_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensbutton_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            in1_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.795ns  (logic 0.227ns (28.557%)  route 0.568ns (71.443%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  sensbutton_reg/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sensbutton_reg/Q
                         net (fo=3, routed)           0.391     0.519    LED9_OBUF
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.099     0.618 r  widthA[3]_i_1/O
                         net (fo=3, routed)           0.177     0.795    widthA[3]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  in1_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensbutton_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            widthA_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.795ns  (logic 0.227ns (28.557%)  route 0.568ns (71.443%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  sensbutton_reg/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sensbutton_reg/Q
                         net (fo=3, routed)           0.391     0.519    LED9_OBUF
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.099     0.618 r  widthA[3]_i_1/O
                         net (fo=3, routed)           0.177     0.795    widthA[3]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  widthA_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensbutton_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            in2_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.814ns  (logic 0.226ns (27.766%)  route 0.588ns (72.234%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  sensbutton_reg/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sensbutton_reg/Q
                         net (fo=3, routed)           0.391     0.519    LED9_OBUF
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.098     0.617 r  sensbutton_i_1/O
                         net (fo=4, routed)           0.197     0.814    sensbutton_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  in2_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensbutton_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sensbutton_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.226ns (26.133%)  route 0.639ns (73.867%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  sensbutton_reg/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sensbutton_reg/Q
                         net (fo=3, routed)           0.391     0.519    LED9_OBUF
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.098     0.617 r  sensbutton_i_1/O
                         net (fo=4, routed)           0.248     0.865    sensbutton_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  sensbutton_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensbutton_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            in2_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.903ns  (logic 0.226ns (25.019%)  route 0.677ns (74.981%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  sensbutton_reg/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sensbutton_reg/Q
                         net (fo=3, routed)           0.391     0.519    LED9_OBUF
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.098     0.617 r  sensbutton_i_1/O
                         net (fo=4, routed)           0.286     0.903    sensbutton_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  in2_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensbutton_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            widthB_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.903ns  (logic 0.226ns (25.019%)  route 0.677ns (74.981%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  sensbutton_reg/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sensbutton_reg/Q
                         net (fo=3, routed)           0.391     0.519    LED9_OBUF
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.098     0.617 r  sensbutton_i_1/O
                         net (fo=4, routed)           0.286     0.903    sensbutton_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  widthB_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW7
                            (input port)
  Destination:            in2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.636ns  (logic 0.227ns (13.868%)  route 1.409ns (86.132%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW7 (IN)
                         net (fo=0)                   0.000     0.000    SW7
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SW7_IBUF_inst/O
                         net (fo=2, routed)           1.409     1.636    LED7_OBUF
    SLICE_X61Y23         FDRE                                         r  in2_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.505ns  (logic 4.286ns (50.391%)  route 4.219ns (49.609%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.138    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  count_reg[17]/Q
                         net (fo=17, routed)          1.295     6.951    p_0_in[1]
    SLICE_X65Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  e_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.059     8.134    e_OBUF_inst_i_2_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.258 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.865    10.124    e_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.644 r  e_OBUF_inst/O
                         net (fo=0)                   0.000    13.644    e
    U5                                                                r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.396ns  (logic 4.493ns (53.522%)  route 3.902ns (46.478%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.138    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  count_reg[17]/Q
                         net (fo=17, routed)          1.295     6.951    p_0_in[1]
    SLICE_X65Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  e_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.496     7.571    e_OBUF_inst_i_2_n_0
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.118     7.689 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.111     9.800    g_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.733    13.534 r  g_OBUF_inst/O
                         net (fo=0)                   0.000    13.534    g
    U7                                                                r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.162ns  (logic 4.301ns (52.699%)  route 3.861ns (47.301%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.138    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  count_reg[16]/Q
                         net (fo=17, routed)          1.367     7.024    p_0_in[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.148 r  c_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.689     7.837    c_OBUF_inst_i_2_n_0
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.124     7.961 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.804     9.765    c_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.300 r  c_OBUF_inst/O
                         net (fo=0)                   0.000    13.300    c
    U8                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.036ns  (logic 4.270ns (53.143%)  route 3.765ns (46.857%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.138    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  count_reg[17]/Q
                         net (fo=17, routed)          1.295     6.951    p_0_in[1]
    SLICE_X65Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.075 r  e_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.433     7.508    e_OBUF_inst_i_2_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.632 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.037     9.670    f_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.174 r  f_OBUF_inst/O
                         net (fo=0)                   0.000    13.174    f
    V5                                                                r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.944ns  (logic 4.277ns (53.839%)  route 3.667ns (46.161%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.138    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  count_reg[16]/Q
                         net (fo=17, routed)          1.139     6.796    p_0_in[0]
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.920 r  a_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.867     7.787    a_OBUF_inst_i_2_n_0
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.124     7.911 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.660     9.571    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.082 r  a_OBUF_inst/O
                         net (fo=0)                   0.000    13.082    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.254ns  (logic 4.377ns (60.339%)  route 2.877ns (39.661%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.138    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  count_reg[16]/Q
                         net (fo=17, routed)          1.017     6.673    p_0_in[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.152     6.825 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.860     8.685    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.707    12.392 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.392    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.232ns  (logic 4.395ns (60.771%)  route 2.837ns (39.229%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.138    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  count_reg[16]/Q
                         net (fo=17, routed)          1.030     6.686    p_0_in[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.150     6.836 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.643    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727    12.370 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.370    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 4.302ns (59.514%)  route 2.926ns (40.486%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.138    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  count_reg[16]/Q
                         net (fo=17, routed)          0.713     6.369    p_0_in[0]
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.493 r  a_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.464     6.957    a_OBUF_inst_i_3_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.081 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.749     8.831    d_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.366 r  d_OBUF_inst/O
                         net (fo=0)                   0.000    12.366    d
    V8                                                                r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.975ns  (logic 4.171ns (59.801%)  route 2.804ns (40.199%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.138    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  count_reg[16]/Q
                         net (fo=17, routed)          1.137     6.794    p_0_in[0]
    SLICE_X65Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.918 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.667     8.584    b_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.113 r  b_OBUF_inst/O
                         net (fo=0)                   0.000    12.113    b
    W6                                                                r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.873ns  (logic 4.145ns (60.309%)  route 2.728ns (39.691%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.617     5.138    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  count_reg[16]/Q
                         net (fo=17, routed)          0.867     6.523    p_0_in[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.647 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.861     8.508    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.011 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.011    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_PWMA_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.186ns (38.293%)  route 0.300ns (61.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.581     1.464    clock100_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  counter_reg[3]/Q
                         net (fo=4, routed)           0.300     1.905    counter_reg[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.950 r  temp_PWMA_i_1/O
                         net (fo=1, routed)           0.000     1.950    temp_PWMA_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  temp_PWMA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_PWMB_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.186ns (38.293%)  route 0.300ns (61.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.581     1.464    clock100_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  counter_reg[3]/Q
                         net (fo=4, routed)           0.300     1.905    counter_reg[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.950 r  temp_PWMB_i_1/O
                         net (fo=1, routed)           0.000     1.950    temp_PWMB_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  temp_PWMB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.413ns (70.576%)  route 0.589ns (29.424%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.581     1.464    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  count_reg[17]/Q
                         net (fo=17, routed)          0.173     1.802    p_0_in[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.847 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.262    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.466 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.466    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.420ns (67.955%)  route 0.670ns (32.045%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.581     1.464    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  count_reg[17]/Q
                         net (fo=17, routed)          0.338     1.967    p_0_in[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.012 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.343    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.554 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.554    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.476ns (68.709%)  route 0.672ns (31.291%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.581     1.464    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  count_reg[17]/Q
                         net (fo=17, routed)          0.254     1.883    p_0_in[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.928 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.345    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.267     3.613 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.613    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.415ns (64.679%)  route 0.772ns (35.321%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.581     1.464    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  count_reg[16]/Q
                         net (fo=17, routed)          0.261     1.889    p_0_in[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.934 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.511     2.446    f_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.651 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     3.651    f
    V5                                                                r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.439ns (64.763%)  route 0.783ns (35.237%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.581     1.464    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  count_reg[17]/Q
                         net (fo=17, routed)          0.448     2.077    p_0_in[1]
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.045     2.122 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.335     2.456    b_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.686 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     3.686    b
    W6                                                                r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.445ns (64.389%)  route 0.799ns (35.611%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.581     1.464    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  count_reg[16]/Q
                         net (fo=17, routed)          0.408     2.036    p_0_in[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.045     2.081 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.391     2.473    d_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.709 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     3.709    d
    V8                                                                r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.430ns (63.118%)  route 0.836ns (36.882%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.581     1.464    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  count_reg[17]/Q
                         net (fo=17, routed)          0.417     2.045    p_0_in[1]
    SLICE_X65Y24         LUT6 (Prop_lut6_I3_O)        0.045     2.090 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.418     2.509    e_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.730 r  e_OBUF_inst/O
                         net (fo=0)                   0.000     3.730    e
    U5                                                                r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.498ns (65.101%)  route 0.803ns (34.899%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.581     1.464    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  count_reg[16]/Q
                         net (fo=17, routed)          0.408     2.036    p_0_in[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.044     2.080 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.475    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     3.765 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.765    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.396ns  (logic 1.441ns (26.708%)  route 3.955ns (73.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=23, routed)          3.955     5.396    reset_IBUF
    SLICE_X60Y25         FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.501     4.842    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.396ns  (logic 1.441ns (26.708%)  route 3.955ns (73.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=23, routed)          3.955     5.396    reset_IBUF
    SLICE_X60Y25         FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.501     4.842    clock100_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.374ns  (logic 1.441ns (26.820%)  route 3.933ns (73.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=23, routed)          3.933     5.374    reset_IBUF
    SLICE_X59Y25         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.501     4.842    clock100_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.374ns  (logic 1.441ns (26.820%)  route 3.933ns (73.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=23, routed)          3.933     5.374    reset_IBUF
    SLICE_X59Y25         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.501     4.842    clock100_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.374ns  (logic 1.441ns (26.820%)  route 3.933ns (73.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=23, routed)          3.933     5.374    reset_IBUF
    SLICE_X59Y25         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.501     4.842    clock100_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.374ns  (logic 1.441ns (26.820%)  route 3.933ns (73.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=23, routed)          3.933     5.374    reset_IBUF
    SLICE_X59Y25         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.501     4.842    clock100_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.374ns  (logic 1.441ns (26.820%)  route 3.933ns (73.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=23, routed)          3.933     5.374    reset_IBUF
    SLICE_X59Y25         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.501     4.842    clock100_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.076ns  (logic 1.441ns (28.394%)  route 3.635ns (71.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=23, routed)          3.635     5.076    reset_IBUF
    SLICE_X60Y24         FDRE                                         r  count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.501     4.842    clock100_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  count_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.076ns  (logic 1.441ns (28.394%)  route 3.635ns (71.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=23, routed)          3.635     5.076    reset_IBUF
    SLICE_X60Y24         FDRE                                         r  count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.501     4.842    clock100_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  count_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.076ns  (logic 1.441ns (28.394%)  route 3.635ns (71.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=23, routed)          3.635     5.076    reset_IBUF
    SLICE_X60Y24         FDRE                                         r  count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.501     4.842    clock100_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  count_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.687ns  (logic 0.210ns (12.423%)  route 1.477ns (87.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=23, routed)          1.477     1.687    reset_IBUF
    SLICE_X60Y21         FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.852     1.979    clock100_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.687ns  (logic 0.210ns (12.423%)  route 1.477ns (87.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=23, routed)          1.477     1.687    reset_IBUF
    SLICE_X60Y21         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.852     1.979    clock100_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.687ns  (logic 0.210ns (12.423%)  route 1.477ns (87.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=23, routed)          1.477     1.687    reset_IBUF
    SLICE_X60Y21         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.852     1.979    clock100_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.687ns  (logic 0.210ns (12.423%)  route 1.477ns (87.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=23, routed)          1.477     1.687    reset_IBUF
    SLICE_X60Y21         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.852     1.979    clock100_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.750ns  (logic 0.210ns (11.974%)  route 1.540ns (88.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=23, routed)          1.540     1.750    reset_IBUF
    SLICE_X60Y22         FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.851     1.978    clock100_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.750ns  (logic 0.210ns (11.974%)  route 1.540ns (88.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=23, routed)          1.540     1.750    reset_IBUF
    SLICE_X60Y22         FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.851     1.978    clock100_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  count_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.750ns  (logic 0.210ns (11.974%)  route 1.540ns (88.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=23, routed)          1.540     1.750    reset_IBUF
    SLICE_X60Y22         FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.851     1.978    clock100_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  count_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.750ns  (logic 0.210ns (11.974%)  route 1.540ns (88.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=23, routed)          1.540     1.750    reset_IBUF
    SLICE_X60Y22         FDRE                                         r  count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.851     1.978    clock100_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  count_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.813ns  (logic 0.210ns (11.556%)  route 1.604ns (88.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=23, routed)          1.604     1.813    reset_IBUF
    SLICE_X60Y23         FDRE                                         r  count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.849     1.976    clock100_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  count_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.813ns  (logic 0.210ns (11.556%)  route 1.604ns (88.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=23, routed)          1.604     1.813    reset_IBUF
    SLICE_X60Y23         FDRE                                         r  count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clock100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock100_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.849     1.976    clock100_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  count_reg[11]/C





