// Seed: 1922766917
module module_0 (
    input tri id_0,
    input wire id_1,
    input wor id_2,
    output wand id_3,
    output tri0 id_4,
    input tri1 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output wire id_9,
    input supply0 id_10,
    output tri1 id_11,
    output wire id_12,
    input supply0 id_13,
    input supply0 id_14,
    output wire id_15,
    input supply1 id_16,
    input uwire id_17
);
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    input wand id_2,
    input wire id_3,
    input wire id_4,
    input supply1 id_5,
    input supply1 id_6
    , id_23,
    input supply1 id_7,
    output tri0 id_8,
    input wor id_9,
    output supply1 id_10,
    input supply0 id_11,
    output supply0 id_12,
    input uwire id_13,
    input tri id_14,
    input wand id_15,
    output wire id_16,
    input uwire id_17,
    input wire id_18,
    output wor id_19
    , id_24,
    input tri1 id_20,
    output logic id_21
);
  always id_21 = #1 id_19++;
  module_0(
      id_2,
      id_18,
      id_13,
      id_10,
      id_16,
      id_9,
      id_0,
      id_20,
      id_1,
      id_12,
      id_2,
      id_12,
      id_8,
      id_11,
      id_1,
      id_12,
      id_18,
      id_4
  );
endmodule
