

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                                           Thu Oct 26 20:39:46 2023


     1                           	processor	18F47Q10
     2                           	pagewidth 132
     3                           	opt	flic
     4                           	psect	udata_acs,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     5                           	psect	udata_bank0,global,class=BANK0,space=1,delta=1,lowdata,noexec
     6                           	psect	udata_bank1,global,class=BANK1,space=1,delta=1,lowdata,noexec
     7                           	psect	udata_bank2,global,class=BANK2,space=1,delta=1,lowdata,noexec
     8                           	psect	udata_bank3,global,class=BANK3,space=1,delta=1,lowdata,noexec
     9                           	psect	udata_bank4,global,class=BANK4,space=1,delta=1,lowdata,noexec
    10                           	psect	udata_bank5,global,class=BANK5,space=1,delta=1,lowdata,noexec
    11                           	psect	udata_bank6,global,class=BANK6,space=1,delta=1,lowdata,noexec
    12                           	psect	udata_bank7,global,class=BANK7,space=1,delta=1,lowdata,noexec
    13                           	psect	udata_bank8,global,class=BANK8,space=1,delta=1,lowdata,noexec
    14                           	psect	udata_bank9,global,class=BANK9,space=1,delta=1,lowdata,noexec
    15                           	psect	udata_bank10,global,class=BANK10,space=1,delta=1,lowdata,noexec
    16                           	psect	udata_bank11,global,class=BANK11,space=1,delta=1,lowdata,noexec
    17                           	psect	udata_bank12,global,class=BANK12,space=1,delta=1,lowdata,noexec
    18                           	psect	udata_bank14,global,class=BANK14,space=1,delta=1,lowdata,noexec
    19                           	psect	udata,global,class=RAM,space=1,delta=1,noexec
    20                           	psect	code,global,reloc=2,class=CODE,delta=1
    21                           	psect	data,global,reloc=2,class=CONST,delta=1,noexec
    22                           	psect	edata,global,class=EEDATA,space=3,delta=1,noexec
    23                           	psect	text0,local,reloc=2,class=CODE,delta=1
    24                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    25  0000                     
    26                           	psect	edata
    27  0000                     stk_offset	set	0
    28  0000                     auto_size	set	0
    29                           
    30                           ; stack_auto defines a symbol /name/_offset which equates to the
    31                           ; stack offset of the auto object in question
    32  0000'                    
    33                           ; stack_param defines a symbol /name/_offset which equates to the
    34                           ; stack offset of the parameter object in question
    35  0000'                    
    36                           ; alloc_stack adjusts the SP to allocate space for auto objects
    37                           ; it also links in to the btemp symbol so that can be used
    38  0000'                    
    39                           ; restore_stack adjusts the SP to remove all auto and parameter
    40                           ; objects from the stack prior to returning from a function
    41  0000'                    
    42                           	psect	text0
    43  0000'                    _config6:
    44                           	callstack 0
    45                           
    46                           ;============
    47                           ;CONFIGURE PORTA
    48                           ;=============
    49  0000' 010F               	banksel	3970
    50  0002' 6B82               	clrf	3970,b	;
    51  0004' 0E01               	movlw	1
    52  0006' 010F               	banksel	3975
    53  0008' 6F87               	movwf	3975,b
    54  000A' 0E01               	movlw	1
    55  000C' 010F               	banksel	3852
    56  000E' 6F0C               	movwf	3852,b
    57                           
    58                           ;=====================
    59                           ;CONFIGURE PORTC
    60                           ;==================
    61  0010' 010F               	banksel	3972
    62  0012' 6B84               	clrf	3972,b
    63  0014' 010F               	banksel	3977
    64  0016' 6B89               	clrf	3977,b
    65  0018' 8E89               	bsf	3977,7,c
    66  001A' 010F               	banksel	3868
    67  001C' 6B1C               	clrf	3868,b
    68  001E' 010E               	banksel	3830
    69  0020' 0E00'              	movlw	XXXXXXX
    70  0022' 6FF6               	movwf	3830,b
    71  0024' 010E               	banksel	3760
    72  0026' 0E00'              	movlw	XXXXXXXXXX
    73  0028' 6FB0               	movwf	3760,b
    74                           
    75                           	psect	config
    76                           
    77                           ;Config register CONFIG1L @ 0x300000
    78                           ;	unspecified, using default values
    79                           ;	External Oscillator mode Selection bits
    80                           ;	FEXTOSC = 0x7, unprogrammed default
    81                           ;	Power-up default value for COSC bits
    82                           ;	RSTOSC = 0x7, unprogrammed default
    83  300000                     	org	3145728
    84  300000  FF                 	db	255
    85                           
    86                           ;Config register CONFIG1H @ 0x300001
    87                           ;	Clock Out Enable bit
    88                           ;	CLKOUTEN = 0x1, unprogrammed default
    89                           ;	Clock Switch Enable bit
    90                           ;	CSWEN = 0x1, user specified literal
    91                           ;	Fail-Safe Clock Monitor Enable bit
    92                           ;	FCMEN = 0x1, unprogrammed default
    93  300001                     	org	3145729
    94  300001  FF                 	db	255
    95                           
    96                           ;Config register CONFIG2L @ 0x300002
    97                           ;	unspecified, using default values
    98                           ;	Master Clear Enable bit
    99                           ;	MCLRE = 0x1, unprogrammed default
   100                           ;	Power-up Timer Enable bit
   101                           ;	PWRTE = 0x1, unprogrammed default
   102                           ;	Low-power BOR enable bit
   103                           ;	LPBOREN = 0x1, unprogrammed default
   104                           ;	Brown-out Reset Enable bits
   105                           ;	BOREN = 0x3, unprogrammed default
   106  300002                     	org	3145730
   107  300002  FF                 	db	255
   108                           
   109                           ;Config register CONFIG2H @ 0x300003
   110                           ;	unspecified, using default values
   111                           ;	Brown Out Reset Voltage selection bits
   112                           ;	BORV = 0x3, unprogrammed default
   113                           ;	ZCD Disable bit
   114                           ;	ZCD = 0x1, unprogrammed default
   115                           ;	PPSLOCK bit One-Way Set Enable bit
   116                           ;	PPS1WAY = 0x1, unprogrammed default
   117                           ;	Stack Full/Underflow Reset Enable bit
   118                           ;	STVREN = 0x1, unprogrammed default
   119                           ;	Extended Instruction Set Enable bit
   120                           ;	XINST = 0x1, unprogrammed default
   121  300003                     	org	3145731
   122  300003  FF                 	db	255
   123                           
   124                           ;Config register CONFIG3L @ 0x300004
   125                           ;	WDT Period Select bits
   126                           ;	WDTCPS = 0x1F, unprogrammed default
   127                           ;	WDT operating mode
   128                           ;	WDTE = OFF, WDT Disabled
   129  300004                     	org	3145732
   130  300004  9F                 	db	159
   131                           
   132                           ;Config register CONFIG3H @ 0x300005
   133                           ;	unspecified, using default values
   134                           ;	WDT Window Select bits
   135                           ;	WDTCWS = 0x7, unprogrammed default
   136                           ;	WDT input clock selector
   137                           ;	WDTCCS = 0x7, unprogrammed default
   138  300005                     	org	3145733
   139  300005  FF                 	db	255
   140                           
   141                           ;Config register CONFIG4L @ 0x300006
   142                           ;	unspecified, using default values
   143                           ;	Write Protection Block 0
   144                           ;	WRT0 = 0x1, unprogrammed default
   145                           ;	Write Protection Block 1
   146                           ;	WRT1 = 0x1, unprogrammed default
   147                           ;	Write Protection Block 2
   148                           ;	WRT2 = 0x1, unprogrammed default
   149                           ;	Write Protection Block 3
   150                           ;	WRT3 = 0x1, unprogrammed default
   151                           ;	Write Protection Block 4
   152                           ;	WRT4 = 0x1, unprogrammed default
   153                           ;	Write Protection Block 5
   154                           ;	WRT5 = 0x1, unprogrammed default
   155                           ;	Write Protection Block 6
   156                           ;	WRT6 = 0x1, unprogrammed default
   157                           ;	Write Protection Block 7
   158                           ;	WRT7 = 0x1, unprogrammed default
   159  300006                     	org	3145734
   160  300006  FF                 	db	255
   161                           
   162                           ;Config register CONFIG4H @ 0x300007
   163                           ;	unspecified, using default values
   164                           ;	Configuration Register Write Protection bit
   165                           ;	WRTC = 0x1, unprogrammed default
   166                           ;	Boot Block Write Protection bit
   167                           ;	WRTB = 0x1, unprogrammed default
   168                           ;	Data EEPROM Write Protection bit
   169                           ;	WRTD = 0x1, unprogrammed default
   170                           ;	Scanner Enable bit
   171                           ;	SCANE = 0x1, unprogrammed default
   172                           ;	Low Voltage Programming Enable bit
   173                           ;	LVP = 0x1, unprogrammed default
   174  300007                     	org	3145735
   175  300007  FF                 	db	255
   176                           
   177                           ;Config register CONFIG5L @ 0x300008
   178                           ;	unspecified, using default values
   179                           ;	UserNVM Program Memory Code Protection bit
   180                           ;	CP = 0x1, unprogrammed default
   181                           ;	DataNVM Memory Code Protection bit
   182                           ;	CPD = 0x1, unprogrammed default
   183  300008                     	org	3145736
   184  300008  FF                 	db	255
   185                           
   186                           ;Config register CONFIG5H @ 0x300009
   187                           ;	unspecified, using default values
   188  300009                     	org	3145737
   189  300009  FF                 	db	255
   190                           
   191                           ;Config register CONFIG6L @ 0x30000A
   192                           ;	unspecified, using default values
   193                           ;	Table Read Protection Block 0
   194                           ;	EBTR0 = 0x1, unprogrammed default
   195                           ;	Table Read Protection Block 1
   196                           ;	EBTR1 = 0x1, unprogrammed default
   197                           ;	Table Read Protection Block 2
   198                           ;	EBTR2 = 0x1, unprogrammed default
   199                           ;	Table Read Protection Block 3
   200                           ;	EBTR3 = 0x1, unprogrammed default
   201                           ;	Table Read Protection Block 4
   202                           ;	EBTR4 = 0x1, unprogrammed default
   203                           ;	Table Read Protection Block 5
   204                           ;	EBTR5 = 0x1, unprogrammed default
   205                           ;	Table Read Protection Block 6
   206                           ;	EBTR6 = 0x1, unprogrammed default
   207                           ;	Table Read Protection Block 7
   208                           ;	EBTR7 = 0x1, unprogrammed default
   209  30000A                     	org	3145738
   210  30000A  FF                 	db	255
   211                           
   212                           ;Config register CONFIG6H @ 0x30000B
   213                           ;	unspecified, using default values
   214                           ;	Boot Block Table Read Protection bit
   215                           ;	EBTRB = 0x1, unprogrammed default
   216  30000B                     	org	3145739
   217  30000B  FF                 	db	255
   218                           tosu	equ	0xFFF
   219                           tosh	equ	0xFFE
   220                           tosl	equ	0xFFD
   221                           stkptr	equ	0xFFC
   222                           pclatu	equ	0xFFB
   223                           pclath	equ	0xFFA
   224                           pcl	equ	0xFF9
   225                           tblptru	equ	0xFF8
   226                           tblptrh	equ	0xFF7
   227                           tblptrl	equ	0xFF6
   228                           tablat	equ	0xFF5
   229                           prodh	equ	0xFF4
   230                           prodl	equ	0xFF3
   231                           indf0	equ	0xFEF
   232                           postinc0	equ	0xFEE
   233                           postdec0	equ	0xFED
   234                           preinc0	equ	0xFEC
   235                           plusw0	equ	0xFEB
   236                           fsr0h	equ	0xFEA
   237                           fsr0l	equ	0xFE9
   238                           wreg	equ	0xFE8
   239                           indf1	equ	0xFE7
   240                           postinc1	equ	0xFE6
   241                           postdec1	equ	0xFE5
   242                           preinc1	equ	0xFE4
   243                           plusw1	equ	0xFE3
   244                           fsr1h	equ	0xFE2
   245                           fsr1l	equ	0xFE1
   246                           bsr	equ	0xFE0
   247                           indf2	equ	0xFDF
   248                           postinc2	equ	0xFDE
   249                           postdec2	equ	0xFDD
   250                           preinc2	equ	0xFDC
   251                           plusw2	equ	0xFDB
   252                           fsr2h	equ	0xFDA
   253                           fsr2l	equ	0xFD9
   254                           status	equ	0xFD8


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                               Thu Oct 26 20:39:46 2023

                           LATA 0F82                             LATC 0F84                            TRISA 0F87  
                          TRISC 0F89                           ANSELA 0F0C                           ANSELC 0F1C  
                         RC4PPS 0EF6                           RX1PPS 0EB0                          XXXXXXX 0000* 
                        isa$std 0001                         _config6 0000                       XXXXXXXXXX 0000* 
                      isa$xinst 0000  
