library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all; 

Entity Mux_10a1 is 

Port(S : IN std_logic_vector (3 downto 0);
	  A0,A1,A2,A3,A4,A5,A6,A7,A8,A9: In std_logic_vector (5 downto 0);
	  F: Out std_logic_vector (5 downto 0));
End Mux_10a1;

Architecture sol of Mux_10a1 is 
Begin 
end sol;
