<module name="ENCODER0_REG_DEBLOCKER_CORE_0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ENCODER0_CR_DB_ALPHA_BETA_OFFSET" acronym="ENCODER0_CR_DB_ALPHA_BETA_OFFSET" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CR_H264_BETA_OFFSET" width="5" begin="9" end="5" resetval="0x0" description="FilterOffsetB" range="" rwaccess="RW"/>
    <bitfield id="CR_H264_ALPHA_OFFSET" width="5" begin="4" end="0" resetval="0x0" description="FilterOffsetA" range="" rwaccess="RW"/>
  </register>
  <register id="ENCODER0_CR_DB_BUF_STATE" acronym="ENCODER0_CR_DB_BUF_STATE" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CR_BUSY" width="1" begin="27" end="27" resetval="0x0" description="0: Deblocking filter is not busy" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="27" begin="26" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ENCODER0_CR_DB_CMD_FIFO_SIG" acronym="ENCODER0_CR_DB_CMD_FIFO_SIG" offset="0xC" width="32" description="">
    <bitfield id="CR_CMD_IN_SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="Signature analysis register for commands into the deblocker" range="" rwaccess="R"/>
  </register>
  <register id="ENCODER0_CR_DB_INPUT_SIG" acronym="ENCODER0_CR_DB_INPUT_SIG" offset="0x10" width="32" description="">
    <bitfield id="CR_DATA_IN_SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="Signature analysis register for the data into the deblocker" range="" rwaccess="R"/>
  </register>
  <register id="ENCODER0_CR_DB_OUTPUT_SIG" acronym="ENCODER0_CR_DB_OUTPUT_SIG" offset="0x14" width="32" description="">
    <bitfield id="CR_DATA_OUT_SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="Signature analysis register for the data out of the deblocker" range="" rwaccess="R"/>
  </register>
  <register id="ENCODER0_CR_DB_DIAG" acronym="ENCODER0_CR_DB_DIAG" offset="0x18" width="32" description="">
    <bitfield id="CR_DIAG" width="32" begin="31" end="0" resetval="0x11000000" description="Deblocker diagnostics register [debug only]" range="" rwaccess="R"/>
  </register>
  <register id="ENCODER0_CR_DB_SIG_ADDR" acronym="ENCODER0_CR_DB_SIG_ADDR" offset="0x1C" width="32" description="">
    <bitfield id="CR_ADDR_OUT_SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="Signature analysis register for the addresses output from the deblocker" range="" rwaccess="R"/>
  </register>
  <register id="ENCODER0_CR_DB_START" acronym="ENCODER0_CR_DB_START" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CR_FLUSH" width="1" begin="1" end="1" resetval="0x0" description="Pulse high to flush the deblocker pipeline to memory" range="" rwaccess="RW"/>
    <bitfield id="CR_START" width="1" begin="0" end="0" resetval="0x0" description="Pulse high to start processing a macroblock" range="" rwaccess="RW"/>
  </register>
  <register id="ENCODER0_CR_DB_RESET" acronym="ENCODER0_CR_DB_RESET" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CR_RESET" width="1" begin="0" end="0" resetval="0x0" description="0: Deblocker is not reset" range="" rwaccess="RW"/>
  </register>
  <register id="ENCODER0_CR_DB_DISABLE_DEBLOCK_IDC" acronym="ENCODER0_CR_DB_DISABLE_DEBLOCK_IDC" offset="0x2C" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CR_DISABLE_FILTER_SLICETOP" width="1" begin="2" end="2" resetval="0x0" description="0: normal" range="" rwaccess="RW"/>
    <bitfield id="CR_DISABLE_DEBLOCK_IDC" width="2" begin="1" end="0" resetval="0x0" description="0x0: deblock all edges [except picture edges]" range="" rwaccess="RW"/>
  </register>
  <register id="ENCODER0_CR_DB_STATUS" acronym="ENCODER0_CR_DB_STATUS" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CR_MODULE_BUSY" width="1" begin="3" end="3" resetval="0x0" description="0: Deblocker is not busy" range="" rwaccess="R"/>
    <bitfield id="CR_Y_PLANE_DONE" width="1" begin="2" end="2" resetval="0x0" description="Y plane processing is finished" range="" rwaccess="R"/>
    <bitfield id="CR_U_PLANE_DONE" width="1" begin="1" end="1" resetval="0x0" description="U plane processing is finished" range="" rwaccess="R"/>
    <bitfield id="CR_V_PLANE_DONE" width="1" begin="0" end="0" resetval="0x0" description="V plane processing is finished" range="" rwaccess="R"/>
  </register>
  <register id="ENCODER0_CR_DB_PERFORMANCE_0" acronym="ENCODER0_CR_DB_PERFORMANCE_0" offset="0x34" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CR_WORST_MB_TYPE" width="2" begin="17" end="16" resetval="0x0" description="The MB type of the worst MB." range="" rwaccess="R"/>
    <bitfield id="CR_WORST_MB_CYCLES" width="16" begin="15" end="0" resetval="0x0" description="The number of cycles taken to process the worst MB." range="" rwaccess="R"/>
  </register>
  <register id="ENCODER0_CR_DB_PERFORMANCE_1" acronym="ENCODER0_CR_DB_PERFORMANCE_1" offset="0x38" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CR_WORST_MB_NUMBER" width="22" begin="21" end="0" resetval="0x0" description="The linear MB number of the worst MB." range="" rwaccess="R"/>
  </register>
  <register id="ENCODER0_CR_DB_PERFORMANCE_RESET" acronym="ENCODER0_CR_DB_PERFORMANCE_RESET" offset="0x3C" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CR_DISABLE_COUNTERS" width="1" begin="1" end="1" resetval="0x0" description="The performance cycle counters should not be clocked when this bit is '1'" range="" rwaccess="RW"/>
    <bitfield id="CR_WORST_MB_RESET" width="1" begin="0" end="0" resetval="0x0" description="Writing this single bit with the value '1' clears both performance registers and resets the worst MB Num counter" range="" rwaccess="RW"/>
  </register>
</module>
