
*** Running vivado
    with args -log design_1_my_uart_int_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_my_uart_int_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_my_uart_int_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/andrea/SE_workspace/UART_int/ip_repo/my_uart_int_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/andrea/VIvado/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_my_uart_int_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18852 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.988 ; gain = 0.910 ; free physical = 8397 ; free virtual = 13823
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_my_uart_int_0_0' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ip/design_1_my_uart_int_0_0/synth/design_1_my_uart_int_0_0.vhd:106]
	Parameter C_S_AXI_INTR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INTR_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 2 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: 32'b00001111111111111111111111111100 
	Parameter C_INTR_ACTIVE_STATE bound to: 32'b01111111111111111111111111111110 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter baudrate bound to: 9600 - type: integer 
	Parameter clock_freq bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'my_uart_int_v1_0' declared at '/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0.vhd:5' bound to instance 'U0' of component 'my_uart_int_v1_0' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ip/design_1_my_uart_int_0_0/synth/design_1_my_uart_int_0_0.vhd:230]
INFO: [Synth 8-638] synthesizing module 'my_uart_int_v1_0' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0.vhd:84]
	Parameter baudrate bound to: 9600 - type: integer 
	Parameter clock_freq bound to: 50000000 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_INTR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INTR_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 2 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: 268435452 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: 2147483646 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
	Parameter baudrate bound to: 9600 - type: integer 
	Parameter clock_freq bound to: 50000000 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'my_uart_int_v1_0_S00_AXI' declared at '/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0_S00_AXI.vhd:5' bound to instance 'my_uart_int_v1_0_S00_AXI_inst' of component 'my_uart_int_v1_0_S00_AXI' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0.vhd:167]
INFO: [Synth 8-638] synthesizing module 'my_uart_int_v1_0_S00_AXI' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0_S00_AXI.vhd:90]
	Parameter baudrate bound to: 9600 - type: integer 
	Parameter clock_freq bound to: 50000000 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0_S00_AXI.vhd:249]
INFO: [Synth 8-226] default block is never used [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0_S00_AXI.vhd:379]
	Parameter baudrate bound to: 9600 - type: integer 
	Parameter clock_freq bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'UART' declared at '/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/UART.vhd:32' bound to instance 'inst_uart' of component 'UART' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0_S00_AXI.vhd:415]
INFO: [Synth 8-638] synthesizing module 'UART' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/UART.vhd:49]
	Parameter baudrate bound to: 9600 - type: integer 
	Parameter clock_freq bound to: 50000000 - type: integer 
	Parameter N bound to: 162 - type: integer 
INFO: [Synth 8-3491] module 'clock_mod' declared at '/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/clock_mod.vhd:34' bound to instance 'BAUDGENERATOR' of component 'clock_mod' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/UART.vhd:116]
INFO: [Synth 8-638] synthesizing module 'clock_mod' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/clock_mod.vhd:40]
	Parameter N bound to: 162 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_mod' (1#1) [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/clock_mod.vhd:40]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'clock_mod' declared at '/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/clock_mod.vhd:34' bound to instance 'tx_clock_mod' of component 'clock_mod' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/UART.vhd:121]
INFO: [Synth 8-638] synthesizing module 'clock_mod__parameterized1' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/clock_mod.vhd:40]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_mod__parameterized1' (1#1) [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/clock_mod.vhd:40]
WARNING: [Synth 8-5640] Port 'tx_started' is missing in component declaration [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/UART.vhd:66]
INFO: [Synth 8-3491] module 'tx_cu' declared at '/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/tx_fsm.vhd:32' bound to instance 'TX_UART' of component 'tx_cu' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/UART.vhd:127]
INFO: [Synth 8-638] synthesizing module 'tx_cu' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/tx_fsm.vhd:42]
	Parameter n_bits bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'shift_register' declared at '/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/shift_register.vhd:32' bound to instance 'TX_shift_register' of component 'shift_register' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/tx_fsm.vhd:87]
INFO: [Synth 8-638] synthesizing module 'shift_register' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/shift_register.vhd:45]
	Parameter n_bits bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_register' (2#1) [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/shift_register.vhd:45]
	Parameter N bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'counter_modN' declared at '/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/counter_modN.vhd:33' bound to instance 'TX_counter' of component 'counter_modN' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/tx_fsm.vhd:97]
INFO: [Synth 8-638] synthesizing module 'counter_modN' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/counter_modN.vhd:43]
	Parameter N bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_modN' (3#1) [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/counter_modN.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'tx_cu' (4#1) [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/tx_fsm.vhd:42]
INFO: [Synth 8-3491] module 'rx_cu' declared at '/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/rx_cu.vhd:32' bound to instance 'RX_UART' of component 'rx_cu' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/UART.vhd:136]
INFO: [Synth 8-638] synthesizing module 'rx_cu' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/rx_cu.vhd:46]
	Parameter n_bits bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'shift_register_SIPO' declared at '/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/shift_register_SIPO.vhd:33' bound to instance 'RX_shift_register_SIPO' of component 'shift_register_SIPO' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/rx_cu.vhd:91]
INFO: [Synth 8-638] synthesizing module 'shift_register_SIPO' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/shift_register_SIPO.vhd:44]
	Parameter n_bits bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_register_SIPO' (5#1) [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/shift_register_SIPO.vhd:44]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'counter_modN' declared at '/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/counter_modN.vhd:33' bound to instance 'counter_mod8' of component 'counter_modN' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/rx_cu.vhd:101]
INFO: [Synth 8-638] synthesizing module 'counter_modN__parameterized1' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/counter_modN.vhd:43]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_modN__parameterized1' (5#1) [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/counter_modN.vhd:43]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'counter_modN' declared at '/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/counter_modN.vhd:33' bound to instance 'counter_mod16' of component 'counter_modN' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/rx_cu.vhd:109]
INFO: [Synth 8-638] synthesizing module 'counter_modN__parameterized3' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/counter_modN.vhd:43]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_modN__parameterized3' (5#1) [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/counter_modN.vhd:43]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'counter_modN' declared at '/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/counter_modN.vhd:33' bound to instance 'bit_counter' of component 'counter_modN' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/rx_cu.vhd:117]
INFO: [Synth 8-638] synthesizing module 'counter_modN__parameterized5' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/counter_modN.vhd:43]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_modN__parameterized5' (5#1) [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/counter_modN.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'rx_cu' (6#1) [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/rx_cu.vhd:46]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'd_ff_register' declared at '/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/d_ff_register.vhd:32' bound to instance 'Holding_register' of component 'd_ff_register' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/UART.vhd:148]
INFO: [Synth 8-638] synthesizing module 'd_ff_register' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/d_ff_register.vhd:41]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_ff_register' (7#1) [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/d_ff_register.vhd:41]
INFO: [Synth 8-3491] module 'edge_detector' declared at '/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/edge_detector.vhd:4' bound to instance 'inst_edge_detector' of component 'edge_detector' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/UART.vhd:156]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/edge_detector.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (8#1) [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/edge_detector.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'UART' (9#1) [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/UART.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0_S00_AXI.vhd:244]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0_S00_AXI.vhd:245]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0_S00_AXI.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'my_uart_int_v1_0_S00_AXI' (10#1) [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 2 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: 268435452 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: 2147483646 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'my_uart_int_v1_0_S_AXI_INTR' declared at '/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0_S_AXI_INTR.vhd:5' bound to instance 'my_uart_int_v1_0_S_AXI_INTR_inst' of component 'my_uart_int_v1_0_S_AXI_INTR' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0.vhd:203]
INFO: [Synth 8-638] synthesizing module 'my_uart_int_v1_0_S_AXI_INTR' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0_S_AXI_INTR.vhd:99]
	Parameter width bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 2 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: 268435452 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: 2147483646 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'edge_detector' declared at '/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/src/edge_detector.vhd:4' bound to instance 'inst_edge_det' of component 'edge_detector' [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0_S_AXI_INTR.vhd:747]
WARNING: [Synth 8-6014] Unused sequential element intr_all_ff_reg was removed.  [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0_S_AXI_INTR.vhd:546]
INFO: [Synth 8-256] done synthesizing module 'my_uart_int_v1_0_S_AXI_INTR' (11#1) [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0_S_AXI_INTR.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'my_uart_int_v1_0' (12#1) [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'design_1_my_uart_int_0_0' (13#1) [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ip/design_1_my_uart_int_0_0/synth/design_1_my_uart_int_0_0.vhd:106]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design my_uart_int_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1437.738 ; gain = 47.660 ; free physical = 8408 ; free virtual = 13835
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1437.738 ; gain = 47.660 ; free physical = 8410 ; free virtual = 13837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1437.738 ; gain = 47.660 ; free physical = 8410 ; free virtual = 13837
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1780.379 ; gain = 0.000 ; free physical = 8171 ; free virtual = 13597
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1780.379 ; gain = 0.000 ; free physical = 8171 ; free virtual = 13597
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1782.379 ; gain = 2.000 ; free physical = 8169 ; free virtual = 13596
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1782.379 ; gain = 392.301 ; free physical = 8239 ; free virtual = 13666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1782.379 ; gain = 392.301 ; free physical = 8239 ; free virtual = 13666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1782.379 ; gain = 392.301 ; free physical = 8241 ; free virtual = 13668
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clock_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "clock_tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_hit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'tx_cu'
INFO: [Synth 8-5544] ROM "reset_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_started" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_busy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_hit" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_hit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_hit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'rx_cu'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                transmit |                               10 |                               10
             reset_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'tx_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              first_idle |                          0000001 |                              000
             eight_delay |                          0000010 |                              010
         wait_for_centre |                          0000100 |                              011
                 get_bit |                          0001000 |                              100
              check_stop |                          0010000 |                              101
               rda_state |                          0100000 |                              110
                    idle |                          1000000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'rx_cu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1782.379 ; gain = 392.301 ; free physical = 8232 ; free virtual = 13659
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_mod 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_mod__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift_register 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_modN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tx_cu 
Detailed RTL Component Info : 
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module shift_register_SIPO 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module counter_modN__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_modN__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_modN__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rx_cu 
Detailed RTL Component Info : 
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 6     
Module d_ff_register 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module edge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module my_uart_int_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module my_uart_int_v1_0_S_AXI_INTR 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/tx_clock_mod/clock_tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_counter/counter_hit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod8/counter_hit" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod16/counter_hit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/RX_UART/bit_counter/counter_hit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/BAUDGENERATOR/clock_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_uart_int_0_0 has port s_axi_intr_rdata[2] driven by constant 0
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_awprot[2]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_awprot[1]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_awprot[0]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[31]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[30]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[29]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[28]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[27]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[26]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[25]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[24]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[23]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[22]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[21]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[20]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[19]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[18]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[17]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[16]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[15]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[14]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[13]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[12]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[11]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[10]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[9]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[8]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[7]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[6]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[5]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[4]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[3]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wdata[2]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wstrb[3]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wstrb[2]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wstrb[1]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_wstrb[0]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_arprot[2]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_arprot[1]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s_axi_intr_arprot[0]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_my_uart_int_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/my_uart_int_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_shift_register/tmp_sig_reg[10] )
INFO: [Synth 8-3886] merging instance 'U0/my_uart_int_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/my_uart_int_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/my_uart_int_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/my_uart_int_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/my_uart_int_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/my_uart_int_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/my_uart_int_v1_0_S_AXI_INTR_inst/axi_rresp_reg[0]' (FDRE) to 'U0/my_uart_int_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/my_uart_int_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/my_uart_int_v1_0_S_AXI_INTR_inst/axi_bresp_reg[0]' (FDRE) to 'U0/my_uart_int_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/my_uart_int_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1782.379 ; gain = 392.301 ; free physical = 8220 ; free virtual = 13649
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1782.379 ; gain = 392.301 ; free physical = 8093 ; free virtual = 13522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1782.379 ; gain = 392.301 ; free physical = 8093 ; free virtual = 13522
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\U0/my_uart_int_v1_0_S_AXI_INTR_inst/gen_intr_reg[0].reg_global_intr_en_reg[0] ) from module (design_1_my_uart_int_0_0) as it is equivalent to (\U0/my_uart_int_v1_0_S_AXI_INTR_inst/gen_intr_reg[1].reg_global_intr_en_reg[0] ) and driving same net [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0_S_AXI_INTR.vhd:256]
INFO: [Synth 8-4765] Removing register instance (\U0/my_uart_int_v1_0_S_AXI_INTR_inst/gen_intr_detection[0].gen_irq_level.irq_level_high.s_irq_lvl_reg ) from module (design_1_my_uart_int_0_0) as it is equivalent to (\U0/my_uart_int_v1_0_S_AXI_INTR_inst/gen_intr_detection[1].gen_irq_level.irq_level_high.s_irq_lvl_reg ) and driving same net [/home/andrea/SE_workspace/UART_int/UART_int.srcs/sources_1/bd/design_1/ipshared/421c/hdl/my_uart_int_v1_0_S_AXI_INTR.vhd:672]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1782.379 ; gain = 392.301 ; free physical = 8092 ; free virtual = 13520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1782.379 ; gain = 392.301 ; free physical = 8092 ; free virtual = 13521
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1782.379 ; gain = 392.301 ; free physical = 8092 ; free virtual = 13521
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1782.379 ; gain = 392.301 ; free physical = 8092 ; free virtual = 13521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1782.379 ; gain = 392.301 ; free physical = 8092 ; free virtual = 13521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1782.379 ; gain = 392.301 ; free physical = 8092 ; free virtual = 13521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1782.379 ; gain = 392.301 ; free physical = 8092 ; free virtual = 13521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     7|
|2     |LUT2 |    24|
|3     |LUT3 |    19|
|4     |LUT4 |    73|
|5     |LUT5 |    14|
|6     |LUT6 |    25|
|7     |FDCE |    31|
|8     |FDRE |   164|
|9     |FDSE |    18|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------------+------+
|      |Instance                             |Module                       |Cells |
+------+-------------------------------------+-----------------------------+------+
|1     |top                                  |                             |   375|
|2     |  U0                                 |my_uart_int_v1_0             |   375|
|3     |    my_uart_int_v1_0_S00_AXI_inst    |my_uart_int_v1_0_S00_AXI     |   303|
|4     |      inst_uart                      |UART                         |   153|
|5     |        BAUDGENERATOR                |clock_mod                    |    22|
|6     |        Holding_register             |d_ff_register                |    14|
|7     |        RX_UART                      |rx_cu                        |    63|
|8     |          RX_shift_register_SIPO     |shift_register_SIPO          |    16|
|9     |          bit_counter                |counter_modN__parameterized5 |    13|
|10    |          counter_mod16              |counter_modN__parameterized3 |    13|
|11    |          counter_mod8               |counter_modN__parameterized1 |     9|
|12    |        TX_UART                      |tx_cu                        |    41|
|13    |          TX_counter                 |counter_modN                 |    13|
|14    |          TX_shift_register          |shift_register               |    23|
|15    |        inst_edge_detector           |edge_detector_0              |     2|
|16    |        tx_clock_mod                 |clock_mod__parameterized1    |    11|
|17    |    my_uart_int_v1_0_S_AXI_INTR_inst |my_uart_int_v1_0_S_AXI_INTR  |    72|
|18    |      inst_edge_det                  |edge_detector                |     4|
+------+-------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1782.379 ; gain = 392.301 ; free physical = 8092 ; free virtual = 13521
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1782.379 ; gain = 47.660 ; free physical = 8148 ; free virtual = 13577
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1782.379 ; gain = 392.301 ; free physical = 8148 ; free virtual = 13577
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1782.379 ; gain = 0.000 ; free physical = 8086 ; free virtual = 13515
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
132 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1782.379 ; gain = 392.391 ; free physical = 8142 ; free virtual = 13571
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1782.379 ; gain = 0.000 ; free physical = 8142 ; free virtual = 13571
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andrea/SE_workspace/UART_int/UART_int.runs/design_1_my_uart_int_0_0_synth_1/design_1_my_uart_int_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_my_uart_int_0_0, cache-ID = 0b7f21fe9b8731c8
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1806.391 ; gain = 0.000 ; free physical = 8143 ; free virtual = 13573
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andrea/SE_workspace/UART_int/UART_int.runs/design_1_my_uart_int_0_0_synth_1/design_1_my_uart_int_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_my_uart_int_0_0_utilization_synth.rpt -pb design_1_my_uart_int_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  1 00:23:23 2019...
