--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/troy/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 351 paths analyzed, 93 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.459ns.
--------------------------------------------------------------------------------

Paths for end point state_0 (SLICE_X15Y22.A1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_counter_20 (FF)
  Destination:          state_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.408ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.233 - 0.249)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_counter_20 to state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.408   delay_counter<22>
                                                       delay_counter_20
    SLICE_X15Y25.A1      net (fanout=2)        0.602   delay_counter<20>
    SLICE_X15Y25.A       Tilo                  0.259   twenty_ms_enable<22>3
                                                       twenty_ms_enable<22>4
    SLICE_X15Y22.A1      net (fanout=3)        0.817   twenty_ms_enable<22>3
    SLICE_X15Y22.CLK     Tas                   0.322   state<2>
                                                       state_0_dpot
                                                       state_0
    -------------------------------------------------  ---------------------------
    Total                                      2.408ns (0.989ns logic, 1.419ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_counter_18 (FF)
  Destination:          state_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.250ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_counter_18 to state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.CQ      Tcko                  0.408   delay_counter<19>
                                                       delay_counter_18
    SLICE_X15Y25.A2      net (fanout=2)        0.444   delay_counter<18>
    SLICE_X15Y25.A       Tilo                  0.259   twenty_ms_enable<22>3
                                                       twenty_ms_enable<22>4
    SLICE_X15Y22.A1      net (fanout=3)        0.817   twenty_ms_enable<22>3
    SLICE_X15Y22.CLK     Tas                   0.322   state<2>
                                                       state_0_dpot
                                                       state_0
    -------------------------------------------------  ---------------------------
    Total                                      2.250ns (0.989ns logic, 1.261ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_counter_22 (FF)
  Destination:          state_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.246ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.233 - 0.249)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_counter_22 to state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.CQ      Tcko                  0.408   delay_counter<22>
                                                       delay_counter_22
    SLICE_X15Y25.A4      net (fanout=2)        0.440   delay_counter<22>
    SLICE_X15Y25.A       Tilo                  0.259   twenty_ms_enable<22>3
                                                       twenty_ms_enable<22>4
    SLICE_X15Y22.A1      net (fanout=3)        0.817   twenty_ms_enable<22>3
    SLICE_X15Y22.CLK     Tas                   0.322   state<2>
                                                       state_0_dpot
                                                       state_0
    -------------------------------------------------  ---------------------------
    Total                                      2.246ns (0.989ns logic, 1.257ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point state_2 (SLICE_X15Y22.D4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_counter_20 (FF)
  Destination:          state_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.208ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.233 - 0.249)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_counter_20 to state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.408   delay_counter<22>
                                                       delay_counter_20
    SLICE_X15Y25.A1      net (fanout=2)        0.602   delay_counter<20>
    SLICE_X15Y25.A       Tilo                  0.259   twenty_ms_enable<22>3
                                                       twenty_ms_enable<22>4
    SLICE_X15Y22.D4      net (fanout=3)        0.617   twenty_ms_enable<22>3
    SLICE_X15Y22.CLK     Tas                   0.322   state<2>
                                                       state_2_dpot
                                                       state_2
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (0.989ns logic, 1.219ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_counter_18 (FF)
  Destination:          state_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.050ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_counter_18 to state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.CQ      Tcko                  0.408   delay_counter<19>
                                                       delay_counter_18
    SLICE_X15Y25.A2      net (fanout=2)        0.444   delay_counter<18>
    SLICE_X15Y25.A       Tilo                  0.259   twenty_ms_enable<22>3
                                                       twenty_ms_enable<22>4
    SLICE_X15Y22.D4      net (fanout=3)        0.617   twenty_ms_enable<22>3
    SLICE_X15Y22.CLK     Tas                   0.322   state<2>
                                                       state_2_dpot
                                                       state_2
    -------------------------------------------------  ---------------------------
    Total                                      2.050ns (0.989ns logic, 1.061ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_counter_22 (FF)
  Destination:          state_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.046ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.233 - 0.249)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_counter_22 to state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.CQ      Tcko                  0.408   delay_counter<22>
                                                       delay_counter_22
    SLICE_X15Y25.A4      net (fanout=2)        0.440   delay_counter<22>
    SLICE_X15Y25.A       Tilo                  0.259   twenty_ms_enable<22>3
                                                       twenty_ms_enable<22>4
    SLICE_X15Y22.D4      net (fanout=3)        0.617   twenty_ms_enable<22>3
    SLICE_X15Y22.CLK     Tas                   0.322   state<2>
                                                       state_2_dpot
                                                       state_2
    -------------------------------------------------  ---------------------------
    Total                                      2.046ns (0.989ns logic, 1.057ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point state_1 (SLICE_X15Y22.C5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_counter_20 (FF)
  Destination:          state_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.137ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.233 - 0.249)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_counter_20 to state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.408   delay_counter<22>
                                                       delay_counter_20
    SLICE_X15Y25.A1      net (fanout=2)        0.602   delay_counter<20>
    SLICE_X15Y25.A       Tilo                  0.259   twenty_ms_enable<22>3
                                                       twenty_ms_enable<22>4
    SLICE_X15Y22.C5      net (fanout=3)        0.546   twenty_ms_enable<22>3
    SLICE_X15Y22.CLK     Tas                   0.322   state<2>
                                                       state_1_dpot
                                                       state_1
    -------------------------------------------------  ---------------------------
    Total                                      2.137ns (0.989ns logic, 1.148ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_counter_18 (FF)
  Destination:          state_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.979ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_counter_18 to state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.CQ      Tcko                  0.408   delay_counter<19>
                                                       delay_counter_18
    SLICE_X15Y25.A2      net (fanout=2)        0.444   delay_counter<18>
    SLICE_X15Y25.A       Tilo                  0.259   twenty_ms_enable<22>3
                                                       twenty_ms_enable<22>4
    SLICE_X15Y22.C5      net (fanout=3)        0.546   twenty_ms_enable<22>3
    SLICE_X15Y22.CLK     Tas                   0.322   state<2>
                                                       state_1_dpot
                                                       state_1
    -------------------------------------------------  ---------------------------
    Total                                      1.979ns (0.989ns logic, 0.990ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_counter_22 (FF)
  Destination:          state_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.975ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.233 - 0.249)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_counter_22 to state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.CQ      Tcko                  0.408   delay_counter<22>
                                                       delay_counter_22
    SLICE_X15Y25.A4      net (fanout=2)        0.440   delay_counter<22>
    SLICE_X15Y25.A       Tilo                  0.259   twenty_ms_enable<22>3
                                                       twenty_ms_enable<22>4
    SLICE_X15Y22.C5      net (fanout=3)        0.546   twenty_ms_enable<22>3
    SLICE_X15Y22.CLK     Tas                   0.322   state<2>
                                                       state_1_dpot
                                                       state_1
    -------------------------------------------------  ---------------------------
    Total                                      1.975ns (0.989ns logic, 0.986ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point state_2 (SLICE_X15Y22.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_2 (FF)
  Destination:          state_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_2 to state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.DQ      Tcko                  0.198   state<2>
                                                       state_2
    SLICE_X15Y22.D6      net (fanout=3)        0.025   state<2>
    SLICE_X15Y22.CLK     Tah         (-Th)    -0.215   state<2>
                                                       state_2_dpot
                                                       state_2
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point delay_counter_5 (SLICE_X14Y22.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               delay_counter_5 (FF)
  Destination:          delay_counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: delay_counter_5 to delay_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.BQ      Tcko                  0.200   delay_counter<7>
                                                       delay_counter_5
    SLICE_X14Y22.B5      net (fanout=2)        0.075   delay_counter<5>
    SLICE_X14Y22.CLK     Tah         (-Th)    -0.234   delay_counter<7>
                                                       delay_counter<5>_rt
                                                       Mcount_delay_counter_cy<7>
                                                       delay_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point delay_counter_9 (SLICE_X14Y23.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               delay_counter_9 (FF)
  Destination:          delay_counter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: delay_counter_9 to delay_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.BQ      Tcko                  0.200   delay_counter<11>
                                                       delay_counter_9
    SLICE_X14Y23.B5      net (fanout=2)        0.075   delay_counter<9>
    SLICE_X14Y23.CLK     Tah         (-Th)    -0.234   delay_counter<11>
                                                       delay_counter<9>_rt
                                                       Mcount_delay_counter_cy<11>
                                                       delay_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: delay_counter<3>/CLK
  Logical resource: delay_counter_0/CK
  Location pin: SLICE_X14Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: delay_counter<3>/CLK
  Logical resource: delay_counter_1/CK
  Location pin: SLICE_X14Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.459|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 351 paths, 0 nets, and 75 connections

Design statistics:
   Minimum period:   2.459ns{1}   (Maximum frequency: 406.669MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep  5 18:30:45 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



