{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724436273763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724436273763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 23 15:04:33 2024 " "Processing started: Fri Aug 23 15:04:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724436273763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436273763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica05 -c pratica05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica05 -c pratica05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436273763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724436273967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724436273967 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Timer.v(10) " "Verilog HDL information at Timer.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Timer.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1724436280152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura " "Found entity 1: arquitetura" {  } { { "arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/arquitetura.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammemory.v 1 1 " "Found 1 design units, including 1 entities, in source file rammemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamMemory " "Found entity 1: RamMemory" {  } { { "RamMemory.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RamMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema " "Found entity 1: Sistema" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Sistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rompadrao.v 1 1 " "Found 1 design units, including 1 entities, in source file rompadrao.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomPadrao " "Found entity 1: RomPadrao" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RomPadrao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deconcatener.v 1 1 " "Found 1 design units, including 1 entities, in source file deconcatener.v" { { "Info" "ISGN_ENTITY_NAME" "1 Deconcatener " "Found entity 1: Deconcatener" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrada " "Found entity 1: Entrada" {  } { { "Entrada.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Entrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.v 1 1 " "Found 1 design units, including 1 entities, in source file saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 Saida " "Found entity 1: Saida" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phrasebank.v 1 1 " "Found 1 design units, including 1 entities, in source file phrasebank.v" { { "Info" "ISGN_ENTITY_NAME" "1 PhraseBank " "Found entity 1: PhraseBank" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file displaycontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayControlUnit " "Found entity 1: DisplayControlUnit" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/DisplayControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rowencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RowEncoder " "Found entity 1: RowEncoder" {  } { { "RowEncoder.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RowEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowcolencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rowcolencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RowColEncoder " "Found entity 1: RowColEncoder" {  } { { "RowColEncoder.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RowColEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ringcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RingCounter " "Found entity 1: RingCounter" {  } { { "RingCounter.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RingCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file keypadencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypadEncoder " "Found entity 1: keypadEncoder" {  } { { "keypadEncoder.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/keypadEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file colencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ColEncoder " "Found entity 1: ColEncoder" {  } { { "ColEncoder.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/ColEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arquitetura " "Elaborating entity \"arquitetura\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724436280183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrada Entrada:inst00 " "Elaborating entity \"Entrada\" for hierarchy \"Entrada:inst00\"" {  } { { "arquitetura.v" "inst00" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/arquitetura.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436280183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider Entrada:inst00\|ClockDivider:inst01 " "Elaborating entity \"ClockDivider\" for hierarchy \"Entrada:inst00\|ClockDivider:inst01\"" {  } { { "Entrada.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Entrada.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436280183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypadEncoder Entrada:inst00\|keypadEncoder:inst02 " "Elaborating entity \"keypadEncoder\" for hierarchy \"Entrada:inst00\|keypadEncoder:inst02\"" {  } { { "Entrada.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Entrada.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436280183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RingCounter Entrada:inst00\|keypadEncoder:inst02\|RingCounter:inst01 " "Elaborating entity \"RingCounter\" for hierarchy \"Entrada:inst00\|keypadEncoder:inst02\|RingCounter:inst01\"" {  } { { "keypadEncoder.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/keypadEncoder.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436280183 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "RingCounter.v(22) " "Verilog HDL warning at RingCounter.v(22): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RingCounter.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RingCounter.v" 22 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1724436280199 "|keypadEncoder|RingCounter:inst01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RowEncoder Entrada:inst00\|keypadEncoder:inst02\|RowEncoder:inst02 " "Elaborating entity \"RowEncoder\" for hierarchy \"Entrada:inst00\|keypadEncoder:inst02\|RowEncoder:inst02\"" {  } { { "keypadEncoder.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/keypadEncoder.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436280199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColEncoder Entrada:inst00\|keypadEncoder:inst02\|ColEncoder:inst03 " "Elaborating entity \"ColEncoder\" for hierarchy \"Entrada:inst00\|keypadEncoder:inst02\|ColEncoder:inst03\"" {  } { { "keypadEncoder.v" "inst03" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/keypadEncoder.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436280199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RowColEncoder Entrada:inst00\|keypadEncoder:inst02\|RowColEncoder:inst04 " "Elaborating entity \"RowColEncoder\" for hierarchy \"Entrada:inst00\|keypadEncoder:inst02\|RowColEncoder:inst04\"" {  } { { "keypadEncoder.v" "inst04" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/keypadEncoder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436280199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema Sistema:inst01 " "Elaborating entity \"Sistema\" for hierarchy \"Sistema:inst01\"" {  } { { "arquitetura.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/arquitetura.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436280199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit Sistema:inst01\|ControlUnit:inst00 " "Elaborating entity \"ControlUnit\" for hierarchy \"Sistema:inst01\|ControlUnit:inst00\"" {  } { { "Sistema.v" "inst00" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Sistema.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436280199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Sistema:inst01\|Timer:inst01 " "Elaborating entity \"Timer\" for hierarchy \"Sistema:inst01\|Timer:inst01\"" {  } { { "Sistema.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Sistema.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436280199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 timer.v(12) " "Verilog HDL assignment warning at timer.v(12): truncated value with size 8 to match size of target (7)" {  } { { "timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/timer.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724436280199 "|Sistema|Timer:inst01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 timer.v(17) " "Verilog HDL assignment warning at timer.v(17): truncated value with size 8 to match size of target (7)" {  } { { "timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/timer.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724436280199 "|Sistema|Timer:inst01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 timer.v(20) " "Verilog HDL assignment warning at timer.v(20): truncated value with size 8 to match size of target (7)" {  } { { "timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/timer.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724436280199 "|Sistema|Timer:inst01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamMemory Sistema:inst01\|RamMemory:inst02 " "Elaborating entity \"RamMemory\" for hierarchy \"Sistema:inst01\|RamMemory:inst02\"" {  } { { "Sistema.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Sistema.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436280199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Saida Saida:inst03 " "Elaborating entity \"Saida\" for hierarchy \"Saida:inst03\"" {  } { { "arquitetura.v" "inst03" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/arquitetura.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436280199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhraseBank Saida:inst03\|PhraseBank:inst01 " "Elaborating entity \"PhraseBank\" for hierarchy \"Saida:inst03\|PhraseBank:inst01\"" {  } { { "Saida.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Saida.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436280209 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Numbers.data_a 0 PhraseBank.v(17) " "Net \"Numbers.data_a\" at PhraseBank.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724436280209 "|arquitetura|Saida:inst03|PhraseBank:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Numbers.waddr_a 0 PhraseBank.v(17) " "Net \"Numbers.waddr_a\" at PhraseBank.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724436280209 "|arquitetura|Saida:inst03|PhraseBank:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RomState.data_a 0 PhraseBank.v(31) " "Net \"RomState.data_a\" at PhraseBank.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724436280209 "|arquitetura|Saida:inst03|PhraseBank:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RomState.waddr_a 0 PhraseBank.v(31) " "Net \"RomState.waddr_a\" at PhraseBank.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724436280209 "|arquitetura|Saida:inst03|PhraseBank:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Numbers.we_a 0 PhraseBank.v(17) " "Net \"Numbers.we_a\" at PhraseBank.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724436280209 "|arquitetura|Saida:inst03|PhraseBank:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RomState.we_a 0 PhraseBank.v(31) " "Net \"RomState.we_a\" at PhraseBank.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724436280209 "|arquitetura|Saida:inst03|PhraseBank:inst01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Deconcatener Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00 " "Elaborating entity \"Deconcatener\" for hierarchy \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\"" {  } { { "PhraseBank.v" "inst00" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436280209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(7) " "Verilog HDL assignment warning at Deconcatener.v(7): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724436280209 "|Saida|PhraseBank:inst01|Deconcatener:inst00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(8) " "Verilog HDL assignment warning at Deconcatener.v(8): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724436280209 "|Saida|PhraseBank:inst01|Deconcatener:inst00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(10) " "Verilog HDL assignment warning at Deconcatener.v(10): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724436280209 "|Saida|PhraseBank:inst01|Deconcatener:inst00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(11) " "Verilog HDL assignment warning at Deconcatener.v(11): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724436280209 "|Saida|PhraseBank:inst01|Deconcatener:inst00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(13) " "Verilog HDL assignment warning at Deconcatener.v(13): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724436280209 "|Saida|PhraseBank:inst01|Deconcatener:inst00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Deconcatener.v(14) " "Verilog HDL assignment warning at Deconcatener.v(14): truncated value with size 32 to match size of target (4)" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724436280209 "|Saida|PhraseBank:inst01|Deconcatener:inst00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomPadrao Saida:inst03\|PhraseBank:inst01\|RomPadrao:inst01 " "Elaborating entity \"RomPadrao\" for hierarchy \"Saida:inst03\|PhraseBank:inst01\|RomPadrao:inst01\"" {  } { { "PhraseBank.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436280209 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.data_a 0 RomPadrao.v(8) " "Net \"phrase.data_a\" at RomPadrao.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RomPadrao.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724436280209 "|arquitetura|Saida:inst03|PhraseBank:inst01|RomPadrao:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.waddr_a 0 RomPadrao.v(8) " "Net \"phrase.waddr_a\" at RomPadrao.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RomPadrao.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724436280209 "|arquitetura|Saida:inst03|PhraseBank:inst01|RomPadrao:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.we_a 0 RomPadrao.v(8) " "Net \"phrase.we_a\" at RomPadrao.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RomPadrao.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724436280209 "|arquitetura|Saida:inst03|PhraseBank:inst01|RomPadrao:inst01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayControlUnit Saida:inst03\|DisplayControlUnit:inst02 " "Elaborating entity \"DisplayControlUnit\" for hierarchy \"Saida:inst03\|DisplayControlUnit:inst02\"" {  } { { "Saida.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Saida.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436280209 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sistema:inst01\|DataOut\[0\] " "Converted tri-state buffer \"Sistema:inst01\|DataOut\[0\]\" feeding internal logic into a wire" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Sistema.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1724436280324 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sistema:inst01\|DataOut\[1\] " "Converted tri-state buffer \"Sistema:inst01\|DataOut\[1\]\" feeding internal logic into a wire" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Sistema.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1724436280324 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sistema:inst01\|DataOut\[2\] " "Converted tri-state buffer \"Sistema:inst01\|DataOut\[2\]\" feeding internal logic into a wire" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Sistema.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1724436280324 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sistema:inst01\|DataOut\[3\] " "Converted tri-state buffer \"Sistema:inst01\|DataOut\[3\]\" feeding internal logic into a wire" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Sistema.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1724436280324 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sistema:inst01\|MemoryClock " "Converted tri-state buffer \"Sistema:inst01\|MemoryClock\" feeding internal logic into a wire" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Sistema.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1724436280324 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1724436280324 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Saida:inst03\|PhraseBank:inst01\|Numbers " "RAM logic \"Saida:inst03\|PhraseBank:inst01\|Numbers\" is uninferred due to inappropriate RAM size" {  } { { "PhraseBank.v" "Numbers" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1724436280366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Saida:inst03\|PhraseBank:inst01\|RomState " "RAM logic \"Saida:inst03\|PhraseBank:inst01\|RomState\" is uninferred due to inappropriate RAM size" {  } { { "PhraseBank.v" "RomState" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/PhraseBank.v" 31 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1724436280366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Saida:inst03\|PhraseBank:inst01\|RomPadrao:inst01\|phrase " "RAM logic \"Saida:inst03\|PhraseBank:inst01\|RomPadrao:inst01\|phrase\" is uninferred due to inappropriate RAM size" {  } { { "RomPadrao.v" "phrase" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RomPadrao.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1724436280366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Sistema:inst01\|RamMemory:inst02\|RamBlock " "RAM logic \"Sistema:inst01\|RamMemory:inst02\|RamBlock\" is uninferred due to inappropriate RAM size" {  } { { "RamMemory.v" "RamBlock" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/RamMemory.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1724436280366 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1724436280366 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/pratica05.ram0_PhraseBank_af041c1.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/pratica05.ram0_PhraseBank_af041c1.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1724436280366 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4 3 C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/pratica05.ram1_PhraseBank_af041c1.hdl.mif " "Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File \"C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/pratica05.ram1_PhraseBank_af041c1.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1724436280366 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div0\"" {  } { { "Deconcatener.v" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724436280434 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod0\"" {  } { { "Deconcatener.v" "Mod0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724436280434 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div2\"" {  } { { "Deconcatener.v" "Div2" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724436280434 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod2\"" {  } { { "Deconcatener.v" "Mod2" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724436280434 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Div1\"" {  } { { "Deconcatener.v" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724436280434 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|Mod1\"" {  } { { "Deconcatener.v" "Mod1" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724436280434 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1724436280434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Div0\"" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436280466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Div0 " "Instantiated megafunction \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724436280466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724436280466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724436280466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724436280466 ""}  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724436280466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fhm " "Found entity 1: lpm_divide_fhm" {  } { { "db/lpm_divide_fhm.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/lpm_divide_fhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_24f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_24f " "Found entity 1: alt_u_div_24f" {  } { { "db/alt_u_div_24f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/alt_u_div_24f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Mod0\"" {  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436280560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Mod0 " "Instantiated megafunction \"Saida:inst03\|PhraseBank:inst01\|Deconcatener:inst00\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724436280560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724436280560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724436280560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724436280560 ""}  } { { "Deconcatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/Deconcatener.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724436280560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i9m " "Found entity 1: lpm_divide_i9m" {  } { { "db/lpm_divide_i9m.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/db/lpm_divide_i9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724436280591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436280591 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724436280717 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/arquitetura.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724436280780 "|arquitetura|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Blon VCC " "Pin \"LCD_Blon\" is stuck at VCC" {  } { { "arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/arquitetura.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724436280780 "|arquitetura|LCD_Blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_On VCC " "Pin \"LCD_On\" is stuck at VCC" {  } { { "arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica05/arquitetura.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724436280780 "|arquitetura|LCD_On"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1724436280780 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724436280842 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724436281282 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/welly/Documents/GitHub/LT39A/pratica05/output_files/pratica05.map.smsg " "Generated suppressed messages file C:/Users/welly/Documents/GitHub/LT39A/pratica05/output_files/pratica05.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436281308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724436281377 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724436281377 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "461 " "Implemented 461 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724436281424 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724436281424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "435 " "Implemented 435 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724436281424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724436281424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724436281424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 23 15:04:41 2024 " "Processing ended: Fri Aug 23 15:04:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724436281424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724436281424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724436281424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724436281424 ""}
