0.6
2019.2
Nov  6 2019
21:57:16
C:/longxin/StarryCPU/minicpu_env/miniCPU/minicpu_top.v,1720361432,verilog,,C:/longxin/StarryCPU/minicpu_env/miniCPU/regfile.v,,minicpu_top,,,,,,,,
C:/longxin/StarryCPU/minicpu_env/miniCPU/regfile.v,1720361432,verilog,,C:/longxin/StarryCPU/minicpu_env/soc_verify/rtl/soc_mini_top.v,,regfile,,,,,,,,
C:/longxin/StarryCPU/minicpu_env/miniCPU/tools.v,1720361432,verilog,,C:/longxin/StarryCPU/minicpu_env/soc_verify/testbench/mycpu_tb.v,,decoder_2_4;decoder_4_16;decoder_5_32;decoder_6_64,,,,,,,,
C:/longxin/StarryCPU/minicpu_env/soc_verify/rtl/CONFREG/confreg.v,1720361432,verilog,,C:/longxin/StarryCPU/minicpu_env/miniCPU/minicpu_top.v,,confreg,,,,,,,,
C:/longxin/StarryCPU/minicpu_env/soc_verify/rtl/soc_mini_top.v,1720361432,verilog,,C:/longxin/StarryCPU/minicpu_env/miniCPU/tools.v,,soc_mini_top,,,,,,,,
C:/longxin/StarryCPU/minicpu_env/soc_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v,1720361432,verilog,,C:/longxin/StarryCPU/minicpu_env/soc_verify/rtl/xilinx_ip/inst_ram/inst_ram_stub.v,,inst_ram_dist_mem_gen_v8_0_12;inst_ram_dist_mem_gen_v8_0_12_synth;inst_ram_spram,,,,,,,,
C:/longxin/StarryCPU/minicpu_env/soc_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1720369976,verilog,,C:/longxin/StarryCPU/minicpu_env/soc_verify/rtl/CONFREG/confreg.v,,inst_ram,,,,,,,,
C:/longxin/StarryCPU/minicpu_env/soc_verify/rtl/xilinx_ip/inst_ram/simulation/dist_mem_gen_v8_0.v,1720361432,verilog,,C:/longxin/StarryCPU/minicpu_env/soc_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v,,dist_mem_gen_v8_0_12,,,,,,,,
C:/longxin/StarryCPU/minicpu_env/soc_verify/run_vivado/project/loongson.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/longxin/StarryCPU/minicpu_env/soc_verify/testbench/mycpu_tb.v,1720361432,verilog,,,,tb_top,,,,,,,,
