

================================================================
== Vitis HLS Report for 'snn_top_hls_Pipeline_RESET_PRE'
================================================================
* Date:           Mon Dec  8 20:06:22 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.046 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |       10|       10|  0.100 us|  0.100 us|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RESET_PRE  |        8|        8|         1|          1|          1|     8|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     14|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       9|     41|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln363_fu_350_p2  |         +|   0|  0|  14|           7|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  14|           7|           4|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    7|         14|
    |i_fu_76               |   9|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   15|         30|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_76      |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+--------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_RESET_PRE|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_RESET_PRE|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_RESET_PRE|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_RESET_PRE|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_RESET_PRE|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_RESET_PRE|  return value|
|p_ZL15pre_spike_times_0_address0   |  out|    3|   ap_memory|         p_ZL15pre_spike_times_0|         array|
|p_ZL15pre_spike_times_0_ce0        |  out|    1|   ap_memory|         p_ZL15pre_spike_times_0|         array|
|p_ZL15pre_spike_times_0_we0        |  out|    1|   ap_memory|         p_ZL15pre_spike_times_0|         array|
|p_ZL15pre_spike_times_0_d0         |  out|   32|   ap_memory|         p_ZL15pre_spike_times_0|         array|
|p_ZL15pre_spike_times_1_address0   |  out|    3|   ap_memory|         p_ZL15pre_spike_times_1|         array|
|p_ZL15pre_spike_times_1_ce0        |  out|    1|   ap_memory|         p_ZL15pre_spike_times_1|         array|
|p_ZL15pre_spike_times_1_we0        |  out|    1|   ap_memory|         p_ZL15pre_spike_times_1|         array|
|p_ZL15pre_spike_times_1_d0         |  out|   32|   ap_memory|         p_ZL15pre_spike_times_1|         array|
|p_ZL15pre_spike_times_2_address0   |  out|    3|   ap_memory|         p_ZL15pre_spike_times_2|         array|
|p_ZL15pre_spike_times_2_ce0        |  out|    1|   ap_memory|         p_ZL15pre_spike_times_2|         array|
|p_ZL15pre_spike_times_2_we0        |  out|    1|   ap_memory|         p_ZL15pre_spike_times_2|         array|
|p_ZL15pre_spike_times_2_d0         |  out|   32|   ap_memory|         p_ZL15pre_spike_times_2|         array|
|p_ZL15pre_spike_times_3_address0   |  out|    3|   ap_memory|         p_ZL15pre_spike_times_3|         array|
|p_ZL15pre_spike_times_3_ce0        |  out|    1|   ap_memory|         p_ZL15pre_spike_times_3|         array|
|p_ZL15pre_spike_times_3_we0        |  out|    1|   ap_memory|         p_ZL15pre_spike_times_3|         array|
|p_ZL15pre_spike_times_3_d0         |  out|   32|   ap_memory|         p_ZL15pre_spike_times_3|         array|
|p_ZL15pre_spike_times_4_address0   |  out|    3|   ap_memory|         p_ZL15pre_spike_times_4|         array|
|p_ZL15pre_spike_times_4_ce0        |  out|    1|   ap_memory|         p_ZL15pre_spike_times_4|         array|
|p_ZL15pre_spike_times_4_we0        |  out|    1|   ap_memory|         p_ZL15pre_spike_times_4|         array|
|p_ZL15pre_spike_times_4_d0         |  out|   32|   ap_memory|         p_ZL15pre_spike_times_4|         array|
|p_ZL15pre_spike_times_5_address0   |  out|    3|   ap_memory|         p_ZL15pre_spike_times_5|         array|
|p_ZL15pre_spike_times_5_ce0        |  out|    1|   ap_memory|         p_ZL15pre_spike_times_5|         array|
|p_ZL15pre_spike_times_5_we0        |  out|    1|   ap_memory|         p_ZL15pre_spike_times_5|         array|
|p_ZL15pre_spike_times_5_d0         |  out|   32|   ap_memory|         p_ZL15pre_spike_times_5|         array|
|p_ZL15pre_spike_times_6_address0   |  out|    3|   ap_memory|         p_ZL15pre_spike_times_6|         array|
|p_ZL15pre_spike_times_6_ce0        |  out|    1|   ap_memory|         p_ZL15pre_spike_times_6|         array|
|p_ZL15pre_spike_times_6_we0        |  out|    1|   ap_memory|         p_ZL15pre_spike_times_6|         array|
|p_ZL15pre_spike_times_6_d0         |  out|   32|   ap_memory|         p_ZL15pre_spike_times_6|         array|
|p_ZL15pre_spike_times_7_address0   |  out|    3|   ap_memory|         p_ZL15pre_spike_times_7|         array|
|p_ZL15pre_spike_times_7_ce0        |  out|    1|   ap_memory|         p_ZL15pre_spike_times_7|         array|
|p_ZL15pre_spike_times_7_we0        |  out|    1|   ap_memory|         p_ZL15pre_spike_times_7|         array|
|p_ZL15pre_spike_times_7_d0         |  out|   32|   ap_memory|         p_ZL15pre_spike_times_7|         array|
|p_ZL16post_spike_times_0_address0  |  out|    3|   ap_memory|        p_ZL16post_spike_times_0|         array|
|p_ZL16post_spike_times_0_ce0       |  out|    1|   ap_memory|        p_ZL16post_spike_times_0|         array|
|p_ZL16post_spike_times_0_we0       |  out|    1|   ap_memory|        p_ZL16post_spike_times_0|         array|
|p_ZL16post_spike_times_0_d0        |  out|   32|   ap_memory|        p_ZL16post_spike_times_0|         array|
|p_ZL16post_spike_times_1_address0  |  out|    3|   ap_memory|        p_ZL16post_spike_times_1|         array|
|p_ZL16post_spike_times_1_ce0       |  out|    1|   ap_memory|        p_ZL16post_spike_times_1|         array|
|p_ZL16post_spike_times_1_we0       |  out|    1|   ap_memory|        p_ZL16post_spike_times_1|         array|
|p_ZL16post_spike_times_1_d0        |  out|   32|   ap_memory|        p_ZL16post_spike_times_1|         array|
|p_ZL16post_spike_times_2_address0  |  out|    3|   ap_memory|        p_ZL16post_spike_times_2|         array|
|p_ZL16post_spike_times_2_ce0       |  out|    1|   ap_memory|        p_ZL16post_spike_times_2|         array|
|p_ZL16post_spike_times_2_we0       |  out|    1|   ap_memory|        p_ZL16post_spike_times_2|         array|
|p_ZL16post_spike_times_2_d0        |  out|   32|   ap_memory|        p_ZL16post_spike_times_2|         array|
|p_ZL16post_spike_times_3_address0  |  out|    3|   ap_memory|        p_ZL16post_spike_times_3|         array|
|p_ZL16post_spike_times_3_ce0       |  out|    1|   ap_memory|        p_ZL16post_spike_times_3|         array|
|p_ZL16post_spike_times_3_we0       |  out|    1|   ap_memory|        p_ZL16post_spike_times_3|         array|
|p_ZL16post_spike_times_3_d0        |  out|   32|   ap_memory|        p_ZL16post_spike_times_3|         array|
|p_ZL16post_spike_times_4_address0  |  out|    3|   ap_memory|        p_ZL16post_spike_times_4|         array|
|p_ZL16post_spike_times_4_ce0       |  out|    1|   ap_memory|        p_ZL16post_spike_times_4|         array|
|p_ZL16post_spike_times_4_we0       |  out|    1|   ap_memory|        p_ZL16post_spike_times_4|         array|
|p_ZL16post_spike_times_4_d0        |  out|   32|   ap_memory|        p_ZL16post_spike_times_4|         array|
|p_ZL16post_spike_times_5_address0  |  out|    3|   ap_memory|        p_ZL16post_spike_times_5|         array|
|p_ZL16post_spike_times_5_ce0       |  out|    1|   ap_memory|        p_ZL16post_spike_times_5|         array|
|p_ZL16post_spike_times_5_we0       |  out|    1|   ap_memory|        p_ZL16post_spike_times_5|         array|
|p_ZL16post_spike_times_5_d0        |  out|   32|   ap_memory|        p_ZL16post_spike_times_5|         array|
|p_ZL16post_spike_times_6_address0  |  out|    3|   ap_memory|        p_ZL16post_spike_times_6|         array|
|p_ZL16post_spike_times_6_ce0       |  out|    1|   ap_memory|        p_ZL16post_spike_times_6|         array|
|p_ZL16post_spike_times_6_we0       |  out|    1|   ap_memory|        p_ZL16post_spike_times_6|         array|
|p_ZL16post_spike_times_6_d0        |  out|   32|   ap_memory|        p_ZL16post_spike_times_6|         array|
|p_ZL16post_spike_times_7_address0  |  out|    3|   ap_memory|        p_ZL16post_spike_times_7|         array|
|p_ZL16post_spike_times_7_ce0       |  out|    1|   ap_memory|        p_ZL16post_spike_times_7|         array|
|p_ZL16post_spike_times_7_we0       |  out|    1|   ap_memory|        p_ZL16post_spike_times_7|         array|
|p_ZL16post_spike_times_7_d0        |  out|   32|   ap_memory|        p_ZL16post_spike_times_7|         array|
+-----------------------------------+-----+-----+------------+--------------------------------+--------------+

