// Seed: 944049297
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output tri1 id_2,
    input wor id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input wor id_7,
    input supply1 id_8,
    input wire id_9,
    input wire id_10
);
  tri1 id_12;
  assign id_12 = id_10 * 1 + !id_7;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input tri1 id_2,
    input tri1 id_3,
    output wand id_4,
    output supply1 id_5,
    output tri1 id_6,
    input wor id_7,
    input supply0 id_8,
    output tri0 id_9,
    input wor id_10,
    input supply0 id_11,
    input wire id_12,
    output wor id_13
);
  wire id_15;
  module_0(
      id_8, id_11, id_4, id_11, id_2, id_2, id_7, id_8, id_11, id_12, id_12
  );
endmodule
