% =====================================================================
%                     Physical Design Summary
% =====================================================================
@inproceedings{PD-ISPD2000-Cong,
  title     = {Incremental physical design},
  author    = {Jason Cong and Majid Sarrafzadeh},
  booktitle = ispd,
  pages     = {84--92},
  year      = {2000},
}
@inproceedings{PD-ICCAD2000-Coudert,
  title     = {Incremental {CAD}},
  author    = {Coudert, Olivier and Cong, Jason and Malik, Sharad and Sarrafzadeh, Majid},
  booktitle = iccad,
  pages     = {236--244},
  year      = {2000},
}
@book{PD-BOOK2008-Alpert,
  title     = {{Handbook of Algorithms for Physical Design Automation}},
  author    = {Alpert, Charles J. and Mehta, Dinesh P. and Sapatnekar, Sachin S.},
  year      = {2008},
  publisher = {CRC press},
}
@inproceedings{PD-ASPDAC2015-Yu,
  title     = {Machine learning and pattern matching in physical design},
  author    = {Yu, Bei and David Z.~Pan and Matsunawa, Tetsuaki and Zeng, Xuan},
  booktitle = aspdac,
  pages     = {286--293},
  year      = {2015},
}
@article{PD-IETCDT2016-Aitken,
  title     = {Predicting future complementary metal--oxide--semiconductor technology--challenges and approaches},
  author    = {Aitken, Robert and Chandra, Vikas and Cline, Brian and Das, Shidhartha and Pietromonaco, David and Shifren, Lucian and Sinha, Saurabh and Yeric, Greg},
  journal   = ietcdt,
  volume    = {10},
  number    = {6},
  pages     = {315--322},
  year      = {2016},
  publisher = {IET},
}


% =====================================================================
%                            Placement
% =====================================================================
% ==== placement summary
@inproceedings{PLACE-ICCAD2013-Contest,
    title     = {{ICCAD-2013 CAD} contest in placement finishing and benchmark suite},
    author    = {Kim, Myung-Chul and Viswanathan, Natarajan and Li, Zhuo and Alpert, Charles},
    booktitle = iccad,
    pages     = {268--270},
    year      = {2013},
    abstract  = {iccad'13 placement contest},
}
@inproceedings{PLACE-ISPD2014-Yutsis,
	title     = {{ISPD} 2014 benchmarks with sub-45nm technology rules for detailed-routing-driven placement},
	author    = {Yutsis, Vladimir and Bustany, Ismail S. and Chinnery, David and Shinnerl, Joseph R. and Liu, Wen-Hao},
	booktitle = ispd,
	pages     = {161--168},
	year      = {2014},
}
@inproceedings{PLACE-ICCAD2014-Contest,
    title     = {{ICCAD-2014 CAD} Contest in Incremental Timing-driven Placement and Benchmark Suite},
    author    = {Kim, Myung-Chul and Hu, Jin and Viswanathan, Natarajan},
    booktitle = iccad,
    pages     = {361--366},
    year      = {2014},
    abstract  = {iccad'14 incremental timing driven placement contest},
}
@inproceedings{PLACE-ISPD2015-Bustany,
    title     = {{ISPD} 2015 benchmarks with fence regions and routing blockages for detailed-routing-driven placement},
    author    = {Bustany, Ismail S. and Chinnery, David and Shinnerl, Joseph R. and Yutsis, Vladimir},
    booktitle = ispd,
    pages     = {157--164},
    year      = {2015},
}
@article{PLACE-PIEEE2015-Markov,
    title     = {Progress and challenges in {VLSI} placement research},
    author    = {Markov, Igor L. and Hu, Jin and Kim, Myung-Chul},
    journal   = PIEEE,
    volume    = {103},
    number    = {11},
    pages     = {1985--2003},
    year      = {2015},
    publisher = {IEEE},
}
@inproceedings{PLACE-ICSICT2016-Lin,
    title     = {Detailed placement in advanced technology nodes: a survey},
    author    = {Lin, Yibo and Yu, Bei and Pan, David Z.},
    booktitle = icsict,
    pages     = {836--839}, 
    year      = {2016},
}
@inproceedings{PLACE-ICCAD2017-Darav,
    title     = {{ICCAD-2017 CAD} Contest in Multi-Deck Standard Cell Legalization and Benchmarks},
    author    = {Darav, Nima Karimpour and Bustany, Ismail S. and Kennings, Andrew and Mamidi, Ravi},
    booktitle = iccad,
    pages     = {867--871},
    year      = {2017},
}
% ==== partition global place
%{{{
@article{PLACE-TCAD2004-Hu, 
    title   = {Fine granularity clustering-based placement}, 
    author  = {Bo Hu and Marek-Sadowska, M.}, 
    journal = tcad,
    year    = {2004}, 
    month   = {april}, 
    volume  = {23}, 
    number  = {4}, 
    pages   = {527--536}, 
}
%}}}

% ==== quadratic global place
%{{{
@inproceedings{PLACE-ICCAD2000-Hur,
    title     = {Mongrel: hybrid techniques for standard cell placement},
    author    = {Hur, Sung Woo and Lillis, John},
    booktitle = iccad,
    pages     = {165--170},
    year      = {2000},
}
@inproceedings{PLACE-ICCAD2005-Kahng,
    title     = {Architecture and details of a high quality, large-scale analytical placer},
    author    = {Kahng, Andrew B and Reda, Sherief and Wang, Qinke},
    booktitle = iccad,
    pages     = {891--898},
    year      = {2005},
}
@inproceedings{PLACE-ISPD2005-Chen,
    title     = {{NTUplace}: a ratio partitioning based placement algorithm for large-scale mixed-size designs},
    author    = {Chen, Tung-Chieh and Hsu, Tien-Chang and Jiang, Zhe-Wei and Chang, Yao-Wen},
    booktitle = ispd,
    pages     = {236--238},
    year      = {2005},
}
@inproceedings{PLACE-ASPDAC2007-Luo,
    title     = {{DPlace2.0}: a stable and efficient analytical placement based on diffusion},
    author    = {Luo, Tao and Pan, David Z.},
    booktitle = aspdac,
    year      = {2008},
    pages     = {346--351},
} 
@inproceedings{PLACE-ASPDAC2007-Viswanathan,
    title     = {{FastPlace} 3.0: A fast multilevel quadratic placement algorithm with placement congestion control},
    author    = {Viswanathan, Natarajan and Pan, Min and Chu, Chris},
    booktitle = aspdac,
    pages     = {135--140},
    year      = {2007},
}
@article{PLACE-TCAD2008-Spindler,
    title     = {Kraftwerk2--A fast force-directed quadratic placement approach using an accurate net model},
    author    = {Spindler, Peter and Schlichtmann, Ulf and Johannes, Frank M.},
    journal   = tcad,
    volume    = {27},
    number    = {8},
    pages     = {1398--1411},
    year      = {2008},
    publisher = {IEEE},
}
@article{PLACE-TCAD2012-Kim,
    title={{SimPL}: An effective placement algorithm},
    author    = {Kim, Myung-Chul and Lee, Dong-Jin and Markov, Igor L.},
    journal   = tcad,
    volume    = {31},
    number    = {1},
    pages     = {50--60},
    year      = {2012},
    publisher = {IEEE},
}
@inproceedings{PLACE-ISPD2012-Kim,
    title     = {{MAPLE}: multilevel adaptive placement for mixed-size designs},
    author    = {Kim, Myung-Chul and Viswanathan, Natarajan and Charles J.~Alpert and Igor L.~Markov and Ramji, Shyam},
    booktitle = ispd,
    pages     = {193--200},
    year      = {2012},
}
@inproceedings{PLACE-DAC2013-He,
    title     = {Ripple 2.0: High quality routability-driven placement via global router integration},
    author    = {He, Xu and Huang, Tao and Chow, Wing-Kai and Kuang, Jian and Lam, Ka-Chun and Cai, Wenzan and Evangeline F.~Y.~Young},
    booktitle = dac,
    pages     = {152:1--152:6},
    year      = {2013},
}
@inproceedings{PLACE-ICCAD2013-Lin,
    title     = {{POLAR}: placement based on novel rough legalization and refinement},
    author    = {Lin, Tao and Chu, Chris and Shinnerl, Joseph R. and Bustany, Ismail and Nedelchev, Ivailo},
    booktitle = iccad,
    pages     = {357--362},
    year      = {2013},
}
@article{PLACE-TCAD2013-He,
    title     = {Ripple: A robust and effective routability-driven placer},
    author    = {He, Xu and Huang, Tao and Xiao, Linfu and Tian, Haitong and Young, Evangeline F.~Y.},
    journal   = tcad,
    volume    = {32},
    number    = {10},
    pages     = {1546--1556},
    year      = {2013},
    publisher = {IEEE},
}
@article{PLACE-TCAD2015-Lin,
    title     = {{POLAR}: A high performance mixed-size wirelengh-driven placer with density constraints},
    author    = {Lin, Tao and Chu, Chris and Shinnerl, Joseph R. and Bustany, Ismail and Nedelchev, Ivailo},
    journal   = tcad,
    volume    = {34},
    number    = {3},
    pages     = {447--459},
    year      = {2015},
    publisher = {IEEE},
}
%}}}

% ==== non-linear global place
%{{{
@article{PLACE-TCAD2014-Hsu,
    title     = {{NTUplace4h}: A novel routability-driven placement algorithm for hierarchical mixed-size circuit designs},
    author    = {Hsu, Meng-Kai and Chen, Yi-Fang and Huang, Chau-Chin and Chou, Sheng and Lin, Tzu-Hen and Chen, Tung-Chieh and Chang, Yao-Wen},
    journal   = tcad,
    volume    = {33},
    number    = {12},
    pages     = {1914--1927},
    year      = {2014},
    publisher = {IEEE},
}
@article{PLACE-TCAD2015-Lu,
    title     = {{ePlace-MS}: Electrostatics-Based Placement for Mixed-Size Circuits},
    author    = {Lu, Jingwei and Zhuang, Hao and Chen, Pengwen and Chang, Hongliang and Chang, Chin-Chih and Wong, Yiu-Chung and Sha, Lu and Huang, Dennis and Luo, Yufeng and Teng, Chin-Chi and others},
    journal   = tcad,
    volume    = {34},
    number    = {5},
    pages     = {685--698},
    year      = {2015},
    publisher = {IEEE},
}
%}}}

% ==== routability driven place
%{{{
@inproceedings{PLACE-ICCAD2010-Taghavi,
    title     = {New placement prediction and mitigation techniques for local routing congestion},
    author    = {Taghavi, Taraneh and Alpert, Charles and Huber, Andrew and Li, Zhuo and Nam, Gi-Joon and Ramji, Shyam},
    booktitle = iccad,
    pages     = {621--624},
    year      = {2010},
}
@inproceedings{PLACE-DAC2012-Wei,
    title     = {{GLARE}: Global and local wiring aware routability evaluation},
    author    = {Wei, Yaoguang and Sze, Cliff and Viswanathan, Natarajan and Li, Zhuo and Alpert, Charles J and Reddy, Lakshmi and Huber, Andrew D and Tellez, Gustavo E and Keller, Douglas and Sapatnekar, Sachin S},
    booktitle = dac,
    pages     = {768--773},
    year      = {2012},
    abstract  = {local pin density into the congestion model},
}
@inproceedings{PLACE-DAC2013-Liu,
    title     = {Optimization of placement solutions for routability},
    author    = {Liu, Wen-Hao and Koh, Cheng-Kok and Li, Yih-Lang},
    booktitle = dac,
    pages     = {153:1--153:9},
    year      = {2013},
    abstract  = {global re-placement + local detailed placement further minimizes the local congestion and wirelength},
}
%}}}

% ==== detailed placement / legalization
%{{{
@article{PLACE-TCAS1977-Goto,
    title     = {Suboptimum solution of the back-board ordering with channel capacity constraint},
    author    = {Goto, S. and Cederbaum, I. and Ting, B.},
    journal   = tcas,
    volume    = {24},
    number    = {11},
    pages     = {645--652},
    year      = {1977},
    publisher = {IEEE},
}
@article{PLACE-TCAS1979-Ohtsuki,
    title     = {One-dimensional logic gate assignment and interval graphs},
    author    = {Ohtsuki, Tatsuo and Mori, Hajimu and Kuh, E. and Kashiwabara, Toshinobu and Fujisawa, Toshio},
    journal   = tcas,
    volume    = {26},
    number    = {9},
    pages     = {675--684},
    year      = {1979},
    publisher = {IEEE},
}
@article{PLACE-TCAS1981-Goto,
    title   = {An efficient algorithm for the two-dimensional placement problem in electrical circuit layout},
    author  = {Satoshi Goto},
    journal = tcas,
    volume  = {28},
    number  = {1},
    pages   = {12--18},
    year    = {1981},
}
@article{PLACE-TCAD1989-Chowdhury,
    title     = {Analytical approaches to the combinatorial optimization in linear placement problems},
    author    = {Chowdhury, Salim},
    journal   = tcad,
    volume    = {8},
    number    = {6},
    pages     = {630--639},
    year      = {1989},
    publisher = {IEEE},
}
@inproceedings{PLACE-DAC1996-Li,
    title     = {New spectral linear placement and clustering approach},
    author    = {Li, Jianmin and Lillis, John and Liu, Lung-Tien and Cheng, Chung-Kuan},
    booktitle = dac,
    pages     = {88--93},
    year      = {1996},
}
@article{PLACE-TCAD1996-Saab,
    title     = {An improved linear placement algorithm using node compaction},
    author    = {Saab, Youssef G.},
    journal   = tcad,
    volume    = {15},
    number    = {8},
    pages     = {952--958},
    year      = {1996},
    publisher = {IEEE},
}
@inproceedings{PLACE-DATE1998-Vygen,
    title     = {Algorithms for detailed placement of standard cells},
    author    = {Vygen, Jens},
    booktitle = date,
    pages     = {321--324},
    year      = {1998},
}
@inproceedings{PLACE-ASPDAC1999-Kahng,
    title     = {Optimization of linear placements for wirelength minimization with free sites},
    author    = {Kahng, Andrew B and Tucker, Paul and Zelikovsky, Alex},
    booktitle = aspdac,
    pages     = {241--244},
    year      = {1999},
}
@inproceedings{PLACE-DATE2000-Brenner,
    title     = {Faster optimal single-row placement with fixed ordering},
    author    = {Brenner, Ulrich and Vygen, Jens},
    booktitle = date,
    pages     = {117--121},
    year      = {2000},
}
@misc{PLACE-USP2002-Hill,
    title={Method and system for high speed detailed placement of cells within an integrated circuit design},
    author={Hill, Dwight},
    year={2002},
    month=apr # "~9",
    note={US Patent 6,370,673}
}
@inproceedings{PLACE-ISPD2004-Brenner,
    title     = {Almost optimum placement legalization by minimum cost flow and dynamic programming},
    author    = {Brenner, Ulrich and Pauli, Anna and Vygen, Jens},
    booktitle = ispd,
    pages     = {2--9},
    year      = {2004},
}
@inproceedings{PLACE-GLSVLSI2004-Kahng,
    title     = {On legalization of row-based placements},
    author    = {Kahng, Andrew B. and Markov, Igor L. and Reda, Sherief},
    booktitle = glsvlsi,
    pages     = {214--219},
    year      = {2004},
}
@inproceedings{PLACE-ICCAD2005-Pan,
    title     = {An efficient and effective detailed placement algorithm},
    author    = {Pan, Min and Viswanathan, Natarajan and Chu, Chris},
    booktitle = iccad,
    pages     = {48--55},
    year      = {2005},
}
@inproceedings{PLACE-ISPD2008-Spindler,
    title     = {Abacus: fast legalization of standard cell circuits with minimal movement},
    author    = {Spindler, Peter and Schlichtmann, Ulf and Johannes, Frank M.},
    booktitle = ispd,
    pages     = {47--53},
    year      = {2008},
}
@inproceedings{PLACE-VLSISOC2010-Ho,
    title     = {Fast legalization for standard cell placement with simultaneous wirelength and displacement minimization},
    author    = {Ho, Tsung-Yi and Liu, Sheng-Hung},
    booktitle = vlsisoc,
    pages     = {291--311},
    year      = {2010},
}
@inproceedings{PLACE-DAC2014-Popovych,
    title     = {Density-aware Detailed Placement with Instant Legalization},
    author    = {Popovych, Sergiy and Lai, Hung-Hao and Wang, Chieh-Min and Li, Yih-Lang and Liu, Wen-Hao and Wang, Ting-Chi},
    booktitle = dac,
    pages     = {122:1--122:6},
    year      = {2014},
}
@inproceedings{PLACE-ISPD2014-Chow,
    title     = {Cell Density-driven Detailed Placement with Displacement Constraint},
    author    = {Chow, Wing-Kai and Kuang, Jian and He, Xu and Cai, Wenzan and Evangeline F.~Y.~Young},
    booktitle = ispd,
    year      = {2014},
    pages     = {3--10},
    numpages  = {8},
    abstract  = {ripple-dp},
}
@inproceedings{PLACE-GLSVLSI2014-Kahng,
    title     = {Minimum implant area-aware gate sizing and placement},
    author    = {Andrew B.~Kahng and Lee, Hyein},
    booktitle = glsvlsi,
    pages     = {57--62},
    year      = {2014},
}
@inproceedings{PLACE-VLSISOC2014-Kennings,
    title     = {Detailed placement accounting for technology constraints},
    author    = {Kennings, Andrew and Darav, Nima Karimpour and Behjat, Laleh},
    booktitle = vlsisoc,
    pages     = {1--6},
    year      = {2014},
}
@article{PLACE-TCAD2015-Wu,
    title     = {Detailed Placement Algorithm for {VLSI} Design with Double-Row Height Standard Cells},
    author    = {Wu, Gang and Chu, Chris},
    journal   = tcad,
    volume    = {35},
    number    = {9},
    pages     = {1569--1573},
    year      = {2016},
    publisher = {IEEE},
}
@inproceedings{PLACE-ICCAD2015-Dobre,
    title     = {Mixed Cell-Height Implementation for Improved Design Quality in Advanced Nodes},
    author    = {Dobre, Sorin and Andrew B.~Kahng and Li, Jiajia},
    booktitle = iccad,
    pages     = {854--860},
    year      = {2015},
    abstract  = {multi-height cell placement},
}
@inproceedings{DFMP-ICCAD2015-Han,
    title     = {Scalable detailed placement legalization for complex sub-14nm constraints},
    author    = {Han, Kwangsoo and Kahng, Andrew B. and Lee, Hyein},
    booktitle = iccad,
    pages     = {867--873},
    year      = {2015},
    abstract  = {minimum implant are},
}
@inproceedings{PLACE-ASPDAC2016-Lei,
    title     = {Minimum implant area-aware placement and threshold voltage refinement},
    author    = {Lei, Seong-I and Mak, Wai-Kei and Chu, Chris},
    booktitle = aspdac,
    pages     = {192--197},
    year      = {2016},
}
@inproceedings{PLACE-DAC2016-Chow,
    title     = {Legalization Algorithm for Multiple-Row Height Standard Cell Design},
    author    = {Chow, Wing-Kai and Pui, Chak-Wa and Evangeline F.~Y.~Young},
    booktitle = dac,
    pages     = {83:1--83:6},
    year      = {2016},
}
@inproceedings{PLACE-DAC2016-Tseng,
    title     = {Minimum-implant-area-aware detailed placement with spacing constraints},
    author    = {Tseng, Kai-Han and Chang, Yao-Wen and Charles C.~C.~Liu},
    booktitle = dac,
    pages     = {84:1--84:6},
    year      = {2016},
}
@inproceedings{PLACE-ASPDAC2017-Wang,
    title     = {An effective legalization algorithm for mixed-cell-height standard cells},
    author    = {Wang, Chao-Hung and Wu, Yen-Yi and Chen, Jianli and Chang, Yao-Wen and Kuo, Sy-Yen and Zhu, Wenxing and Fan, Genghua},
    booktitle = aspdac,
    pages     = {450--455},
    year      = {2017},
}
@inproceedings{PLACE-ICCAD2016-Lin,
    title     = {{MrDP}: Multiple-row Detailed Placement of Heterogeneous-sized Cells for Advanced Nodes},
    author    = {Yibo Lin and Bei Yu and Xiaoqing Xu and Jhih-Rong Gao and Natarajan Viswanathan and Wen-Hao Liu and Zhuo Li and Charles J.~Alpert and David Z.~Pan},
    booktitle = iccad,
    pages     = {7:1--7:8},
    year      = {2016},
}
@article{PLACE-TCAD2017-Lin,
    title     = {{MrDP}: Multiple-row detailed placement of heterogeneous-sized cells for advanced nodes},
    author    = {Lin, Yibo and Yu, Bei and Xu, Xiaoqing and Gao, Jhih-Rong and Viswanathan, Natarajan and Liu, Wen-Hao and Li, Zhuo and Alpert, Charles J. and Pan, David Z.},
    journal   = tcad,
    year      = {2017},
    publisher = {IEEE},
}
@inproceedings{PLACE-GLSVLSI2017-Hung,
    title     = {Mixed-Cell-Height Standard Cell Placement Legalization},
    author    = {Hung, Chung-Yao and Chou, Peng-Yi and Mak, Wai-Kei},
    booktitle = glsvlsi,
    pages     = {149--154},
    year      = {2017},
}
@inproceedings{PLACE-DAC2017-Chen,
    title     = {Toward Optimal Legalization for Mixed-Cell-Height Circuit Designs},
    author    = {Jianli Chen and Ziran Zhu and Wenxing Zhu and Yao-Wen Chang},
    booktitle = dac,
    pages     = {52:1--52:6},
    year      = {2017},
}
@inproceedings{PLACE-ICCAD2017-Mattii,
	title     = {{IR}-drop Aware Design {\&} Technology Co-Optimization for {N5} Node with Different Device and Cell Height Options},
	author    = {Mattii, Luca and Milojevic, Dragomir and Debacker, Peter and Sherazi, Yasser and Berekovic, Mladen and Raghavan, Praveen},
	booktitle = iccad,
    pages     = {89--94},
	year      = {2017},
}
@inproceedings{PLACE-ICCAD2017-Wu,
	title     = {Mixed-Cell-Height Detailed Placement Considering Complex Minimum-Implant-Area Constraints},
	author    = {Wu, Yen-Yi and Chang, Yao-Wen},
	booktitle = iccad,
    pages     = {65--72},
	year      = {2017},
}
%}}}

% ==== incremental place (migration)
%{{{
@article{PLACE-TCAD1994-Doll,
  title    = {Iterative placement improvement by network flow methods},
  author   = {Doll, Konrad and Johannes, Frank M and Antreich, Kurt J},
  journal  = tcad,
  volume   = {13},
  number   = {10},
  pages    = {1189--1200},
  year     = {1994},
  abstract = {incremental improvement through min-cost flow},
}
@inproceedings{PLACE-DAC2005-Ren,
  title     = {Diffusion-based placement migration},
  author    = {Ren, Haoxing and Pan, David Z. and Alpert, Charles J. and Villarrubia, Paul},
  booktitle = dac,
  year      = {2005},
  pages     = {515--520},
}
@inproceedings{PLACE-DAC2005-Chowdhary,
  title     = {How accurately can we model timing in a placement engine?},
  author    = {Chowdhary, Amit and Rajagopal, Karthik and Venkatesan, Satish and Cao, Tung and Tiourin, Vladimir and Parasuram, Yegna and Halpin, Bill},
  booktitle = dac,
  pages     = {801--806},
  year      = {2005},
  abstract  = {differential timing analysis, LP},
}
@inproceedings{PLACE-ICCAD2005-Luo,
  title     = {Computational geometry based placement migration},
  author    = {Luo, T. and Ren, H. and Alpert, C. J. and Pan, D. Z.},
  booktitle = iccad,
  pages     = {41--47},
  year      = {2005},
  abstract  = {},
}
@inproceedings{PLACE-DAC2006-Luo,
  title     = {A new {LP} based incremental timing driven placement for high performance designs},
  author    = {Luo, Tao and Newmark, David and David Z.~Pan},
  booktitle = dac,
  pages     = {1115--1120},
  year      = {2006},
  abstract  = {},
}
@inproceedings{PLACE-ASPDAC2007-Ren,
  title     = {Hippocrates: first-do-no-harm detailed placement},
  author    = {Ren, Haoxing and Pan, David Z. and Alpert, Charles J. and Nam, Gi-Joon and Villarrubia, Paul},
  booktitle = aspdac,
  pages     = {141--146},
  year      = {2007},
  abstract  = {incremental timing-driven placement},
}
@inproceedings{PLACE-ASPDAC2007-Roy,
  title     = {{ECO}-system: Embracing the Change in Placement},
  author    = {Roy, J.A. and Markov, I.L.},
  booktitle = aspdac,
  pages     = {147--152},
  year      = {2007},
  abstract  = {},
}
@article{PLACE-TCAD2007-Roy,
  title    = {{ECO}-system: Embracing the Change in Placement},
  author   = {Roy, Jarrod A. and Markov, Igor L.},
  journal  = tcad,
  volume   = {26},
  number   = {12},
  pages    = {2173--2185},
  year     = {2007},
  abstract = {},
}
@inproceedings{PLACE-ICCAD2008-Luo,
  title     = {Pyramids: an efficient computational geometry-based approach for timing-driven placement},
  author    = {Luo, Tao and Papa, David A. and Li, Zhuo and Sze, C. N. and Alpert, Charles J. and Pan, David Z.},
  booktitle = iccad,
  year      = {2008},
  pages     = {204--211},
  abstract  = {timing-driven incremental placement},
}
@inproceedings{PLACE-ISPD2010-Viswanathan,
  title     = {{ITOP}: Integrating Timing Optimization Within Placement},
  author    = {Viswanathan, Natarajan and Nam, Gi-Joon and Roy, Jarrod A. and Li, Zhuo and Alpert, Charles J. and Ramji, Shyam and Chu, Chris},
  booktitle = ispd,
  year      = {2010},
  pages     = {83--90},
}
@inproceedings{PLACE-ICCAD2018-Xie,
  title     = {{RouteNet}: Routability Prediction for Mixed-size Designs Using Convolutional Neural Network},
  author    = {Xie, Zhiyao and Huang, Yu-Hung and Fang, Guan-Qi and Ren, Haoxing and Fang, Shao-Yun and Chen, Yiran and Hu, Jiang},
  booktitle = iccad,
  year      = {2018},
  pages     = {80:1--80:8},
} 
%}}}

% ==== timing driven place
%{{{
@inproceedings{PLACE-ASPDAC2008-Luo,
  title     = {Total power optimization combining placement, sizing and multi-{Vt} through slack distribution management},
  author    = {Luo, Tao and Newmark, David and Pan, David Z.},
  booktitle = aspdac,
  pages     = {352--357},
  year      = {2008},
}
%}}}

% ==== data-path place
%{{{
@inproceedings{PLACE-ISPD2011-Ward,
  title     = {Quantifying academic placer performance on custom designs},
  author    = {Ward, Samuel I and Papa, David A. and Li, Zhuo and Sze, Cliff N. and Alpert, Charles J. and Swartzlander, Earl},
  booktitle = ispd,
  pages     = {91--98},
  year      = {2011},
}
@inproceedings{PLACE-ISPD2012-Ward,
  title     = {Keep it straight: teaching placement how to better handle designs with datapaths},
  author    = {Ward, Samuel I and Kim, Myung-Chul and Viswanathan, Natarajan and Li, Zhuo and Alpert, Charles and Swartzlander, Earl and Pan, David Z.},
  booktitle = ispd,
  pages     = {79--86},
  year      = {2012},
}
@inproceedings{PLACE-DAC2012-Ward,
  title     = {{PADE}: a high-performance placer with automatic datapath extraction and evaluation through high dimensional data learning},
  author    = {Ward, Samuel and Ding, Duo and Pan, David Z.},
  booktitle = dac,
  pages     = {756--761},
  year      = {2012},
}
@inproceedings{PLACE-DAC2012-Chou,
  title     = {Structure-aware placement for datapath-intensive circuit designs},
  author    = {Chou, Sheng and Hsu, Meng-Kai and Chang, Yao-Wen},
  booktitle = dac,
  pages     = {762--767},
  year      = {2012},
}
@inproceedings{PLACE-ISPD2013-Xiang,
  title     = {Network flow based datapath bit slicing},
  author    = {Xiang, Hua and Cho, Minsik and Ren, Haoxing and Ziegler, Matthew and Puri, Ruchir},
  booktitle = ispd,
  pages     = {139--146},
  year      = {2013},
}
%}}}


% =====================================================================
%                          Routing
% =====================================================================
% ==== routing summary
@inproceedings{ROUTE-ISPD2007-Contest,
  title     = {{ISPD} Placement Contest Updates and {ISPD} 2007 Global Routing Contest},
  author    = {Nam, Gi-Joon and Yildiz, Mehmet and Pan, David Z. and Madden, Patrick H.},
  booktitle = ispd,
  pages     = {167--167},
  year      = {2007},
  abstract  = {ispd'07 global routing contest},
}
@inproceedings{ROUTE-ISPD2008-Contest,
  title     = {The {ISPD} global routing benchmark suite},
  author    = {Nam, Gi-Joon and Sze, Cliff and Yildiz, Mehmet},
  booktitle = ispd,
  pages     = {156--159},
  year      = {2008},
  abstract  = {ispd'08 global routing contest},
}
%{{{
@article{FLUTE-TCAD2008-Chu,
  title     = {{FLUTE}: Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for {VLSI} Design},
  author    = {Chu, Chris and Wong, Yiu-Chung},
  journal   = tcad,
  year      = {2008},
  volume    = {27},
  number    = {1},
  pages     = {70--83},
  publisher = {IEEE},
}
@article{ROUTE-JVLSI2001-Hu,
  title     = {A survey on multi-net global routing for integrated circuits},
  author    = {Hu, Jiang and Sapatnekar, Sachin S},
  journal   = jvlsi,
  volume    = {31},
  number    = {1},
  pages     = {1--49},
  year      = {2001},
  publisher = {Elsevier},
}
@inproceedings{ROUTE-DAC2012-Gester,
  title     = {Algorithms and data structures for fast and good {VLSI} routing},
  author    = {Gester, Michael and M{\"u}ller, Dirk and Nieberg, Tim and Panten, Christian and Schulte, Christian and Vygen, Jens},
  booktitle = dac,
  pages     = {459--464},
  year      = {2012},
  abstract  = {Bonn-Router},
}
@inproceedings{ROUTE-DAC2012-Zhang,
  title     = {{GDRouter}: Interleaved global routing and detailed routing for ultimate routability},
  author    = {Zhang, Yanheng and Chu, Chris},
  booktitle = dac,
  pages     = {597--602},
  year      = {2012},
  abstract  = {incremental global routing though applying detailed routing, improve routability},
}
%}}}

% ==== sequential global routing
%{{{
@inproceedings{ROUTE-ICCAD2007-Roy,
  title     = {High-performance routing at the nanometer scale},
  author    = {Roy, Jarrod A. and Markov, Igor L.},
  booktitle = iccad,
  pages     = {496--502},
  year      = {2007},
  abstract  = {directly 3D routing, combining 2D routing and layer assignment},
}
@article{ROUTE-TCAD2008-Roy,
  title    = {High-Performance Routing at the Nanometer Scale},
  author   = {J.~A.~Roy and I.~L.~Markov},
  journal  = tcad,
  volume   = {27},
  number   = {6},
  pages    = {1066--1077},
  year     = {2008},
  abstract = {},
}
@inproceedings{ROUTE-ASPDAC2008-Moffitt,
  title     = {{MaizeRouter}: engineering an effective global router},
  author    = {Moffitt, Michael D},
  booktitle = aspdac,
  pages     = {226--231},
  year      = {2008},
  abstract = {cheap and incremental topological reconstruction},
}
@article{ROUTE-TCAD2008-Moffitt,
  title    = {{MaizeRouter}: Engineering an effective global router},
  author   = {Moffitt, Michael D},
  journal  = tcad,
  volume   = {27},
  number   = {11},
  pages    = {2017--2026},
  year     = {2008},
}
@inproceedings{ROUTE-ICCAD2008-Hsu,
  title     = {Multi-layer global routing considering via and wire capacities},
  author    = {Hsu, Chin-Hsiung and Chen, Huang-Yu and Chang, Yao-Wen},
  booktitle = iccad,
  pages     = {350--355},
  year      = {2008},
  abstract  = {via \& wire capacities model},
}
@article{ROUTE-TCAD2010-Hsu,
  title    = {Multilayer global routing with via and wire capacity considerations},
  author   = {Hsu, Chin-Hsiung and Chen, Huang-Yu and Chang, Yao-Wen},
  journal  = tcad,
  volume   = {29},
  number   = {5},
  pages    = {685--696},
  year     = {2010},
  abstract = {iccad'08 extension},
}
@article{ROUTE-TCAD2010-Chang,
  title    = {{NTHU-Route} 2.0: a robust global router for modern designs},
  author   = {Chang, Yen-Jung and Lee, Yu-Ting and Gao, Jhih-Rong and Wu, Pei-Ci and Wang, Ting-Chi},
  journal  = tcad,
  volume   = {29},
  number   = {12},
  pages    = {1931--1944},
  year     = {2010},
  abstract = {},
}
@inproceedings{ROUTE-ASPDAC2009-Dai,
  title     = {Efficient simulated evolution based rerouting and congestion-relaxed layer assignment on {3-D} global routing},
  author    = {Dai, Ke-Ren and Liu, Wen-Hao and Li, Yih-Lang},
  booktitle = aspdac,
  pages     = {570--575},
  year      = {2009},
  abstract  = {layer assignment: extended DP equation over TCAD'2008-Lee},
}
@article{ROUTE-TVLSI2012-Dai,
  title     = {{NCTU-GR}: efficient simulated evolution-based rerouting and congestion-relaxed layer assignment on {3-D} global routing},
  author    = {Dai, Ke-Ren and Liu, Wen-Hao and Li, Yih-Lang},
  journal   = tvlsi,
  volume    = {20},
  number    = {3},
  pages     = {459--472},
  year      = {2012},
  publisher = {IEEE},
  abstract  = {aspdac09 extension}
}
@article{ROUTE-TCAD2013-Liu,
  title     = {{NCTU-GR} 2.0: multithreaded collision-aware global routing with bounded-length maze routing},
  author    = {Liu, Wen-Hao and Kao, Wei-Chun and Li, Yih-Lang and Chao, Kai-Yuan},
  journal   = tcad,
  volume    = {32},
  number    = {5},
  pages     = {709--722},
  year      = {2013},
  publisher = {IEEE},
  abstract  = {NCTU-GR 2.0},
}
@inproceedings{ROUTE-ICCAD2012-Zhang,
  title     = {Reclaiming over-the-{IP}-block routing resources with buffering-aware rectilinear Steiner minimum tree construction},
  author    = {Zhang, Yilin and Chakraborty, Ashutosh and Chowdhury, Salim and Pan, David Z.},
  booktitle = iccad,
  pages     = {137--143},
  year      = {2012},
}
%}}}

% ==== concurrent global routing
%{{{
@inproceedings{ROUTE-ISPD2000-Albrecht,
  title     = {Provably good global routing by a new approximation algorithm for multicommodity flow},
  author    = {Christoph Albrecht},
  booktitle = ispd,
  pages     = {19--25},
  year      = {2000},
  abstract  = {MCF based on FOCS'99},
}
@inproceedings{ROUTE-ICCAD2000-Hu,
  title     = {A timing-constrained algorithm for simultaneous global routing of multiple nets},
  author    = {Hu, Jiang and Sapatnekar, Sachin S},
  booktitle = iccad,
  pages     = {99--103},
  year      = {2000},
}
@article{ROUTE-TCAD2001-Albrecht,
  title    = {Global routing by new approximation algorithms for multicommodity flow},
  author   = {Albrecht, Christoph},
  journal  = tcad,
  volume   = {20},
  number   = {5},
  pages    = {622--632},
  year     = {2001},
  abstract = {ispd'00 extension},
}
@inproceedings{ROUTE-DAC2006-Cho,
  title     = {{BoxRouter}: a new global router based on box expansion and progressive {ILP}},
  author    = {Cho, Minsik and David Z.~Pan},
  booktitle = dac,
  pages     = {373--378},
  year      = {2006},
  abstract  = {ILP based 2D router},
}
@article{ROUTE-TCAD2007-Cho,
  title    = {{BoxRouter}: a new global router based on box expansion and progressive {ILP}},
  author   = {Cho, Minsik and Pan, David Z.},
  journal  = tcad,
  volume   = {26},
  number   = {12},
  pages    = {2130--2143},
  year     = {2007},
  abstract = {},
}
@inproceedings{ROUTE-ICCAD2006-Muller,
  title     = {Optimizing yield in global routing},
  author    = {Muller, Dirk},
  booktitle = iccad,
  pages     = {480--486},
  year      = {2006},
}
@inproceedings{ROUTE-ICCAD2007-Cho,
  title     = {{BoxRouter} 2.0: architecture and implementation of a hybrid and robust global router},
  author    = {Cho, Minsik and Lu, Katrina and Yuan, Kun and Pan, David Z.},
  booktitle = iccad,
  pages     = {503--508},
  year      = {2007},
  abstract  = {ILP based layer assignment, tend to occupy the lower layers},
}
@inproceedings{ROUTE-DAC2009-Wu,
  title     = {{GRIP}: scalable {3D} global routing using integer programming},
  author    = {Wu, Tai-Hsuan and Davoodi, Azadeh and Linderoth, Jeffrey T},
  booktitle = dac,
  pages     = {320--325},
  year      = {2009},
}
@inproceedings{ROUTE-DAC2010-Wu,
  title     = {A parallel integer programming approach to global routing},
  author    = {Wu, Tai-Hsuan and Davoodi, Azadeh and Linderoth, Jeffrey T},
  booktitle = dac,
  pages     = {194--199},
  year      = {2010},
}
@article{ROUTE-TCAD2011-Wu,
  title    = {{GRIP}: Global routing via integer programming},
  author   = {Wu, Tai-Hsuan and Davoodi, Azadeh and Linderoth, Jeffrey T},
  journal  = tcad,
  volume   = {30},
  number   = {1},
  pages    = {72--84},
  year     = {2011},
  abstract = {dac'09 journal extension},
}
%}}}

% ==== layer assignment
%{{{
@article{ROUTE-TC1989-Naclerio,
  title    = {The via minimization problem is {NP}-complete},
  author   = {Naclerio, Nicholas J. and Masuda, Sumio and Nakajima, Kazuo},
  journal  = tc,
  volume   = {38},
  number   = {11},
  pages    = {1604--1608},
  year     = {1989},
  abstract = {NP-completeness of layer assignment, even for some special cases},
}
@inproceedings{ROUTE-ISCAS1995-Thakur,
	title     = {An optimal layer assignment algorithm for minimizing crosstalk for three layer {VHV} channel routing},
	author    = {Thakur, Shashidhar and Chao, Kai-Yuan and Wong, DF},
	booktitle = iscas,
	pages     = {207--210},
	year      = {1995},
}
@inproceedings{ROUTE-DAC1997-Chang,
  author    = {Chang, Chin-Chih and Cong, Jason},
  title     = {An efficient approach to multi-layer layer assignment with application to via minimization},
  booktitle = dac,
  year      = {1997},
  pages     = {600--603},
  abstract  = {multiple-CVM},
}
@article{ROUTE-TCAD1999-Chang,
  title    = {An efficient approach to multilayer layer assignment with an application to via minimization},
  author   = {Chang, Chin-Chih and Cong, Jason},
  journal  = tcad,
  volume   = {18},
  number   = {5},
  pages    = {608--620},
  year     = {1999},
  abstract = {dac'97 extension},
}
@article{ROUTE-TCAD2001-Saxena,
  title   = {Optimization of the maximum delay of global interconnects during layer assignment},
  author  = {Saxena, Prashant and Liu, Chung-Laung},
  journal = tcad,
  volume  = {20},
  number  = {4},
  pages   = {503--515},
  year    = {2001},
}
@inproceedings{ROUTE-ISPD2005-Wu,
  title     = {Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment},
  author    = {Di Wu and Jiang Hu and Rabi Mahapatra},
  booktitle = ispd,
  pages     = {20--27},
  year      = {2005},
}
@inproceedings{ROUTE-ISPD2008-Li,
  title     = {Fast interconnect synthesis with layer assignment},
  author    = {Li, Zhuo and Alpert, Charles J. and Hu, Shiyan and Muhmud, Tuhin and Quay, Stephen T. and Villarrubia, Paul G.},
  booktitle = ispd,
  pages     = {71--77},
  year      = {2008},
  abstract  = {buffer insertion + layer assignment, but underuse the thicker layers, and prefer to buffer insertion},
}
@inproceedings{ROUTE-ICCAD2008-Hu,
  title     = {A polynomial time approximation scheme for timing constrained minimum cost layer assignment},
  author    = {Hu, Shiyan and Li, Zhuo and Alpert, Charles J},
  booktitle = iccad,
  pages     = {112--115},
  year      = {2008},
}
@article{ROUTE-TCASII2009-Hu,
  title    = {A fully polynomial-time approximation scheme for timing-constrained minimum cost layer assignment},
  author   = {Hu, Shiyan and Li, Zhuo and Alpert, Charles J},
  journal  = tcasii,
  volume   = {56},
  number   = {7},
  pages    = {580--584},
  year     = {2009},
  abstract = {layer assignment on buffered tree considering the timing is NP-complete.},
}
@inproceedings{ROUTE-ISPD2009-Hu,
  title     = {A faster approximation scheme for timing driven minimum cost layer assignment},
  author    = {Hu, Shiyan and Li, Zhuo and Alpert, Charles J.},
  booktitle = ispd,
  pages     = {167--174},
  year      = {2009},
  abstract  = {approximation for layer assignment},
}
@article{ROUTE-TCAD2008-Lee,
  title    = {Congestion-constrained layer assignment for via minimization in global routing},
  author   = {Lee, Tsung-Hsien and Wang, Ting-Chi},
  journal  = tcad,
  volume   = {27},
  number   = {9},
  pages    = {1643--1656},
  year     = {2008},
  abstract = {DP based single net layer assignment},
}
@inproceedings{ROUTE-ISPD2009-Lee,
  title     = {Robust layer assignment for via optimization in multi-layer global routing},
  author    = {Lee, Tsung-Hsien and Wang, Ting-Chi},
  booktitle = ispd,
  pages     = {159--166},
  year      = {2009},
  abstract  = {extend TCAD'08 DP based layer assignment; net ordering score; greedy based refinment},
}
@inproceedings{ROUTE-ICCAD2010-Lee,
  title     = {Simultaneous Antenna Avoidance and Via Optimization in Layer Assignment of Multi-layer Global Routing},
  author    = {Tsung-Hsien Lee and Ting-Chi Wang},
  booktitle = iccad,
  pages     = {312--318},
  year      = {2010},
  abstract  = {TCAD'08 + min-cost flow based refinement},
}
@inproceedings{ROUTE-ASPDAC2011-Liu,
  title     = {Negotiation-based layer assignment for via count and via overflow minimization},
  author    = {Liu, Wen-Hao and Li, Yih-Lang},
  booktitle = aspdac,
  pages     = {539--544},
  year      = {2011},
  abstract  = {NVM (negotiation via minimization) to remove the net order impact}
}
@inproceedings{ROUTE-ISPD2012-Liu,
  title     = {Optimizing the Antenna Area and Separators in Layer Assignment of Multi-Layer Global Routing},
  author    = {Wen-Hao Liu and Yih-Lang Li},
  booktitle = ispd,
  pages     = {137--144},
  year      = {2012},
}
@inproceedings{ROUTE-ISPD2013-Ao,
  title     = {Delay-Driven Layer Assignment in Global Routing under Multi-tier Interconnect Structure},
  author    = {Jianchang Ao and Sheqin Dong and Song Chen and Satoshi Goto},
  booktitle = ispd,
  pages     = {101--107},
  year      = {2013},
}
@inproceedings{ROUTE-ICCAD2015-Yu,
  title     = {{TILA}: Timing-Driven Incremental Layer Assignment},
  author    = {Bei Yu and Derong Liu and Salim Chowdhury and David Z.~Pan},
  booktitle = iccad,
  pages     = {110--117},
  year      = {2015},
}
@inproceedings{ROUTE-ASPDAC2016-Shi,
  title     = {Dynamic planning of local congestion from varying-size vias for global routing layer assignment},
  author    = {Shi, Daohang and Tashjian, Edward and Davoodi, Azadeh},
  booktitle = aspdac,
  pages     = {372--377},
  year      = {2016},
}
@inproceedings{ROUTE-DAC2016-Liu,
  title     = {Incremental layer assignment for critical path timing},
  author    = {Liu, Derong and Yu, Bei and Chowdhury, Salim and Pan, David Z.},
  booktitle = dac,
  pages     = {85:1--85:6},
  year      = {2016},
}
@article{ROUTE-TCAD2018-Liu,
  title     = {{TILA-S}: Timing-Driven Incremental Layer Assignment Avoiding Slew Violations},
  author    = {Liu, Derong and Yu, Bei and Chowdhury, Salim and Pan, David Z.},
  journal   = tcad,
  year      = {2018},
  volume    = {37},
  number    = {1},
  pages     = {231--244},
  publisher = {IEEE},
}
@article{ROUTE-TCAD2017-Livramento,
  title     = {Incremental Layer Assignment Driven by an External Signoff Timing Engine},
  author    = {Livramento, Vinicius and Liu, Derong and Chowdhury, Salim and Yu, Bei and Xu, Xiaoqing and Pan, David Z. and Guntzel, Jose Luis and dos Santos, Luiz C.~V.},
  journal   = tcad,
  volume    = {36},
  number    = {7},
  pages     = {1126--1139},
  year      = {2017},
  publisher = {IEEE},
}
@article{ROUTE-TODAES2017-Liu,
    title     = {Incremental Layer Assignment for Timing Optimization},
    author    = {Liu, Derong and Yu, Bei and Chowdhury, Salim and Pan, David Z.},
    journal   = todaes,
    volume    = {22},
    number    = {4},
    pages     = {75},
    year      = {2017},
    publisher = {ACM},
}
%}}}

% ==== layer directive
%{{{
@inproceedings{ROUTE-ASPDAC2011-Moffitt,
  title     = {Wire synthesizable global routing for timing closure},
  author    = {Moffitt, Michael D and Sze, CN},
  booktitle = aspdac,
  pages     = {545--550},
  year      = {2011},
  abstract  = {layer directive aware routing},
}
@inproceedings{ROUTE-ISPD2011-Lee,
  title     = {An enhanced global router with consideration of general layer directives},
  author    = {Lee, Tsung-Hsien and Chang, Yen-Jung and Wang, Ting-Chi},
  booktitle = ispd,
  pages     = {53--60},
  year      = {2011},
  abstract  = {layer directive aware routing; layer assignment refinement by min-cost flow toward via num},
}
@inproceedings{ROUTE-DATE2013-Wei,
  title     = {{CATALYST}: planning layer directives for effective design closure},
  author    = {Wei, Yaoguang and Li, Zhuo and Sze, Cliff and Hu, Shiyan and Alpert, Charles J and Sapatnekar, Sachin S},
  booktitle = date,
  pages     = {1873--1878},
  year      = {2013},
}
%}}}

% ==== track assignment
%{{{
@inproceedings{ROUTE-DAC2007-Cho,
  title     = {{TROY}: Track Router with Yield-driven Wire Planning},
  author    = {Minsik Cho and Hua Xiang and Ruchir Puri and David Z. Pan},
  booktitle = dac,
  pages     = {55--58},
  year      = {2007},
}
%}}}

% ==== detailed routing
%{{{
@article{ROUTE-TCAD2000-Cong,
  title     = {Via design rule consideration in multilayer maze routing algorithms},
  author    = {Cong, Jason and Fang, Jie and Khoo, Kei-Yong},
  journal   = tcad,
  volume    = {19},
  number    = {2},
  pages     = {215--223},
  year      = {2000},
  publisher = {IEEE},
  abstract  = {extend maze routing to practical via rules},
}
@article{ROUTE-TCAD2009-Ozdal,
  title     = {Detailed-routing algorithms for dense pin clusters in integrated circuits},
  author    = {Ozdal, Muhammet Mustafa},
  journal   = tcad,
  volume    = {28},
  number    = {3},
  pages     = {340--349},
  year      = {2009},
  publisher = {IEEE},
}
@inproceedings{ROUTE-ICCAD2014-Jia,
  title     = {{MCFRoute}: a detailed router based on multi-commodity flow method},
  author    = {Jia, Xiaotao and Cai, Yici and Zhou, Qiang and Chen, Gang and Li, Zhuoyuan and Li, Zuowei},
  booktitle = iccad,
  pages     = {397--404},
  year      = {2014},
}
@inproceedings{ROUTE-GLSVLSI2016-Jia,
  title     = {{MCFRoute} 2.0: A redundant via insertion enhanced concurrent detailed router},
  author    = {Jia, Xiaotao and Cai, Yici and Zhou, Qiang and Yu, Bei},
  booktitle = glsvlsi,
  pages     = {87--92},
  year      = {2016},
}
%}}}

% ==== channel routing 
%{{{
@inproceedings{ROUTE-DAC1971-Hashimoto,
  title     = {Wire routing by optimizing channel assignment within large apertures},
  author    = {Hashimoto, Akihiro and Stevens, James},
  booktitle = dac,
  pages     = {155--169},
  year      = {1971},
  abstract  = {left-edge algorithm, no dog-leg is allowed},
}
%}}}

% ==== routability eveluation 
%{{{
@inproceedings{ROUTE-DAC2013-Liu,
  title    = {Routing congestion estimation with real design constraints},
  author   = {Liu, Wen-Hao and Wei, Yaoguang and Sze, Cliff and Alpert, Charles J and Li, Zhuo and Li, Yih-Lang and Viswanathan, Natarajan},
  booktitle= dac,
  year     = {2013},
  pages    = {92:1--92:8},
  abstract = {consider the net grouping during routing},
}
@article{ROUTE-TODAES2014-Wei,
  title   = {Techniques for scalable and effective routability evaluation},
  author  = {Wei, Yaoguang and Sze, Cliff and Viswanathan, Natarajan and Li, Zhuo and Alpert, Charles J and Reddy, Lakshmi and Huber, Andrew D and Tellez, Gustavo E and Keller, Douglas and Sapatnekar, Sachin S},
  journal = todaes,
  volume  = {19},
  number  = {2},
  pages   = {17},
  year    = {2014},
}
%}}}

% ==== bus planning
%{{{
@inproceedings{BUS-DAC1984-Persky,
  title     = {Topological Routing of Multi-bit Data Buses},
  author    = {Persky, G. and Tran, L.~V.},
  booktitle = dac,
  year      = {1984},
  pages     = {679--682},
}
@article{BUS-TCAD2004-Xiang,
  title     = {Bus-Driven Floorplanning},
  author    = {Xiang, Hua and Tang, Xiaoping and Wong, Martin D.~F.},
  journal   = tcad,
  year      = {2004},
  month     = {november},
  volume    = {23},
  number    = {11},
  pages     = {1522--1530},
}
@inproceedings{BUS-ISPD2005-Young,
  title     = {Multi-Bend Bus Driven Floorplanning},
  author    = {Law, Jill H.~Y. and Young, Evangeline F.~Y.},
  booktitle = ispd,
  year      = {2005},
  pages     = {113--120},
}
@inproceedings{BUS-DAC2005-Pasricha,
  title     = {Floorplan-Aware Automated Synthesis of Bus-based Communication Architectures},
  author    = {Pasricha, Sudeep and Dutt, Nikil and Bozorgzadeh, Elaheh and Ben-Romdhane, Mohamed},
  booktitle = dac,
  year      = {2005},
  pages     = {565--570},
}
@inproceedings{BUS-ICCAD2007-Mo,
  title     = {A Simultaneous Bus Orientation and Buses Pin Flipping Algorithm},
  author    = {Mo, Fan and Brayton, Robert K.},
  booktitle = iccad,
  year      = {2007},
  pages     = {386--389},
}
@inproceedings{BUS-ASPDAC2008-Ma,
  title     = {{TCG}-based multi-bend bus driven floorplanning},
  author    = {Ma, Tilen and Young, Evangeline F.~Y.},
  booktitle = aspdac,
  year      = {2008},
  pages     = {192--197},
}
@inproceedings{BUS-ASPDAC2008-Kim,
  title     = {Bus-Aware Microarchitectural Floorplanning},
  author    = {Kim, Dae Hyun and Lim, Sung Kyu},
  booktitle = aspdac,
  pages     = {204--208},
  year      = {2008},
}
@inproceedings{BUS-ASPDAC2008-Pandey,
  title     = {Robust on-chip Bus Architecture Synthesis for {MPSoCs} under Random Tasks Arrival},
  author    = {Pandey, Sujan and Drechsler, Rolf},
  booktitle = aspdac,
  year      = {2008},
  pages     = {601--606},
}
@inproceedings{BUS-ISPD2010-Wang,
  title     = {Physical Synthesis of Bus Matrix for High Bandwidth Low Power On-chip Communications},
  author    = {Wang, Renshen and Young, Evangeline and Graham, Ronald and Cheng, Chung-Kuan},
  booktitle = ispd,
  pages     = {91--96},
  year      = {2010},
}
%}}}


% =====================================================================
%                   PCB 
% =====================================================================
@inproceedings{PCB-ICCAD2007-Yan,
  title     = {Untangling Twisted Nets for Bus Routing},
  author    = {Yan, Tan and Wong, Martin D.~F.},
  booktitle = iccad,
  pages     = {396--400},
  year      = {2007},
}
@inproceedings{PCB-ASPDAC2013-Wu,
  title     = {An {ILP}-based Automatic Bus Planner for Dense {PCBs}},
  author    = {Wu, Pei-Ci and Ma, Qiang and Wong, Martin D.~F.},
  booktitle = aspdac,
  pages     = {181--186},
  year      = {2013},
}
@article{PCB-TCAD2016-Yan,
  title     = {Efficient Layer Assignment of Bus-Oriented Nets in High-Speed {PCB} Designs},
  author    = {Yan, Jin-Tai},
  journal   = tcad,
  year      = {2016},
  volume    = {35},
  number    = {8},
  pages     = {1332--1344},
  publisher = {IEEE},
}

% =====================================================================
%                   Redundant Via Insertion 
% =====================================================================
% ==== post-route redundant via
%{{{
@inproceedings{RVI-SPIE1997-Allan,
  title     = {Automated redundant via placement for increased yield and reliability},
  author    = {Allan, Gerard A and Walton, Anthony J},
  booktitle = spie,
  volume    = 3216,
  pages     = {114--125},
  year      = {1997},
}
@article{RVI-TSM2004-Allan,
  title     = {Targeted layout modifications for semiconductor yield/reliability enhancement},
  author    = {Allan, Gerard A},
  journal   = tsm,
  volume    = {17},
  number    = {4},
  pages     = {573--581},
  year      = {2004},
  publisher = {IEEE},
  abstract  = {},
}
@inproceedings{RVI-ASPDAC2006-Lee,
  title     = {Post-routing redundant via insertion for yield/reliability improvement},
  author    = {Lee, Kuang-Yao and Wang, Ting-Chi},
  booktitle = aspdac,
  pages     = {303--308},
  year      = {2006},
  abstract  = {MIS based},
}
@inproceedings{RVI-ICCAD2006-Lee,
  title     = {Post-routing redundant via insertion and line end extension with via density consideration},
  author    = {Lee, Kuang-Yao and Wang, Ting-Chi and Chao, Kai-Yuan},
  booktitle = iccad,
  pages     = {633--640},
  year      = {2006},
  abstract  = {MIS based, redundant via + line-end extension},
}
@inproceedings{RVI-ISPD2008-Lee,
  title     = {Optimal post-routing redundant via insertion},
  author    = {Lee, Kuang-Yao and Koh, Cheng-Kok and Wang, Ting-Chi and Chao, Kai-Yuan},
  booktitle = ispd,
  pages     = {111--117},
  year      = {2008},
  abstract  = {ILP based},
}
@article{RVI-TCAD2008-Lee,
  title     = {Fast and optimal redundant via insertion},
  author    = {Lee, Kuang-Yao and Koh, Cheng-Kok and Wang, Ting-Chi and Chao, Kai-Yuan},
  journal   = tcad,
  volume    = {27},
  number    = {12},
  pages     = {2197--2208},
  year      = {2008},
  publisher = {IEEE},
  abstract  = {ispd08 journal version},
}
@inproceedings{RVI-ASPDAC2009-Lei,
  title     = {Post-routing redundant via insertion with wire spreading capability},
  author    = {Lei, Cheok-Kei and Chiang, Po-Yi and Lee, Yu-Min},
  booktitle = aspdac,
  pages     = {468--473},
  year      = {2009},
}
@inproceedings{RVI-ISPD2009-Lee,
  title     = {Redundant via insertion with wire bending},
  author    = {Lee, Kuang-Yao and Lin, Shing-Tung and Wang, Ting-Chi},
  booktitle = ispd,
  pages     = {123--130},
  year      = {2009},
  abstract  = {redundant via + wire bending, 0-1 ILP},
}
@inproceedings{RVI-ASPDAC2011-Lin,
  title     = {Simultaneous redundant via insertion and line end extension for yield optimization},
  author    = {Lin, Shing-Tung and Lee, Kuang-Yao and Wang, Ting-Chi and Koh, Cheng-Kok and Chao, Kai-Yuan},
  booktitle = aspdac,
  pages     = {633--638},
  year      = {2011},
  abstract  = {},
}
@inproceedings{RVI-SPIE2012-Abdulghany,
  title     = {Smart double-cut via insertion flow with dynamic design-rules compliance for fast new technology adoption},
  author    = {Abdulghany, Ahmad and Fathy, Rami and Capodieci, Luigi and Pathak, Piyush and Madhavan, Sriram and Malik, Shobhit},
  booktitle = spie,
  volume    = 8327,
  year      = {2012},
}
%}}}

% ==== redundant via aware routing
%{{{
@inproceedings{ROUTE-ASPDAC2005-Xu,
  title     = {Redundant-via enhanced maze routing for yield improvement},
  author    = {Xu, Gang and Huang, Li-Da and David Z.~Pan and Martin D.~F.~Wong},
  booktitle = aspdac,
  pages     = {1148--1151},
  year      = {2005},
  abstract  = {lagrangian relaxation; constrainted shortest path},
}
@inproceedings{ROUTE-GLSVLSI2005-Yao,
  title     = {Improved multilevel routing with redundant via placement for yield and reliability},
  author    = {Yao, Hailong and Cai, Yici and Hong, Xianlong and Zhou, Qiang},
  booktitle = glsvlsi,
  pages     = {143--146},
  year      = {2005},
}
@article{ROUTE-TCAD2008-Chen,
  title     = {Full-chip routing considering double-via insertion},
  author    = {Chen, Huang-Yu and Chiang, Mei-Fang and Chang, Yao-Wen and Chen, Lumdo and Han, Brian},
  journal   = tcad,
  volume    = {27},
  number    = {5},
  pages     = {844--857},
  year      = {2008},
  publisher = {IEEE},
}
@inproceedings{ROUTE-ASPDAC2010-Lin,
  title     = {Dead via minimization by simultaneous routing and redundant via insertion},
  author    = {Lin, Chih-Ta and Lin, Yen-Hung and Su, Guan-Chan and Li, Yih-Lang},
  booktitle = aspdac,
  pages     = {657--662},
  year      = {2010},
}
%}}}


% =====================================================================
%                         Floorplanning
% =====================================================================
% ==== fixed-outline floorplan
%{{{
@inproceedings{FLOOR-ASPDAC2001-Dong,
  title     = {{VLSI} Block Placement Using Less Flexibility First Principles},
  author    = {Sheqin Dong and Xianlong Hong and Youliang Wu and Yizhou Lin and Jun Gu},
  booktitle = aspdac,
  pages     = {601--604},
  year      = {2001},
}
@article{FLOOR-TVLSI2003-Adya,
  title   = {Fixed-outline floorplanning: Enabling hierarchical design},
  author  = {Adya, Saurabh N. and Markov, Igor L.},
  journal = tvlsi,
  volume  = {11},
  number  = {6},
  pages   = {1120--1135},
  year    = {2003},
}
@inproceedings{FLOOR-DAC2008-Yan,
  title     = {{DeFer}: Deferred Decision Making Enabled Fixed-Outline Floorplanner},
  author    = {Jackey Z. Yan and Chris Chu},
  booktitle = dac,
  pages     = {161--166},
  year      = {2008},
}
%}}}

% ==== area optimization
%{{{
@inproceedings{FLOOR-DAC2000-Chen,
  title     = {Floorplan Sizing by Linear Programming Approximation},
  author    = {Pinhong Chen and Ernest S. Kuh},
  booktitle = dac,
  year      = {2000},
  pages     = {468--471},
}
%}}}

% ==== wire-length optimization
%{{{
@article{FLOOR-TC1991-Cheng,
  title    = {The Orientation of Modules Based on Graph Decomposition},
  author   = {Cheng, C. K. and Yao, S. Z. and Hu, T. C.},
  journal  = tc,
  volume   = {40},
  issue    = {6},
  month    = {June},
  pages    = {774--780},
  year     = {1991},
  abstract = {},
} 
@inproceedings{FLOOR-ASPDAC2005-Tang,
  title     = {Optimal redistribution of white space for wire length minimization},
  author    = {Tang, Xiaoping and Tian, Ruiqi and Martin D.~F.~Wong},
  booktitle = aspdac,
  pages     = {412--417},
  year      = {2005},
  abstract  = {},
}
@inproceedings{FLOOR-ICCAD2005-Hao,
  title     = {Wirelength optimization by optimal block orientation},
  author    = {Hao, Xin and Brewer, F.},
  booktitle = iccad,
  pages     = {64--70},
  year      = {2005},
  abstract  = {},
}
@inproceedings{FLOOR-DAC2006-Sham, 
  title     = {Optimal cell flipping in placement and floorplanning}, 
  author    ={Chiu-Wing Sham and F.~Y.~Young and Chu, Chris},
  booktitle = dac,
  pages     = {1109--1114}, 
  year      = {2006}, 
  abstract  = {},
}
%}}}

% ==== data structure
%{{{
@inproceedings{FLOOR-ICCAD1995-SP,
    title     = {Rectangle-packing based module placement},
    author    = {H. Murata and K. Fujiyoshi and S. Nakatake and Y. Kajitani},
    booktitle = iccad,
    year      = {1995},
    pages     = {472--479},
}
@article{FLOOR-TCAD1996-SP,
    title   = {{VLSI} module placement based on rectangle-packing by the sequence-pair},
    author  = {H. Murata and K. Fujiyoshi and S. Nakatake and Y. Kajitani},
    journal = tcad,
    year    = {1996},
    volume  = {12},
    pages   = {1518--1524},
}
@inproceedings{FLOOR-DAC2000-BTree,
    title     = {{B*-Trees}: A New Representation for Non-Slicing Floorplans},
    author    = {Yun-Chih Chang and Yao-Wen Chang and Guang-Ming Wu and Shu-Wei Wu},
    booktitle = dac,
    pages     = {458--463},
    year      = {2000},
}
@inproceedings{FLOOR-DATE2000-SP,
    title     = {Fast evaluation of sequence pair in block placement by longest common subsequence computation},
    author    = {Tang, Xiaoping and Tian, Ruiqi and Wong, DF},
    booktitle = date,
    pages     = {106--111},
    year      = {2000},
}
@article{FLOOR-TCAD2001-OTREE,
  title   = {Floorplanning Using a Tree Representation},
  author  = {Pei Ning Guo and Toshihiko Takahashi and Chung Kuan Cheng and Takeshi Yoshimura},
  journal = tcad,
  volume  = {20},
  pages   = {281-289},
  year    = {2001},
}
@inproceedings{FLOOR-DAC2001-TCG,
  title     = {{TCG}: A Transitive Closure Graph-Based Representation for Non-Slicing Floorplans},
  author    = {Jai-Ming Lin and Yao-Wen Chang},
  booktitle = dac,
  year      = {2001},
  pages     = {764--769},
}
@article{FLOOR-TCASII2004-CBL,
  title   = {Non-slicing floorplan and placement using corner block list topological representation},
  author  = {Xianlong Hong and Sheqin Dong},
  year    = {2004},
  volume  = {51},
  journal = tcasii,
}
%}}}

% ==== ILP based 
%{{{
@article{FLOOR-TCAD1991-Sutanthavibul, 
  title     = {An analytical approach to floorplan design and optimization}, 
  author    = {Sutanthavibul, S. and Shragowitz, E. and Rosen, J.B.}, 
  journal   = tcad,
  year      = {1991}, 
  month     = {jun}, 
  volume    = {10}, 
  number    = {6}, 
  pages     = {761--769},
  abstract  = {},
}
%}}}



% =====================================================================
%                  Latch / Register Placement
% =====================================================================
%{{{
@article{LATCH-MM2011-Papa,
  title     = {Physical synthesis with clock-network optimization for large systems on chips},
  author    = {Papa, David and Alpert, Charles and Sze, Cliff and Li, Zhuo and Viswanathan, Natarajan and Nam, Gi-Joon and Markov, Igor L.},
  journal   = mm,
  volume    = {31},
  number    = {4},
  pages     = {51--62},
  year      = {2011},
  publisher = {IEEE},
}
@inproceedings{LATCH-ICCAD2013-Cho,
  title     = {{LatchPlanner}: latch placement algorithm for datapath-oriented high-performance {VLSI} designs},
  author    = {Cho, Minsik and Xiang, Hua and Ren, Haoxing and Ziegler, Matthew M and Puri, Ruchir},
  booktitle = iccad,
  pages     = {342--348},
  year      = {2013},
}
@inproceedings{LATCH-ICCAD2013-Ward,
  title     = {Clock power minimization using structured latch templates and decision tree induction},
  author    = {Ward, Samuel I. and Viswanathan, Natarajan and Zhou, Nancy Y. and Sze, Cliff C.N. and Li, Zhuo and Alpert, Charles J. and Pan, David Z.},
  booktitle = iccad,
  pages     = {599--606},
  year      = {2013},
}
@inproceedings{LATCH-DAC2014-Held,
  title     = {Post-Routing Latch Optimization for Timing Closure},
  author    = {Held, Stephan and Schorr, Ulrike},
  booktitle = dac,
  pages     = {7:1--7:6},
  year      = {2014},
}
%}}}


% =====================================================================
%                  Multi-bit Flip-Flop
% =====================================================================
%{{{
@inproceedings{MBFF-MWSCAS2011-Lin,
  title     = {Recent research in clock power saving with multi-bit flip-flops},
  author    = {Lin, Mark Po-Hung and Hsu, Chih-Cheng and Chang, Yao-Tsung},
  booktitle = mwscas,
  pages     = {1--4},
  year      = {2011},
}
@inproceedings{MBFF-ICECS2012-Chen,
  title     = {Utilization of multi-bit flip-flops for clock power reduction},
  author    = {Chen, Zhi-Wei and Yan, Jin-Tai},
  booktitle = icecs,
  pages     = {677--680},
  year      = {2012},
}
@inproceedings{MBFF-ISPD2013-Tsai,
  title     = {{FF-Bond}: multi-bit flip-flop bonding at placement},
  author    = {Tsai, Chang-Cheng and Shi, Yiyu and Luo, Guojie and Jiang, Iris Hui-Ru},
  booktitle = ispd,
  pages     = {147--153},
  year      = {2013},
}
@inproceedings{MBFF-ICCAD2013-Hsu,
  title     = {In-placement clock-tree aware multi-bit flip-flop generation for power optimization},
  author    = {Hsu, Chih-Cheng and Chen, Yu-Chuan and Lin, Mark Po-Hung},
  booktitle = iccad,
  pages     = {592--598},
  year      = {2013},
}
%}}}


