<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\Git\oscilloscope-fpga\fpga_project\impl\gwsynthesis\fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>G:\Git\oscilloscope-fpga\fpga_project\src\fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.7.05Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jun 20 13:11:00 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>776</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>301</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLOCK_IN</td>
<td>Base</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td></td>
<td></td>
<td>CLOCK_IN_ibuf/I </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.479</td>
<td>133.714
<td>0.000</td>
<td>3.739</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.479</td>
<td>133.714
<td>0.000</td>
<td>3.739</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.436</td>
<td>44.571
<td>0.000</td>
<td>11.218</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>133.714(MHz)</td>
<td>188.336(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>33.429(MHz)</td>
<td>70.609(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of CLOCK_IN!</h4>
<h4>No timing paths to get frequency of pll_clock/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_clock/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLOCK_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLOCK_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.169</td>
<td>adc/waiting_state_count_4_s0/Q</td>
<td>adc/waiting_state_count_1_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.000</td>
<td>5.266</td>
</tr>
<tr>
<td>2</td>
<td>2.169</td>
<td>adc/waiting_state_count_4_s0/Q</td>
<td>adc/waiting_state_count_2_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.000</td>
<td>5.266</td>
</tr>
<tr>
<td>3</td>
<td>2.169</td>
<td>adc/waiting_state_count_4_s0/Q</td>
<td>adc/waiting_state_count_3_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.000</td>
<td>5.266</td>
</tr>
<tr>
<td>4</td>
<td>2.169</td>
<td>adc/waiting_state_count_4_s0/Q</td>
<td>adc/waiting_state_count_4_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.000</td>
<td>5.266</td>
</tr>
<tr>
<td>5</td>
<td>2.169</td>
<td>adc/waiting_state_count_4_s0/Q</td>
<td>adc/waiting_state_count_5_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.000</td>
<td>5.266</td>
</tr>
<tr>
<td>6</td>
<td>2.208</td>
<td>adc/waiting_state_count_4_s0/Q</td>
<td>adc/ledg_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.000</td>
<td>4.870</td>
</tr>
<tr>
<td>7</td>
<td>2.253</td>
<td>adc/waiting_state_count_4_s0/Q</td>
<td>adc/waiting_state_count_6_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.000</td>
<td>5.182</td>
</tr>
<tr>
<td>8</td>
<td>2.253</td>
<td>adc/waiting_state_count_4_s0/Q</td>
<td>adc/waiting_state_count_7_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.000</td>
<td>5.182</td>
</tr>
<tr>
<td>9</td>
<td>2.253</td>
<td>adc/waiting_state_count_4_s0/Q</td>
<td>adc/waiting_state_count_8_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.000</td>
<td>5.182</td>
</tr>
<tr>
<td>10</td>
<td>2.253</td>
<td>adc/waiting_state_count_4_s0/Q</td>
<td>adc/waiting_state_count_9_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.000</td>
<td>5.182</td>
</tr>
<tr>
<td>11</td>
<td>2.384</td>
<td>adc/adc_state_1_s0/Q</td>
<td>adc/adc_mem_addr_count_1_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.000</td>
<td>5.051</td>
</tr>
<tr>
<td>12</td>
<td>2.384</td>
<td>adc/adc_state_1_s0/Q</td>
<td>adc/adc_mem_addr_count_2_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.000</td>
<td>5.051</td>
</tr>
<tr>
<td>13</td>
<td>2.384</td>
<td>adc/adc_state_1_s0/Q</td>
<td>adc/adc_mem_addr_count_3_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.000</td>
<td>5.051</td>
</tr>
<tr>
<td>14</td>
<td>2.384</td>
<td>adc/adc_state_1_s0/Q</td>
<td>adc/adc_mem_addr_count_4_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.000</td>
<td>5.051</td>
</tr>
<tr>
<td>15</td>
<td>2.384</td>
<td>adc/adc_state_1_s0/Q</td>
<td>adc/adc_mem_addr_count_5_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.000</td>
<td>5.051</td>
</tr>
<tr>
<td>16</td>
<td>2.438</td>
<td>adc/adc_state_2_s0/Q</td>
<td>adc/adc_rd_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.000</td>
<td>4.641</td>
</tr>
<tr>
<td>17</td>
<td>2.474</td>
<td>adc/adc_data_out_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_0/CEB</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.058</td>
<td>4.873</td>
</tr>
<tr>
<td>18</td>
<td>2.474</td>
<td>adc/adc_data_out_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_0/CEB</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.058</td>
<td>4.873</td>
</tr>
<tr>
<td>19</td>
<td>2.474</td>
<td>adc/adc_data_out_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_0/CEB</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.058</td>
<td>4.873</td>
</tr>
<tr>
<td>20</td>
<td>2.474</td>
<td>adc/adc_data_out_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_0/CEB</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.058</td>
<td>4.873</td>
</tr>
<tr>
<td>21</td>
<td>2.474</td>
<td>adc/adc_data_out_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_0/CEB</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.058</td>
<td>4.873</td>
</tr>
<tr>
<td>22</td>
<td>2.474</td>
<td>adc/adc_data_out_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_0/CEB</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.058</td>
<td>4.873</td>
</tr>
<tr>
<td>23</td>
<td>2.491</td>
<td>adc/adc_data_out_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_0/CEB</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.058</td>
<td>4.856</td>
</tr>
<tr>
<td>24</td>
<td>2.491</td>
<td>adc/adc_data_out_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_0/CEB</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.058</td>
<td>4.856</td>
</tr>
<tr>
<td>25</td>
<td>2.491</td>
<td>adc/adc_data_out_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_0/CEB</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.479</td>
<td>0.058</td>
<td>4.856</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.493</td>
<td>adc/adc_data_addr_0_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_0/ADA[0]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>adc/adc_data_addr_13_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_1/ADA[13]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>adc/adc_data_addr_7_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_1/ADA[7]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>4</td>
<td>0.567</td>
<td>adc/adc_state_0_s0/Q</td>
<td>adc/waiting_state_count_0_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>adc/waiting_state_count_0_s0/Q</td>
<td>adc/waiting_state_count_0_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>adc/adc_mem_addr_count_0_s0/Q</td>
<td>adc/adc_mem_addr_count_0_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.710</td>
<td>adc/adc_state_3_s1/Q</td>
<td>adc/adc_state_3_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>display/y_Count_1_s1/Q</td>
<td>display/y_Count_1_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.710</td>
<td>display/y_Count_4_s1/Q</td>
<td>display/y_Count_4_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>10</td>
<td>0.710</td>
<td>display/x_Count_0_s0/Q</td>
<td>display/x_Count_0_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>11</td>
<td>0.714</td>
<td>display/y_Count_7_s1/Q</td>
<td>display/y_Count_7_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>12</td>
<td>0.729</td>
<td>adc/waiting_state_count_2_s0/Q</td>
<td>adc/waiting_state_count_2_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>adc/waiting_state_count_6_s0/Q</td>
<td>adc/waiting_state_count_6_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>adc/waiting_state_count_8_s0/Q</td>
<td>adc/waiting_state_count_8_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>adc/adc_mem_addr_count_2_s0/Q</td>
<td>adc/adc_mem_addr_count_2_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.731</td>
<td>adc/adc_mem_addr_count_6_s0/Q</td>
<td>adc/adc_mem_addr_count_6_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>17</td>
<td>0.732</td>
<td>display/x_Count_3_s0/Q</td>
<td>display/x_Count_3_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>18</td>
<td>0.732</td>
<td>display/x_Count_7_s0/Q</td>
<td>display/x_Count_7_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>19</td>
<td>0.732</td>
<td>display/x_Count_9_s0/Q</td>
<td>display/x_Count_9_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>20</td>
<td>0.760</td>
<td>adc/adc_data_addr_12_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_1/ADA[12]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>21</td>
<td>0.760</td>
<td>adc/adc_data_addr_8_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_1/ADA[8]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>22</td>
<td>0.760</td>
<td>adc/adc_data_addr_6_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_1/ADA[6]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>23</td>
<td>0.788</td>
<td>adc/adc_data_addr_3_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_1/ADA[3]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.863</td>
</tr>
<tr>
<td>24</td>
<td>0.788</td>
<td>adc/adc_data_addr_3_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_0/ADA[3]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.863</td>
</tr>
<tr>
<td>25</td>
<td>0.799</td>
<td>adc/adc_data_out_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_1/DI[0]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.885</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.473</td>
<td>3.723</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td>2</td>
<td>2.473</td>
<td>3.723</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc/adc_data_out_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.473</td>
<td>3.723</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc/adc_state_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.473</td>
<td>3.723</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc/adc_data_addr_8_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.473</td>
<td>3.723</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc/adc_mem_addr_count_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.473</td>
<td>3.723</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc/adc_mem_addr_count_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.473</td>
<td>3.723</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc/adc_data_addr_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.473</td>
<td>3.723</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc/adc_mem_addr_count_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.473</td>
<td>3.723</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc/adc_mem_addr_count_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.473</td>
<td>3.723</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc/adc_state_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.477</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>adc/waiting_state_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_4_s0/Q</td>
</tr>
<tr>
<td>2.280</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>adc/n123_s29/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">adc/n123_s29/F</td>
</tr>
<tr>
<td>3.762</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>adc/n123_s30/I3</td>
</tr>
<tr>
<td>4.861</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C9[0][B]</td>
<td style=" background: #97FFFF;">adc/n123_s30/F</td>
</tr>
<tr>
<td>4.883</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>adc/n135_s1/I0</td>
</tr>
<tr>
<td>5.944</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R4C9[2][B]</td>
<td style=" background: #97FFFF;">adc/n135_s1/F</td>
</tr>
<tr>
<td>6.744</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>7.479</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.956</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>adc/waiting_state_count_1_s0/CLK</td>
</tr>
<tr>
<td>8.912</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>adc/waiting_state_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.221, 61.162%; route: 1.587, 30.135%; tC2Q: 0.458, 8.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.477</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>adc/waiting_state_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_4_s0/Q</td>
</tr>
<tr>
<td>2.280</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>adc/n123_s29/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">adc/n123_s29/F</td>
</tr>
<tr>
<td>3.762</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>adc/n123_s30/I3</td>
</tr>
<tr>
<td>4.861</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C9[0][B]</td>
<td style=" background: #97FFFF;">adc/n123_s30/F</td>
</tr>
<tr>
<td>4.883</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>adc/n135_s1/I0</td>
</tr>
<tr>
<td>5.944</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R4C9[2][B]</td>
<td style=" background: #97FFFF;">adc/n135_s1/F</td>
</tr>
<tr>
<td>6.744</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>7.479</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.956</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>adc/waiting_state_count_2_s0/CLK</td>
</tr>
<tr>
<td>8.912</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>adc/waiting_state_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.221, 61.162%; route: 1.587, 30.135%; tC2Q: 0.458, 8.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.477</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>adc/waiting_state_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_4_s0/Q</td>
</tr>
<tr>
<td>2.280</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>adc/n123_s29/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">adc/n123_s29/F</td>
</tr>
<tr>
<td>3.762</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>adc/n123_s30/I3</td>
</tr>
<tr>
<td>4.861</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C9[0][B]</td>
<td style=" background: #97FFFF;">adc/n123_s30/F</td>
</tr>
<tr>
<td>4.883</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>adc/n135_s1/I0</td>
</tr>
<tr>
<td>5.944</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R4C9[2][B]</td>
<td style=" background: #97FFFF;">adc/n135_s1/F</td>
</tr>
<tr>
<td>6.744</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>7.479</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.956</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>adc/waiting_state_count_3_s0/CLK</td>
</tr>
<tr>
<td>8.912</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>adc/waiting_state_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.221, 61.162%; route: 1.587, 30.135%; tC2Q: 0.458, 8.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.477</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>adc/waiting_state_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_4_s0/Q</td>
</tr>
<tr>
<td>2.280</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>adc/n123_s29/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">adc/n123_s29/F</td>
</tr>
<tr>
<td>3.762</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>adc/n123_s30/I3</td>
</tr>
<tr>
<td>4.861</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C9[0][B]</td>
<td style=" background: #97FFFF;">adc/n123_s30/F</td>
</tr>
<tr>
<td>4.883</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>adc/n135_s1/I0</td>
</tr>
<tr>
<td>5.944</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R4C9[2][B]</td>
<td style=" background: #97FFFF;">adc/n135_s1/F</td>
</tr>
<tr>
<td>6.744</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>7.479</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.956</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>adc/waiting_state_count_4_s0/CLK</td>
</tr>
<tr>
<td>8.912</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>adc/waiting_state_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.221, 61.162%; route: 1.587, 30.135%; tC2Q: 0.458, 8.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.477</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>adc/waiting_state_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_4_s0/Q</td>
</tr>
<tr>
<td>2.280</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>adc/n123_s29/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">adc/n123_s29/F</td>
</tr>
<tr>
<td>3.762</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>adc/n123_s30/I3</td>
</tr>
<tr>
<td>4.861</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C9[0][B]</td>
<td style=" background: #97FFFF;">adc/n123_s30/F</td>
</tr>
<tr>
<td>4.883</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>adc/n135_s1/I0</td>
</tr>
<tr>
<td>5.944</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R4C9[2][B]</td>
<td style=" background: #97FFFF;">adc/n135_s1/F</td>
</tr>
<tr>
<td>6.744</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>7.479</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.956</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>adc/waiting_state_count_5_s0/CLK</td>
</tr>
<tr>
<td>8.912</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>adc/waiting_state_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.221, 61.162%; route: 1.587, 30.135%; tC2Q: 0.458, 8.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.556</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/ledg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.477</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>adc/waiting_state_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_4_s0/Q</td>
</tr>
<tr>
<td>2.280</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>adc/n123_s29/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">adc/n123_s29/F</td>
</tr>
<tr>
<td>3.762</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>adc/n123_s30/I3</td>
</tr>
<tr>
<td>4.861</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C9[0][B]</td>
<td style=" background: #97FFFF;">adc/n123_s30/F</td>
</tr>
<tr>
<td>6.347</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">adc/ledg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>7.479</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.956</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>adc/ledg_s0/CLK</td>
</tr>
<tr>
<td>8.556</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>adc/ledg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 44.350%; route: 2.252, 46.239%; tC2Q: 0.458, 9.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.477</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>adc/waiting_state_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_4_s0/Q</td>
</tr>
<tr>
<td>2.280</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>adc/n123_s29/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">adc/n123_s29/F</td>
</tr>
<tr>
<td>3.762</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>adc/n123_s30/I3</td>
</tr>
<tr>
<td>4.861</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C9[0][B]</td>
<td style=" background: #97FFFF;">adc/n123_s30/F</td>
</tr>
<tr>
<td>4.883</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>adc/n135_s1/I0</td>
</tr>
<tr>
<td>5.944</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R4C9[2][B]</td>
<td style=" background: #97FFFF;">adc/n135_s1/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>7.479</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.956</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>adc/waiting_state_count_6_s0/CLK</td>
</tr>
<tr>
<td>8.912</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>adc/waiting_state_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.221, 62.159%; route: 1.503, 28.996%; tC2Q: 0.458, 8.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.477</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>adc/waiting_state_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_4_s0/Q</td>
</tr>
<tr>
<td>2.280</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>adc/n123_s29/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">adc/n123_s29/F</td>
</tr>
<tr>
<td>3.762</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>adc/n123_s30/I3</td>
</tr>
<tr>
<td>4.861</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C9[0][B]</td>
<td style=" background: #97FFFF;">adc/n123_s30/F</td>
</tr>
<tr>
<td>4.883</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>adc/n135_s1/I0</td>
</tr>
<tr>
<td>5.944</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R4C9[2][B]</td>
<td style=" background: #97FFFF;">adc/n135_s1/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>7.479</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.956</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>adc/waiting_state_count_7_s0/CLK</td>
</tr>
<tr>
<td>8.912</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>adc/waiting_state_count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.221, 62.159%; route: 1.503, 28.996%; tC2Q: 0.458, 8.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.477</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>adc/waiting_state_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_4_s0/Q</td>
</tr>
<tr>
<td>2.280</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>adc/n123_s29/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">adc/n123_s29/F</td>
</tr>
<tr>
<td>3.762</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>adc/n123_s30/I3</td>
</tr>
<tr>
<td>4.861</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C9[0][B]</td>
<td style=" background: #97FFFF;">adc/n123_s30/F</td>
</tr>
<tr>
<td>4.883</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>adc/n135_s1/I0</td>
</tr>
<tr>
<td>5.944</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R4C9[2][B]</td>
<td style=" background: #97FFFF;">adc/n135_s1/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>7.479</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.956</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>adc/waiting_state_count_8_s0/CLK</td>
</tr>
<tr>
<td>8.912</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>adc/waiting_state_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.221, 62.159%; route: 1.503, 28.996%; tC2Q: 0.458, 8.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.477</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>adc/waiting_state_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_4_s0/Q</td>
</tr>
<tr>
<td>2.280</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>adc/n123_s29/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">adc/n123_s29/F</td>
</tr>
<tr>
<td>3.762</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>adc/n123_s30/I3</td>
</tr>
<tr>
<td>4.861</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C9[0][B]</td>
<td style=" background: #97FFFF;">adc/n123_s30/F</td>
</tr>
<tr>
<td>4.883</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>adc/n135_s1/I0</td>
</tr>
<tr>
<td>5.944</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R4C9[2][B]</td>
<td style=" background: #97FFFF;">adc/n135_s1/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>7.479</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.956</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>adc/waiting_state_count_9_s0/CLK</td>
</tr>
<tr>
<td>8.912</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>adc/waiting_state_count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.221, 62.159%; route: 1.503, 28.996%; tC2Q: 0.458, 8.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.477</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>adc/adc_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">adc/adc_state_1_s0/Q</td>
</tr>
<tr>
<td>4.252</td>
<td>2.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>adc/n114_s2/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">adc/n114_s2/F</td>
</tr>
<tr>
<td>6.528</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>7.479</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.956</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>adc/adc_mem_addr_count_1_s0/CLK</td>
</tr>
<tr>
<td>8.912</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>adc/adc_mem_addr_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 21.006%; route: 3.532, 69.920%; tC2Q: 0.458, 9.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.477</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>adc/adc_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">adc/adc_state_1_s0/Q</td>
</tr>
<tr>
<td>4.252</td>
<td>2.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>adc/n114_s2/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">adc/n114_s2/F</td>
</tr>
<tr>
<td>6.528</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>7.479</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.956</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>adc/adc_mem_addr_count_2_s0/CLK</td>
</tr>
<tr>
<td>8.912</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>adc/adc_mem_addr_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 21.006%; route: 3.532, 69.920%; tC2Q: 0.458, 9.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.477</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>adc/adc_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">adc/adc_state_1_s0/Q</td>
</tr>
<tr>
<td>4.252</td>
<td>2.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>adc/n114_s2/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">adc/n114_s2/F</td>
</tr>
<tr>
<td>6.528</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>7.479</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.956</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>adc/adc_mem_addr_count_3_s0/CLK</td>
</tr>
<tr>
<td>8.912</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>adc/adc_mem_addr_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 21.006%; route: 3.532, 69.920%; tC2Q: 0.458, 9.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.477</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>adc/adc_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">adc/adc_state_1_s0/Q</td>
</tr>
<tr>
<td>4.252</td>
<td>2.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>adc/n114_s2/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">adc/n114_s2/F</td>
</tr>
<tr>
<td>6.528</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>7.479</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.956</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>adc/adc_mem_addr_count_4_s0/CLK</td>
</tr>
<tr>
<td>8.912</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>adc/adc_mem_addr_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 21.006%; route: 3.532, 69.920%; tC2Q: 0.458, 9.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.477</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>adc/adc_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">adc/adc_state_1_s0/Q</td>
</tr>
<tr>
<td>4.252</td>
<td>2.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>adc/n114_s2/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">adc/n114_s2/F</td>
</tr>
<tr>
<td>6.528</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>7.479</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.956</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>adc/adc_mem_addr_count_5_s0/CLK</td>
</tr>
<tr>
<td>8.912</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>adc/adc_mem_addr_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 21.006%; route: 3.532, 69.920%; tC2Q: 0.458, 9.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.556</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_rd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.477</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>adc/adc_state_2_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C10[2][B]</td>
<td style=" font-weight:bold;">adc/adc_state_2_s0/Q</td>
</tr>
<tr>
<td>2.298</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>adc/n159_s5/I1</td>
</tr>
<tr>
<td>3.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">adc/n159_s5/F</td>
</tr>
<tr>
<td>3.947</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>adc/n165_s5/I2</td>
</tr>
<tr>
<td>4.979</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" background: #97FFFF;">adc/n165_s5/F</td>
</tr>
<tr>
<td>6.118</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB11[B]</td>
<td style=" font-weight:bold;">adc/adc_rd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>7.479</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.956</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[B]</td>
<td>adc/adc_rd_s0/CLK</td>
</tr>
<tr>
<td>8.556</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB11[B]</td>
<td>adc/adc_rd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 39.952%; route: 2.328, 50.171%; tC2Q: 0.458, 9.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.436</td>
<td>22.436</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.436</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.882</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.913</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>adc/adc_data_out_s0/CLK</td>
</tr>
<tr>
<td>24.371</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">adc/adc_data_out_s0/Q</td>
</tr>
<tr>
<td>25.351</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>display/bram_rd_clk_en_s1/I2</td>
</tr>
<tr>
<td>26.383</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">display/bram_rd_clk_en_s1/F</td>
</tr>
<tr>
<td>28.786</td>
<td>2.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_0/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.303</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.334</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>display/dual_port_ram/sdpb_inst_0/CLKB</td>
</tr>
<tr>
<td>31.304</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td>31.260</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[2][B]</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 37.636%; route: 2.581, 52.959%; tC2Q: 0.458, 9.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.436</td>
<td>22.436</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.436</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.882</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.913</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>adc/adc_data_out_s0/CLK</td>
</tr>
<tr>
<td>24.371</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">adc/adc_data_out_s0/Q</td>
</tr>
<tr>
<td>25.351</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>display/bram_rd_clk_en_s1/I2</td>
</tr>
<tr>
<td>26.383</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">display/bram_rd_clk_en_s1/F</td>
</tr>
<tr>
<td>28.786</td>
<td>2.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_0/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.303</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.334</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>display/dual_port_ram/sdpb_inst_0/CLKB</td>
</tr>
<tr>
<td>31.304</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td>31.260</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 37.636%; route: 2.581, 52.959%; tC2Q: 0.458, 9.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.436</td>
<td>22.436</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.436</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.882</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.913</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>adc/adc_data_out_s0/CLK</td>
</tr>
<tr>
<td>24.371</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">adc/adc_data_out_s0/Q</td>
</tr>
<tr>
<td>25.351</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>display/bram_rd_clk_en_s1/I2</td>
</tr>
<tr>
<td>26.383</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">display/bram_rd_clk_en_s1/F</td>
</tr>
<tr>
<td>28.786</td>
<td>2.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_0/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.303</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.334</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][B]</td>
<td>display/dual_port_ram/sdpb_inst_0/CLKB</td>
</tr>
<tr>
<td>31.304</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td>31.260</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[1][B]</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 37.636%; route: 2.581, 52.959%; tC2Q: 0.458, 9.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.436</td>
<td>22.436</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.436</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.882</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.913</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>adc/adc_data_out_s0/CLK</td>
</tr>
<tr>
<td>24.371</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">adc/adc_data_out_s0/Q</td>
</tr>
<tr>
<td>25.351</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>display/bram_rd_clk_en_s1/I2</td>
</tr>
<tr>
<td>26.383</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">display/bram_rd_clk_en_s1/F</td>
</tr>
<tr>
<td>28.786</td>
<td>2.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_0/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.303</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.334</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>display/dual_port_ram/sdpb_inst_0/CLKB</td>
</tr>
<tr>
<td>31.304</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td>31.260</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 37.636%; route: 2.581, 52.959%; tC2Q: 0.458, 9.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.436</td>
<td>22.436</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.436</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.882</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.913</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>adc/adc_data_out_s0/CLK</td>
</tr>
<tr>
<td>24.371</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">adc/adc_data_out_s0/Q</td>
</tr>
<tr>
<td>25.351</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>display/bram_rd_clk_en_s1/I2</td>
</tr>
<tr>
<td>26.383</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">display/bram_rd_clk_en_s1/F</td>
</tr>
<tr>
<td>28.786</td>
<td>2.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_0/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.303</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.334</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>display/dual_port_ram/sdpb_inst_0/CLKB</td>
</tr>
<tr>
<td>31.304</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td>31.260</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 37.636%; route: 2.581, 52.959%; tC2Q: 0.458, 9.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.436</td>
<td>22.436</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.436</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.882</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.913</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>adc/adc_data_out_s0/CLK</td>
</tr>
<tr>
<td>24.371</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">adc/adc_data_out_s0/Q</td>
</tr>
<tr>
<td>25.351</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>display/bram_rd_clk_en_s1/I2</td>
</tr>
<tr>
<td>26.383</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">display/bram_rd_clk_en_s1/F</td>
</tr>
<tr>
<td>28.786</td>
<td>2.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_0/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.303</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.334</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>display/dual_port_ram/sdpb_inst_0/CLKB</td>
</tr>
<tr>
<td>31.304</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td>31.260</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 37.636%; route: 2.581, 52.959%; tC2Q: 0.458, 9.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.436</td>
<td>22.436</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.436</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.882</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.913</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>adc/adc_data_out_s0/CLK</td>
</tr>
<tr>
<td>24.371</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">adc/adc_data_out_s0/Q</td>
</tr>
<tr>
<td>25.351</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>display/bram_rd_clk_en_s1/I2</td>
</tr>
<tr>
<td>26.383</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">display/bram_rd_clk_en_s1/F</td>
</tr>
<tr>
<td>28.769</td>
<td>2.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_0/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.303</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.334</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>display/dual_port_ram/sdpb_inst_0/CLKB</td>
</tr>
<tr>
<td>31.304</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td>31.260</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 37.765%; route: 2.564, 52.797%; tC2Q: 0.458, 9.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.436</td>
<td>22.436</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.436</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.882</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.913</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>adc/adc_data_out_s0/CLK</td>
</tr>
<tr>
<td>24.371</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">adc/adc_data_out_s0/Q</td>
</tr>
<tr>
<td>25.351</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>display/bram_rd_clk_en_s1/I2</td>
</tr>
<tr>
<td>26.383</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">display/bram_rd_clk_en_s1/F</td>
</tr>
<tr>
<td>28.769</td>
<td>2.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_0/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.303</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.334</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>display/dual_port_ram/sdpb_inst_0/CLKB</td>
</tr>
<tr>
<td>31.304</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td>31.260</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 37.765%; route: 2.564, 52.797%; tC2Q: 0.458, 9.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.436</td>
<td>22.436</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.436</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.882</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.913</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>adc/adc_data_out_s0/CLK</td>
</tr>
<tr>
<td>24.371</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">adc/adc_data_out_s0/Q</td>
</tr>
<tr>
<td>25.351</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>display/bram_rd_clk_en_s1/I2</td>
</tr>
<tr>
<td>26.383</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">display/bram_rd_clk_en_s1/F</td>
</tr>
<tr>
<td>28.769</td>
<td>2.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_0/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>29.915</td>
<td>29.915</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>29.915</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.303</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.334</td>
<td>0.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>display/dual_port_ram/sdpb_inst_0/CLKB</td>
</tr>
<tr>
<td>31.304</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td>31.260</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.479</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 37.765%; route: 2.564, 52.797%; tC2Q: 0.458, 9.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.031, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>adc/adc_data_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.804</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C3[0][A]</td>
<td style=" font-weight:bold;">adc/adc_data_addr_0_s0/Q</td>
</tr>
<tr>
<td>2.039</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_0/ADA[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>display/dual_port_ram/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.546</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_addr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>adc/adc_data_addr_13_s0/CLK</td>
</tr>
<tr>
<td>1.804</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C6[2][A]</td>
<td style=" font-weight:bold;">adc/adc_data_addr_13_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_1/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>display/dual_port_ram/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>1.546</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>display/dual_port_ram/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>adc/adc_data_addr_7_s0/CLK</td>
</tr>
<tr>
<td>1.804</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td style=" font-weight:bold;">adc/adc_data_addr_7_s0/Q</td>
</tr>
<tr>
<td>2.070</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_1/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>display/dual_port_ram/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>1.546</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>display/dual_port_ram/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.486</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>adc/adc_state_0_s0/CLK</td>
</tr>
<tr>
<td>1.804</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R4C9[2][A]</td>
<td style=" font-weight:bold;">adc/adc_state_0_s0/Q</td>
</tr>
<tr>
<td>2.053</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>adc/waiting_state_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>adc/waiting_state_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.711%; tC2Q: 0.333, 57.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>adc/waiting_state_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.804</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_0_s0/Q</td>
</tr>
<tr>
<td>1.807</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>adc/n134_s2/I</td>
</tr>
<tr>
<td>2.179</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">adc/n134_s2/O</td>
</tr>
<tr>
<td>2.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>adc/waiting_state_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>adc/waiting_state_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_mem_addr_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>adc/adc_mem_addr_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.804</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_0_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>adc/n82_s2/I</td>
</tr>
<tr>
<td>2.180</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">adc/n82_s2/O</td>
</tr>
<tr>
<td>2.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>adc/adc_mem_addr_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>adc/adc_mem_addr_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_state_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_state_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>adc/adc_state_3_s1/CLK</td>
</tr>
<tr>
<td>1.804</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C9[1][A]</td>
<td style=" font-weight:bold;">adc/adc_state_3_s1/Q</td>
</tr>
<tr>
<td>1.809</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>adc/n160_s8/I3</td>
</tr>
<tr>
<td>2.181</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" background: #97FFFF;">adc/n160_s8/F</td>
</tr>
<tr>
<td>2.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" font-weight:bold;">adc/adc_state_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>adc/adc_state_3_s1/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>adc/adc_state_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/y_Count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/y_Count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.413</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>display/y_Count_1_s1/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">display/y_Count_1_s1/Q</td>
</tr>
<tr>
<td>1.751</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>display/n70_s1/I1</td>
</tr>
<tr>
<td>2.123</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" background: #97FFFF;">display/n70_s1/F</td>
</tr>
<tr>
<td>2.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">display/y_Count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.413</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>display/y_Count_1_s1/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>display/y_Count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/y_Count_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/y_Count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.413</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>display/y_Count_4_s1/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">display/y_Count_4_s1/Q</td>
</tr>
<tr>
<td>1.751</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>display/n67_s1/I2</td>
</tr>
<tr>
<td>2.123</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">display/n67_s1/F</td>
</tr>
<tr>
<td>2.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">display/y_Count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.413</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>display/y_Count_4_s1/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>display/y_Count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/x_Count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/x_Count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.413</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>display/x_Count_0_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">display/x_Count_0_s0/Q</td>
</tr>
<tr>
<td>1.751</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>display/n39_s2/I</td>
</tr>
<tr>
<td>2.123</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">display/n39_s2/O</td>
</tr>
<tr>
<td>2.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">display/x_Count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.413</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>display/x_Count_0_s0/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>display/x_Count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/y_Count_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/y_Count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.413</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>display/y_Count_7_s1/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">display/y_Count_7_s1/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>display/n64_s1/I2</td>
</tr>
<tr>
<td>2.126</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">display/n64_s1/F</td>
</tr>
<tr>
<td>2.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">display/y_Count_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.413</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>display/y_Count_7_s1/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>display/y_Count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>adc/waiting_state_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.804</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_2_s0/Q</td>
</tr>
<tr>
<td>1.805</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C10[1][A]</td>
<td>adc/n132_s/I1</td>
</tr>
<tr>
<td>2.199</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">adc/n132_s/SUM</td>
</tr>
<tr>
<td>2.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>adc/waiting_state_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>adc/waiting_state_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>adc/waiting_state_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.804</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_6_s0/Q</td>
</tr>
<tr>
<td>1.807</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C11[0][A]</td>
<td>adc/n128_s/I1</td>
</tr>
<tr>
<td>2.201</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">adc/n128_s/SUM</td>
</tr>
<tr>
<td>2.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>adc/waiting_state_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>adc/waiting_state_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>adc/waiting_state_count_8_s0/CLK</td>
</tr>
<tr>
<td>1.804</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_8_s0/Q</td>
</tr>
<tr>
<td>1.807</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C11[1][A]</td>
<td>adc/n126_s/I1</td>
</tr>
<tr>
<td>2.201</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" background: #97FFFF;">adc/n126_s/SUM</td>
</tr>
<tr>
<td>2.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>adc/waiting_state_count_8_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>adc/waiting_state_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_mem_addr_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>adc/adc_mem_addr_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.804</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_2_s0/Q</td>
</tr>
<tr>
<td>1.807</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td>adc/n80_s/I1</td>
</tr>
<tr>
<td>2.201</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">adc/n80_s/SUM</td>
</tr>
<tr>
<td>2.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>adc/adc_mem_addr_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>adc/adc_mem_addr_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_mem_addr_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>adc/adc_mem_addr_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.804</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_6_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C6[0][A]</td>
<td>adc/n76_s/I1</td>
</tr>
<tr>
<td>2.202</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">adc/n76_s/SUM</td>
</tr>
<tr>
<td>2.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>adc/adc_mem_addr_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>adc/adc_mem_addr_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/x_Count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/x_Count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.413</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>display/x_Count_3_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">display/x_Count_3_s0/Q</td>
</tr>
<tr>
<td>1.751</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td>display/n36_s/I1</td>
</tr>
<tr>
<td>2.145</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">display/n36_s/SUM</td>
</tr>
<tr>
<td>2.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">display/x_Count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.413</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>display/x_Count_3_s0/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>display/x_Count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/x_Count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/x_Count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.413</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>display/x_Count_7_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">display/x_Count_7_s0/Q</td>
</tr>
<tr>
<td>1.751</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C14[0][A]</td>
<td>display/n32_s/I1</td>
</tr>
<tr>
<td>2.145</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" background: #97FFFF;">display/n32_s/SUM</td>
</tr>
<tr>
<td>2.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">display/x_Count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.413</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>display/x_Count_7_s0/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>display/x_Count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/x_Count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/x_Count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.413</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>display/x_Count_9_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C14[1][A]</td>
<td style=" font-weight:bold;">display/x_Count_9_s0/Q</td>
</tr>
<tr>
<td>1.751</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C14[1][A]</td>
<td>display/n30_s/I1</td>
</tr>
<tr>
<td>2.145</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td style=" background: #97FFFF;">display/n30_s/SUM</td>
</tr>
<tr>
<td>2.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td style=" font-weight:bold;">display/x_Count_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.413</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>display/x_Count_9_s0/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>display/x_Count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>adc/adc_data_addr_12_s0/CLK</td>
</tr>
<tr>
<td>1.804</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">adc/adc_data_addr_12_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_1/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>display/dual_port_ram/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>1.546</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>display/dual_port_ram/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>adc/adc_data_addr_8_s0/CLK</td>
</tr>
<tr>
<td>1.804</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td style=" font-weight:bold;">adc/adc_data_addr_8_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_1/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>display/dual_port_ram/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>1.546</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>display/dual_port_ram/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>adc/adc_data_addr_6_s0/CLK</td>
</tr>
<tr>
<td>1.804</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td style=" font-weight:bold;">adc/adc_data_addr_6_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_1/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>display/dual_port_ram/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>1.546</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>display/dual_port_ram/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>adc/adc_data_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.804</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">adc/adc_data_addr_3_s0/Q</td>
</tr>
<tr>
<td>2.334</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_1/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>display/dual_port_ram/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>1.546</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>display/dual_port_ram/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.530, 61.384%; tC2Q: 0.333, 38.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>adc/adc_data_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.804</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">adc/adc_data_addr_3_s0/Q</td>
</tr>
<tr>
<td>2.334</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_0/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>display/dual_port_ram/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.546</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.530, 61.384%; tC2Q: 0.333, 38.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>adc/adc_data_out_s0/CLK</td>
</tr>
<tr>
<td>1.804</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">adc/adc_data_out_s0/Q</td>
</tr>
<tr>
<td>2.355</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>display/dual_port_ram/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>1.557</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>display/dual_port_ram/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 62.319%; tC2Q: 0.333, 37.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.025, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.186</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.226</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>display/dual_port_ram/sdpb_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>display/dual_port_ram/sdpb_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/adc_data_out_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.186</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.226</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>adc/adc_data_out_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>adc/adc_data_out_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/adc_state_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.186</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.226</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>adc/adc_state_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>adc/adc_state_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/adc_data_addr_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.186</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.226</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>adc/adc_data_addr_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>adc/adc_data_addr_8_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/adc_mem_addr_count_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.186</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.226</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>adc/adc_mem_addr_count_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>adc/adc_mem_addr_count_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/adc_mem_addr_count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.186</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.226</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>adc/adc_mem_addr_count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>adc/adc_mem_addr_count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/adc_data_addr_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.186</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.226</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>adc/adc_data_addr_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>adc/adc_data_addr_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/adc_mem_addr_count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.186</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.226</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>adc/adc_mem_addr_count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>adc/adc_mem_addr_count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/adc_mem_addr_count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.186</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.226</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>adc/adc_mem_addr_count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>adc/adc_mem_addr_count_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/adc_state_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.186</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.226</td>
<td>0.040</td>
<td>tNET</td>
<td>FF</td>
<td>adc/adc_state_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.479</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.925</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.025</td>
<td>tNET</td>
<td>RR</td>
<td>adc/adc_state_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>53</td>
<td>LCD_CLOCK_d</td>
<td>15.752</td>
<td>0.448</td>
</tr>
<tr>
<td>44</td>
<td>sys_clock</td>
<td>2.169</td>
<td>0.040</td>
</tr>
<tr>
<td>21</td>
<td>n288_4</td>
<td>21.941</td>
<td>1.805</td>
</tr>
<tr>
<td>19</td>
<td>LCD_DEN_d_6</td>
<td>15.752</td>
<td>1.969</td>
</tr>
<tr>
<td>18</td>
<td>LCD_DEN_d_5</td>
<td>20.484</td>
<td>1.357</td>
</tr>
<tr>
<td>17</td>
<td>adc_state[0]</td>
<td>3.035</td>
<td>1.482</td>
</tr>
<tr>
<td>17</td>
<td>LCD_DEN_d_7</td>
<td>20.419</td>
<td>1.365</td>
</tr>
<tr>
<td>16</td>
<td>adc_state[1]</td>
<td>2.384</td>
<td>2.327</td>
</tr>
<tr>
<td>15</td>
<td>n369_5</td>
<td>2.835</td>
<td>0.832</td>
</tr>
<tr>
<td>10</td>
<td>y_Count[5]</td>
<td>15.845</td>
<td>0.854</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R4C13</td>
<td>54.17%</td>
</tr>
<tr>
<td>R5C15</td>
<td>43.06%</td>
</tr>
<tr>
<td>R5C16</td>
<td>38.89%</td>
</tr>
<tr>
<td>R5C4</td>
<td>38.89%</td>
</tr>
<tr>
<td>R4C9</td>
<td>37.50%</td>
</tr>
<tr>
<td>R4C14</td>
<td>34.72%</td>
</tr>
<tr>
<td>R5C13</td>
<td>33.33%</td>
</tr>
<tr>
<td>R5C10</td>
<td>31.94%</td>
</tr>
<tr>
<td>R4C5</td>
<td>30.56%</td>
</tr>
<tr>
<td>R5C7</td>
<td>30.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
