// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.233000,HLS_SYN_LAT=5,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=46,HLS_SYN_FF=2122,HLS_SYN_LUT=2502,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [159:0] x_V;
output  [9:0] y_0_V;
output   y_0_V_ap_vld;
output  [9:0] y_1_V;
output   y_1_V_ap_vld;
output  [9:0] y_2_V;
output   y_2_V_ap_vld;
output  [9:0] y_3_V;
output   y_3_V_ap_vld;
output  [9:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [159:0] x_V_preg;
reg   [159:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [9:0] trunc_ln1117_fu_191_p1;
reg  signed [9:0] trunc_ln1117_reg_1699;
reg  signed [9:0] trunc_ln1117_reg_1699_pp0_iter1_reg;
wire  signed [9:0] tmp_1_fu_195_p4;
reg  signed [9:0] tmp_1_reg_1707;
reg  signed [9:0] tmp_1_reg_1707_pp0_iter1_reg;
reg  signed [9:0] tmp_1_reg_1707_pp0_iter2_reg;
reg  signed [9:0] tmp_1_reg_1707_pp0_iter3_reg;
wire  signed [21:0] sext_ln1192_fu_205_p1;
reg  signed [21:0] sext_ln1192_reg_1724;
reg  signed [21:0] sext_ln1192_reg_1724_pp0_iter1_reg;
reg  signed [21:0] sext_ln1192_reg_1724_pp0_iter2_reg;
reg  signed [9:0] tmp_2_reg_1730;
reg  signed [9:0] tmp_2_reg_1730_pp0_iter1_reg;
reg  signed [9:0] tmp_2_reg_1730_pp0_iter2_reg;
reg  signed [9:0] tmp_2_reg_1730_pp0_iter3_reg;
wire  signed [11:0] r_V_1_fu_219_p3;
reg  signed [11:0] r_V_1_reg_1742;
wire  signed [21:0] r_V_92_fu_1417_p2;
reg  signed [21:0] r_V_92_reg_1747;
reg  signed [9:0] p_Val2_8_reg_1752;
reg  signed [9:0] p_Val2_8_reg_1752_pp0_iter1_reg;
reg  signed [9:0] p_Val2_8_reg_1752_pp0_iter2_reg;
reg  signed [9:0] tmp_4_reg_1770;
reg  signed [9:0] tmp_4_reg_1770_pp0_iter1_reg;
reg  signed [9:0] tmp_4_reg_1770_pp0_iter2_reg;
reg  signed [9:0] tmp_4_reg_1770_pp0_iter3_reg;
reg  signed [9:0] tmp_5_reg_1780;
reg  signed [9:0] tmp_5_reg_1780_pp0_iter1_reg;
reg  signed [9:0] tmp_5_reg_1780_pp0_iter2_reg;
reg  signed [9:0] tmp_5_reg_1780_pp0_iter3_reg;
wire  signed [19:0] sext_ln1118_1_fu_264_p1;
reg  signed [19:0] sext_ln1118_1_reg_1793;
wire  signed [27:0] sext_ln1192_1_fu_273_p1;
reg  signed [27:0] sext_ln1192_1_reg_1799;
reg  signed [27:0] sext_ln1192_1_reg_1799_pp0_iter2_reg;
wire  signed [27:0] grp_fu_1423_p3;
reg  signed [27:0] sub_ln1193_reg_1806;
wire  signed [20:0] sext_ln1118_3_fu_301_p1;
reg  signed [20:0] sext_ln1118_3_reg_1811;
reg  signed [20:0] sext_ln1118_3_reg_1811_pp0_iter2_reg;
wire  signed [20:0] r_V_93_fu_1431_p2;
reg  signed [20:0] r_V_93_reg_1816;
wire  signed [22:0] sext_ln1116_6_fu_304_p1;
reg  signed [22:0] sext_ln1116_6_reg_1821;
wire  signed [29:0] r_V_45_fu_1437_p2;
reg  signed [29:0] r_V_45_reg_1827;
wire  signed [22:0] grp_fu_1443_p3;
reg  signed [22:0] r_V_77_reg_1832;
wire   [19:0] r_V_101_fu_326_p2;
reg   [19:0] r_V_101_reg_1837;
wire  signed [12:0] shl_ln_fu_357_p3;
reg  signed [12:0] shl_ln_reg_1842;
wire  signed [13:0] sext_ln1118_8_fu_364_p1;
reg  signed [13:0] sext_ln1118_8_reg_1847;
wire  signed [11:0] r_V_9_fu_403_p3;
reg  signed [11:0] r_V_9_reg_1852;
wire  signed [22:0] grp_fu_1458_p3;
reg  signed [22:0] r_V_24_reg_1857;
wire  signed [27:0] grp_fu_1451_p3;
reg  signed [27:0] sub_ln1192_reg_1862;
wire  signed [33:0] sext_ln1192_9_fu_417_p1;
reg  signed [33:0] sext_ln1192_9_reg_1867;
wire   [33:0] add_ln1192_5_fu_440_p2;
reg   [33:0] add_ln1192_5_reg_1872;
wire  signed [23:0] grp_fu_1466_p3;
reg  signed [23:0] r_V_51_reg_1877;
wire  signed [11:0] r_V_69_fu_446_p3;
reg  signed [11:0] r_V_69_reg_1882;
wire  signed [12:0] r_V_52_fu_457_p2;
reg  signed [12:0] r_V_52_reg_1887;
wire  signed [22:0] r_V_53_fu_1474_p2;
reg  signed [22:0] r_V_53_reg_1892;
wire  signed [12:0] r_V_55_fu_467_p2;
reg  signed [12:0] r_V_55_reg_1897;
wire  signed [22:0] r_V_98_fu_1479_p2;
reg  signed [22:0] r_V_98_reg_1902;
wire  signed [10:0] r_V_2_fu_477_p3;
reg  signed [10:0] r_V_2_reg_1907;
wire  signed [21:0] sext_ln1192_18_fu_488_p1;
reg  signed [21:0] sext_ln1192_18_reg_1913;
wire  signed [21:0] r_V_70_fu_1486_p2;
reg  signed [21:0] r_V_70_reg_1922;
wire  signed [10:0] r_V_74_fu_500_p3;
reg  signed [10:0] r_V_74_reg_1927;
wire  signed [20:0] sext_ln1116_13_fu_507_p1;
reg  signed [20:0] sext_ln1116_13_reg_1932;
wire  signed [27:0] grp_fu_1492_p3;
reg  signed [27:0] add_ln1192_14_reg_1937;
wire  signed [22:0] r_V_79_fu_1500_p2;
reg  signed [22:0] r_V_79_reg_1942;
wire   [21:0] trunc_ln728_fu_525_p1;
reg   [21:0] trunc_ln728_reg_1947;
wire  signed [20:0] r_V_105_fu_1505_p2;
reg  signed [20:0] r_V_105_reg_1952;
wire  signed [22:0] grp_fu_1511_p3;
reg  signed [22:0] r_V_88_reg_1957;
wire  signed [20:0] r_V_90_fu_1519_p2;
reg  signed [20:0] r_V_90_reg_1962;
wire  signed [27:0] sext_ln1192_2_fu_532_p1;
reg  signed [27:0] sext_ln1192_2_reg_1967;
(* use_dsp48 = "no" *) wire   [27:0] add_ln1192_1_fu_560_p2;
reg   [27:0] add_ln1192_1_reg_1972;
wire  signed [20:0] r_V_37_fu_1539_p2;
reg  signed [20:0] r_V_37_reg_1977;
wire  signed [21:0] mul_ln1192_2_fu_1544_p2;
reg  signed [21:0] mul_ln1192_2_reg_1982;
wire  signed [21:0] grp_fu_1550_p3;
reg  signed [21:0] mul_ln1192_3_reg_1987;
wire  signed [10:0] shl_ln1118_6_fu_608_p3;
reg  signed [10:0] shl_ln1118_6_reg_1992;
wire   [33:0] sub_ln1192_5_fu_642_p2;
reg   [33:0] sub_ln1192_5_reg_1997;
wire  signed [27:0] mul_ln1192_7_fu_1564_p2;
reg  signed [27:0] mul_ln1192_7_reg_2002;
wire  signed [21:0] mul_ln1192_8_fu_1570_p2;
reg  signed [21:0] mul_ln1192_8_reg_2007;
wire  signed [27:0] mul_ln1192_9_fu_1576_p2;
reg  signed [27:0] mul_ln1192_9_reg_2012;
wire  signed [27:0] mul_ln1192_10_fu_1581_p2;
reg  signed [27:0] mul_ln1192_10_reg_2017;
wire  signed [21:0] grp_fu_1587_p3;
reg  signed [21:0] mul_ln1192_11_reg_2022;
wire  signed [21:0] grp_fu_1594_p3;
reg  signed [21:0] mul_ln1192_12_reg_2027;
wire   [15:0] r_V_99_fu_707_p2;
reg   [15:0] r_V_99_reg_2032;
wire   [27:0] add_ln1192_11_fu_753_p2;
reg   [27:0] add_ln1192_11_reg_2037;
wire  signed [15:0] sext_ln1192_21_fu_759_p1;
reg  signed [15:0] sext_ln1192_21_reg_2042;
wire  signed [21:0] mul_ln1192_16_fu_1627_p2;
reg  signed [21:0] mul_ln1192_16_reg_2047;
wire  signed [20:0] r_V_100_fu_1632_p2;
reg  signed [20:0] r_V_100_reg_2052;
(* use_dsp48 = "no" *) wire   [27:0] sub_ln1192_13_fu_785_p2;
reg   [27:0] sub_ln1192_13_reg_2057;
wire   [27:0] rhs_V_10_fu_790_p3;
reg   [27:0] rhs_V_10_reg_2062;
wire  signed [21:0] mul_ln728_fu_1654_p2;
reg  signed [21:0] mul_ln728_reg_2067;
wire  signed [21:0] mul_ln728_1_fu_1660_p2;
reg  signed [21:0] mul_ln728_1_reg_2072;
wire  signed [21:0] grp_fu_1665_p3;
reg  signed [21:0] mul_ln1192_21_reg_2077;
wire   [13:0] trunc_ln728_1_fu_803_p1;
reg   [13:0] trunc_ln728_1_reg_2082;
wire   [33:0] sub_ln1192_18_fu_921_p2;
reg   [33:0] sub_ln1192_18_reg_2087;
wire  signed [27:0] mul_ln1192_23_fu_1679_p2;
reg  signed [27:0] mul_ln1192_23_reg_2092;
wire  signed [21:0] grp_fu_1685_p3;
reg  signed [21:0] mul_ln1192_24_reg_2097;
wire   [27:0] add_ln1192_3_fu_969_p2;
reg   [27:0] add_ln1192_3_reg_2102;
wire   [15:0] r_V_96_fu_989_p2;
reg   [15:0] r_V_96_reg_2107;
reg   [9:0] trunc_ln708_1_reg_2112;
reg   [9:0] trunc_ln708_2_reg_2117;
reg   [9:0] trunc_ln708_3_reg_2122;
reg   [9:0] trunc_ln708_4_reg_2127;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire  signed [9:0] r_V_fu_267_p0;
wire  signed [19:0] sext_ln1116_fu_261_p1;
wire  signed [9:0] r_V_fu_267_p1;
wire  signed [19:0] r_V_fu_267_p2;
wire  signed [10:0] r_V_3_fu_290_p3;
wire  signed [9:0] r_V_44_fu_310_p0;
wire  signed [19:0] sext_ln1116_8_fu_307_p1;
wire  signed [9:0] r_V_44_fu_310_p1;
wire  signed [19:0] r_V_44_fu_310_p2;
wire  signed [9:0] r_V_101_fu_326_p0;
wire  signed [9:0] r_V_101_fu_326_p1;
wire   [26:0] rhs_V_1_fu_335_p3;
wire  signed [27:0] sext_ln1193_1_fu_342_p1;
wire  signed [13:0] sext_ln1118_5_fu_351_p1;
wire   [13:0] r_V_94_fu_368_p2;
wire   [25:0] rhs_V_2_fu_374_p3;
(* use_dsp48 = "no" *) wire   [27:0] add_ln1193_fu_346_p2;
wire  signed [27:0] sext_ln1193_2_fu_382_p1;
wire  signed [9:0] r_V_15_fu_395_p0;
wire  signed [9:0] r_V_15_fu_395_p1;
wire  signed [19:0] r_V_15_fu_395_p2;
wire   [27:0] lhs_V_fu_423_p3;
wire  signed [9:0] mul_ln1192_4_fu_434_p0;
wire  signed [29:0] mul_ln1192_4_fu_434_p1;
wire   [33:0] mul_ln1192_4_fu_434_p2;
wire  signed [33:0] sext_ln1192_11_fu_430_p1;
wire  signed [12:0] sext_ln1118_6_fu_354_p1;
wire  signed [12:0] sext_ln1118_22_fu_453_p1;
wire  signed [25:0] rhs_V_9_fu_514_p3;
wire  signed [21:0] r_V_95_fu_1533_p2;
wire  signed [27:0] grp_fu_1525_p3;
wire   [27:0] rhs_V_3_fu_553_p3;
wire  signed [10:0] r_V_34_fu_565_p3;
wire  signed [9:0] r_V_41_fu_584_p1;
wire  signed [15:0] r_V_41_fu_584_p2;
wire   [12:0] shl_ln1118_4_fu_597_p3;
wire  signed [9:0] mul_ln1192_5_fu_622_p0;
wire  signed [29:0] mul_ln1192_5_fu_622_p1;
wire   [33:0] mul_ln1192_5_fu_622_p2;
wire  signed [27:0] mul_ln1192_6_fu_1558_p2;
wire   [33:0] sub_ln1192_4_fu_627_p2;
wire   [33:0] shl_ln1192_2_fu_635_p3;
wire  signed [9:0] r_V_97_fu_657_p1;
wire  signed [14:0] sext_ln1118_4_fu_538_p1;
wire  signed [14:0] r_V_97_fu_657_p2;
wire   [13:0] shl_ln1118_8_fu_673_p3;
wire   [14:0] shl_ln1118_s_fu_696_p3;
wire  signed [15:0] sext_ln1118_31_fu_703_p1;
wire  signed [15:0] sext_ln1118_7_fu_541_p1;
wire  signed [12:0] shl_ln1118_1_fu_723_p3;
wire  signed [21:0] grp_fu_1611_p3;
wire  signed [27:0] grp_fu_1602_p3;
wire   [27:0] shl_ln1192_9_fu_734_p3;
wire  signed [21:0] grp_fu_1619_p3;
(* use_dsp48 = "no" *) wire   [27:0] sub_ln1192_10_fu_741_p2;
wire   [27:0] shl_ln1192_s_fu_746_p3;
wire  signed [9:0] r_V_73_fu_762_p1;
wire  signed [15:0] r_V_73_fu_762_p2;
wire  signed [21:0] grp_fu_1645_p3;
wire  signed [27:0] grp_fu_1637_p3;
wire   [27:0] shl_ln1192_12_fu_778_p3;
wire   [13:0] r_V_102_fu_807_p3;
wire  signed [13:0] r_V_103_fu_818_p3;
wire   [26:0] rhs_V_18_fu_838_p3;
wire   [27:0] ret_V_4_fu_832_p2;
wire  signed [27:0] sext_ln728_fu_845_p1;
wire  signed [14:0] sext_ln1118_27_fu_680_p1;
wire  signed [14:0] sext_ln1118_28_fu_684_p1;
wire   [14:0] r_V_106_fu_855_p2;
wire   [26:0] rhs_V_19_fu_861_p3;
wire  signed [27:0] sext_ln1192_34_fu_869_p1;
wire   [27:0] ret_V_5_fu_849_p2;
wire   [27:0] add_ln1192_22_fu_873_p2;
wire  signed [27:0] mul_ln1192_22_fu_1672_p2;
wire   [33:0] shl_ln1192_14_fu_879_p3;
wire   [33:0] shl_ln1192_15_fu_890_p3;
wire  signed [14:0] sext_ln1118_43_fu_814_p1;
wire  signed [14:0] sext_ln1118_13_fu_572_p1;
wire   [14:0] r_V_107_fu_903_p2;
wire   [32:0] rhs_V_20_fu_909_p3;
wire   [33:0] add_ln1192_23_fu_897_p2;
wire  signed [33:0] sext_ln1192_36_fu_917_p1;
wire  signed [27:0] grp_fu_1692_p3;
wire   [27:0] shl_ln1_fu_933_p3;
wire   [26:0] rhs_V_4_fu_945_p3;
(* use_dsp48 = "no" *) wire   [27:0] sub_ln1192_2_fu_940_p2;
wire  signed [27:0] sext_ln1192_7_fu_952_p1;
wire   [27:0] add_ln1192_2_fu_956_p2;
wire   [27:0] shl_ln1192_1_fu_962_p3;
wire   [14:0] shl_ln1118_5_fu_975_p3;
wire  signed [15:0] sext_ln1118_17_fu_982_p1;
wire  signed [15:0] sext_ln1118_18_fu_986_p1;
wire   [33:0] shl_ln1192_3_fu_995_p3;
wire   [33:0] add_ln1192_6_fu_1002_p2;
wire   [33:0] shl_ln1192_4_fu_1007_p3;
wire   [33:0] add_ln1192_7_fu_1014_p2;
wire   [33:0] shl_ln1192_5_fu_1020_p3;
wire   [33:0] sub_ln1192_6_fu_1027_p2;
wire   [33:0] shl_ln1192_6_fu_1033_p3;
wire   [33:0] add_ln1192_8_fu_1040_p2;
wire   [33:0] shl_ln1192_7_fu_1046_p3;
wire   [33:0] add_ln1192_9_fu_1053_p2;
wire   [33:0] shl_ln1192_8_fu_1059_p3;
wire   [33:0] sub_ln1192_7_fu_1066_p2;
wire   [33:0] rhs_V_6_fu_1072_p3;
wire   [33:0] sub_ln1192_8_fu_1079_p2;
wire   [33:0] ret_V_1_fu_1085_p2;
wire   [27:0] shl_ln1192_10_fu_1101_p3;
wire   [26:0] rhs_V_8_fu_1113_p3;
wire   [27:0] sub_ln1192_11_fu_1108_p2;
wire  signed [27:0] sext_ln1192_23_fu_1120_p1;
wire  signed [9:0] mul_ln1192_17_fu_1130_p1;
wire   [15:0] mul_ln1192_17_fu_1130_p2;
wire   [27:0] sub_ln1192_12_fu_1124_p2;
wire   [27:0] shl_ln1192_11_fu_1135_p3;
wire   [27:0] add_ln1192_12_fu_1143_p2;
wire   [27:0] ret_V_2_fu_1149_p2;
wire   [27:0] add_ln1192_16_fu_1165_p2;
wire   [27:0] rhs_V_11_fu_1169_p3;
wire   [27:0] sub_ln1192_14_fu_1176_p2;
wire   [27:0] rhs_V_12_fu_1182_p3;
wire   [27:0] add_ln1192_17_fu_1189_p2;
wire   [27:0] shl_ln1192_13_fu_1195_p3;
wire   [25:0] rhs_V_13_fu_1208_p3;
wire   [27:0] add_ln1192_18_fu_1202_p2;
wire  signed [27:0] sext_ln1192_28_fu_1215_p1;
wire   [25:0] rhs_V_14_fu_1225_p3;
wire   [27:0] add_ln1192_19_fu_1219_p2;
wire  signed [27:0] sext_ln1192_29_fu_1232_p1;
wire   [21:0] rhs_V_15_fu_1242_p3;
wire   [27:0] sub_ln1192_15_fu_1236_p2;
wire  signed [27:0] sext_ln1192_30_fu_1249_p1;
wire   [25:0] rhs_V_16_fu_1259_p3;
wire   [27:0] add_ln1192_20_fu_1253_p2;
wire  signed [27:0] sext_ln1192_31_fu_1266_p1;
wire   [11:0] shl_ln1118_2_fu_1279_p3;
wire  signed [12:0] sext_ln1118_46_fu_1286_p1;
wire  signed [12:0] sext_ln1118_45_fu_1276_p1;
wire   [12:0] r_V_104_fu_1290_p2;
wire   [24:0] rhs_V_17_fu_1296_p3;
wire   [27:0] sub_ln1192_16_fu_1270_p2;
wire  signed [27:0] sext_ln1192_32_fu_1304_p1;
wire   [27:0] sub_ln1192_17_fu_1308_p2;
wire   [27:0] ret_V_3_fu_1314_p2;
wire   [33:0] shl_ln1192_16_fu_1330_p3;
wire   [33:0] add_ln1192_24_fu_1337_p2;
wire   [33:0] shl_ln1192_17_fu_1342_p3;
wire   [27:0] rhs_V_21_fu_1355_p3;
wire   [33:0] sub_ln1192_19_fu_1349_p2;
wire  signed [33:0] sext_ln1192_39_fu_1362_p1;
wire   [33:0] sub_ln1192_20_fu_1366_p2;
wire   [33:0] ret_V_6_fu_1372_p2;
wire   [27:0] rhs_V_5_fu_1388_p3;
wire   [27:0] sub_ln1192_3_fu_1395_p2;
wire   [27:0] ret_V_fu_1400_p2;
wire   [27:0] grp_fu_1423_p2;
wire  signed [9:0] grp_fu_1451_p0;
wire   [27:0] grp_fu_1451_p2;
wire  signed [9:0] grp_fu_1458_p0;
wire  signed [12:0] sext_ln1118_10_fu_392_p1;
wire  signed [11:0] grp_fu_1458_p1;
wire  signed [12:0] sext_ln1118_12_fu_410_p1;
wire  signed [9:0] grp_fu_1458_p2;
wire  signed [22:0] sext_ln1118_fu_332_p1;
wire  signed [9:0] grp_fu_1466_p0;
wire  signed [12:0] grp_fu_1466_p1;
wire  signed [9:0] r_V_53_fu_1474_p0;
wire  signed [9:0] r_V_98_fu_1479_p0;
wire  signed [12:0] r_V_98_fu_1479_p1;
wire  signed [22:0] sext_ln1116_11_fu_473_p1;
wire  signed [9:0] r_V_79_fu_1500_p0;
wire  signed [12:0] r_V_79_fu_1500_p1;
wire  signed [9:0] r_V_105_fu_1505_p0;
wire  signed [20:0] sext_ln1118_32_fu_491_p1;
wire  signed [11:0] grp_fu_1511_p0;
wire  signed [9:0] grp_fu_1511_p1;
wire  signed [9:0] r_V_90_fu_1519_p0;
wire  signed [9:0] grp_fu_1525_p0;
wire  signed [9:0] r_V_95_fu_1533_p0;
wire  signed [9:0] r_V_37_fu_1539_p0;
wire  signed [9:0] mul_ln1192_2_fu_1544_p0;
wire  signed [21:0] sext_ln1192_3_fu_535_p1;
wire  signed [12:0] grp_fu_1550_p1;
wire  signed [13:0] sext_ln1118_16_fu_604_p1;
wire  signed [9:0] grp_fu_1550_p2;
wire  signed [9:0] mul_ln1192_6_fu_1558_p0;
wire  signed [9:0] mul_ln1192_7_fu_1564_p0;
wire  signed [27:0] sext_ln1192_14_fu_651_p1;
wire  signed [9:0] mul_ln1192_8_fu_1570_p0;
wire  signed [21:0] sext_ln1118_25_fu_667_p1;
wire  signed [9:0] mul_ln1192_9_fu_1576_p0;
wire  signed [22:0] mul_ln1192_9_fu_1576_p1;
wire  signed [27:0] sext_ln1118_26_fu_670_p1;
wire  signed [9:0] mul_ln1192_10_fu_1581_p0;
wire  signed [22:0] mul_ln1192_10_fu_1581_p1;
wire  signed [13:0] grp_fu_1587_p0;
wire  signed [10:0] grp_fu_1587_p1;
wire  signed [9:0] grp_fu_1587_p2;
wire  signed [13:0] grp_fu_1594_p0;
wire  signed [9:0] grp_fu_1594_p2;
wire  signed [21:0] sext_ln1192_17_fu_690_p1;
wire  signed [9:0] grp_fu_1602_p0;
wire   [27:0] grp_fu_1602_p2;
wire  signed [9:0] grp_fu_1611_p2;
wire  signed [12:0] grp_fu_1619_p0;
wire  signed [9:0] grp_fu_1619_p2;
wire  signed [9:0] mul_ln1192_16_fu_1627_p0;
wire  signed [10:0] r_V_100_fu_1632_p1;
wire  signed [9:0] grp_fu_1637_p0;
wire  signed [9:0] grp_fu_1645_p0;
wire  signed [13:0] grp_fu_1645_p1;
wire  signed [9:0] grp_fu_1645_p2;
wire  signed [9:0] mul_ln728_fu_1654_p0;
wire  signed [9:0] mul_ln728_1_fu_1660_p0;
wire  signed [12:0] grp_fu_1665_p0;
wire  signed [9:0] grp_fu_1665_p2;
wire  signed [9:0] mul_ln1192_22_fu_1672_p0;
wire  signed [27:0] sext_ln1192_33_fu_829_p1;
wire  signed [9:0] mul_ln1192_23_fu_1679_p0;
wire  signed [9:0] grp_fu_1685_p2;
wire  signed [9:0] grp_fu_1692_p0;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 x_V_preg = 160'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

myproject_mul_mul_10s_12s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_10s_12s_22_1_1_U1(
    .din0(tmp_1_fu_195_p4),
    .din1(r_V_1_fu_219_p3),
    .dout(r_V_92_fu_1417_p2)
);

myproject_mac_mul_sub_10s_20s_28ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_mul_sub_10s_20s_28ns_28_1_1_U2(
    .din0(tmp_1_reg_1707),
    .din1(r_V_fu_267_p2),
    .din2(grp_fu_1423_p2),
    .dout(grp_fu_1423_p3)
);

myproject_mul_mul_10s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_10s_11s_21_1_1_U3(
    .din0(tmp_2_reg_1730),
    .din1(r_V_3_fu_290_p3),
    .dout(r_V_93_fu_1431_p2)
);

myproject_mul_mul_10s_20s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_10s_20s_30_1_1_U4(
    .din0(tmp_1_reg_1707),
    .din1(r_V_44_fu_310_p2),
    .dout(r_V_45_fu_1437_p2)
);

myproject_am_submul_10s_12s_10s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 23 ))
myproject_am_submul_10s_12s_10s_23_1_1_U5(
    .din0(trunc_ln1117_reg_1699),
    .din1(r_V_1_reg_1742),
    .din2(p_Val2_8_reg_1752),
    .dout(grp_fu_1443_p3)
);

myproject_mac_mulsub_10s_20s_28ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_mulsub_10s_20s_28ns_28_1_1_U6(
    .din0(grp_fu_1451_p0),
    .din1(r_V_15_fu_395_p2),
    .din2(grp_fu_1451_p2),
    .dout(grp_fu_1451_p3)
);

myproject_am_addmul_10s_12s_10s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 23 ))
myproject_am_addmul_10s_12s_10s_23_1_1_U7(
    .din0(grp_fu_1458_p0),
    .din1(grp_fu_1458_p1),
    .din2(grp_fu_1458_p2),
    .dout(grp_fu_1458_p3)
);

myproject_am_addmul_10s_13s_10s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
myproject_am_addmul_10s_13s_10s_24_1_1_U8(
    .din0(grp_fu_1466_p0),
    .din1(grp_fu_1466_p1),
    .din2(p_Val2_8_reg_1752_pp0_iter1_reg),
    .dout(grp_fu_1466_p3)
);

myproject_mul_mul_10s_13s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_10s_13s_23_1_1_U9(
    .din0(r_V_53_fu_1474_p0),
    .din1(r_V_52_fu_457_p2),
    .dout(r_V_53_fu_1474_p2)
);

myproject_mul_mul_10s_13s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_10s_13s_23_1_1_U10(
    .din0(r_V_98_fu_1479_p0),
    .din1(r_V_98_fu_1479_p1),
    .dout(r_V_98_fu_1479_p2)
);

myproject_mul_mul_10s_12s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_10s_12s_22_1_1_U11(
    .din0(tmp_5_reg_1780_pp0_iter1_reg),
    .din1(r_V_69_fu_446_p3),
    .dout(r_V_70_fu_1486_p2)
);

myproject_mac_muladd_10s_23s_26s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 23 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_10s_23s_26s_28_1_1_U12(
    .din0(p_Val2_8_reg_1752_pp0_iter1_reg),
    .din1(r_V_77_reg_1832),
    .din2(rhs_V_9_fu_514_p3),
    .dout(grp_fu_1492_p3)
);

myproject_mul_mul_10s_13s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_10s_13s_23_1_1_U13(
    .din0(r_V_79_fu_1500_p0),
    .din1(r_V_79_fu_1500_p1),
    .dout(r_V_79_fu_1500_p2)
);

myproject_mul_mul_10s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_10s_11s_21_1_1_U14(
    .din0(r_V_105_fu_1505_p0),
    .din1(r_V_2_fu_477_p3),
    .dout(r_V_105_fu_1505_p2)
);

myproject_am_submul_12s_10s_10s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 23 ))
myproject_am_submul_12s_10s_10s_23_1_1_U15(
    .din0(grp_fu_1511_p0),
    .din1(grp_fu_1511_p1),
    .din2(tmp_5_reg_1780_pp0_iter1_reg),
    .dout(grp_fu_1511_p3)
);

myproject_mul_mul_10s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_10s_11s_21_1_1_U16(
    .din0(r_V_90_fu_1519_p0),
    .din1(r_V_74_fu_500_p3),
    .dout(r_V_90_fu_1519_p2)
);

myproject_mac_muladd_10s_23s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 23 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_10s_23s_28s_28_1_1_U17(
    .din0(grp_fu_1525_p0),
    .din1(r_V_24_reg_1857),
    .din2(sub_ln1192_reg_1862),
    .dout(grp_fu_1525_p3)
);

myproject_mul_mul_10s_12s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_10s_12s_22_1_1_U18(
    .din0(r_V_95_fu_1533_p0),
    .din1(r_V_9_reg_1852),
    .dout(r_V_95_fu_1533_p2)
);

myproject_mul_mul_10s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_10s_11s_21_1_1_U19(
    .din0(r_V_37_fu_1539_p0),
    .din1(r_V_34_fu_565_p3),
    .dout(r_V_37_fu_1539_p2)
);

myproject_mul_mul_10s_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_10s_16s_22_1_1_U20(
    .din0(mul_ln1192_2_fu_1544_p0),
    .din1(r_V_41_fu_584_p2),
    .dout(mul_ln1192_2_fu_1544_p2)
);

myproject_am_addmul_10s_13s_10s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
myproject_am_addmul_10s_13s_10s_22_1_1_U21(
    .din0(tmp_2_reg_1730_pp0_iter2_reg),
    .din1(grp_fu_1550_p1),
    .din2(grp_fu_1550_p2),
    .dout(grp_fu_1550_p3)
);

myproject_mul_mul_10s_24s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_10s_24s_28_1_1_U22(
    .din0(mul_ln1192_6_fu_1558_p0),
    .din1(r_V_51_reg_1877),
    .dout(mul_ln1192_6_fu_1558_p2)
);

myproject_mul_mul_10s_23s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_10s_23s_28_1_1_U23(
    .din0(mul_ln1192_7_fu_1564_p0),
    .din1(r_V_53_reg_1892),
    .dout(mul_ln1192_7_fu_1564_p2)
);

myproject_mul_mul_10s_15s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_10s_15s_22_1_1_U24(
    .din0(mul_ln1192_8_fu_1570_p0),
    .din1(r_V_97_fu_657_p2),
    .dout(mul_ln1192_8_fu_1570_p2)
);

myproject_mul_mul_10s_23s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_10s_23s_28_1_1_U25(
    .din0(mul_ln1192_9_fu_1576_p0),
    .din1(mul_ln1192_9_fu_1576_p1),
    .dout(mul_ln1192_9_fu_1576_p2)
);

myproject_mul_mul_10s_23s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_10s_23s_28_1_1_U26(
    .din0(mul_ln1192_10_fu_1581_p0),
    .din1(mul_ln1192_10_fu_1581_p1),
    .dout(mul_ln1192_10_fu_1581_p2)
);

myproject_am_addmul_14s_11s_10s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
myproject_am_addmul_14s_11s_10s_22_1_1_U27(
    .din0(grp_fu_1587_p0),
    .din1(grp_fu_1587_p1),
    .din2(grp_fu_1587_p2),
    .dout(grp_fu_1587_p3)
);

myproject_am_submul_14s_12s_10s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
myproject_am_submul_14s_12s_10s_22_1_1_U28(
    .din0(grp_fu_1594_p0),
    .din1(r_V_69_reg_1882),
    .din2(grp_fu_1594_p2),
    .dout(grp_fu_1594_p3)
);

myproject_mac_mul_sub_10s_22s_28ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 22 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_mul_sub_10s_22s_28ns_28_1_1_U29(
    .din0(grp_fu_1602_p0),
    .din1(r_V_70_reg_1922),
    .din2(grp_fu_1602_p2),
    .dout(grp_fu_1602_p3)
);

myproject_am_submul_13s_11s_10s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
myproject_am_submul_13s_11s_10s_22_1_1_U30(
    .din0(shl_ln1118_1_fu_723_p3),
    .din1(r_V_34_fu_565_p3),
    .din2(grp_fu_1611_p2),
    .dout(grp_fu_1611_p3)
);

myproject_am_submul_13s_11s_10s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
myproject_am_submul_13s_11s_10s_22_1_1_U31(
    .din0(grp_fu_1619_p0),
    .din1(shl_ln1118_6_fu_608_p3),
    .din2(grp_fu_1619_p2),
    .dout(grp_fu_1619_p3)
);

myproject_mul_mul_10s_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_10s_16s_22_1_1_U32(
    .din0(mul_ln1192_16_fu_1627_p0),
    .din1(r_V_73_fu_762_p2),
    .dout(mul_ln1192_16_fu_1627_p2)
);

myproject_mul_mul_10s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_10s_11s_21_1_1_U33(
    .din0(tmp_4_reg_1770_pp0_iter2_reg),
    .din1(r_V_100_fu_1632_p1),
    .dout(r_V_100_fu_1632_p2)
);

myproject_mac_muladd_10s_23s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 23 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_10s_23s_28s_28_1_1_U34(
    .din0(grp_fu_1637_p0),
    .din1(r_V_79_reg_1942),
    .din2(add_ln1192_14_reg_1937),
    .dout(grp_fu_1637_p3)
);

myproject_am_addmul_10s_14s_10s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
myproject_am_addmul_10s_14s_10s_22_1_1_U35(
    .din0(grp_fu_1645_p0),
    .din1(grp_fu_1645_p1),
    .din2(grp_fu_1645_p2),
    .dout(grp_fu_1645_p3)
);

myproject_mul_mul_10s_13s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_10s_13s_22_1_1_U36(
    .din0(mul_ln728_fu_1654_p0),
    .din1(r_V_52_reg_1887),
    .dout(mul_ln728_fu_1654_p2)
);

myproject_mul_mul_10s_13s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_10s_13s_22_1_1_U37(
    .din0(mul_ln728_1_fu_1660_p0),
    .din1(r_V_55_reg_1897),
    .dout(mul_ln728_1_fu_1660_p2)
);

myproject_am_submul_13s_11s_10s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
myproject_am_submul_13s_11s_10s_22_1_1_U38(
    .din0(grp_fu_1665_p0),
    .din1(r_V_2_reg_1907),
    .din2(grp_fu_1665_p2),
    .dout(grp_fu_1665_p3)
);

myproject_mul_mul_10s_23s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_10s_23s_28_1_1_U39(
    .din0(mul_ln1192_22_fu_1672_p0),
    .din1(r_V_88_reg_1957),
    .dout(mul_ln1192_22_fu_1672_p2)
);

myproject_mul_mul_10s_21s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_10s_21s_28_1_1_U40(
    .din0(mul_ln1192_23_fu_1679_p0),
    .din1(r_V_90_reg_1962),
    .dout(mul_ln1192_23_fu_1679_p2)
);

myproject_am_submul_14s_11s_10s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
myproject_am_submul_14s_11s_10s_22_1_1_U41(
    .din0(r_V_103_fu_818_p3),
    .din1(r_V_74_reg_1927),
    .din2(grp_fu_1685_p2),
    .dout(grp_fu_1685_p3)
);

myproject_mac_mulsub_10s_21s_28ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 21 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_mulsub_10s_21s_28ns_28_1_1_U42(
    .din0(grp_fu_1692_p0),
    .din1(r_V_37_reg_1977),
    .din2(add_ln1192_1_reg_1972),
    .dout(grp_fu_1692_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 160'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_11_reg_2037 <= add_ln1192_11_fu_753_p2;
        add_ln1192_1_reg_1972 <= add_ln1192_1_fu_560_p2;
        add_ln1192_3_reg_2102 <= add_ln1192_3_fu_969_p2;
        add_ln1192_5_reg_1872 <= add_ln1192_5_fu_440_p2;
        mul_ln1192_10_reg_2017 <= mul_ln1192_10_fu_1581_p2;
        mul_ln1192_16_reg_2047 <= mul_ln1192_16_fu_1627_p2;
        mul_ln1192_23_reg_2092 <= mul_ln1192_23_fu_1679_p2;
        mul_ln1192_2_reg_1982 <= mul_ln1192_2_fu_1544_p2;
        mul_ln1192_7_reg_2002 <= mul_ln1192_7_fu_1564_p2;
        mul_ln1192_8_reg_2007 <= mul_ln1192_8_fu_1570_p2;
        mul_ln1192_9_reg_2012 <= mul_ln1192_9_fu_1576_p2;
        mul_ln728_1_reg_2072 <= mul_ln728_1_fu_1660_p2;
        mul_ln728_reg_2067 <= mul_ln728_fu_1654_p2;
        p_Val2_8_reg_1752_pp0_iter2_reg <= p_Val2_8_reg_1752_pp0_iter1_reg;
        r_V_100_reg_2052 <= r_V_100_fu_1632_p2;
        r_V_105_reg_1952 <= r_V_105_fu_1505_p2;
        r_V_2_reg_1907[10 : 1] <= r_V_2_fu_477_p3[10 : 1];
        r_V_37_reg_1977 <= r_V_37_fu_1539_p2;
        r_V_52_reg_1887 <= r_V_52_fu_457_p2;
        r_V_53_reg_1892 <= r_V_53_fu_1474_p2;
        r_V_55_reg_1897 <= r_V_55_fu_467_p2;
        r_V_69_reg_1882[11 : 2] <= r_V_69_fu_446_p3[11 : 2];
        r_V_70_reg_1922 <= r_V_70_fu_1486_p2;
        r_V_74_reg_1927[10 : 1] <= r_V_74_fu_500_p3[10 : 1];
        r_V_79_reg_1942 <= r_V_79_fu_1500_p2;
        r_V_90_reg_1962 <= r_V_90_fu_1519_p2;
        r_V_96_reg_2107[15 : 1] <= r_V_96_fu_989_p2[15 : 1];
        r_V_98_reg_1902 <= r_V_98_fu_1479_p2;
        r_V_99_reg_2032[15 : 3] <= r_V_99_fu_707_p2[15 : 3];
        r_V_9_reg_1852[11 : 2] <= r_V_9_fu_403_p3[11 : 2];
        rhs_V_10_reg_2062[27 : 6] <= rhs_V_10_fu_790_p3[27 : 6];
        sext_ln1116_13_reg_1932[20 : 1] <= sext_ln1116_13_fu_507_p1[20 : 1];
        sext_ln1118_3_reg_1811_pp0_iter2_reg <= sext_ln1118_3_reg_1811;
        sext_ln1118_8_reg_1847[13 : 3] <= sext_ln1118_8_fu_364_p1[13 : 3];
        sext_ln1192_18_reg_1913 <= sext_ln1192_18_fu_488_p1;
        sext_ln1192_1_reg_1799_pp0_iter2_reg <= sext_ln1192_1_reg_1799;
        sext_ln1192_21_reg_2042 <= sext_ln1192_21_fu_759_p1;
        sext_ln1192_2_reg_1967 <= sext_ln1192_2_fu_532_p1;
        sext_ln1192_9_reg_1867 <= sext_ln1192_9_fu_417_p1;
        sext_ln1192_reg_1724_pp0_iter2_reg <= sext_ln1192_reg_1724_pp0_iter1_reg;
        shl_ln1118_6_reg_1992[10 : 1] <= shl_ln1118_6_fu_608_p3[10 : 1];
        shl_ln_reg_1842[12 : 3] <= shl_ln_fu_357_p3[12 : 3];
        sub_ln1192_13_reg_2057 <= sub_ln1192_13_fu_785_p2;
        sub_ln1192_18_reg_2087[33 : 6] <= sub_ln1192_18_fu_921_p2[33 : 6];
        sub_ln1192_5_reg_1997 <= sub_ln1192_5_fu_642_p2;
        tmp_1_reg_1707_pp0_iter2_reg <= tmp_1_reg_1707_pp0_iter1_reg;
        tmp_1_reg_1707_pp0_iter3_reg <= tmp_1_reg_1707_pp0_iter2_reg;
        tmp_2_reg_1730_pp0_iter2_reg <= tmp_2_reg_1730_pp0_iter1_reg;
        tmp_2_reg_1730_pp0_iter3_reg <= tmp_2_reg_1730_pp0_iter2_reg;
        tmp_4_reg_1770_pp0_iter2_reg <= tmp_4_reg_1770_pp0_iter1_reg;
        tmp_4_reg_1770_pp0_iter3_reg <= tmp_4_reg_1770_pp0_iter2_reg;
        tmp_5_reg_1780_pp0_iter2_reg <= tmp_5_reg_1780_pp0_iter1_reg;
        tmp_5_reg_1780_pp0_iter3_reg <= tmp_5_reg_1780_pp0_iter2_reg;
        trunc_ln708_1_reg_2112 <= {{ret_V_1_fu_1085_p2[33:24]}};
        trunc_ln708_2_reg_2117 <= {{ret_V_2_fu_1149_p2[27:18]}};
        trunc_ln708_3_reg_2122 <= {{ret_V_3_fu_1314_p2[27:18]}};
        trunc_ln708_4_reg_2127 <= {{ret_V_6_fu_1372_p2[33:24]}};
        trunc_ln728_1_reg_2082 <= trunc_ln728_1_fu_803_p1;
        trunc_ln728_reg_1947 <= trunc_ln728_fu_525_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        add_ln1192_14_reg_1937 <= grp_fu_1492_p3;
        r_V_24_reg_1857 <= grp_fu_1458_p3;
        r_V_51_reg_1877 <= grp_fu_1466_p3;
        r_V_88_reg_1957 <= grp_fu_1511_p3;
        sub_ln1192_reg_1862 <= grp_fu_1451_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        mul_ln1192_11_reg_2022 <= grp_fu_1587_p3;
        mul_ln1192_12_reg_2027 <= grp_fu_1594_p3;
        mul_ln1192_21_reg_2077 <= grp_fu_1665_p3;
        mul_ln1192_24_reg_2097 <= grp_fu_1685_p3;
        mul_ln1192_3_reg_1987 <= grp_fu_1550_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_8_reg_1752 <= {{x_V_in_sig[149:140]}};
        p_Val2_8_reg_1752_pp0_iter1_reg <= p_Val2_8_reg_1752;
        r_V_101_reg_1837 <= r_V_101_fu_326_p2;
        r_V_1_reg_1742[11 : 2] <= r_V_1_fu_219_p3[11 : 2];
        r_V_45_reg_1827 <= r_V_45_fu_1437_p2;
        r_V_92_reg_1747 <= r_V_92_fu_1417_p2;
        r_V_93_reg_1816 <= r_V_93_fu_1431_p2;
        sext_ln1116_6_reg_1821 <= sext_ln1116_6_fu_304_p1;
        sext_ln1118_1_reg_1793 <= sext_ln1118_1_fu_264_p1;
        sext_ln1118_3_reg_1811 <= sext_ln1118_3_fu_301_p1;
        sext_ln1192_1_reg_1799 <= sext_ln1192_1_fu_273_p1;
        sext_ln1192_reg_1724 <= sext_ln1192_fu_205_p1;
        sext_ln1192_reg_1724_pp0_iter1_reg <= sext_ln1192_reg_1724;
        tmp_1_reg_1707 <= {{x_V_in_sig[159:150]}};
        tmp_1_reg_1707_pp0_iter1_reg <= tmp_1_reg_1707;
        tmp_2_reg_1730 <= {{x_V_in_sig[29:20]}};
        tmp_2_reg_1730_pp0_iter1_reg <= tmp_2_reg_1730;
        tmp_4_reg_1770 <= {{x_V_in_sig[49:40]}};
        tmp_4_reg_1770_pp0_iter1_reg <= tmp_4_reg_1770;
        tmp_5_reg_1780 <= {{x_V_in_sig[39:30]}};
        tmp_5_reg_1780_pp0_iter1_reg <= tmp_5_reg_1780;
        trunc_ln1117_reg_1699 <= trunc_ln1117_fu_191_p1;
        trunc_ln1117_reg_1699_pp0_iter1_reg <= trunc_ln1117_reg_1699;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_V_77_reg_1832 <= grp_fu_1443_p3;
        sub_ln1193_reg_1806 <= grp_fu_1423_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_11_fu_753_p2 = (sub_ln1192_10_fu_741_p2 + shl_ln1192_s_fu_746_p3);

assign add_ln1192_12_fu_1143_p2 = (sub_ln1192_12_fu_1124_p2 + shl_ln1192_11_fu_1135_p3);

assign add_ln1192_16_fu_1165_p2 = (sub_ln1192_13_reg_2057 + rhs_V_10_reg_2062);

assign add_ln1192_17_fu_1189_p2 = (sub_ln1192_14_fu_1176_p2 + rhs_V_12_fu_1182_p3);

assign add_ln1192_18_fu_1202_p2 = (add_ln1192_17_fu_1189_p2 + shl_ln1192_13_fu_1195_p3);

assign add_ln1192_19_fu_1219_p2 = ($signed(add_ln1192_18_fu_1202_p2) + $signed(sext_ln1192_28_fu_1215_p1));

assign add_ln1192_1_fu_560_p2 = ($signed(grp_fu_1525_p3) + $signed(rhs_V_3_fu_553_p3));

assign add_ln1192_20_fu_1253_p2 = ($signed(sub_ln1192_15_fu_1236_p2) + $signed(sext_ln1192_30_fu_1249_p1));

assign add_ln1192_22_fu_873_p2 = ($signed(sext_ln1192_34_fu_869_p1) + $signed(ret_V_5_fu_849_p2));

assign add_ln1192_23_fu_897_p2 = (shl_ln1192_14_fu_879_p3 + shl_ln1192_15_fu_890_p3);

assign add_ln1192_24_fu_1337_p2 = (sub_ln1192_18_reg_2087 + shl_ln1192_16_fu_1330_p3);

assign add_ln1192_2_fu_956_p2 = ($signed(sub_ln1192_2_fu_940_p2) + $signed(sext_ln1192_7_fu_952_p1));

assign add_ln1192_3_fu_969_p2 = (add_ln1192_2_fu_956_p2 + shl_ln1192_1_fu_962_p3);

assign add_ln1192_5_fu_440_p2 = ($signed(mul_ln1192_4_fu_434_p2) + $signed(sext_ln1192_11_fu_430_p1));

assign add_ln1192_6_fu_1002_p2 = (sub_ln1192_5_reg_1997 + shl_ln1192_3_fu_995_p3);

assign add_ln1192_7_fu_1014_p2 = (add_ln1192_6_fu_1002_p2 + shl_ln1192_4_fu_1007_p3);

assign add_ln1192_8_fu_1040_p2 = (sub_ln1192_6_fu_1027_p2 + shl_ln1192_6_fu_1033_p3);

assign add_ln1192_9_fu_1053_p2 = (add_ln1192_8_fu_1040_p2 + shl_ln1192_7_fu_1046_p3);

assign add_ln1193_fu_346_p2 = ($signed(sub_ln1193_reg_1806) + $signed(sext_ln1193_1_fu_342_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1423_p2 = {{r_V_92_reg_1747}, {6'd0}};

assign grp_fu_1451_p0 = sext_ln1192_1_reg_1799;

assign grp_fu_1451_p2 = ($signed(add_ln1193_fu_346_p2) + $signed(sext_ln1193_2_fu_382_p1));

assign grp_fu_1458_p0 = sext_ln1118_10_fu_392_p1;

assign grp_fu_1458_p1 = sext_ln1118_12_fu_410_p1;

assign grp_fu_1458_p2 = sext_ln1118_fu_332_p1;

assign grp_fu_1466_p0 = sext_ln1118_5_fu_351_p1;

assign grp_fu_1466_p1 = sext_ln1118_8_fu_364_p1;

assign grp_fu_1511_p0 = sext_ln1118_12_fu_410_p1;

assign grp_fu_1511_p1 = sext_ln1118_10_fu_392_p1;

assign grp_fu_1525_p0 = sext_ln1192_2_fu_532_p1;

assign grp_fu_1550_p1 = sext_ln1118_16_fu_604_p1;

assign grp_fu_1550_p2 = sext_ln1192_3_fu_535_p1;

assign grp_fu_1587_p0 = sext_ln1118_27_fu_680_p1;

assign grp_fu_1587_p1 = sext_ln1118_28_fu_684_p1;

assign grp_fu_1587_p2 = sext_ln1192_reg_1724_pp0_iter2_reg;

assign grp_fu_1594_p0 = sext_ln1118_27_fu_680_p1;

assign grp_fu_1594_p2 = sext_ln1192_17_fu_690_p1;

assign grp_fu_1602_p0 = sext_ln1192_14_fu_651_p1;

assign grp_fu_1602_p2 = {{p_Val2_8_reg_1752_pp0_iter2_reg}, {18'd0}};

assign grp_fu_1611_p2 = sext_ln1192_18_reg_1913;

assign grp_fu_1619_p0 = sext_ln1118_16_fu_604_p1;

assign grp_fu_1619_p2 = sext_ln1192_18_reg_1913;

assign grp_fu_1637_p0 = sext_ln1192_2_fu_532_p1;

assign grp_fu_1645_p0 = sext_ln1118_4_fu_538_p1;

assign grp_fu_1645_p1 = sext_ln1118_27_fu_680_p1;

assign grp_fu_1645_p2 = sext_ln1118_25_fu_667_p1;

assign grp_fu_1665_p0 = sext_ln1118_8_reg_1847;

assign grp_fu_1665_p2 = sext_ln1192_17_fu_690_p1;

assign grp_fu_1685_p2 = sext_ln1192_18_reg_1913;

assign grp_fu_1692_p0 = sext_ln1192_2_reg_1967;

assign lhs_V_fu_423_p3 = {{trunc_ln1117_reg_1699_pp0_iter1_reg}, {18'd0}};

assign mul_ln1192_10_fu_1581_p0 = sext_ln1192_14_fu_651_p1;

assign mul_ln1192_10_fu_1581_p1 = sext_ln1118_26_fu_670_p1;

assign mul_ln1192_16_fu_1627_p0 = sext_ln1192_18_reg_1913;

assign mul_ln1192_17_fu_1130_p1 = sext_ln1192_21_reg_2042;

assign mul_ln1192_17_fu_1130_p2 = ($signed({{1'b0}, {16'd117}}) * $signed(mul_ln1192_17_fu_1130_p1));

assign mul_ln1192_22_fu_1672_p0 = sext_ln1192_33_fu_829_p1;

assign mul_ln1192_23_fu_1679_p0 = sext_ln1192_33_fu_829_p1;

assign mul_ln1192_2_fu_1544_p0 = sext_ln1192_3_fu_535_p1;

assign mul_ln1192_4_fu_434_p0 = tmp_1_reg_1707_pp0_iter1_reg;

assign mul_ln1192_4_fu_434_p1 = r_V_45_reg_1827;

assign mul_ln1192_4_fu_434_p2 = ($signed(mul_ln1192_4_fu_434_p0) * $signed(mul_ln1192_4_fu_434_p1));

assign mul_ln1192_5_fu_622_p0 = tmp_4_reg_1770_pp0_iter2_reg;

assign mul_ln1192_5_fu_622_p1 = sext_ln1192_9_reg_1867;

assign mul_ln1192_5_fu_622_p2 = ($signed(mul_ln1192_5_fu_622_p0) * $signed(mul_ln1192_5_fu_622_p1));

assign mul_ln1192_6_fu_1558_p0 = sext_ln1192_1_reg_1799_pp0_iter2_reg;

assign mul_ln1192_7_fu_1564_p0 = sext_ln1192_14_fu_651_p1;

assign mul_ln1192_8_fu_1570_p0 = sext_ln1118_25_fu_667_p1;

assign mul_ln1192_9_fu_1576_p0 = sext_ln1192_1_reg_1799_pp0_iter2_reg;

assign mul_ln1192_9_fu_1576_p1 = sext_ln1118_26_fu_670_p1;

assign mul_ln728_1_fu_1660_p0 = sext_ln1192_18_reg_1913;

assign mul_ln728_fu_1654_p0 = sext_ln1192_3_fu_535_p1;

assign r_V_100_fu_1632_p1 = sext_ln1116_13_reg_1932;

assign r_V_101_fu_326_p0 = sext_ln1116_fu_261_p1;

assign r_V_101_fu_326_p1 = sext_ln1116_8_fu_307_p1;

assign r_V_101_fu_326_p2 = ($signed(r_V_101_fu_326_p0) * $signed(r_V_101_fu_326_p1));

assign r_V_102_fu_807_p3 = {{tmp_1_reg_1707_pp0_iter2_reg}, {4'd0}};

assign r_V_103_fu_818_p3 = {{tmp_5_reg_1780_pp0_iter2_reg}, {4'd0}};

assign r_V_104_fu_1290_p2 = ($signed(sext_ln1118_46_fu_1286_p1) - $signed(sext_ln1118_45_fu_1276_p1));

assign r_V_105_fu_1505_p0 = sext_ln1118_32_fu_491_p1;

assign r_V_106_fu_855_p2 = ($signed(sext_ln1118_27_fu_680_p1) - $signed(sext_ln1118_28_fu_684_p1));

assign r_V_107_fu_903_p2 = ($signed(sext_ln1118_43_fu_814_p1) - $signed(sext_ln1118_13_fu_572_p1));

assign r_V_15_fu_395_p0 = sext_ln1118_1_reg_1793;

assign r_V_15_fu_395_p1 = sext_ln1118_1_reg_1793;

assign r_V_15_fu_395_p2 = ($signed(r_V_15_fu_395_p0) * $signed(r_V_15_fu_395_p1));

assign r_V_1_fu_219_p3 = {{trunc_ln1117_fu_191_p1}, {2'd0}};

assign r_V_2_fu_477_p3 = {{p_Val2_8_reg_1752_pp0_iter1_reg}, {1'd0}};

assign r_V_34_fu_565_p3 = {{tmp_1_reg_1707_pp0_iter2_reg}, {1'd0}};

assign r_V_37_fu_1539_p0 = sext_ln1118_3_reg_1811_pp0_iter2_reg;

assign r_V_3_fu_290_p3 = {{trunc_ln1117_reg_1699}, {1'd0}};

assign r_V_41_fu_584_p1 = tmp_1_reg_1707_pp0_iter2_reg;

assign r_V_41_fu_584_p2 = ($signed({{1'b0}, {16'd21}}) * $signed(r_V_41_fu_584_p1));

assign r_V_44_fu_310_p0 = sext_ln1116_8_fu_307_p1;

assign r_V_44_fu_310_p1 = sext_ln1116_8_fu_307_p1;

assign r_V_44_fu_310_p2 = ($signed(r_V_44_fu_310_p0) * $signed(r_V_44_fu_310_p1));

assign r_V_52_fu_457_p2 = ($signed(sext_ln1118_6_fu_354_p1) + $signed(sext_ln1118_22_fu_453_p1));

assign r_V_53_fu_1474_p0 = sext_ln1116_6_reg_1821;

assign r_V_55_fu_467_p2 = ($signed(sext_ln1118_22_fu_453_p1) - $signed(sext_ln1118_6_fu_354_p1));

assign r_V_69_fu_446_p3 = {{p_Val2_8_reg_1752_pp0_iter1_reg}, {2'd0}};

assign r_V_73_fu_762_p1 = tmp_5_reg_1780_pp0_iter2_reg;

assign r_V_73_fu_762_p2 = ($signed({{1'b0}, {16'd23}}) * $signed(r_V_73_fu_762_p1));

assign r_V_74_fu_500_p3 = {{tmp_5_reg_1780_pp0_iter1_reg}, {1'd0}};

assign r_V_79_fu_1500_p0 = sext_ln1116_6_reg_1821;

assign r_V_79_fu_1500_p1 = sext_ln1116_11_fu_473_p1;

assign r_V_90_fu_1519_p0 = sext_ln1118_32_fu_491_p1;

assign r_V_94_fu_368_p2 = ($signed(sext_ln1118_8_fu_364_p1) - $signed(sext_ln1118_5_fu_351_p1));

assign r_V_95_fu_1533_p0 = sext_ln1192_reg_1724_pp0_iter2_reg;

assign r_V_96_fu_989_p2 = ($signed(sext_ln1118_17_fu_982_p1) + $signed(sext_ln1118_18_fu_986_p1));

assign r_V_97_fu_657_p1 = sext_ln1118_4_fu_538_p1;

assign r_V_97_fu_657_p2 = ($signed({{1'b0}, {15'd11}}) * $signed(r_V_97_fu_657_p1));

assign r_V_98_fu_1479_p0 = sext_ln1118_fu_332_p1;

assign r_V_98_fu_1479_p1 = sext_ln1116_11_fu_473_p1;

assign r_V_99_fu_707_p2 = ($signed(sext_ln1118_31_fu_703_p1) - $signed(sext_ln1118_7_fu_541_p1));

assign r_V_9_fu_403_p3 = {{tmp_1_reg_1707_pp0_iter1_reg}, {2'd0}};

assign r_V_fu_267_p0 = sext_ln1116_fu_261_p1;

assign r_V_fu_267_p1 = tmp_1_reg_1707;

assign r_V_fu_267_p2 = ($signed(r_V_fu_267_p0) * $signed(r_V_fu_267_p1));

assign ret_V_1_fu_1085_p2 = ($signed(34'd16324231168) + $signed(sub_ln1192_8_fu_1079_p2));

assign ret_V_2_fu_1149_p2 = ($signed(28'd263454720) + $signed(add_ln1192_12_fu_1143_p2));

assign ret_V_3_fu_1314_p2 = ($signed(28'd260833280) + $signed(sub_ln1192_17_fu_1308_p2));

assign ret_V_4_fu_832_p2 = (28'd0 - rhs_V_10_fu_790_p3);

assign ret_V_5_fu_849_p2 = ($signed(ret_V_4_fu_832_p2) - $signed(sext_ln728_fu_845_p1));

assign ret_V_6_fu_1372_p2 = ($signed(34'd16743661568) + $signed(sub_ln1192_20_fu_1366_p2));

assign ret_V_fu_1400_p2 = ($signed(28'd257163264) + $signed(sub_ln1192_3_fu_1395_p2));

assign rhs_V_10_fu_790_p3 = {{trunc_ln728_reg_1947}, {6'd0}};

assign rhs_V_11_fu_1169_p3 = {{mul_ln728_reg_2067}, {6'd0}};

assign rhs_V_12_fu_1182_p3 = {{mul_ln728_1_reg_2072}, {6'd0}};

assign rhs_V_13_fu_1208_p3 = {{trunc_ln728_1_reg_2082}, {12'd0}};

assign rhs_V_14_fu_1225_p3 = {{tmp_1_reg_1707_pp0_iter3_reg}, {16'd0}};

assign rhs_V_15_fu_1242_p3 = {{tmp_2_reg_1730_pp0_iter3_reg}, {12'd0}};

assign rhs_V_16_fu_1259_p3 = {{tmp_5_reg_1780_pp0_iter3_reg}, {16'd0}};

assign rhs_V_17_fu_1296_p3 = {{r_V_104_fu_1290_p2}, {12'd0}};

assign rhs_V_18_fu_838_p3 = {{r_V_105_reg_1952}, {6'd0}};

assign rhs_V_19_fu_861_p3 = {{r_V_106_fu_855_p2}, {12'd0}};

assign rhs_V_1_fu_335_p3 = {{r_V_93_reg_1816}, {6'd0}};

assign rhs_V_20_fu_909_p3 = {{r_V_107_fu_903_p2}, {18'd0}};

assign rhs_V_21_fu_1355_p3 = {{tmp_5_reg_1780_pp0_iter3_reg}, {18'd0}};

assign rhs_V_2_fu_374_p3 = {{r_V_94_fu_368_p2}, {12'd0}};

assign rhs_V_3_fu_553_p3 = {{r_V_95_fu_1533_p2}, {6'd0}};

assign rhs_V_4_fu_945_p3 = {{tmp_1_reg_1707_pp0_iter3_reg}, {17'd0}};

assign rhs_V_5_fu_1388_p3 = {{r_V_96_reg_2107}, {12'd0}};

assign rhs_V_6_fu_1072_p3 = {{r_V_99_reg_2032}, {18'd0}};

assign rhs_V_8_fu_1113_p3 = {{r_V_100_reg_2052}, {6'd0}};

assign rhs_V_9_fu_514_p3 = {{r_V_101_reg_1837}, {6'd0}};

assign sext_ln1116_11_fu_473_p1 = r_V_55_fu_467_p2;

assign sext_ln1116_13_fu_507_p1 = r_V_74_fu_500_p3;

assign sext_ln1116_6_fu_304_p1 = p_Val2_8_reg_1752;

assign sext_ln1116_8_fu_307_p1 = p_Val2_8_reg_1752;

assign sext_ln1116_fu_261_p1 = trunc_ln1117_reg_1699;

assign sext_ln1118_10_fu_392_p1 = tmp_1_reg_1707_pp0_iter1_reg;

assign sext_ln1118_12_fu_410_p1 = r_V_9_fu_403_p3;

assign sext_ln1118_13_fu_572_p1 = r_V_34_fu_565_p3;

assign sext_ln1118_16_fu_604_p1 = $signed(shl_ln1118_4_fu_597_p3);

assign sext_ln1118_17_fu_982_p1 = $signed(shl_ln1118_5_fu_975_p3);

assign sext_ln1118_18_fu_986_p1 = shl_ln1118_6_reg_1992;

assign sext_ln1118_1_fu_264_p1 = tmp_1_reg_1707;

assign sext_ln1118_22_fu_453_p1 = r_V_69_fu_446_p3;

assign sext_ln1118_25_fu_667_p1 = p_Val2_8_reg_1752_pp0_iter2_reg;

assign sext_ln1118_26_fu_670_p1 = r_V_98_reg_1902;

assign sext_ln1118_27_fu_680_p1 = $signed(shl_ln1118_8_fu_673_p3);

assign sext_ln1118_28_fu_684_p1 = r_V_2_reg_1907;

assign sext_ln1118_31_fu_703_p1 = $signed(shl_ln1118_s_fu_696_p3);

assign sext_ln1118_32_fu_491_p1 = tmp_5_reg_1780_pp0_iter1_reg;

assign sext_ln1118_3_fu_301_p1 = tmp_2_reg_1730;

assign sext_ln1118_43_fu_814_p1 = $signed(r_V_102_fu_807_p3);

assign sext_ln1118_45_fu_1276_p1 = tmp_4_reg_1770_pp0_iter3_reg;

assign sext_ln1118_46_fu_1286_p1 = $signed(shl_ln1118_2_fu_1279_p3);

assign sext_ln1118_4_fu_538_p1 = p_Val2_8_reg_1752_pp0_iter2_reg;

assign sext_ln1118_5_fu_351_p1 = p_Val2_8_reg_1752_pp0_iter1_reg;

assign sext_ln1118_6_fu_354_p1 = p_Val2_8_reg_1752_pp0_iter1_reg;

assign sext_ln1118_7_fu_541_p1 = shl_ln_reg_1842;

assign sext_ln1118_8_fu_364_p1 = shl_ln_fu_357_p3;

assign sext_ln1118_fu_332_p1 = tmp_1_reg_1707_pp0_iter1_reg;

assign sext_ln1192_11_fu_430_p1 = $signed(lhs_V_fu_423_p3);

assign sext_ln1192_14_fu_651_p1 = tmp_4_reg_1770_pp0_iter2_reg;

assign sext_ln1192_17_fu_690_p1 = tmp_4_reg_1770_pp0_iter2_reg;

assign sext_ln1192_18_fu_488_p1 = tmp_5_reg_1780_pp0_iter1_reg;

assign sext_ln1192_1_fu_273_p1 = tmp_1_reg_1707;

assign sext_ln1192_21_fu_759_p1 = tmp_5_reg_1780_pp0_iter2_reg;

assign sext_ln1192_23_fu_1120_p1 = $signed(rhs_V_8_fu_1113_p3);

assign sext_ln1192_28_fu_1215_p1 = $signed(rhs_V_13_fu_1208_p3);

assign sext_ln1192_29_fu_1232_p1 = $signed(rhs_V_14_fu_1225_p3);

assign sext_ln1192_2_fu_532_p1 = tmp_2_reg_1730_pp0_iter2_reg;

assign sext_ln1192_30_fu_1249_p1 = $signed(rhs_V_15_fu_1242_p3);

assign sext_ln1192_31_fu_1266_p1 = $signed(rhs_V_16_fu_1259_p3);

assign sext_ln1192_32_fu_1304_p1 = $signed(rhs_V_17_fu_1296_p3);

assign sext_ln1192_33_fu_829_p1 = tmp_5_reg_1780_pp0_iter2_reg;

assign sext_ln1192_34_fu_869_p1 = $signed(rhs_V_19_fu_861_p3);

assign sext_ln1192_36_fu_917_p1 = $signed(rhs_V_20_fu_909_p3);

assign sext_ln1192_39_fu_1362_p1 = $signed(rhs_V_21_fu_1355_p3);

assign sext_ln1192_3_fu_535_p1 = tmp_2_reg_1730_pp0_iter2_reg;

assign sext_ln1192_7_fu_952_p1 = $signed(rhs_V_4_fu_945_p3);

assign sext_ln1192_9_fu_417_p1 = r_V_45_reg_1827;

assign sext_ln1192_fu_205_p1 = tmp_1_fu_195_p4;

assign sext_ln1193_1_fu_342_p1 = $signed(rhs_V_1_fu_335_p3);

assign sext_ln1193_2_fu_382_p1 = $signed(rhs_V_2_fu_374_p3);

assign sext_ln728_fu_845_p1 = $signed(rhs_V_18_fu_838_p3);

assign shl_ln1118_1_fu_723_p3 = {{tmp_1_reg_1707_pp0_iter2_reg}, {3'd0}};

assign shl_ln1118_2_fu_1279_p3 = {{tmp_4_reg_1770_pp0_iter3_reg}, {2'd0}};

assign shl_ln1118_4_fu_597_p3 = {{tmp_2_reg_1730_pp0_iter2_reg}, {3'd0}};

assign shl_ln1118_5_fu_975_p3 = {{tmp_2_reg_1730_pp0_iter3_reg}, {5'd0}};

assign shl_ln1118_6_fu_608_p3 = {{tmp_2_reg_1730_pp0_iter2_reg}, {1'd0}};

assign shl_ln1118_8_fu_673_p3 = {{p_Val2_8_reg_1752_pp0_iter2_reg}, {4'd0}};

assign shl_ln1118_s_fu_696_p3 = {{p_Val2_8_reg_1752_pp0_iter2_reg}, {5'd0}};

assign shl_ln1192_10_fu_1101_p3 = {{mul_ln1192_16_reg_2047}, {6'd0}};

assign shl_ln1192_11_fu_1135_p3 = {{mul_ln1192_17_fu_1130_p2}, {12'd0}};

assign shl_ln1192_12_fu_778_p3 = {{grp_fu_1645_p3}, {6'd0}};

assign shl_ln1192_13_fu_1195_p3 = {{mul_ln1192_21_reg_2077}, {6'd0}};

assign shl_ln1192_14_fu_879_p3 = {{add_ln1192_22_fu_873_p2}, {6'd0}};

assign shl_ln1192_15_fu_890_p3 = {{mul_ln1192_22_fu_1672_p2}, {6'd0}};

assign shl_ln1192_16_fu_1330_p3 = {{mul_ln1192_23_reg_2092}, {6'd0}};

assign shl_ln1192_17_fu_1342_p3 = {{mul_ln1192_24_reg_2097}, {12'd0}};

assign shl_ln1192_1_fu_962_p3 = {{mul_ln1192_3_reg_1987}, {6'd0}};

assign shl_ln1192_2_fu_635_p3 = {{mul_ln1192_6_fu_1558_p2}, {6'd0}};

assign shl_ln1192_3_fu_995_p3 = {{mul_ln1192_7_reg_2002}, {6'd0}};

assign shl_ln1192_4_fu_1007_p3 = {{mul_ln1192_8_reg_2007}, {12'd0}};

assign shl_ln1192_5_fu_1020_p3 = {{mul_ln1192_9_reg_2012}, {6'd0}};

assign shl_ln1192_6_fu_1033_p3 = {{mul_ln1192_10_reg_2017}, {6'd0}};

assign shl_ln1192_7_fu_1046_p3 = {{mul_ln1192_11_reg_2022}, {12'd0}};

assign shl_ln1192_8_fu_1059_p3 = {{mul_ln1192_12_reg_2027}, {12'd0}};

assign shl_ln1192_9_fu_734_p3 = {{grp_fu_1611_p3}, {6'd0}};

assign shl_ln1192_s_fu_746_p3 = {{grp_fu_1619_p3}, {6'd0}};

assign shl_ln1_fu_933_p3 = {{mul_ln1192_2_reg_1982}, {6'd0}};

assign shl_ln_fu_357_p3 = {{p_Val2_8_reg_1752_pp0_iter1_reg}, {3'd0}};

assign sub_ln1192_10_fu_741_p2 = ($signed(grp_fu_1602_p3) - $signed(shl_ln1192_9_fu_734_p3));

assign sub_ln1192_11_fu_1108_p2 = (add_ln1192_11_reg_2037 - shl_ln1192_10_fu_1101_p3);

assign sub_ln1192_12_fu_1124_p2 = ($signed(sub_ln1192_11_fu_1108_p2) - $signed(sext_ln1192_23_fu_1120_p1));

assign sub_ln1192_13_fu_785_p2 = ($signed(grp_fu_1637_p3) - $signed(shl_ln1192_12_fu_778_p3));

assign sub_ln1192_14_fu_1176_p2 = (add_ln1192_16_fu_1165_p2 - rhs_V_11_fu_1169_p3);

assign sub_ln1192_15_fu_1236_p2 = ($signed(add_ln1192_19_fu_1219_p2) - $signed(sext_ln1192_29_fu_1232_p1));

assign sub_ln1192_16_fu_1270_p2 = ($signed(add_ln1192_20_fu_1253_p2) - $signed(sext_ln1192_31_fu_1266_p1));

assign sub_ln1192_17_fu_1308_p2 = ($signed(sub_ln1192_16_fu_1270_p2) - $signed(sext_ln1192_32_fu_1304_p1));

assign sub_ln1192_18_fu_921_p2 = ($signed(add_ln1192_23_fu_897_p2) - $signed(sext_ln1192_36_fu_917_p1));

assign sub_ln1192_19_fu_1349_p2 = (add_ln1192_24_fu_1337_p2 - shl_ln1192_17_fu_1342_p3);

assign sub_ln1192_20_fu_1366_p2 = ($signed(sub_ln1192_19_fu_1349_p2) - $signed(sext_ln1192_39_fu_1362_p1));

assign sub_ln1192_2_fu_940_p2 = ($signed(grp_fu_1692_p3) - $signed(shl_ln1_fu_933_p3));

assign sub_ln1192_3_fu_1395_p2 = (add_ln1192_3_reg_2102 - rhs_V_5_fu_1388_p3);

assign sub_ln1192_4_fu_627_p2 = (add_ln1192_5_reg_1872 - mul_ln1192_5_fu_622_p2);

assign sub_ln1192_5_fu_642_p2 = (sub_ln1192_4_fu_627_p2 - shl_ln1192_2_fu_635_p3);

assign sub_ln1192_6_fu_1027_p2 = (add_ln1192_7_fu_1014_p2 - shl_ln1192_5_fu_1020_p3);

assign sub_ln1192_7_fu_1066_p2 = (add_ln1192_9_fu_1053_p2 - shl_ln1192_8_fu_1059_p3);

assign sub_ln1192_8_fu_1079_p2 = (sub_ln1192_7_fu_1066_p2 - rhs_V_6_fu_1072_p3);

assign tmp_1_fu_195_p4 = {{x_V_in_sig[159:150]}};

assign trunc_ln1117_fu_191_p1 = x_V_in_sig[9:0];

assign trunc_ln728_1_fu_803_p1 = r_V_97_fu_657_p2[13:0];

assign trunc_ln728_fu_525_p1 = r_V_98_fu_1479_p2[21:0];

assign y_0_V = {{ret_V_fu_1400_p2[27:18]}};

assign y_1_V = trunc_ln708_1_reg_2112;

assign y_2_V = trunc_ln708_2_reg_2117;

assign y_3_V = trunc_ln708_3_reg_2122;

assign y_4_V = trunc_ln708_4_reg_2127;

always @ (posedge ap_clk) begin
    r_V_1_reg_1742[1:0] <= 2'b00;
    shl_ln_reg_1842[2:0] <= 3'b000;
    sext_ln1118_8_reg_1847[2:0] <= 3'b000;
    r_V_9_reg_1852[1:0] <= 2'b00;
    r_V_69_reg_1882[1:0] <= 2'b00;
    r_V_2_reg_1907[0] <= 1'b0;
    r_V_74_reg_1927[0] <= 1'b0;
    sext_ln1116_13_reg_1932[0] <= 1'b0;
    shl_ln1118_6_reg_1992[0] <= 1'b0;
    r_V_99_reg_2032[2:0] <= 3'b000;
    rhs_V_10_reg_2062[5:0] <= 6'b000000;
    sub_ln1192_18_reg_2087[5:0] <= 6'b000000;
    r_V_96_reg_2107[0] <= 1'b0;
end

endmodule //myproject
