

================================================================
== Vitis HLS Report for 'push_tensor2d_bycol_4'
================================================================
* Date:           Tue Sep 30 15:49:19 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ffn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min   |   max   |                      Type                      |
    +---------+---------+----------+----------+---------+---------+------------------------------------------------+
    |  2359309|  2359309|  9.437 ms|  9.437 ms|  2359297|  2359297|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+---------+---------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_24_1_VITIS_LOOP_25_2  |  2359307|  2359307|        13|          1|          1|  2359296|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [kernel_FFN.cpp:25]   --->   Operation 16 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [kernel_FFN.cpp:24]   --->   Operation 17 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tsor_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %tsor" [kernel_FFN.cpp:23]   --->   Operation 21 'read' 'tsor_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 0, i22 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.39ns)   --->   "%store_ln24 = store i10 0, i10 %c" [kernel_FFN.cpp:24]   --->   Operation 23 'store' 'store_ln24' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 24 [1/1] (0.39ns)   --->   "%store_ln25 = store i12 0, i12 %r" [kernel_FFN.cpp:25]   --->   Operation 24 'store' 'store_ln25' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [kernel_FFN.cpp:24]   --->   Operation 25 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i22 %indvar_flatten" [kernel_FFN.cpp:24]   --->   Operation 26 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.81ns)   --->   "%add_ln24 = add i22 %indvar_flatten_load, i22 1" [kernel_FFN.cpp:24]   --->   Operation 27 'add' 'add_ln24' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.67ns)   --->   "%icmp_ln24 = icmp_eq  i22 %indvar_flatten_load, i22 2359296" [kernel_FFN.cpp:24]   --->   Operation 28 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.67> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc5, void %for.end7" [kernel_FFN.cpp:24]   --->   Operation 29 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%r_load = load i12 %r" [kernel_FFN.cpp:25]   --->   Operation 30 'load' 'r_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%c_load = load i10 %c" [kernel_FFN.cpp:24]   --->   Operation 31 'load' 'c_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.62ns)   --->   "%icmp_ln25 = icmp_eq  i12 %r_load, i12 3072" [kernel_FFN.cpp:25]   --->   Operation 32 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.62> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%select_ln24 = select i1 %icmp_ln25, i12 0, i12 %r_load" [kernel_FFN.cpp:24]   --->   Operation 33 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.71ns)   --->   "%add_ln24_1 = add i10 %c_load, i10 1" [kernel_FFN.cpp:24]   --->   Operation 34 'add' 'add_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.37ns)   --->   "%select_ln24_1 = select i1 %icmp_ln25, i10 %add_ln24_1, i10 %c_load" [kernel_FFN.cpp:24]   --->   Operation 35 'select' 'select_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i10 %select_ln24_1" [kernel_FFN.cpp:24]   --->   Operation 36 'zext' 'zext_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %select_ln24, i10 0" [kernel_FFN.cpp:27]   --->   Operation 37 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %select_ln24, i8 0" [kernel_FFN.cpp:27]   --->   Operation 38 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i20 %tmp" [kernel_FFN.cpp:27]   --->   Operation 39 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln27 = sub i22 %p_shl, i22 %zext_ln27_1" [kernel_FFN.cpp:27]   --->   Operation 40 'sub' 'sub_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln27 = add i22 %sub_ln27, i22 %zext_ln24" [kernel_FFN.cpp:27]   --->   Operation 41 'add' 'add_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.77ns)   --->   "%add_ln25 = add i12 %select_ln24, i12 1" [kernel_FFN.cpp:25]   --->   Operation 42 'add' 'add_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln24 = store i22 %add_ln24, i22 %indvar_flatten" [kernel_FFN.cpp:24]   --->   Operation 43 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.42>
ST_2 : Operation 44 [1/1] (0.39ns)   --->   "%store_ln24 = store i10 %select_ln24_1, i10 %c" [kernel_FFN.cpp:24]   --->   Operation 44 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.39>
ST_2 : Operation 45 [1/1] (0.39ns)   --->   "%store_ln25 = store i12 %add_ln25, i12 %r" [kernel_FFN.cpp:25]   --->   Operation 45 'store' 'store_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.39>

State 3 <SV = 2> <Delay = 2.75>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %add_ln27, i2 0" [kernel_FFN.cpp:27]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i24 %shl_ln" [kernel_FFN.cpp:27]   --->   Operation 47 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.01ns)   --->   "%add_ln27_1 = add i64 %zext_ln27, i64 %tsor_read" [kernel_FFN.cpp:27]   --->   Operation 48 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_1, i32 2, i32 63" [kernel_FFN.cpp:27]   --->   Operation 49 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i62 %trunc_ln" [kernel_FFN.cpp:27]   --->   Operation 50 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln27" [kernel_FFN.cpp:27]   --->   Operation 51 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicAXIMAddr_to_gmem_load_req = muxlogic i32 %gmem_addr"   --->   Operation 52 'muxlogic' 'muxLogicAXIMAddr_to_gmem_load_req' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 53 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicAXIMBurst_to_gmem_load_req = muxlogic i64 1"   --->   Operation 53 'muxlogic' 'muxLogicAXIMBurst_to_gmem_load_req' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 54 [11/11] (1.03ns) (share mux size 5)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 54 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 1.03> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 55 [10/11] (2.92ns) (share mux size 5)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 55 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 56 [9/11] (2.92ns) (share mux size 5)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 56 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 57 [8/11] (2.92ns) (share mux size 5)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 57 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 58 [7/11] (2.92ns) (share mux size 5)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 58 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 59 [6/11] (2.92ns) (share mux size 5)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 59 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 60 [5/11] (2.92ns) (share mux size 5)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 60 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 61 [4/11] (2.92ns) (share mux size 5)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 61 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 62 [3/11] (2.92ns) (share mux size 5)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 62 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 63 [2/11] (2.92ns) (share mux size 5)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 63 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 1.03>
ST_13 : Operation 64 [1/11] (1.03ns) (share mux size 5)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 64 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 1.03> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 73 [1/1] (0.28ns)   --->   "%ret_ln28 = ret" [kernel_FFN.cpp:28]   --->   Operation 73 'ret' 'ret_ln28' <Predicate = (icmp_ln24)> <Delay = 0.28>

State 14 <SV = 13> <Delay = 2.90>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_24_1_VITIS_LOOP_25_2_str"   --->   Operation 65 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2359296, i64 2359296, i64 2359296"   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [kernel_FFN.cpp:26]   --->   Operation 67 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.54ns) (share mux size 5)   --->   "%muxLogicAXIMCE_to_gmem_addr_read = muxlogic"   --->   Operation 68 'muxlogic' 'muxLogicAXIMCE_to_gmem_addr_read' <Predicate = true> <Delay = 0.54>
ST_14 : Operation 69 [1/1] (1.03ns) (share mux size 5)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [kernel_FFN.cpp:27]   --->   Operation 69 'read' 'gmem_addr_read' <Predicate = true> <Delay = 1.03> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 70 [1/1] (0.34ns) (share mux size 3)   --->   "%muxLogicFIFOData_to_write_ln27 = muxlogic i32 %gmem_addr_read"   --->   Operation 70 'muxlogic' 'muxLogicFIFOData_to_write_ln27' <Predicate = true> <Delay = 0.34>
ST_14 : Operation 71 [1/1] ( I:0.98ns O:0.98ns ) (share mux size 3)   --->   "%write_ln27 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %W_strm, i32 %gmem_addr_read" [kernel_FFN.cpp:27]   --->   Operation 71 'write' 'write_ln27' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc" [kernel_FFN.cpp:25]   --->   Operation 72 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ tsor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r                                  (alloca           ) [ 011000000000000]
c                                  (alloca           ) [ 011000000000000]
indvar_flatten                     (alloca           ) [ 011000000000000]
specinterface_ln0                  (specinterface    ) [ 000000000000000]
specinterface_ln0                  (specinterface    ) [ 000000000000000]
tsor_read                          (read             ) [ 011100000000000]
store_ln0                          (store            ) [ 000000000000000]
store_ln24                         (store            ) [ 000000000000000]
store_ln25                         (store            ) [ 000000000000000]
br_ln24                            (br               ) [ 000000000000000]
indvar_flatten_load                (load             ) [ 000000000000000]
add_ln24                           (add              ) [ 000000000000000]
icmp_ln24                          (icmp             ) [ 011111111111110]
br_ln24                            (br               ) [ 000000000000000]
r_load                             (load             ) [ 000000000000000]
c_load                             (load             ) [ 000000000000000]
icmp_ln25                          (icmp             ) [ 000000000000000]
select_ln24                        (select           ) [ 000000000000000]
add_ln24_1                         (add              ) [ 000000000000000]
select_ln24_1                      (select           ) [ 000000000000000]
zext_ln24                          (zext             ) [ 000000000000000]
p_shl                              (bitconcatenate   ) [ 000000000000000]
tmp                                (bitconcatenate   ) [ 000000000000000]
zext_ln27_1                        (zext             ) [ 000000000000000]
sub_ln27                           (sub              ) [ 000000000000000]
add_ln27                           (add              ) [ 010100000000000]
add_ln25                           (add              ) [ 000000000000000]
store_ln24                         (store            ) [ 000000000000000]
store_ln24                         (store            ) [ 000000000000000]
store_ln25                         (store            ) [ 000000000000000]
shl_ln                             (bitconcatenate   ) [ 000000000000000]
zext_ln27                          (zext             ) [ 000000000000000]
add_ln27_1                         (add              ) [ 000000000000000]
trunc_ln                           (partselect       ) [ 000000000000000]
sext_ln27                          (sext             ) [ 000000000000000]
gmem_addr                          (getelementptr    ) [ 010011111111111]
muxLogicAXIMAddr_to_gmem_load_req  (muxlogic         ) [ 000000000000000]
muxLogicAXIMBurst_to_gmem_load_req (muxlogic         ) [ 000000000000000]
gmem_load_req                      (readreq          ) [ 000000000000000]
specloopname_ln0                   (specloopname     ) [ 000000000000000]
speclooptripcount_ln0              (speclooptripcount) [ 000000000000000]
specpipeline_ln26                  (specpipeline     ) [ 000000000000000]
muxLogicAXIMCE_to_gmem_addr_read   (muxlogic         ) [ 000000000000000]
gmem_addr_read                     (read             ) [ 000000000000000]
muxLogicFIFOData_to_write_ln27     (muxlogic         ) [ 000000000000000]
write_ln27                         (write            ) [ 000000000000000]
br_ln25                            (br               ) [ 000000000000000]
ret_ln28                           (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tsor">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tsor"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W_strm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_strm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i12.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i22.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_24_1_VITIS_LOOP_25_2_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="r_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="c_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tsor_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tsor_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln27_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln27/14 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_readreq_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="1" slack="0"/>
<pin id="107" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="gmem_addr_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="11"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/14 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="22" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln24_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="10" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln25_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="12" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="indvar_flatten_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="22" slack="1"/>
<pin id="133" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln24_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="22" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln24_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="22" slack="0"/>
<pin id="142" dir="0" index="1" bw="22" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="r_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="1"/>
<pin id="148" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="c_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="1"/>
<pin id="151" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln25_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="11" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="select_ln24_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="12" slack="0"/>
<pin id="162" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln24_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="select_ln24_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="10" slack="0"/>
<pin id="175" dir="0" index="2" bw="10" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln24_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_shl_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="22" slack="0"/>
<pin id="186" dir="0" index="1" bw="12" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="20" slack="0"/>
<pin id="194" dir="0" index="1" bw="12" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln27_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="20" slack="0"/>
<pin id="202" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sub_ln27_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="22" slack="0"/>
<pin id="206" dir="0" index="1" bw="20" slack="0"/>
<pin id="207" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln27_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="22" slack="0"/>
<pin id="212" dir="0" index="1" bw="10" slack="0"/>
<pin id="213" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln25_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln24_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="22" slack="0"/>
<pin id="224" dir="0" index="1" bw="22" slack="1"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln24_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="0" index="1" bw="10" slack="1"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln25_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="12" slack="0"/>
<pin id="234" dir="0" index="1" bw="12" slack="1"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="shl_ln_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="24" slack="0"/>
<pin id="239" dir="0" index="1" bw="22" slack="1"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln27_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="24" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln27_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="24" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="2"/>
<pin id="251" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="62" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="0" index="2" bw="3" slack="0"/>
<pin id="257" dir="0" index="3" bw="7" slack="0"/>
<pin id="258" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sext_ln27_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="62" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="gmem_addr_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="62" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="muxLogicAXIMAddr_to_gmem_load_req_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_gmem_load_req/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="muxLogicAXIMBurst_to_gmem_load_req_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMBurst_to_gmem_load_req/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="muxLogicAXIMCE_to_gmem_addr_read_fu_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMCE_to_gmem_addr_read/14 "/>
</bind>
</comp>

<comp id="284" class="1004" name="muxLogicFIFOData_to_write_ln27_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln27/14 "/>
</bind>
</comp>

<comp id="288" class="1005" name="r_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="0"/>
<pin id="290" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="295" class="1005" name="c_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="10" slack="0"/>
<pin id="297" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="302" class="1005" name="indvar_flatten_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="22" slack="0"/>
<pin id="304" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="309" class="1005" name="tsor_read_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="2"/>
<pin id="311" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tsor_read "/>
</bind>
</comp>

<comp id="314" class="1005" name="icmp_ln24_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="11"/>
<pin id="316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="318" class="1005" name="add_ln27_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="22" slack="1"/>
<pin id="320" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="323" class="1005" name="gmem_addr_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="76" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="62" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="60" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="114"><net_src comp="74" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="110" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="146" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="149" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="152" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="149" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="172" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="42" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="158" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="44" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="158" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="184" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="180" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="158" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="134" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="172" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="216" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="247"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="248" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="56" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="266"><net_src comp="253" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="267" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="277"><net_src comp="267" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="60" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="110" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="78" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="298"><net_src comp="82" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="305"><net_src comp="86" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="312"><net_src comp="90" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="317"><net_src comp="140" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="210" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="326"><net_src comp="267" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="110" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: W_strm | {14 }
 - Input state : 
	Port: push_tensor2d_bycol.4 : gmem | {3 4 5 6 7 8 9 10 11 12 13 14 }
	Port: push_tensor2d_bycol.4 : tsor | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln24 : 1
		store_ln25 : 1
	State 2
		add_ln24 : 1
		icmp_ln24 : 1
		br_ln24 : 2
		icmp_ln25 : 1
		select_ln24 : 2
		add_ln24_1 : 1
		select_ln24_1 : 2
		zext_ln24 : 3
		p_shl : 3
		tmp : 3
		zext_ln27_1 : 4
		sub_ln27 : 5
		add_ln27 : 6
		add_ln25 : 3
		store_ln24 : 2
		store_ln24 : 3
		store_ln25 : 4
	State 3
		zext_ln27 : 1
		add_ln27_1 : 2
		trunc_ln : 3
		sext_ln27 : 4
		gmem_addr : 5
		muxLogicAXIMAddr_to_gmem_load_req : 6
		gmem_load_req : 6
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|          |              add_ln24_fu_134              |    0    |    22   |
|          |             add_ln24_1_fu_166             |    0    |    10   |
|    add   |              add_ln27_fu_210              |    0    |    45   |
|          |              add_ln25_fu_216              |    0    |    12   |
|          |             add_ln27_1_fu_248             |    0    |    64   |
|----------|-------------------------------------------|---------|---------|
|    sub   |              sub_ln27_fu_204              |    0    |    45   |
|----------|-------------------------------------------|---------|---------|
|  select  |             select_ln24_fu_158            |    0    |    12   |
|          |            select_ln24_1_fu_172           |    0    |    10   |
|----------|-------------------------------------------|---------|---------|
|   icmp   |              icmp_ln24_fu_140             |    0    |    9    |
|          |              icmp_ln25_fu_152             |    0    |    5    |
|----------|-------------------------------------------|---------|---------|
|   read   |            tsor_read_read_fu_90           |    0    |    0    |
|          |         gmem_addr_read_read_fu_110        |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   write  |           write_ln27_write_fu_96          |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|  readreq |             grp_readreq_fu_103            |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |              zext_ln24_fu_180             |    0    |    0    |
|   zext   |             zext_ln27_1_fu_200            |    0    |    0    |
|          |              zext_ln27_fu_244             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |                p_shl_fu_184               |    0    |    0    |
|bitconcatenate|                 tmp_fu_192                |    0    |    0    |
|          |               shl_ln_fu_237               |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|partselect|              trunc_ln_fu_253              |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   sext   |              sext_ln27_fu_263             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |  muxLogicAXIMAddr_to_gmem_load_req_fu_274 |    0    |    0    |
| muxlogic | muxLogicAXIMBurst_to_gmem_load_req_fu_278 |    0    |    0    |
|          |  muxLogicAXIMCE_to_gmem_addr_read_fu_282  |    0    |    0    |
|          |   muxLogicFIFOData_to_write_ln27_fu_284   |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |    0    |   234   |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln27_reg_318   |   22   |
|       c_reg_295      |   10   |
|   gmem_addr_reg_323  |   32   |
|   icmp_ln24_reg_314  |    1   |
|indvar_flatten_reg_302|   22   |
|       r_reg_288      |   12   |
|   tsor_read_reg_309  |   64   |
+----------------------+--------+
|         Total        |   163  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------|------|------|------|--------||---------||---------||---------|
| grp_readreq_fu_103 |  p1  |   2  |  32  |   64   ||    0    ||    32   |
|--------------------|------|------|------|--------||---------||---------||---------|
|        Total       |      |      |      |   64   ||  0.421  ||    0    ||    32   |
|--------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   234  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   32   |
|  Register |    -   |   163  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   163  |   266  |
+-----------+--------+--------+--------+
