/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Nov 17 11:53:47 2014
 *                 Full Compile MD5 Checksum  7c712d144f2919fdac508431993b36d7
 *                     (minus title and desc)
 *                 MD5 Checksum               bc950b877a17d97d6325a810f8bd832e
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15193
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_AUD_FMM_DP_CTRL0_H__
#define BCHP_AUD_FMM_DP_CTRL0_H__

/***************************************************************************
 *AUD_FMM_DP_CTRL0 - Audio DP Control
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_UP_STEP 0x00ca42d0 /* [RW] Volume ramp up step */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_DOWN_STEP 0x00ca42d4 /* [RW] Volume ramp down step */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL       0x00ca42d8 /* [RW] DP misc control */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM              0x00ca42dc /* [RO] DP state machine values */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFA         0x00ca6100 /* [RW] Soft limiting coefa */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFB         0x00ca6104 /* [RW] Soft limiting coefb */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFD         0x00ca6108 /* [RW] Soft limiting coefd */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFE         0x00ca610c /* [RW] Soft limiting coefe */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFF         0x00ca6110 /* [RW] Soft limiting coeff */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_5      0x00ca6114 /* [RW] Soft limiting 0.5 */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_8      0x00ca6118 /* [RW] Soft limiting 0.8 */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_1_25     0x00ca611c /* [RW] Soft limiting 1.25 */

/***************************************************************************
 *MIXER_CONFIG%i - Mixer configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_ARRAY_BASE             0x00ca4000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_ARRAY_START            0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_ARRAY_END              11
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *MIXER_CONFIG%i - Mixer configuration
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER_CONFIGi :: VOLUME_ENA [31:31] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_ENA_MASK        0x80000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_ENA_SHIFT       31
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_ENA_DEFAULT     0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_ENA_Enable      1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_ENA_Disable     0

/* AUD_FMM_DP_CTRL0 :: MIXER_CONFIGi :: VOLUME_MUTE_ENA_OUTPUT1 [30:30] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_MUTE_ENA_OUTPUT1_MASK 0x40000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_MUTE_ENA_OUTPUT1_SHIFT 30
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_MUTE_ENA_OUTPUT1_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_MUTE_ENA_OUTPUT1_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_MUTE_ENA_OUTPUT1_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_CONFIGi :: VOLUME_MUTE_ENA_OUTPUT0 [29:29] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_MUTE_ENA_OUTPUT0_MASK 0x20000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_MUTE_ENA_OUTPUT0_SHIFT 29
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_MUTE_ENA_OUTPUT0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_MUTE_ENA_OUTPUT0_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_MUTE_ENA_OUTPUT0_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_CONFIGi :: VOL_RAMP_AT_ZERO_CROSS_ENA [28:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOL_RAMP_AT_ZERO_CROSS_ENA_MASK 0x10000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOL_RAMP_AT_ZERO_CROSS_ENA_SHIFT 28
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOL_RAMP_AT_ZERO_CROSS_ENA_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOL_RAMP_AT_ZERO_CROSS_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOL_RAMP_AT_ZERO_CROSS_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_CONFIGi :: SOFT_LIMIT_EN [27:27] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_SOFT_LIMIT_EN_MASK     0x08000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_SOFT_LIMIT_EN_SHIFT    27
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_SOFT_LIMIT_EN_DEFAULT  0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_SOFT_LIMIT_EN_Enable   1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_SOFT_LIMIT_EN_Disable  0

/* AUD_FMM_DP_CTRL0 :: MIXER_CONFIGi :: VOLUME_RAMP_ENA_OUTPUT1 [26:26] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_RAMP_ENA_OUTPUT1_MASK 0x04000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_RAMP_ENA_OUTPUT1_SHIFT 26
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_RAMP_ENA_OUTPUT1_DEFAULT 0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_RAMP_ENA_OUTPUT1_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_RAMP_ENA_OUTPUT1_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_CONFIGi :: VOLUME_RAMP_ENA_OUTPUT0 [25:25] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_RAMP_ENA_OUTPUT0_MASK 0x02000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_RAMP_ENA_OUTPUT0_SHIFT 25
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_RAMP_ENA_OUTPUT0_DEFAULT 0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_RAMP_ENA_OUTPUT0_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_VOLUME_RAMP_ENA_OUTPUT0_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_CONFIGi :: reserved0 [24:24] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_reserved0_MASK         0x01000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_reserved0_SHIFT        24

/* AUD_FMM_DP_CTRL0 :: MIXER_CONFIGi :: MIXER_GROUP_BEGIN [23:20] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_GROUP_BEGIN_MASK 0x00f00000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_GROUP_BEGIN_SHIFT 20
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_GROUP_BEGIN_DEFAULT 0x00000000

/* AUD_FMM_DP_CTRL0 :: MIXER_CONFIGi :: reserved1 [19:19] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_reserved1_MASK         0x00080000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_reserved1_SHIFT        19

/* AUD_FMM_DP_CTRL0 :: MIXER_CONFIGi :: MIXER_MI_OUTPUT_SEL [18:16] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_MI_OUTPUT_SEL_MASK 0x00070000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_MI_OUTPUT_SEL_SHIFT 16
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_MI_OUTPUT_SEL_DEFAULT 0x00000000

/* AUD_FMM_DP_CTRL0 :: MIXER_CONFIGi :: reserved2 [15:15] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_reserved2_MASK         0x00008000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_reserved2_SHIFT        15

/* AUD_FMM_DP_CTRL0 :: MIXER_CONFIGi :: MIXER_MI_INPUT_SEL [14:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_MI_INPUT_SEL_MASK 0x00007000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_MI_INPUT_SEL_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_MI_INPUT_SEL_DEFAULT 0x00000000

/* AUD_FMM_DP_CTRL0 :: MIXER_CONFIGi :: PING_PONG_MODE [11:10] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_PING_PONG_MODE_MASK    0x00000c00
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_PING_PONG_MODE_SHIFT   10
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_PING_PONG_MODE_DEFAULT 0x00000000

/* AUD_FMM_DP_CTRL0 :: MIXER_CONFIGi :: PING_PONG_VALUE [09:09] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_PING_PONG_VALUE_MASK   0x00000200
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_PING_PONG_VALUE_SHIFT  9
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_PING_PONG_VALUE_DEFAULT 0x00000000

/* AUD_FMM_DP_CTRL0 :: MIXER_CONFIGi :: reserved3 [08:03] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_reserved3_MASK         0x000001f8
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_reserved3_SHIFT        3

/* AUD_FMM_DP_CTRL0 :: MIXER_CONFIGi :: MIXER_HIGH_PRIORITY [02:02] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_HIGH_PRIORITY_MASK 0x00000004
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_HIGH_PRIORITY_SHIFT 2
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_HIGH_PRIORITY_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_HIGH_PRIORITY_High 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_HIGH_PRIORITY_Normal 0

/* AUD_FMM_DP_CTRL0 :: MIXER_CONFIGi :: MIXER_OUTPUT1_ENA [01:01] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_OUTPUT1_ENA_MASK 0x00000002
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_OUTPUT1_ENA_SHIFT 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_OUTPUT1_ENA_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_OUTPUT1_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_OUTPUT1_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER_CONFIGi :: MIXER_OUTPUT0_ENA [00:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_OUTPUT0_ENA_MASK 0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_OUTPUT0_ENA_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_OUTPUT0_ENA_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_OUTPUT0_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_CONFIGi_MIXER_OUTPUT0_ENA_Disable 0


/***************************************************************************
 *MIXER0_INPUT_CONFIG%i - Mixer0 input config
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT_CONFIGi_ARRAY_BASE      0x00ca4030
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT_CONFIGi_ARRAY_START     0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT_CONFIGi_ARRAY_END       7
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT_CONFIGi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *MIXER0_INPUT_CONFIG%i - Mixer0 input config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT_CONFIGi :: reserved0 [31:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT_CONFIGi_reserved0_MASK  0xffffe000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT_CONFIGi_reserved0_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT_CONFIGi :: MIXER_INPUT_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT_CONFIGi_MIXER_INPUT_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT_CONFIGi_MIXER_INPUT_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT_CONFIGi_MIXER_INPUT_ENA_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT_CONFIGi_MIXER_INPUT_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT_CONFIGi_MIXER_INPUT_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT_CONFIGi :: reserved1 [11:06] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT_CONFIGi_reserved1_MASK  0x00000fc0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT_CONFIGi_reserved1_SHIFT 6

/* AUD_FMM_DP_CTRL0 :: MIXER0_INPUT_CONFIGi :: MIXER_INPUT_PB_NUMBER [05:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_MASK 0x0000003f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER0_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_DEFAULT 0x00000000


/***************************************************************************
 *MIXER1_INPUT_CONFIG%i - Mixer1 input config
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT_CONFIGi_ARRAY_BASE      0x00ca4050
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT_CONFIGi_ARRAY_START     0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT_CONFIGi_ARRAY_END       7
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT_CONFIGi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *MIXER1_INPUT_CONFIG%i - Mixer1 input config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT_CONFIGi :: reserved0 [31:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT_CONFIGi_reserved0_MASK  0xffffe000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT_CONFIGi_reserved0_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT_CONFIGi :: MIXER_INPUT_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT_CONFIGi_MIXER_INPUT_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT_CONFIGi_MIXER_INPUT_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT_CONFIGi_MIXER_INPUT_ENA_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT_CONFIGi_MIXER_INPUT_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT_CONFIGi_MIXER_INPUT_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT_CONFIGi :: reserved1 [11:06] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT_CONFIGi_reserved1_MASK  0x00000fc0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT_CONFIGi_reserved1_SHIFT 6

/* AUD_FMM_DP_CTRL0 :: MIXER1_INPUT_CONFIGi :: MIXER_INPUT_PB_NUMBER [05:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_MASK 0x0000003f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER1_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_DEFAULT 0x00000000


/***************************************************************************
 *MIXER2_INPUT_CONFIG%i - Mixer2 input config
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT_CONFIGi_ARRAY_BASE      0x00ca4070
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT_CONFIGi_ARRAY_START     0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT_CONFIGi_ARRAY_END       7
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT_CONFIGi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *MIXER2_INPUT_CONFIG%i - Mixer2 input config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT_CONFIGi :: reserved0 [31:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT_CONFIGi_reserved0_MASK  0xffffe000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT_CONFIGi_reserved0_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT_CONFIGi :: MIXER_INPUT_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT_CONFIGi_MIXER_INPUT_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT_CONFIGi_MIXER_INPUT_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT_CONFIGi_MIXER_INPUT_ENA_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT_CONFIGi_MIXER_INPUT_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT_CONFIGi_MIXER_INPUT_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT_CONFIGi :: reserved1 [11:06] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT_CONFIGi_reserved1_MASK  0x00000fc0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT_CONFIGi_reserved1_SHIFT 6

/* AUD_FMM_DP_CTRL0 :: MIXER2_INPUT_CONFIGi :: MIXER_INPUT_PB_NUMBER [05:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_MASK 0x0000003f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER2_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_DEFAULT 0x00000000


/***************************************************************************
 *MIXER3_INPUT_CONFIG%i - Mixer3 input config
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT_CONFIGi_ARRAY_BASE      0x00ca4090
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT_CONFIGi_ARRAY_START     0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT_CONFIGi_ARRAY_END       7
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT_CONFIGi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *MIXER3_INPUT_CONFIG%i - Mixer3 input config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT_CONFIGi :: reserved0 [31:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT_CONFIGi_reserved0_MASK  0xffffe000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT_CONFIGi_reserved0_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT_CONFIGi :: MIXER_INPUT_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT_CONFIGi_MIXER_INPUT_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT_CONFIGi_MIXER_INPUT_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT_CONFIGi_MIXER_INPUT_ENA_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT_CONFIGi_MIXER_INPUT_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT_CONFIGi_MIXER_INPUT_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT_CONFIGi :: reserved1 [11:06] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT_CONFIGi_reserved1_MASK  0x00000fc0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT_CONFIGi_reserved1_SHIFT 6

/* AUD_FMM_DP_CTRL0 :: MIXER3_INPUT_CONFIGi :: MIXER_INPUT_PB_NUMBER [05:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_MASK 0x0000003f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER3_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_DEFAULT 0x00000000


/***************************************************************************
 *MIXER4_INPUT_CONFIG%i - Mixer4 input config
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT_CONFIGi_ARRAY_BASE      0x00ca40b0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT_CONFIGi_ARRAY_START     0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT_CONFIGi_ARRAY_END       7
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT_CONFIGi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *MIXER4_INPUT_CONFIG%i - Mixer4 input config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT_CONFIGi :: reserved0 [31:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT_CONFIGi_reserved0_MASK  0xffffe000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT_CONFIGi_reserved0_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT_CONFIGi :: MIXER_INPUT_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT_CONFIGi_MIXER_INPUT_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT_CONFIGi_MIXER_INPUT_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT_CONFIGi_MIXER_INPUT_ENA_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT_CONFIGi_MIXER_INPUT_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT_CONFIGi_MIXER_INPUT_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT_CONFIGi :: reserved1 [11:06] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT_CONFIGi_reserved1_MASK  0x00000fc0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT_CONFIGi_reserved1_SHIFT 6

/* AUD_FMM_DP_CTRL0 :: MIXER4_INPUT_CONFIGi :: MIXER_INPUT_PB_NUMBER [05:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_MASK 0x0000003f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER4_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_DEFAULT 0x00000000


/***************************************************************************
 *MIXER5_INPUT_CONFIG%i - Mixer5 input config
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT_CONFIGi_ARRAY_BASE      0x00ca40d0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT_CONFIGi_ARRAY_START     0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT_CONFIGi_ARRAY_END       7
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT_CONFIGi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *MIXER5_INPUT_CONFIG%i - Mixer5 input config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT_CONFIGi :: reserved0 [31:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT_CONFIGi_reserved0_MASK  0xffffe000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT_CONFIGi_reserved0_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT_CONFIGi :: MIXER_INPUT_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT_CONFIGi_MIXER_INPUT_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT_CONFIGi_MIXER_INPUT_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT_CONFIGi_MIXER_INPUT_ENA_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT_CONFIGi_MIXER_INPUT_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT_CONFIGi_MIXER_INPUT_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT_CONFIGi :: reserved1 [11:06] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT_CONFIGi_reserved1_MASK  0x00000fc0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT_CONFIGi_reserved1_SHIFT 6

/* AUD_FMM_DP_CTRL0 :: MIXER5_INPUT_CONFIGi :: MIXER_INPUT_PB_NUMBER [05:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_MASK 0x0000003f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER5_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_DEFAULT 0x00000000


/***************************************************************************
 *MIXER6_INPUT_CONFIG%i - Mixer6 input config
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT_CONFIGi_ARRAY_BASE      0x00ca40f0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT_CONFIGi_ARRAY_START     0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT_CONFIGi_ARRAY_END       7
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT_CONFIGi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *MIXER6_INPUT_CONFIG%i - Mixer6 input config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT_CONFIGi :: reserved0 [31:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT_CONFIGi_reserved0_MASK  0xffffe000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT_CONFIGi_reserved0_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT_CONFIGi :: MIXER_INPUT_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT_CONFIGi_MIXER_INPUT_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT_CONFIGi_MIXER_INPUT_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT_CONFIGi_MIXER_INPUT_ENA_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT_CONFIGi_MIXER_INPUT_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT_CONFIGi_MIXER_INPUT_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT_CONFIGi :: reserved1 [11:06] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT_CONFIGi_reserved1_MASK  0x00000fc0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT_CONFIGi_reserved1_SHIFT 6

/* AUD_FMM_DP_CTRL0 :: MIXER6_INPUT_CONFIGi :: MIXER_INPUT_PB_NUMBER [05:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_MASK 0x0000003f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER6_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_DEFAULT 0x00000000


/***************************************************************************
 *MIXER7_INPUT_CONFIG%i - Mixer7 input config
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT_CONFIGi_ARRAY_BASE      0x00ca4110
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT_CONFIGi_ARRAY_START     0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT_CONFIGi_ARRAY_END       7
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT_CONFIGi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *MIXER7_INPUT_CONFIG%i - Mixer7 input config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT_CONFIGi :: reserved0 [31:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT_CONFIGi_reserved0_MASK  0xffffe000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT_CONFIGi_reserved0_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT_CONFIGi :: MIXER_INPUT_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT_CONFIGi_MIXER_INPUT_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT_CONFIGi_MIXER_INPUT_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT_CONFIGi_MIXER_INPUT_ENA_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT_CONFIGi_MIXER_INPUT_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT_CONFIGi_MIXER_INPUT_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT_CONFIGi :: reserved1 [11:06] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT_CONFIGi_reserved1_MASK  0x00000fc0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT_CONFIGi_reserved1_SHIFT 6

/* AUD_FMM_DP_CTRL0 :: MIXER7_INPUT_CONFIGi :: MIXER_INPUT_PB_NUMBER [05:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_MASK 0x0000003f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER7_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_DEFAULT 0x00000000


/***************************************************************************
 *MIXER8_INPUT_CONFIG%i - Mixer8 input config
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_MIXER8_INPUT_CONFIGi_ARRAY_BASE      0x00ca4130
#define BCHP_AUD_FMM_DP_CTRL0_MIXER8_INPUT_CONFIGi_ARRAY_START     0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER8_INPUT_CONFIGi_ARRAY_END       7
#define BCHP_AUD_FMM_DP_CTRL0_MIXER8_INPUT_CONFIGi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *MIXER8_INPUT_CONFIG%i - Mixer8 input config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER8_INPUT_CONFIGi :: reserved0 [31:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER8_INPUT_CONFIGi_reserved0_MASK  0xffffe000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER8_INPUT_CONFIGi_reserved0_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER8_INPUT_CONFIGi :: MIXER_INPUT_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER8_INPUT_CONFIGi_MIXER_INPUT_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER8_INPUT_CONFIGi_MIXER_INPUT_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER8_INPUT_CONFIGi_MIXER_INPUT_ENA_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER8_INPUT_CONFIGi_MIXER_INPUT_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER8_INPUT_CONFIGi_MIXER_INPUT_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER8_INPUT_CONFIGi :: reserved1 [11:06] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER8_INPUT_CONFIGi_reserved1_MASK  0x00000fc0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER8_INPUT_CONFIGi_reserved1_SHIFT 6

/* AUD_FMM_DP_CTRL0 :: MIXER8_INPUT_CONFIGi :: MIXER_INPUT_PB_NUMBER [05:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER8_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_MASK 0x0000003f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER8_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER8_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_DEFAULT 0x00000000


/***************************************************************************
 *MIXER9_INPUT_CONFIG%i - Mixer9 input config
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_MIXER9_INPUT_CONFIGi_ARRAY_BASE      0x00ca4150
#define BCHP_AUD_FMM_DP_CTRL0_MIXER9_INPUT_CONFIGi_ARRAY_START     0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER9_INPUT_CONFIGi_ARRAY_END       7
#define BCHP_AUD_FMM_DP_CTRL0_MIXER9_INPUT_CONFIGi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *MIXER9_INPUT_CONFIG%i - Mixer9 input config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER9_INPUT_CONFIGi :: reserved0 [31:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER9_INPUT_CONFIGi_reserved0_MASK  0xffffe000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER9_INPUT_CONFIGi_reserved0_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER9_INPUT_CONFIGi :: MIXER_INPUT_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER9_INPUT_CONFIGi_MIXER_INPUT_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER9_INPUT_CONFIGi_MIXER_INPUT_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER9_INPUT_CONFIGi_MIXER_INPUT_ENA_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER9_INPUT_CONFIGi_MIXER_INPUT_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER9_INPUT_CONFIGi_MIXER_INPUT_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER9_INPUT_CONFIGi :: reserved1 [11:06] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER9_INPUT_CONFIGi_reserved1_MASK  0x00000fc0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER9_INPUT_CONFIGi_reserved1_SHIFT 6

/* AUD_FMM_DP_CTRL0 :: MIXER9_INPUT_CONFIGi :: MIXER_INPUT_PB_NUMBER [05:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER9_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_MASK 0x0000003f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER9_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER9_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_DEFAULT 0x00000000


/***************************************************************************
 *MIXER10_INPUT_CONFIG%i - Mixer10 input config
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_INPUT_CONFIGi_ARRAY_BASE     0x00ca4170
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_INPUT_CONFIGi_ARRAY_START    0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_INPUT_CONFIGi_ARRAY_END      7
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_INPUT_CONFIGi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *MIXER10_INPUT_CONFIG%i - Mixer10 input config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER10_INPUT_CONFIGi :: reserved0 [31:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_INPUT_CONFIGi_reserved0_MASK 0xffffe000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_INPUT_CONFIGi_reserved0_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER10_INPUT_CONFIGi :: MIXER_INPUT_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_INPUT_CONFIGi_MIXER_INPUT_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_INPUT_CONFIGi_MIXER_INPUT_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_INPUT_CONFIGi_MIXER_INPUT_ENA_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_INPUT_CONFIGi_MIXER_INPUT_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_INPUT_CONFIGi_MIXER_INPUT_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER10_INPUT_CONFIGi :: reserved1 [11:06] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_INPUT_CONFIGi_reserved1_MASK 0x00000fc0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_INPUT_CONFIGi_reserved1_SHIFT 6

/* AUD_FMM_DP_CTRL0 :: MIXER10_INPUT_CONFIGi :: MIXER_INPUT_PB_NUMBER [05:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_MASK 0x0000003f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER10_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_DEFAULT 0x00000000


/***************************************************************************
 *MIXER11_INPUT_CONFIG%i - Mixer11 input config
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_INPUT_CONFIGi_ARRAY_BASE     0x00ca4190
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_INPUT_CONFIGi_ARRAY_START    0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_INPUT_CONFIGi_ARRAY_END      7
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_INPUT_CONFIGi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *MIXER11_INPUT_CONFIG%i - Mixer11 input config
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER11_INPUT_CONFIGi :: reserved0 [31:13] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_INPUT_CONFIGi_reserved0_MASK 0xffffe000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_INPUT_CONFIGi_reserved0_SHIFT 13

/* AUD_FMM_DP_CTRL0 :: MIXER11_INPUT_CONFIGi :: MIXER_INPUT_ENA [12:12] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_INPUT_CONFIGi_MIXER_INPUT_ENA_MASK 0x00001000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_INPUT_CONFIGi_MIXER_INPUT_ENA_SHIFT 12
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_INPUT_CONFIGi_MIXER_INPUT_ENA_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_INPUT_CONFIGi_MIXER_INPUT_ENA_Enable 1
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_INPUT_CONFIGi_MIXER_INPUT_ENA_Disable 0

/* AUD_FMM_DP_CTRL0 :: MIXER11_INPUT_CONFIGi :: reserved1 [11:06] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_INPUT_CONFIGi_reserved1_MASK 0x00000fc0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_INPUT_CONFIGi_reserved1_SHIFT 6

/* AUD_FMM_DP_CTRL0 :: MIXER11_INPUT_CONFIGi :: MIXER_INPUT_PB_NUMBER [05:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_MASK 0x0000003f
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER11_INPUT_CONFIGi_MIXER_INPUT_PB_NUMBER_DEFAULT 0x00000000


/***************************************************************************
 *PB_FCI_ID%i - PB Number FCI ID
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_ARRAY_BASE                0x00ca41b0
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_ARRAY_START               0
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_ARRAY_END                 35
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *PB_FCI_ID%i - PB Number FCI ID
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: PB_FCI_IDi :: reserved0 [31:10] */
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_reserved0_MASK            0xfffffc00
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_reserved0_SHIFT           10

/* AUD_FMM_DP_CTRL0 :: PB_FCI_IDi :: PB_NUMBER_FCI_ID [09:00] */
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_PB_NUMBER_FCI_ID_MASK     0x000003ff
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_PB_NUMBER_FCI_ID_SHIFT    0
#define BCHP_AUD_FMM_DP_CTRL0_PB_FCI_IDi_PB_NUMBER_FCI_ID_DEFAULT  0x000003ff


/***************************************************************************
 *ESR_STATUS%i - ESR status
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUSi_ARRAY_BASE               0x00ca4240
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUSi_ARRAY_START              0
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUSi_ARRAY_END                11
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUSi_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *ESR_STATUS%i - ESR status
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: ESR_STATUSi :: reserved0 [31:04] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUSi_reserved0_MASK           0xfffffff0
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUSi_reserved0_SHIFT          4

/* AUD_FMM_DP_CTRL0 :: ESR_STATUSi :: MIXER_INPUT_NOT_KEEPUP [03:01] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUSi_MIXER_INPUT_NOT_KEEPUP_MASK 0x0000000e
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUSi_MIXER_INPUT_NOT_KEEPUP_SHIFT 1
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUSi_MIXER_INPUT_NOT_KEEPUP_DEFAULT 0x00000000

/* AUD_FMM_DP_CTRL0 :: ESR_STATUSi :: MIXER_OUTPUT_UNDERFLOW [00:00] */
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUSi_MIXER_OUTPUT_UNDERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUSi_MIXER_OUTPUT_UNDERFLOW_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_ESR_STATUSi_MIXER_OUTPUT_UNDERFLOW_DEFAULT 0x00000000


/***************************************************************************
 *PING_PONG_STATUS%i - Ping pong status, as seen by mixers
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_PING_PONG_STATUSi_ARRAY_BASE         0x00ca4270
#define BCHP_AUD_FMM_DP_CTRL0_PING_PONG_STATUSi_ARRAY_START        0
#define BCHP_AUD_FMM_DP_CTRL0_PING_PONG_STATUSi_ARRAY_END          11
#define BCHP_AUD_FMM_DP_CTRL0_PING_PONG_STATUSi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *PING_PONG_STATUS%i - Ping pong status, as seen by mixers
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: PING_PONG_STATUSi :: reserved0 [31:03] */
#define BCHP_AUD_FMM_DP_CTRL0_PING_PONG_STATUSi_reserved0_MASK     0xfffffff8
#define BCHP_AUD_FMM_DP_CTRL0_PING_PONG_STATUSi_reserved0_SHIFT    3

/* AUD_FMM_DP_CTRL0 :: PING_PONG_STATUSi :: MIXER_PING_PONG_MODE_STATUS [02:01] */
#define BCHP_AUD_FMM_DP_CTRL0_PING_PONG_STATUSi_MIXER_PING_PONG_MODE_STATUS_MASK 0x00000006
#define BCHP_AUD_FMM_DP_CTRL0_PING_PONG_STATUSi_MIXER_PING_PONG_MODE_STATUS_SHIFT 1
#define BCHP_AUD_FMM_DP_CTRL0_PING_PONG_STATUSi_MIXER_PING_PONG_MODE_STATUS_DEFAULT 0x00000000

/* AUD_FMM_DP_CTRL0 :: PING_PONG_STATUSi :: MIXER_PING_PONG_VALUE_STATUS [00:00] */
#define BCHP_AUD_FMM_DP_CTRL0_PING_PONG_STATUSi_MIXER_PING_PONG_VALUE_STATUS_MASK 0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_PING_PONG_STATUSi_MIXER_PING_PONG_VALUE_STATUS_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_PING_PONG_STATUSi_MIXER_PING_PONG_VALUE_STATUS_DEFAULT 0x00000000


/***************************************************************************
 *VOLUME_RAMP_STATUS%i - Volume ramp status for mixers
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUSi_ARRAY_BASE       0x00ca42a0
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUSi_ARRAY_START      0
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUSi_ARRAY_END        11
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUSi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *VOLUME_RAMP_STATUS%i - Volume ramp status for mixers
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUSi :: reserved0 [31:04] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUSi_reserved0_MASK   0xfffffff0
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUSi_reserved0_SHIFT  4

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUSi :: MIXER_OUTPUT1_LEFT_VOLUME_RAMP [03:03] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUSi_MIXER_OUTPUT1_LEFT_VOLUME_RAMP_MASK 0x00000008
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUSi_MIXER_OUTPUT1_LEFT_VOLUME_RAMP_SHIFT 3
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUSi_MIXER_OUTPUT1_LEFT_VOLUME_RAMP_DEFAULT 0x00000000

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUSi :: MIXER_OUTPUT1_RIGHT_VOLUME_RAMP [02:02] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUSi_MIXER_OUTPUT1_RIGHT_VOLUME_RAMP_MASK 0x00000004
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUSi_MIXER_OUTPUT1_RIGHT_VOLUME_RAMP_SHIFT 2
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUSi_MIXER_OUTPUT1_RIGHT_VOLUME_RAMP_DEFAULT 0x00000000

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUSi :: MIXER_OUTPUT0_LEFT_VOLUME_RAMP [01:01] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUSi_MIXER_OUTPUT0_LEFT_VOLUME_RAMP_MASK 0x00000002
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUSi_MIXER_OUTPUT0_LEFT_VOLUME_RAMP_SHIFT 1
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUSi_MIXER_OUTPUT0_LEFT_VOLUME_RAMP_DEFAULT 0x00000000

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_STATUSi :: MIXER_OUTPUT0_RIGHT_VOLUME_RAMP [00:00] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUSi_MIXER_OUTPUT0_RIGHT_VOLUME_RAMP_MASK 0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUSi_MIXER_OUTPUT0_RIGHT_VOLUME_RAMP_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_STATUSi_MIXER_OUTPUT0_RIGHT_VOLUME_RAMP_DEFAULT 0x00000000


/***************************************************************************
 *VOLUME_RAMP_UP_STEP - Volume ramp up step
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_UP_STEP :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_UP_STEP_reserved0_MASK   0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_UP_STEP_reserved0_SHIFT  28

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_UP_STEP :: VOLUME_RAMP_UP_STEP [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_UP_STEP_VOLUME_RAMP_UP_STEP_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_UP_STEP_VOLUME_RAMP_UP_STEP_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_UP_STEP_VOLUME_RAMP_UP_STEP_DEFAULT 0x00000200

/***************************************************************************
 *VOLUME_RAMP_DOWN_STEP - Volume ramp down step
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_DOWN_STEP :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_DOWN_STEP_reserved0_MASK 0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_DOWN_STEP_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: VOLUME_RAMP_DOWN_STEP :: VOLUME_RAMP_DOWN_STEP [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_DOWN_STEP_VOLUME_RAMP_DOWN_STEP_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_DOWN_STEP_VOLUME_RAMP_DOWN_STEP_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_VOLUME_RAMP_DOWN_STEP_VOLUME_RAMP_DOWN_STEP_DEFAULT 0x00000200

/***************************************************************************
 *DP_MISC_CTRL - DP misc control
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: reserved0 [31:16] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_reserved0_MASK          0xffff0000
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_reserved0_SHIFT         16

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: reserved_for_eco1 [15:09] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_reserved_for_eco1_MASK  0x0000fe00
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_reserved_for_eco1_SHIFT 9
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_reserved_for_eco1_DEFAULT 0x00000000

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: CLR_V_I_PER_MIXER [08:08] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_CLR_V_I_PER_MIXER_MASK  0x00000100
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_CLR_V_I_PER_MIXER_SHIFT 8
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_CLR_V_I_PER_MIXER_DEFAULT 0x00000000

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: DIS_PB_REQ_CHK [07:07] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_DIS_PB_REQ_CHK_MASK     0x00000080
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_DIS_PB_REQ_CHK_SHIFT    7
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_DIS_PB_REQ_CHK_DEFAULT  0x00000000

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: DP_PACING_FIX [06:06] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_DP_PACING_FIX_MASK      0x00000040
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_DP_PACING_FIX_SHIFT     6
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_DP_PACING_FIX_DEFAULT   0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_DP_PACING_FIX_Enable    1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_DP_PACING_FIX_Disable   0

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: CLEAR_ESR_STATUS [05:05] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_CLEAR_ESR_STATUS_MASK   0x00000020
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_CLEAR_ESR_STATUS_SHIFT  5
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_CLEAR_ESR_STATUS_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_CLEAR_ESR_STATUS_Reset  1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_CLEAR_ESR_STATUS_Unreset 0

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: RESET_DP_OFIFO_SM [04:04] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_OFIFO_SM_MASK  0x00000010
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_OFIFO_SM_SHIFT 4
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_OFIFO_SM_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_OFIFO_SM_Reset 1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_OFIFO_SM_Unreset 0

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: RESET_DP_VOL_SM [03:03] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_VOL_SM_MASK    0x00000008
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_VOL_SM_SHIFT   3
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_VOL_SM_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_VOL_SM_Reset   1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_VOL_SM_Unreset 0

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: RESET_DP_SOFT_SM [02:02] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_SOFT_SM_MASK   0x00000004
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_SOFT_SM_SHIFT  2
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_SOFT_SM_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_SOFT_SM_Reset  1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_SOFT_SM_Unreset 0

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: RESET_DP_MIXER_SM [01:01] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_MIXER_SM_MASK  0x00000002
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_MIXER_SM_SHIFT 1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_MIXER_SM_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_MIXER_SM_Reset 1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_MIXER_SM_Unreset 0

/* AUD_FMM_DP_CTRL0 :: DP_MISC_CTRL :: RESET_DP_IFIFO_SM [00:00] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_IFIFO_SM_MASK  0x00000001
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_IFIFO_SM_SHIFT 0
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_IFIFO_SM_DEFAULT 0x00000000
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_IFIFO_SM_Reset 1
#define BCHP_AUD_FMM_DP_CTRL0_DP_MISC_CTRL_RESET_DP_IFIFO_SM_Unreset 0

/***************************************************************************
 *DP_SM - DP state machine values
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: DP_SM :: DP_OFIFO_SM [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_OFIFO_SM_MASK               0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_OFIFO_SM_SHIFT              28
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_OFIFO_SM_DEFAULT            0x00000000

/* AUD_FMM_DP_CTRL0 :: DP_SM :: reserved0 [27:27] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved0_MASK                 0x08000000
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved0_SHIFT                27

/* AUD_FMM_DP_CTRL0 :: DP_SM :: DP_VOL_SM [26:24] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_VOL_SM_MASK                 0x07000000
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_VOL_SM_SHIFT                24
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_VOL_SM_DEFAULT              0x00000000

/* AUD_FMM_DP_CTRL0 :: DP_SM :: reserved1 [23:21] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved1_MASK                 0x00e00000
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved1_SHIFT                21

/* AUD_FMM_DP_CTRL0 :: DP_SM :: DP_SOFT_SM [20:16] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_SOFT_SM_MASK                0x001f0000
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_SOFT_SM_SHIFT               16
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_SOFT_SM_DEFAULT             0x00000000

/* AUD_FMM_DP_CTRL0 :: DP_SM :: reserved2 [15:13] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved2_MASK                 0x0000e000
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved2_SHIFT                13

/* AUD_FMM_DP_CTRL0 :: DP_SM :: DP_MIXER_SM [12:08] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_MIXER_SM_MASK               0x00001f00
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_MIXER_SM_SHIFT              8
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_MIXER_SM_DEFAULT            0x00000000

/* AUD_FMM_DP_CTRL0 :: DP_SM :: reserved3 [07:07] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved3_MASK                 0x00000080
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved3_SHIFT                7

/* AUD_FMM_DP_CTRL0 :: DP_SM :: DP_IFIFO_RD_SM [06:04] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_IFIFO_RD_SM_MASK            0x00000070
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_IFIFO_RD_SM_SHIFT           4
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_IFIFO_RD_SM_DEFAULT         0x00000000

/* AUD_FMM_DP_CTRL0 :: DP_SM :: reserved4 [03:03] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved4_MASK                 0x00000008
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_reserved4_SHIFT                3

/* AUD_FMM_DP_CTRL0 :: DP_SM :: DP_IFIFO_WR_SM [02:00] */
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_IFIFO_WR_SM_MASK            0x00000007
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_IFIFO_WR_SM_SHIFT           0
#define BCHP_AUD_FMM_DP_CTRL0_DP_SM_DP_IFIFO_WR_SM_DEFAULT         0x00000000

/***************************************************************************
 *PING_COEFFICIENTS%i - MIXER 0-11 input scaling coefficients (Ping coefficient buffer, MI=even)
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_ARRAY_BASE        0x00ca4800
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_ARRAY_START       0
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_ARRAY_END         383
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *PING_COEFFICIENTS%i - MIXER 0-11 input scaling coefficients (Ping coefficient buffer, MI=even)
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: PING_COEFFICIENTSi :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_reserved0_MASK    0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_reserved0_SHIFT   28

/* AUD_FMM_DP_CTRL0 :: PING_COEFFICIENTSi :: COEFFICIENTS [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_COEFFICIENTS_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFFICIENTSi_COEFFICIENTS_SHIFT 0


/***************************************************************************
 *PONG_COEFFICIENTS%i - MIXER 0-11 input coefficients (Pong coefficient buffer, MI=odd)
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFFICIENTSi_ARRAY_BASE        0x00ca4e00
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFFICIENTSi_ARRAY_START       0
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFFICIENTSi_ARRAY_END         383
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFFICIENTSi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *PONG_COEFFICIENTS%i - MIXER 0-11 input coefficients (Pong coefficient buffer, MI=odd)
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: PONG_COEFFICIENTSi :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFFICIENTSi_reserved0_MASK    0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFFICIENTSi_reserved0_SHIFT   28

/* AUD_FMM_DP_CTRL0 :: PONG_COEFFICIENTSi :: COEFFICIENTS [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFFICIENTSi_COEFFICIENTS_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFFICIENTSi_COEFFICIENTS_SHIFT 0


/***************************************************************************
 *PING_COEFF_RAMP_STEP%i - MIXER 0-11 input coefficients ramp step (Ping coefficient buffer, MI=even)
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEPi_ARRAY_BASE     0x00ca5400
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEPi_ARRAY_START    0
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEPi_ARRAY_END      383
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEPi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *PING_COEFF_RAMP_STEP%i - MIXER 0-11 input coefficients ramp step (Ping coefficient buffer, MI=even)
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: PING_COEFF_RAMP_STEPi :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEPi_reserved0_MASK 0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEPi_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: PING_COEFF_RAMP_STEPi :: COEFFICIENT_RAMP [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEPi_COEFFICIENT_RAMP_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_PING_COEFF_RAMP_STEPi_COEFFICIENT_RAMP_SHIFT 0


/***************************************************************************
 *PONG_COEFF_RAMP_STEP%i - MIXER 0-11 input coefficients ramp step (Pong coefficient buffer, MI=odd)
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFF_RAMP_STEPi_ARRAY_BASE     0x00ca5a00
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFF_RAMP_STEPi_ARRAY_START    0
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFF_RAMP_STEPi_ARRAY_END      383
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFF_RAMP_STEPi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *PONG_COEFF_RAMP_STEP%i - MIXER 0-11 input coefficients ramp step (Pong coefficient buffer, MI=odd)
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: PONG_COEFF_RAMP_STEPi :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFF_RAMP_STEPi_reserved0_MASK 0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFF_RAMP_STEPi_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: PONG_COEFF_RAMP_STEPi :: COEFFICIENT_RAMP [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFF_RAMP_STEPi_COEFFICIENT_RAMP_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_PONG_COEFF_RAMP_STEPi_COEFFICIENT_RAMP_SHIFT 0


/***************************************************************************
 *MIXER_OUTPUT0_LT_VOL_LEVEL%i - Mixer output 0 left volume level
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT0_LT_VOL_LEVELi_ARRAY_BASE 0x00ca6000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT0_LT_VOL_LEVELi_ARRAY_START 0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT0_LT_VOL_LEVELi_ARRAY_END 11
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT0_LT_VOL_LEVELi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *MIXER_OUTPUT0_LT_VOL_LEVEL%i - Mixer output 0 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT0_LT_VOL_LEVELi :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT0_LT_VOL_LEVELi_reserved0_MASK 0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT0_LT_VOL_LEVELi_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT0_LT_VOL_LEVELi :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT0_LT_VOL_LEVELi_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT0_LT_VOL_LEVELi_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0


/***************************************************************************
 *MIXER_OUTPUT0_RT_VOL_LEVEL%i - Mixer output 0 right volume level
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT0_RT_VOL_LEVELi_ARRAY_BASE 0x00ca6030
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT0_RT_VOL_LEVELi_ARRAY_START 0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT0_RT_VOL_LEVELi_ARRAY_END 11
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT0_RT_VOL_LEVELi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *MIXER_OUTPUT0_RT_VOL_LEVEL%i - Mixer output 0 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT0_RT_VOL_LEVELi :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT0_RT_VOL_LEVELi_reserved0_MASK 0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT0_RT_VOL_LEVELi_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT0_RT_VOL_LEVELi :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT0_RT_VOL_LEVELi_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT0_RT_VOL_LEVELi_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0


/***************************************************************************
 *MIXER_OUTPUT1_LT_VOL_LEVEL%i - Mixer output 1 left volume level
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT1_LT_VOL_LEVELi_ARRAY_BASE 0x00ca6060
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT1_LT_VOL_LEVELi_ARRAY_START 0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT1_LT_VOL_LEVELi_ARRAY_END 11
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT1_LT_VOL_LEVELi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *MIXER_OUTPUT1_LT_VOL_LEVEL%i - Mixer output 1 left volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT1_LT_VOL_LEVELi :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT1_LT_VOL_LEVELi_reserved0_MASK 0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT1_LT_VOL_LEVELi_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT1_LT_VOL_LEVELi :: MIXER_OUTPUT_LEFT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT1_LT_VOL_LEVELi_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT1_LT_VOL_LEVELi_MIXER_OUTPUT_LEFT_VOLUME_LEVEL_SHIFT 0


/***************************************************************************
 *MIXER_OUTPUT1_RT_VOL_LEVEL%i - Mixer output 1 right volume level
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT1_RT_VOL_LEVELi_ARRAY_BASE 0x00ca6090
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT1_RT_VOL_LEVELi_ARRAY_START 0
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT1_RT_VOL_LEVELi_ARRAY_END 11
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT1_RT_VOL_LEVELi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *MIXER_OUTPUT1_RT_VOL_LEVEL%i - Mixer output 1 right volume level
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT1_RT_VOL_LEVELi :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT1_RT_VOL_LEVELi_reserved0_MASK 0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT1_RT_VOL_LEVELi_reserved0_SHIFT 28

/* AUD_FMM_DP_CTRL0 :: MIXER_OUTPUT1_RT_VOL_LEVELi :: MIXER_OUTPUT_RIGHT_VOLUME_LEVEL [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT1_RT_VOL_LEVELi_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_MIXER_OUTPUT1_RT_VOL_LEVELi_MIXER_OUTPUT_RIGHT_VOLUME_LEVEL_SHIFT 0


/***************************************************************************
 *SOFT_COEFC%i - Soft limiting coefc, array of 16 number
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFCi_ARRAY_BASE               0x00ca60c0
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFCi_ARRAY_START              0
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFCi_ARRAY_END                15
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFCi_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *SOFT_COEFC%i - Soft limiting coefc, array of 16 number
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_COEFCi :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFCi_reserved0_MASK           0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFCi_reserved0_SHIFT          28

/* AUD_FMM_DP_CTRL0 :: SOFT_COEFCi :: SOFT_COEF_C [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFCi_SOFT_COEF_C_MASK         0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFCi_SOFT_COEF_C_SHIFT        0


/***************************************************************************
 *SOFT_COEFA - Soft limiting coefa
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_COEFA :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFA_reserved0_MASK            0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFA_reserved0_SHIFT           28

/* AUD_FMM_DP_CTRL0 :: SOFT_COEFA :: SOFT_COEF_A [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFA_SOFT_COEF_A_MASK          0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFA_SOFT_COEF_A_SHIFT         0

/***************************************************************************
 *SOFT_COEFB - Soft limiting coefb
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_COEFB :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFB_reserved0_MASK            0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFB_reserved0_SHIFT           28

/* AUD_FMM_DP_CTRL0 :: SOFT_COEFB :: SOFT_COEF_B [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFB_SOFT_COEF_B_MASK          0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFB_SOFT_COEF_B_SHIFT         0

/***************************************************************************
 *SOFT_COEFD - Soft limiting coefd
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_COEFD :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFD_reserved0_MASK            0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFD_reserved0_SHIFT           28

/* AUD_FMM_DP_CTRL0 :: SOFT_COEFD :: SOFT_COEF_D [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFD_SOFT_COEF_D_MASK          0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFD_SOFT_COEF_D_SHIFT         0

/***************************************************************************
 *SOFT_COEFE - Soft limiting coefe
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_COEFE :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFE_reserved0_MASK            0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFE_reserved0_SHIFT           28

/* AUD_FMM_DP_CTRL0 :: SOFT_COEFE :: SOFT_COEF_E [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFE_SOFT_COEF_E_MASK          0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFE_SOFT_COEF_E_SHIFT         0

/***************************************************************************
 *SOFT_COEFF - Soft limiting coeff
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_COEFF :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFF_reserved0_MASK            0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFF_reserved0_SHIFT           28

/* AUD_FMM_DP_CTRL0 :: SOFT_COEFF :: SOFT_COEF_F [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFF_SOFT_COEF_F_MASK          0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEFF_SOFT_COEF_F_SHIFT         0

/***************************************************************************
 *SOFT_COEF_0_5 - Soft limiting 0.5
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_COEF_0_5 :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_5_reserved0_MASK         0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_5_reserved0_SHIFT        28

/* AUD_FMM_DP_CTRL0 :: SOFT_COEF_0_5 :: SOFT_COEF_0_5 [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_5_SOFT_COEF_0_5_MASK     0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_5_SOFT_COEF_0_5_SHIFT    0

/***************************************************************************
 *SOFT_COEF_0_8 - Soft limiting 0.8
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_COEF_0_8 :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_8_reserved0_MASK         0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_8_reserved0_SHIFT        28

/* AUD_FMM_DP_CTRL0 :: SOFT_COEF_0_8 :: SOFT_COEF_0_8 [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_8_SOFT_COEF_0_8_MASK     0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_0_8_SOFT_COEF_0_8_SHIFT    0

/***************************************************************************
 *SOFT_COEF_1_25 - Soft limiting 1.25
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_COEF_1_25 :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_1_25_reserved0_MASK        0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_1_25_reserved0_SHIFT       28

/* AUD_FMM_DP_CTRL0 :: SOFT_COEF_1_25 :: SOFT_COEF_1_25 [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_1_25_SOFT_COEF_1_25_MASK   0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_COEF_1_25_SOFT_COEF_1_25_SHIFT  0

/***************************************************************************
 *SOFT_RESERVED_%i - Reserved
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_RESERVED_i_ARRAY_BASE           0x00ca6120
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_RESERVED_i_ARRAY_START          0
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_RESERVED_i_ARRAY_END            3
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_RESERVED_i_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *SOFT_RESERVED_%i - Reserved
 ***************************************************************************/
/* AUD_FMM_DP_CTRL0 :: SOFT_RESERVED_i :: reserved0 [31:28] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_RESERVED_i_reserved0_MASK       0xf0000000
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_RESERVED_i_reserved0_SHIFT      28

/* AUD_FMM_DP_CTRL0 :: SOFT_RESERVED_i :: reserved_for_eco1 [27:00] */
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_RESERVED_i_reserved_for_eco1_MASK 0x0fffffff
#define BCHP_AUD_FMM_DP_CTRL0_SOFT_RESERVED_i_reserved_for_eco1_SHIFT 0


#endif /* #ifndef BCHP_AUD_FMM_DP_CTRL0_H__ */

/* End of File */
