Classic Timing Analyzer report for stabilizer
Fri Dec 25 21:53:19 2020
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                       ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.381 ns    ; X[4]    ; temp[4] ; --         ; EN       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.196 ns    ; temp[6] ; BU[6]   ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 7.800 ns    ; EN      ; BU[2]   ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.243 ns   ; X[2]    ; temp[2] ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; EN              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To      ; To Clock ;
+-------+--------------+------------+------+---------+----------+
; N/A   ; None         ; 2.381 ns   ; X[4] ; temp[4] ; EN       ;
; N/A   ; None         ; 2.309 ns   ; X[6] ; temp[6] ; EN       ;
; N/A   ; None         ; 2.282 ns   ; X[4] ; temp[4] ; clk      ;
; N/A   ; None         ; 2.216 ns   ; X[7] ; temp[7] ; EN       ;
; N/A   ; None         ; 2.210 ns   ; X[6] ; temp[6] ; clk      ;
; N/A   ; None         ; 2.173 ns   ; X[3] ; temp[3] ; EN       ;
; N/A   ; None         ; 2.117 ns   ; X[7] ; temp[7] ; clk      ;
; N/A   ; None         ; 2.074 ns   ; X[3] ; temp[3] ; clk      ;
; N/A   ; None         ; 2.013 ns   ; X[1] ; temp[1] ; EN       ;
; N/A   ; None         ; 1.932 ns   ; X[5] ; temp[5] ; EN       ;
; N/A   ; None         ; 1.930 ns   ; X[0] ; temp[0] ; EN       ;
; N/A   ; None         ; 1.914 ns   ; X[1] ; temp[1] ; clk      ;
; N/A   ; None         ; 1.912 ns   ; X[2] ; temp[2] ; EN       ;
; N/A   ; None         ; 1.833 ns   ; X[5] ; temp[5] ; clk      ;
; N/A   ; None         ; 1.831 ns   ; X[0] ; temp[0] ; clk      ;
; N/A   ; None         ; 1.813 ns   ; X[2] ; temp[2] ; clk      ;
+-------+--------------+------------+------+---------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+---------+-------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To    ; From Clock ;
+-------+--------------+------------+---------+-------+------------+
; N/A   ; None         ; 8.196 ns   ; temp[6] ; BU[6] ; clk        ;
; N/A   ; None         ; 8.097 ns   ; temp[6] ; BU[6] ; EN         ;
; N/A   ; None         ; 7.417 ns   ; temp[7] ; BU[7] ; clk        ;
; N/A   ; None         ; 7.342 ns   ; temp[1] ; BU[1] ; clk        ;
; N/A   ; None         ; 7.320 ns   ; temp[0] ; BU[0] ; clk        ;
; N/A   ; None         ; 7.318 ns   ; temp[7] ; BU[7] ; EN         ;
; N/A   ; None         ; 7.243 ns   ; temp[1] ; BU[1] ; EN         ;
; N/A   ; None         ; 7.221 ns   ; temp[0] ; BU[0] ; EN         ;
; N/A   ; None         ; 6.800 ns   ; temp[5] ; BU[5] ; clk        ;
; N/A   ; None         ; 6.701 ns   ; temp[5] ; BU[5] ; EN         ;
; N/A   ; None         ; 6.398 ns   ; temp[2] ; BU[2] ; clk        ;
; N/A   ; None         ; 6.299 ns   ; temp[2] ; BU[2] ; EN         ;
; N/A   ; None         ; 6.151 ns   ; temp[3] ; BU[3] ; clk        ;
; N/A   ; None         ; 6.052 ns   ; temp[3] ; BU[3] ; EN         ;
; N/A   ; None         ; 5.901 ns   ; temp[4] ; BU[4] ; clk        ;
; N/A   ; None         ; 5.802 ns   ; temp[4] ; BU[4] ; EN         ;
+-------+--------------+------------+---------+-------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 7.800 ns        ; EN   ; BU[2] ;
; N/A   ; None              ; 7.645 ns        ; EN   ; BU[1] ;
; N/A   ; None              ; 7.051 ns        ; EN   ; BU[5] ;
; N/A   ; None              ; 7.051 ns        ; EN   ; BU[0] ;
; N/A   ; None              ; 6.989 ns        ; EN   ; BU[7] ;
; N/A   ; None              ; 6.967 ns        ; EN   ; BU[3] ;
; N/A   ; None              ; 6.949 ns        ; EN   ; BU[6] ;
; N/A   ; None              ; 6.949 ns        ; EN   ; BU[4] ;
+-------+-------------------+-----------------+------+-------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To      ; To Clock ;
+---------------+-------------+-----------+------+---------+----------+
; N/A           ; None        ; -1.243 ns ; X[2] ; temp[2] ; clk      ;
; N/A           ; None        ; -1.261 ns ; X[0] ; temp[0] ; clk      ;
; N/A           ; None        ; -1.263 ns ; X[5] ; temp[5] ; clk      ;
; N/A           ; None        ; -1.342 ns ; X[2] ; temp[2] ; EN       ;
; N/A           ; None        ; -1.344 ns ; X[1] ; temp[1] ; clk      ;
; N/A           ; None        ; -1.360 ns ; X[0] ; temp[0] ; EN       ;
; N/A           ; None        ; -1.362 ns ; X[5] ; temp[5] ; EN       ;
; N/A           ; None        ; -1.443 ns ; X[1] ; temp[1] ; EN       ;
; N/A           ; None        ; -1.504 ns ; X[3] ; temp[3] ; clk      ;
; N/A           ; None        ; -1.603 ns ; X[3] ; temp[3] ; EN       ;
; N/A           ; None        ; -1.705 ns ; X[7] ; temp[7] ; clk      ;
; N/A           ; None        ; -1.712 ns ; X[4] ; temp[4] ; clk      ;
; N/A           ; None        ; -1.794 ns ; X[6] ; temp[6] ; clk      ;
; N/A           ; None        ; -1.804 ns ; X[7] ; temp[7] ; EN       ;
; N/A           ; None        ; -1.811 ns ; X[4] ; temp[4] ; EN       ;
; N/A           ; None        ; -1.893 ns ; X[6] ; temp[6] ; EN       ;
+---------------+-------------+-----------+------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Dec 25 21:53:19 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off stabilizer -c stabilizer --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "temp[0]" is a latch
    Warning: Node "temp[1]" is a latch
    Warning: Node "temp[2]" is a latch
    Warning: Node "temp[3]" is a latch
    Warning: Node "temp[4]" is a latch
    Warning: Node "temp[5]" is a latch
    Warning: Node "temp[6]" is a latch
    Warning: Node "temp[7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "EN" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "clk" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "temp[1]~0" as buffer
Info: tsu for register "temp[4]" (data pin = "X[4]", clock pin = "EN") is 2.381 ns
    Info: + Longest pin to register delay is 5.172 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 1; PIN Node = 'X[4]'
        Info: 2: + IC(4.201 ns) + CELL(0.154 ns) = 5.172 ns; Loc. = LCCOMB_X1_Y17_N16; Fanout = 1; REG Node = 'temp[4]'
        Info: Total cell delay = 0.971 ns ( 18.77 % )
        Info: Total interconnect delay = 4.201 ns ( 81.23 % )
    Info: + Micro setup delay of destination is 0.570 ns
    Info: - Shortest clock path from clock "EN" to destination register is 3.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'EN'
        Info: 2: + IC(0.813 ns) + CELL(0.053 ns) = 1.720 ns; Loc. = LCCOMB_X1_Y11_N24; Fanout = 1; COMB Node = 'temp[1]~0'
        Info: 3: + IC(0.711 ns) + CELL(0.000 ns) = 2.431 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'temp[1]~0clkctrl'
        Info: 4: + IC(0.877 ns) + CELL(0.053 ns) = 3.361 ns; Loc. = LCCOMB_X1_Y17_N16; Fanout = 1; REG Node = 'temp[4]'
        Info: Total cell delay = 0.960 ns ( 28.56 % )
        Info: Total interconnect delay = 2.401 ns ( 71.44 % )
Info: tco from clock "clk" to destination pin "BU[6]" through register "temp[6]" is 8.196 ns
    Info: + Longest clock path from clock "clk" to source register is 3.591 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.811 ns) + CELL(0.154 ns) = 1.819 ns; Loc. = LCCOMB_X1_Y11_N24; Fanout = 1; COMB Node = 'temp[1]~0'
        Info: 3: + IC(0.711 ns) + CELL(0.000 ns) = 2.530 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'temp[1]~0clkctrl'
        Info: 4: + IC(0.907 ns) + CELL(0.154 ns) = 3.591 ns; Loc. = LCCOMB_X31_Y23_N16; Fanout = 1; REG Node = 'temp[6]'
        Info: Total cell delay = 1.162 ns ( 32.36 % )
        Info: Total interconnect delay = 2.429 ns ( 67.64 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.605 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y23_N16; Fanout = 1; REG Node = 'temp[6]'
        Info: 2: + IC(2.501 ns) + CELL(2.104 ns) = 4.605 ns; Loc. = PIN_L16; Fanout = 0; PIN Node = 'BU[6]'
        Info: Total cell delay = 2.104 ns ( 45.69 % )
        Info: Total interconnect delay = 2.501 ns ( 54.31 % )
Info: Longest tpd from source pin "EN" to destination pin "BU[2]" is 7.800 ns
    Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'EN'
    Info: 2: + IC(4.816 ns) + CELL(2.130 ns) = 7.800 ns; Loc. = PIN_T4; Fanout = 0; PIN Node = 'BU[2]'
    Info: Total cell delay = 2.984 ns ( 38.26 % )
    Info: Total interconnect delay = 4.816 ns ( 61.74 % )
Info: th for register "temp[2]" (data pin = "X[2]", clock pin = "clk") is -1.243 ns
    Info: + Longest clock path from clock "clk" to destination register is 3.497 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.811 ns) + CELL(0.154 ns) = 1.819 ns; Loc. = LCCOMB_X1_Y11_N24; Fanout = 1; COMB Node = 'temp[1]~0'
        Info: 3: + IC(0.711 ns) + CELL(0.000 ns) = 2.530 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'temp[1]~0clkctrl'
        Info: 4: + IC(0.914 ns) + CELL(0.053 ns) = 3.497 ns; Loc. = LCCOMB_X37_Y3_N16; Fanout = 1; REG Node = 'temp[2]'
        Info: Total cell delay = 1.061 ns ( 30.34 % )
        Info: Total interconnect delay = 2.436 ns ( 69.66 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 4.740 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U6; Fanout = 1; PIN Node = 'X[2]'
        Info: 2: + IC(3.759 ns) + CELL(0.154 ns) = 4.740 ns; Loc. = LCCOMB_X37_Y3_N16; Fanout = 1; REG Node = 'temp[2]'
        Info: Total cell delay = 0.981 ns ( 20.70 % )
        Info: Total interconnect delay = 3.759 ns ( 79.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Fri Dec 25 21:53:19 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


