<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: FTM Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group___f_t_m___peripheral___access___layer.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">FTM Peripheral Access Layer<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for FTM Peripheral Access Layer:</div>
<div class="dyncontent">
<div class="center"><img src="group___f_t_m___peripheral___access___layer.png" border="0" usemap="#agroup______f__t__m______peripheral______access______layer" alt=""/></div>
<map name="agroup______f__t__m______peripheral______access______layer" id="agroup______f__t__m______peripheral______access______layer">
<area shape="rect" title=" " alt="" coords="225,5,384,45"/>
<area shape="rect" href="group___f_t_m___register___masks.html" title=" " alt="" coords="432,13,577,38"/>
<area shape="rect" href="group___peripheral__access__layer___s32_k148.html" title=" " alt="" coords="5,5,177,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___f_t_m___register___masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___register___masks.html">FTM Register Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_t_m___type.html">FTM_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FTM - Register Layout Typedef.  <a href="struct_f_t_m___type.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab050b2cb66ee1d6cf811af5983b2319c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#gab050b2cb66ee1d6cf811af5983b2319c">FTM_CONTROLS_COUNT</a>&#160;&#160;&#160;8u</td></tr>
<tr class="memdesc:gab050b2cb66ee1d6cf811af5983b2319c"><td class="mdescLeft">&#160;</td><td class="mdescRight">FTM - Size of Registers Arrays.  <a href="group___f_t_m___peripheral___access___layer.html#gab050b2cb66ee1d6cf811af5983b2319c">More...</a><br /></td></tr>
<tr class="separator:gab050b2cb66ee1d6cf811af5983b2319c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3d306bd2caeaeb4b5b3ab2b02686f4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#gab3d306bd2caeaeb4b5b3ab2b02686f4a">FTM_CV_MIRROR_COUNT</a>&#160;&#160;&#160;8u</td></tr>
<tr class="separator:gab3d306bd2caeaeb4b5b3ab2b02686f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce83087268ac3c0c51c88377eaa34e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#ga1ce83087268ac3c0c51c88377eaa34e3">FTM_INSTANCE_COUNT</a>&#160;&#160;&#160;(8u)</td></tr>
<tr class="memdesc:ga1ce83087268ac3c0c51c88377eaa34e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of instances of the FTM module.  <a href="group___f_t_m___peripheral___access___layer.html#ga1ce83087268ac3c0c51c88377eaa34e3">More...</a><br /></td></tr>
<tr class="separator:ga1ce83087268ac3c0c51c88377eaa34e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ababc70fbf6b51c721d870fa1c66e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#ga2ababc70fbf6b51c721d870fa1c66e45">FTM0_BASE</a>&#160;&#160;&#160;(0x40038000u)</td></tr>
<tr class="memdesc:ga2ababc70fbf6b51c721d870fa1c66e45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral FTM0 base address.  <a href="group___f_t_m___peripheral___access___layer.html#ga2ababc70fbf6b51c721d870fa1c66e45">More...</a><br /></td></tr>
<tr class="separator:ga2ababc70fbf6b51c721d870fa1c66e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20d96b96f80ded87aa187f7519699ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#gac20d96b96f80ded87aa187f7519699ee">FTM0</a>&#160;&#160;&#160;((<a class="el" href="struct_f_t_m___type.html">FTM_Type</a> *)<a class="el" href="group___f_t_m___peripheral___access___layer.html#ga2ababc70fbf6b51c721d870fa1c66e45">FTM0_BASE</a>)</td></tr>
<tr class="memdesc:gac20d96b96f80ded87aa187f7519699ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral FTM0 base pointer.  <a href="group___f_t_m___peripheral___access___layer.html#gac20d96b96f80ded87aa187f7519699ee">More...</a><br /></td></tr>
<tr class="separator:gac20d96b96f80ded87aa187f7519699ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15ff8bad7e6945154dcffe5dc7404fd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#ga15ff8bad7e6945154dcffe5dc7404fd1">FTM1_BASE</a>&#160;&#160;&#160;(0x40039000u)</td></tr>
<tr class="memdesc:ga15ff8bad7e6945154dcffe5dc7404fd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral FTM1 base address.  <a href="group___f_t_m___peripheral___access___layer.html#ga15ff8bad7e6945154dcffe5dc7404fd1">More...</a><br /></td></tr>
<tr class="separator:ga15ff8bad7e6945154dcffe5dc7404fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48157ff57e27603582bc154901d44301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#ga48157ff57e27603582bc154901d44301">FTM1</a>&#160;&#160;&#160;((<a class="el" href="struct_f_t_m___type.html">FTM_Type</a> *)<a class="el" href="group___f_t_m___peripheral___access___layer.html#ga15ff8bad7e6945154dcffe5dc7404fd1">FTM1_BASE</a>)</td></tr>
<tr class="memdesc:ga48157ff57e27603582bc154901d44301"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral FTM1 base pointer.  <a href="group___f_t_m___peripheral___access___layer.html#ga48157ff57e27603582bc154901d44301">More...</a><br /></td></tr>
<tr class="separator:ga48157ff57e27603582bc154901d44301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f4976435e0a348f88929eaf23157bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#ga5f4976435e0a348f88929eaf23157bad">FTM2_BASE</a>&#160;&#160;&#160;(0x4003A000u)</td></tr>
<tr class="memdesc:ga5f4976435e0a348f88929eaf23157bad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral FTM2 base address.  <a href="group___f_t_m___peripheral___access___layer.html#ga5f4976435e0a348f88929eaf23157bad">More...</a><br /></td></tr>
<tr class="separator:ga5f4976435e0a348f88929eaf23157bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b8561c440952d2f7b095e4a7399a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#gad4b8561c440952d2f7b095e4a7399a18">FTM2</a>&#160;&#160;&#160;((<a class="el" href="struct_f_t_m___type.html">FTM_Type</a> *)<a class="el" href="group___f_t_m___peripheral___access___layer.html#ga5f4976435e0a348f88929eaf23157bad">FTM2_BASE</a>)</td></tr>
<tr class="memdesc:gad4b8561c440952d2f7b095e4a7399a18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral FTM2 base pointer.  <a href="group___f_t_m___peripheral___access___layer.html#gad4b8561c440952d2f7b095e4a7399a18">More...</a><br /></td></tr>
<tr class="separator:gad4b8561c440952d2f7b095e4a7399a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c56aa0db6bb5d095ce67d04031c615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#gad7c56aa0db6bb5d095ce67d04031c615">FTM3_BASE</a>&#160;&#160;&#160;(0x40026000u)</td></tr>
<tr class="memdesc:gad7c56aa0db6bb5d095ce67d04031c615"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral FTM3 base address.  <a href="group___f_t_m___peripheral___access___layer.html#gad7c56aa0db6bb5d095ce67d04031c615">More...</a><br /></td></tr>
<tr class="separator:gad7c56aa0db6bb5d095ce67d04031c615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60c8197c39b5da920e82cf4a4c8b2f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#ga60c8197c39b5da920e82cf4a4c8b2f49">FTM3</a>&#160;&#160;&#160;((<a class="el" href="struct_f_t_m___type.html">FTM_Type</a> *)<a class="el" href="group___f_t_m___peripheral___access___layer.html#gad7c56aa0db6bb5d095ce67d04031c615">FTM3_BASE</a>)</td></tr>
<tr class="memdesc:ga60c8197c39b5da920e82cf4a4c8b2f49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral FTM3 base pointer.  <a href="group___f_t_m___peripheral___access___layer.html#ga60c8197c39b5da920e82cf4a4c8b2f49">More...</a><br /></td></tr>
<tr class="separator:ga60c8197c39b5da920e82cf4a4c8b2f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98c91b0e542fcf3532b22d5c300dbe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#gaf98c91b0e542fcf3532b22d5c300dbe9">FTM4_BASE</a>&#160;&#160;&#160;(0x4006E000u)</td></tr>
<tr class="memdesc:gaf98c91b0e542fcf3532b22d5c300dbe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral FTM4 base address.  <a href="group___f_t_m___peripheral___access___layer.html#gaf98c91b0e542fcf3532b22d5c300dbe9">More...</a><br /></td></tr>
<tr class="separator:gaf98c91b0e542fcf3532b22d5c300dbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99e891c3841827fce2cf2d44885bb2a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#ga99e891c3841827fce2cf2d44885bb2a5">FTM4</a>&#160;&#160;&#160;((<a class="el" href="struct_f_t_m___type.html">FTM_Type</a> *)<a class="el" href="group___f_t_m___peripheral___access___layer.html#gaf98c91b0e542fcf3532b22d5c300dbe9">FTM4_BASE</a>)</td></tr>
<tr class="memdesc:ga99e891c3841827fce2cf2d44885bb2a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral FTM4 base pointer.  <a href="group___f_t_m___peripheral___access___layer.html#ga99e891c3841827fce2cf2d44885bb2a5">More...</a><br /></td></tr>
<tr class="separator:ga99e891c3841827fce2cf2d44885bb2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13873c63cfa3dd412500b96346840bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#ga13873c63cfa3dd412500b96346840bbd">FTM5_BASE</a>&#160;&#160;&#160;(0x4006F000u)</td></tr>
<tr class="memdesc:ga13873c63cfa3dd412500b96346840bbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral FTM5 base address.  <a href="group___f_t_m___peripheral___access___layer.html#ga13873c63cfa3dd412500b96346840bbd">More...</a><br /></td></tr>
<tr class="separator:ga13873c63cfa3dd412500b96346840bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79febc1351c8d4f1f877dd6705e0e225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#ga79febc1351c8d4f1f877dd6705e0e225">FTM5</a>&#160;&#160;&#160;((<a class="el" href="struct_f_t_m___type.html">FTM_Type</a> *)<a class="el" href="group___f_t_m___peripheral___access___layer.html#ga13873c63cfa3dd412500b96346840bbd">FTM5_BASE</a>)</td></tr>
<tr class="memdesc:ga79febc1351c8d4f1f877dd6705e0e225"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral FTM5 base pointer.  <a href="group___f_t_m___peripheral___access___layer.html#ga79febc1351c8d4f1f877dd6705e0e225">More...</a><br /></td></tr>
<tr class="separator:ga79febc1351c8d4f1f877dd6705e0e225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab78bd618c50e035bbd7588fd88741ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#gaab78bd618c50e035bbd7588fd88741ee">FTM6_BASE</a>&#160;&#160;&#160;(0x40070000u)</td></tr>
<tr class="memdesc:gaab78bd618c50e035bbd7588fd88741ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral FTM6 base address.  <a href="group___f_t_m___peripheral___access___layer.html#gaab78bd618c50e035bbd7588fd88741ee">More...</a><br /></td></tr>
<tr class="separator:gaab78bd618c50e035bbd7588fd88741ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c3c09a8281b5a5d469b348ea54b5bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#gaa0c3c09a8281b5a5d469b348ea54b5bb">FTM6</a>&#160;&#160;&#160;((<a class="el" href="struct_f_t_m___type.html">FTM_Type</a> *)<a class="el" href="group___f_t_m___peripheral___access___layer.html#gaab78bd618c50e035bbd7588fd88741ee">FTM6_BASE</a>)</td></tr>
<tr class="memdesc:gaa0c3c09a8281b5a5d469b348ea54b5bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral FTM6 base pointer.  <a href="group___f_t_m___peripheral___access___layer.html#gaa0c3c09a8281b5a5d469b348ea54b5bb">More...</a><br /></td></tr>
<tr class="separator:gaa0c3c09a8281b5a5d469b348ea54b5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d7bc6da988926fd4261e316de92711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#gae5d7bc6da988926fd4261e316de92711">FTM7_BASE</a>&#160;&#160;&#160;(0x40071000u)</td></tr>
<tr class="memdesc:gae5d7bc6da988926fd4261e316de92711"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral FTM7 base address.  <a href="group___f_t_m___peripheral___access___layer.html#gae5d7bc6da988926fd4261e316de92711">More...</a><br /></td></tr>
<tr class="separator:gae5d7bc6da988926fd4261e316de92711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5994011578ead933bea539607d11204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#gad5994011578ead933bea539607d11204">FTM7</a>&#160;&#160;&#160;((<a class="el" href="struct_f_t_m___type.html">FTM_Type</a> *)<a class="el" href="group___f_t_m___peripheral___access___layer.html#gae5d7bc6da988926fd4261e316de92711">FTM7_BASE</a>)</td></tr>
<tr class="memdesc:gad5994011578ead933bea539607d11204"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral FTM7 base pointer.  <a href="group___f_t_m___peripheral___access___layer.html#gad5994011578ead933bea539607d11204">More...</a><br /></td></tr>
<tr class="separator:gad5994011578ead933bea539607d11204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1477faad9a1808496012f4671f34f21d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#ga1477faad9a1808496012f4671f34f21d">FTM_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="group___f_t_m___peripheral___access___layer.html#ga2ababc70fbf6b51c721d870fa1c66e45">FTM0_BASE</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#ga15ff8bad7e6945154dcffe5dc7404fd1">FTM1_BASE</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#ga5f4976435e0a348f88929eaf23157bad">FTM2_BASE</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#gad7c56aa0db6bb5d095ce67d04031c615">FTM3_BASE</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#gaf98c91b0e542fcf3532b22d5c300dbe9">FTM4_BASE</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#ga13873c63cfa3dd412500b96346840bbd">FTM5_BASE</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#gaab78bd618c50e035bbd7588fd88741ee">FTM6_BASE</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#gae5d7bc6da988926fd4261e316de92711">FTM7_BASE</a> }</td></tr>
<tr class="memdesc:ga1477faad9a1808496012f4671f34f21d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array initializer of FTM peripheral base addresses.  <a href="group___f_t_m___peripheral___access___layer.html#ga1477faad9a1808496012f4671f34f21d">More...</a><br /></td></tr>
<tr class="separator:ga1477faad9a1808496012f4671f34f21d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5a7cb39d1713239478a1ebce2f05cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#ga1a5a7cb39d1713239478a1ebce2f05cc">FTM_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group___f_t_m___peripheral___access___layer.html#gac20d96b96f80ded87aa187f7519699ee">FTM0</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#ga48157ff57e27603582bc154901d44301">FTM1</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#gad4b8561c440952d2f7b095e4a7399a18">FTM2</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#ga60c8197c39b5da920e82cf4a4c8b2f49">FTM3</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#ga99e891c3841827fce2cf2d44885bb2a5">FTM4</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#ga79febc1351c8d4f1f877dd6705e0e225">FTM5</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#gaa0c3c09a8281b5a5d469b348ea54b5bb">FTM6</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#gad5994011578ead933bea539607d11204">FTM7</a> }</td></tr>
<tr class="memdesc:ga1a5a7cb39d1713239478a1ebce2f05cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array initializer of FTM peripheral base pointers.  <a href="group___f_t_m___peripheral___access___layer.html#ga1a5a7cb39d1713239478a1ebce2f05cc">More...</a><br /></td></tr>
<tr class="separator:ga1a5a7cb39d1713239478a1ebce2f05cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ff34dcf6b3c8568e5e8a651e2c0d082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#ga8ff34dcf6b3c8568e5e8a651e2c0d082">FTM_IRQS_ARR_COUNT</a>&#160;&#160;&#160;(4u)</td></tr>
<tr class="memdesc:ga8ff34dcf6b3c8568e5e8a651e2c0d082"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt vector arrays for the FTM module.  <a href="group___f_t_m___peripheral___access___layer.html#ga8ff34dcf6b3c8568e5e8a651e2c0d082">More...</a><br /></td></tr>
<tr class="separator:ga8ff34dcf6b3c8568e5e8a651e2c0d082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ca8254718d00762e236469b068a9f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#ga16ca8254718d00762e236469b068a9f2">FTM_IRQS_CH_COUNT</a>&#160;&#160;&#160;(8u)</td></tr>
<tr class="memdesc:ga16ca8254718d00762e236469b068a9f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt channels for the FTM module.  <a href="group___f_t_m___peripheral___access___layer.html#ga16ca8254718d00762e236469b068a9f2">More...</a><br /></td></tr>
<tr class="separator:ga16ca8254718d00762e236469b068a9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1f55e146802974da7ba9b43aec0807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#ga2b1f55e146802974da7ba9b43aec0807">FTM_Fault_IRQS_CH_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:ga2b1f55e146802974da7ba9b43aec0807"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt channels for the Fault type of FTM module.  <a href="group___f_t_m___peripheral___access___layer.html#ga2b1f55e146802974da7ba9b43aec0807">More...</a><br /></td></tr>
<tr class="separator:ga2b1f55e146802974da7ba9b43aec0807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f2be4211c929a2422432dc606414ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#ga8f2be4211c929a2422432dc606414ff5">FTM_Overflow_IRQS_CH_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:ga8f2be4211c929a2422432dc606414ff5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt channels for the Overflow type of FTM module.  <a href="group___f_t_m___peripheral___access___layer.html#ga8f2be4211c929a2422432dc606414ff5">More...</a><br /></td></tr>
<tr class="separator:ga8f2be4211c929a2422432dc606414ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0976e77c7c71c640a80dbdf894087514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#ga0976e77c7c71c640a80dbdf894087514">FTM_Reload_IRQS_CH_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:ga0976e77c7c71c640a80dbdf894087514"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt channels for the Reload type of FTM module.  <a href="group___f_t_m___peripheral___access___layer.html#ga0976e77c7c71c640a80dbdf894087514">More...</a><br /></td></tr>
<tr class="separator:ga0976e77c7c71c640a80dbdf894087514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6f3040cb83685eaa149fb202e070b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#ga2d6f3040cb83685eaa149fb202e070b5">FTM_IRQS</a></td></tr>
<tr class="memdesc:ga2d6f3040cb83685eaa149fb202e070b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt vectors for the FTM peripheral type.  <a href="group___f_t_m___peripheral___access___layer.html#ga2d6f3040cb83685eaa149fb202e070b5">More...</a><br /></td></tr>
<tr class="separator:ga2d6f3040cb83685eaa149fb202e070b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c85f682396ce0abb4b651f8c64451f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#ga6c85f682396ce0abb4b651f8c64451f3">FTM_Fault_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5d69d59e65ad7037b80737782cee0512">FTM0_Fault_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aac4afb9d322cd29ea92247ef3f949b84">FTM1_Fault_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a690d7361604c4e0f3d5edc95a23cd4f9">FTM2_Fault_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbac8b2b178c472c3cad1959fd590e57">FTM3_Fault_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abc1aa2d97b16984ba47f6edf182bd973">FTM4_Fault_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8fa98b273159e216924c52af97e3953f">FTM5_Fault_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7cd442303fcca70c508b53180ec556cf">FTM6_Fault_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8603ae733777c7f040c11d35d7d403f3">FTM7_Fault_IRQn</a> }</td></tr>
<tr class="separator:ga6c85f682396ce0abb4b651f8c64451f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf278dc8641cb27e2505965095b03a81c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#gaf278dc8641cb27e2505965095b03a81c">FTM_Overflow_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50">FTM0_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f">FTM1_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a45da55a8a771d44169434a246bd2563b">FTM2_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af9674a7ee348cca78e6f9ccc75cf1488">FTM3_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa68b78811bf8e624df87b6bde41a1de">FTM4_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9bb9f2e58aeb9f3c8efba8ef6b9cf1c">FTM5_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a51d274310ef78b0258a83eddbef28bdb">FTM6_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b6c4ed9b77583c2843e38092928fa41">FTM7_Ovf_Reload_IRQn</a> }</td></tr>
<tr class="separator:gaf278dc8641cb27e2505965095b03a81c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3189b3a2faae784657b816043487da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#gae3189b3a2faae784657b816043487da3">FTM_Reload_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50">FTM0_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f">FTM1_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a45da55a8a771d44169434a246bd2563b">FTM2_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af9674a7ee348cca78e6f9ccc75cf1488">FTM3_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa68b78811bf8e624df87b6bde41a1de">FTM4_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9bb9f2e58aeb9f3c8efba8ef6b9cf1c">FTM5_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a51d274310ef78b0258a83eddbef28bdb">FTM6_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b6c4ed9b77583c2843e38092928fa41">FTM7_Ovf_Reload_IRQn</a> }</td></tr>
<tr class="separator:gae3189b3a2faae784657b816043487da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga16aff9c08c6a317497cacd203b654db5"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_f_t_m___type.html">FTM_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral___access___layer.html#ga16aff9c08c6a317497cacd203b654db5">FTM_MemMapPtr</a></td></tr>
<tr class="separator:ga16aff9c08c6a317497cacd203b654db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gac20d96b96f80ded87aa187f7519699ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac20d96b96f80ded87aa187f7519699ee">&#9670;&nbsp;</a></span>FTM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM0&#160;&#160;&#160;((<a class="el" href="struct_f_t_m___type.html">FTM_Type</a> *)<a class="el" href="group___f_t_m___peripheral___access___layer.html#ga2ababc70fbf6b51c721d870fa1c66e45">FTM0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral FTM0 base pointer. </p>

</div>
</div>
<a id="ga2ababc70fbf6b51c721d870fa1c66e45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ababc70fbf6b51c721d870fa1c66e45">&#9670;&nbsp;</a></span>FTM0_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM0_BASE&#160;&#160;&#160;(0x40038000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral FTM0 base address. </p>

</div>
</div>
<a id="ga48157ff57e27603582bc154901d44301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48157ff57e27603582bc154901d44301">&#9670;&nbsp;</a></span>FTM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM1&#160;&#160;&#160;((<a class="el" href="struct_f_t_m___type.html">FTM_Type</a> *)<a class="el" href="group___f_t_m___peripheral___access___layer.html#ga15ff8bad7e6945154dcffe5dc7404fd1">FTM1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral FTM1 base pointer. </p>

</div>
</div>
<a id="ga15ff8bad7e6945154dcffe5dc7404fd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15ff8bad7e6945154dcffe5dc7404fd1">&#9670;&nbsp;</a></span>FTM1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM1_BASE&#160;&#160;&#160;(0x40039000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral FTM1 base address. </p>

</div>
</div>
<a id="gad4b8561c440952d2f7b095e4a7399a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4b8561c440952d2f7b095e4a7399a18">&#9670;&nbsp;</a></span>FTM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM2&#160;&#160;&#160;((<a class="el" href="struct_f_t_m___type.html">FTM_Type</a> *)<a class="el" href="group___f_t_m___peripheral___access___layer.html#ga5f4976435e0a348f88929eaf23157bad">FTM2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral FTM2 base pointer. </p>

</div>
</div>
<a id="ga5f4976435e0a348f88929eaf23157bad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f4976435e0a348f88929eaf23157bad">&#9670;&nbsp;</a></span>FTM2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM2_BASE&#160;&#160;&#160;(0x4003A000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral FTM2 base address. </p>

</div>
</div>
<a id="ga60c8197c39b5da920e82cf4a4c8b2f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60c8197c39b5da920e82cf4a4c8b2f49">&#9670;&nbsp;</a></span>FTM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM3&#160;&#160;&#160;((<a class="el" href="struct_f_t_m___type.html">FTM_Type</a> *)<a class="el" href="group___f_t_m___peripheral___access___layer.html#gad7c56aa0db6bb5d095ce67d04031c615">FTM3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral FTM3 base pointer. </p>

</div>
</div>
<a id="gad7c56aa0db6bb5d095ce67d04031c615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7c56aa0db6bb5d095ce67d04031c615">&#9670;&nbsp;</a></span>FTM3_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM3_BASE&#160;&#160;&#160;(0x40026000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral FTM3 base address. </p>

</div>
</div>
<a id="ga99e891c3841827fce2cf2d44885bb2a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99e891c3841827fce2cf2d44885bb2a5">&#9670;&nbsp;</a></span>FTM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM4&#160;&#160;&#160;((<a class="el" href="struct_f_t_m___type.html">FTM_Type</a> *)<a class="el" href="group___f_t_m___peripheral___access___layer.html#gaf98c91b0e542fcf3532b22d5c300dbe9">FTM4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral FTM4 base pointer. </p>

</div>
</div>
<a id="gaf98c91b0e542fcf3532b22d5c300dbe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf98c91b0e542fcf3532b22d5c300dbe9">&#9670;&nbsp;</a></span>FTM4_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM4_BASE&#160;&#160;&#160;(0x4006E000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral FTM4 base address. </p>

</div>
</div>
<a id="ga79febc1351c8d4f1f877dd6705e0e225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79febc1351c8d4f1f877dd6705e0e225">&#9670;&nbsp;</a></span>FTM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM5&#160;&#160;&#160;((<a class="el" href="struct_f_t_m___type.html">FTM_Type</a> *)<a class="el" href="group___f_t_m___peripheral___access___layer.html#ga13873c63cfa3dd412500b96346840bbd">FTM5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral FTM5 base pointer. </p>

</div>
</div>
<a id="ga13873c63cfa3dd412500b96346840bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13873c63cfa3dd412500b96346840bbd">&#9670;&nbsp;</a></span>FTM5_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM5_BASE&#160;&#160;&#160;(0x4006F000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral FTM5 base address. </p>

</div>
</div>
<a id="gaa0c3c09a8281b5a5d469b348ea54b5bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0c3c09a8281b5a5d469b348ea54b5bb">&#9670;&nbsp;</a></span>FTM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM6&#160;&#160;&#160;((<a class="el" href="struct_f_t_m___type.html">FTM_Type</a> *)<a class="el" href="group___f_t_m___peripheral___access___layer.html#gaab78bd618c50e035bbd7588fd88741ee">FTM6_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral FTM6 base pointer. </p>

</div>
</div>
<a id="gaab78bd618c50e035bbd7588fd88741ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab78bd618c50e035bbd7588fd88741ee">&#9670;&nbsp;</a></span>FTM6_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM6_BASE&#160;&#160;&#160;(0x40070000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral FTM6 base address. </p>

</div>
</div>
<a id="gad5994011578ead933bea539607d11204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5994011578ead933bea539607d11204">&#9670;&nbsp;</a></span>FTM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM7&#160;&#160;&#160;((<a class="el" href="struct_f_t_m___type.html">FTM_Type</a> *)<a class="el" href="group___f_t_m___peripheral___access___layer.html#gae5d7bc6da988926fd4261e316de92711">FTM7_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral FTM7 base pointer. </p>

</div>
</div>
<a id="gae5d7bc6da988926fd4261e316de92711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5d7bc6da988926fd4261e316de92711">&#9670;&nbsp;</a></span>FTM7_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM7_BASE&#160;&#160;&#160;(0x40071000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral FTM7 base address. </p>

</div>
</div>
<a id="ga1477faad9a1808496012f4671f34f21d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1477faad9a1808496012f4671f34f21d">&#9670;&nbsp;</a></span>FTM_BASE_ADDRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="group___f_t_m___peripheral___access___layer.html#ga2ababc70fbf6b51c721d870fa1c66e45">FTM0_BASE</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#ga15ff8bad7e6945154dcffe5dc7404fd1">FTM1_BASE</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#ga5f4976435e0a348f88929eaf23157bad">FTM2_BASE</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#gad7c56aa0db6bb5d095ce67d04031c615">FTM3_BASE</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#gaf98c91b0e542fcf3532b22d5c300dbe9">FTM4_BASE</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#ga13873c63cfa3dd412500b96346840bbd">FTM5_BASE</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#gaab78bd618c50e035bbd7588fd88741ee">FTM6_BASE</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#gae5d7bc6da988926fd4261e316de92711">FTM7_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array initializer of FTM peripheral base addresses. </p>

</div>
</div>
<a id="ga1a5a7cb39d1713239478a1ebce2f05cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a5a7cb39d1713239478a1ebce2f05cc">&#9670;&nbsp;</a></span>FTM_BASE_PTRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group___f_t_m___peripheral___access___layer.html#gac20d96b96f80ded87aa187f7519699ee">FTM0</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#ga48157ff57e27603582bc154901d44301">FTM1</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#gad4b8561c440952d2f7b095e4a7399a18">FTM2</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#ga60c8197c39b5da920e82cf4a4c8b2f49">FTM3</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#ga99e891c3841827fce2cf2d44885bb2a5">FTM4</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#ga79febc1351c8d4f1f877dd6705e0e225">FTM5</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#gaa0c3c09a8281b5a5d469b348ea54b5bb">FTM6</a>, <a class="el" href="group___f_t_m___peripheral___access___layer.html#gad5994011578ead933bea539607d11204">FTM7</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array initializer of FTM peripheral base pointers. </p>

</div>
</div>
<a id="gab050b2cb66ee1d6cf811af5983b2319c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab050b2cb66ee1d6cf811af5983b2319c">&#9670;&nbsp;</a></span>FTM_CONTROLS_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM_CONTROLS_COUNT&#160;&#160;&#160;8u</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FTM - Size of Registers Arrays. </p>

</div>
</div>
<a id="gab3d306bd2caeaeb4b5b3ab2b02686f4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3d306bd2caeaeb4b5b3ab2b02686f4a">&#9670;&nbsp;</a></span>FTM_CV_MIRROR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM_CV_MIRROR_COUNT&#160;&#160;&#160;8u</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6c85f682396ce0abb4b651f8c64451f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c85f682396ce0abb4b651f8c64451f3">&#9670;&nbsp;</a></span>FTM_Fault_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM_Fault_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5d69d59e65ad7037b80737782cee0512">FTM0_Fault_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aac4afb9d322cd29ea92247ef3f949b84">FTM1_Fault_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a690d7361604c4e0f3d5edc95a23cd4f9">FTM2_Fault_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbac8b2b178c472c3cad1959fd590e57">FTM3_Fault_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abc1aa2d97b16984ba47f6edf182bd973">FTM4_Fault_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8fa98b273159e216924c52af97e3953f">FTM5_Fault_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7cd442303fcca70c508b53180ec556cf">FTM6_Fault_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8603ae733777c7f040c11d35d7d403f3">FTM7_Fault_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2b1f55e146802974da7ba9b43aec0807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b1f55e146802974da7ba9b43aec0807">&#9670;&nbsp;</a></span>FTM_Fault_IRQS_CH_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM_Fault_IRQS_CH_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt channels for the Fault type of FTM module. </p>

</div>
</div>
<a id="ga1ce83087268ac3c0c51c88377eaa34e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ce83087268ac3c0c51c88377eaa34e3">&#9670;&nbsp;</a></span>FTM_INSTANCE_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM_INSTANCE_COUNT&#160;&#160;&#160;(8u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of instances of the FTM module. </p>

</div>
</div>
<a id="ga2d6f3040cb83685eaa149fb202e070b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d6f3040cb83685eaa149fb202e070b5">&#9670;&nbsp;</a></span>FTM_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM_IRQS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                   { { <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a914462c0180b516ccf4a781d6da1c57d">FTM0_Ch0_Ch1_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a914462c0180b516ccf4a781d6da1c57d">FTM0_Ch0_Ch1_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac221b5b0225fb165efb59e032a44cc59">FTM0_Ch2_Ch3_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac221b5b0225fb165efb59e032a44cc59">FTM0_Ch2_Ch3_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0d7f0cb5f4b8e6dfc7de855e912775b">FTM0_Ch4_Ch5_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0d7f0cb5f4b8e6dfc7de855e912775b">FTM0_Ch4_Ch5_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54dca55dc86145039be1a49700fdf0bc">FTM0_Ch6_Ch7_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54dca55dc86145039be1a49700fdf0bc">FTM0_Ch6_Ch7_IRQn</a> }, \</div>
<div class="line">                                                   { <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8acd10d8ca61a3a0bdefe111bf9d87c528">FTM1_Ch0_Ch1_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8acd10d8ca61a3a0bdefe111bf9d87c528">FTM1_Ch0_Ch1_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12d8671188d753b9d54ed57b4b39b251">FTM1_Ch2_Ch3_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12d8671188d753b9d54ed57b4b39b251">FTM1_Ch2_Ch3_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af33787d804a8d3125fffae7a927bf5ab">FTM1_Ch4_Ch5_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af33787d804a8d3125fffae7a927bf5ab">FTM1_Ch4_Ch5_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44f41126fb108b35ccd1d08fb1c9d64c">FTM1_Ch6_Ch7_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44f41126fb108b35ccd1d08fb1c9d64c">FTM1_Ch6_Ch7_IRQn</a> }, \</div>
<div class="line">                                                   { <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac6fdbb5d44a3cdd05bffdc9b44b7cfbf">FTM2_Ch0_Ch1_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac6fdbb5d44a3cdd05bffdc9b44b7cfbf">FTM2_Ch0_Ch1_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ab829fd7f0b3b9b9d0a4e0e70029fad">FTM2_Ch2_Ch3_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ab829fd7f0b3b9b9d0a4e0e70029fad">FTM2_Ch2_Ch3_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adca9d71a58a45cf7c3f244dccc01bc7c">FTM2_Ch4_Ch5_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adca9d71a58a45cf7c3f244dccc01bc7c">FTM2_Ch4_Ch5_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ae5aa2509025fa7264884f368453a7c">FTM2_Ch6_Ch7_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ae5aa2509025fa7264884f368453a7c">FTM2_Ch6_Ch7_IRQn</a> }, \</div>
<div class="line">                                                   { <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf721f900b3d08c23e842196445186fe">FTM3_Ch0_Ch1_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf721f900b3d08c23e842196445186fe">FTM3_Ch0_Ch1_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0db9ff8b3065db8223fca41ab0ef8222">FTM3_Ch2_Ch3_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0db9ff8b3065db8223fca41ab0ef8222">FTM3_Ch2_Ch3_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a69de84977d63c6ae7adae6af288f7dfc">FTM3_Ch4_Ch5_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a69de84977d63c6ae7adae6af288f7dfc">FTM3_Ch4_Ch5_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc8758c047f0671d5c8c72046b912a76">FTM3_Ch6_Ch7_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc8758c047f0671d5c8c72046b912a76">FTM3_Ch6_Ch7_IRQn</a> }, \</div>
<div class="line">                                                   { <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa5f26bdb7ce65d3ba54a8de54cf5400b">FTM4_Ch0_Ch1_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa5f26bdb7ce65d3ba54a8de54cf5400b">FTM4_Ch0_Ch1_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad826a239886d0c88bcc50c5676cd06b1">FTM4_Ch2_Ch3_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad826a239886d0c88bcc50c5676cd06b1">FTM4_Ch2_Ch3_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe52e8b591038ca9aac3d1512f561c9f">FTM4_Ch4_Ch5_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe52e8b591038ca9aac3d1512f561c9f">FTM4_Ch4_Ch5_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab117ebe0e1e595ec6ac0d82cee7aa51a">FTM4_Ch6_Ch7_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab117ebe0e1e595ec6ac0d82cee7aa51a">FTM4_Ch6_Ch7_IRQn</a> }, \</div>
<div class="line">                                                   { <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a215db238ca15587084abcec96e48d304">FTM5_Ch0_Ch1_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a215db238ca15587084abcec96e48d304">FTM5_Ch0_Ch1_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a460545388d8b703614fe5ae5af08a60c">FTM5_Ch2_Ch3_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a460545388d8b703614fe5ae5af08a60c">FTM5_Ch2_Ch3_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abc98b080605bd25d085e848531b65594">FTM5_Ch4_Ch5_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abc98b080605bd25d085e848531b65594">FTM5_Ch4_Ch5_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b30c9d82f00311b44fd84899c99cf2f">FTM5_Ch6_Ch7_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b30c9d82f00311b44fd84899c99cf2f">FTM5_Ch6_Ch7_IRQn</a> }, \</div>
<div class="line">                                                   { <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaa1ff046ca81b1063abc7ff18e9e7179">FTM6_Ch0_Ch1_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaa1ff046ca81b1063abc7ff18e9e7179">FTM6_Ch0_Ch1_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afae8174ed29933115da54358e5cf952f">FTM6_Ch2_Ch3_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afae8174ed29933115da54358e5cf952f">FTM6_Ch2_Ch3_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac79f1b6ee870975d5dec2da7b8c0f879">FTM6_Ch4_Ch5_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac79f1b6ee870975d5dec2da7b8c0f879">FTM6_Ch4_Ch5_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26b80efe6d450eaf5d3419b88cdca6e9">FTM6_Ch6_Ch7_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26b80efe6d450eaf5d3419b88cdca6e9">FTM6_Ch6_Ch7_IRQn</a> }, \</div>
<div class="line">                                                   { <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92280814424a6bd5c9d51fd610dd147">FTM7_Ch0_Ch1_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92280814424a6bd5c9d51fd610dd147">FTM7_Ch0_Ch1_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab003526ad05d355dd54c0b814513c8de">FTM7_Ch2_Ch3_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab003526ad05d355dd54c0b814513c8de">FTM7_Ch2_Ch3_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4515c3006dd53f9cbab7025909928c81">FTM7_Ch4_Ch5_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4515c3006dd53f9cbab7025909928c81">FTM7_Ch4_Ch5_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7ffcfcf0474a249fd8bd1e16456bd0b3">FTM7_Ch6_Ch7_IRQn</a>, <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7ffcfcf0474a249fd8bd1e16456bd0b3">FTM7_Ch6_Ch7_IRQn</a> } }</div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0db9ff8b3065db8223fca41ab0ef8222"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0db9ff8b3065db8223fca41ab0ef8222">FTM3_Ch2_Ch3_IRQn</a></div><div class="ttdeci">@ FTM3_Ch2_Ch3_IRQn</div><div class="ttdoc">FTM3 Channel 2 and 3 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:328</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a12d8671188d753b9d54ed57b4b39b251"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12d8671188d753b9d54ed57b4b39b251">FTM1_Ch2_Ch3_IRQn</a></div><div class="ttdeci">@ FTM1_Ch2_Ch3_IRQn</div><div class="ttdoc">FTM1 Channel 2 and 3 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:316</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a215db238ca15587084abcec96e48d304"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a215db238ca15587084abcec96e48d304">FTM5_Ch0_Ch1_IRQn</a></div><div class="ttdeci">@ FTM5_Ch0_Ch1_IRQn</div><div class="ttdoc">FTM5 Channel 0 and 1 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:339</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a26b80efe6d450eaf5d3419b88cdca6e9"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26b80efe6d450eaf5d3419b88cdca6e9">FTM6_Ch6_Ch7_IRQn</a></div><div class="ttdeci">@ FTM6_Ch6_Ch7_IRQn</div><div class="ttdoc">FTM6 Channel 6 and 7 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:348</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ae5aa2509025fa7264884f368453a7c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ae5aa2509025fa7264884f368453a7c">FTM2_Ch6_Ch7_IRQn</a></div><div class="ttdeci">@ FTM2_Ch6_Ch7_IRQn</div><div class="ttdoc">FTM2 Channel 6 and 7 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:324</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a44f41126fb108b35ccd1d08fb1c9d64c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44f41126fb108b35ccd1d08fb1c9d64c">FTM1_Ch6_Ch7_IRQn</a></div><div class="ttdeci">@ FTM1_Ch6_Ch7_IRQn</div><div class="ttdoc">FTM1 Channel 6 and 7 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:318</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4515c3006dd53f9cbab7025909928c81"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4515c3006dd53f9cbab7025909928c81">FTM7_Ch4_Ch5_IRQn</a></div><div class="ttdeci">@ FTM7_Ch4_Ch5_IRQn</div><div class="ttdoc">FTM7 Channel 4 and 5 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:353</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a460545388d8b703614fe5ae5af08a60c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a460545388d8b703614fe5ae5af08a60c">FTM5_Ch2_Ch3_IRQn</a></div><div class="ttdeci">@ FTM5_Ch2_Ch3_IRQn</div><div class="ttdoc">FTM5 Channel 2 and 3 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:340</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a54dca55dc86145039be1a49700fdf0bc"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54dca55dc86145039be1a49700fdf0bc">FTM0_Ch6_Ch7_IRQn</a></div><div class="ttdeci">@ FTM0_Ch6_Ch7_IRQn</div><div class="ttdoc">FTM0 Channel 6 and 7 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:312</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5b30c9d82f00311b44fd84899c99cf2f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b30c9d82f00311b44fd84899c99cf2f">FTM5_Ch6_Ch7_IRQn</a></div><div class="ttdeci">@ FTM5_Ch6_Ch7_IRQn</div><div class="ttdoc">FTM5 Channel 6 and 7 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:342</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a69de84977d63c6ae7adae6af288f7dfc"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a69de84977d63c6ae7adae6af288f7dfc">FTM3_Ch4_Ch5_IRQn</a></div><div class="ttdeci">@ FTM3_Ch4_Ch5_IRQn</div><div class="ttdoc">FTM3 Channel 4 and 5 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:329</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6ab829fd7f0b3b9b9d0a4e0e70029fad"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ab829fd7f0b3b9b9d0a4e0e70029fad">FTM2_Ch2_Ch3_IRQn</a></div><div class="ttdeci">@ FTM2_Ch2_Ch3_IRQn</div><div class="ttdoc">FTM2 Channel 2 and 3 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:322</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7ffcfcf0474a249fd8bd1e16456bd0b3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7ffcfcf0474a249fd8bd1e16456bd0b3">FTM7_Ch6_Ch7_IRQn</a></div><div class="ttdeci">@ FTM7_Ch6_Ch7_IRQn</div><div class="ttdoc">FTM7 Channel 6 and 7 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:354</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a914462c0180b516ccf4a781d6da1c57d"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a914462c0180b516ccf4a781d6da1c57d">FTM0_Ch0_Ch1_IRQn</a></div><div class="ttdeci">@ FTM0_Ch0_Ch1_IRQn</div><div class="ttdoc">FTM0 Channel 0 and 1 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:309</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa5f26bdb7ce65d3ba54a8de54cf5400b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa5f26bdb7ce65d3ba54a8de54cf5400b">FTM4_Ch0_Ch1_IRQn</a></div><div class="ttdeci">@ FTM4_Ch0_Ch1_IRQn</div><div class="ttdoc">FTM4 Channel 0 and 1 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:333</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa92280814424a6bd5c9d51fd610dd147"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92280814424a6bd5c9d51fd610dd147">FTM7_Ch0_Ch1_IRQn</a></div><div class="ttdeci">@ FTM7_Ch0_Ch1_IRQn</div><div class="ttdoc">FTM7 Channel 0 and 1 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:351</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aaa1ff046ca81b1063abc7ff18e9e7179"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaa1ff046ca81b1063abc7ff18e9e7179">FTM6_Ch0_Ch1_IRQn</a></div><div class="ttdeci">@ FTM6_Ch0_Ch1_IRQn</div><div class="ttdoc">FTM6 Channel 0 and 1 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:345</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aaf721f900b3d08c23e842196445186fe"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf721f900b3d08c23e842196445186fe">FTM3_Ch0_Ch1_IRQn</a></div><div class="ttdeci">@ FTM3_Ch0_Ch1_IRQn</div><div class="ttdoc">FTM3 Channel 0 and 1 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:327</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab003526ad05d355dd54c0b814513c8de"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab003526ad05d355dd54c0b814513c8de">FTM7_Ch2_Ch3_IRQn</a></div><div class="ttdeci">@ FTM7_Ch2_Ch3_IRQn</div><div class="ttdoc">FTM7 Channel 2 and 3 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:352</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab117ebe0e1e595ec6ac0d82cee7aa51a"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab117ebe0e1e595ec6ac0d82cee7aa51a">FTM4_Ch6_Ch7_IRQn</a></div><div class="ttdeci">@ FTM4_Ch6_Ch7_IRQn</div><div class="ttdoc">FTM4 Channel 6 and 7 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:336</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8abc98b080605bd25d085e848531b65594"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abc98b080605bd25d085e848531b65594">FTM5_Ch4_Ch5_IRQn</a></div><div class="ttdeci">@ FTM5_Ch4_Ch5_IRQn</div><div class="ttdoc">FTM5 Channel 4 and 5 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:341</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac221b5b0225fb165efb59e032a44cc59"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac221b5b0225fb165efb59e032a44cc59">FTM0_Ch2_Ch3_IRQn</a></div><div class="ttdeci">@ FTM0_Ch2_Ch3_IRQn</div><div class="ttdoc">FTM0 Channel 2 and 3 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:310</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac6fdbb5d44a3cdd05bffdc9b44b7cfbf"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac6fdbb5d44a3cdd05bffdc9b44b7cfbf">FTM2_Ch0_Ch1_IRQn</a></div><div class="ttdeci">@ FTM2_Ch0_Ch1_IRQn</div><div class="ttdoc">FTM2 Channel 0 and 1 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:321</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac79f1b6ee870975d5dec2da7b8c0f879"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac79f1b6ee870975d5dec2da7b8c0f879">FTM6_Ch4_Ch5_IRQn</a></div><div class="ttdeci">@ FTM6_Ch4_Ch5_IRQn</div><div class="ttdoc">FTM6 Channel 4 and 5 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:347</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8acd10d8ca61a3a0bdefe111bf9d87c528"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8acd10d8ca61a3a0bdefe111bf9d87c528">FTM1_Ch0_Ch1_IRQn</a></div><div class="ttdeci">@ FTM1_Ch0_Ch1_IRQn</div><div class="ttdoc">FTM1 Channel 0 and 1 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:315</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad826a239886d0c88bcc50c5676cd06b1"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad826a239886d0c88bcc50c5676cd06b1">FTM4_Ch2_Ch3_IRQn</a></div><div class="ttdeci">@ FTM4_Ch2_Ch3_IRQn</div><div class="ttdoc">FTM4 Channel 2 and 3 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:334</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8adc8758c047f0671d5c8c72046b912a76"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc8758c047f0671d5c8c72046b912a76">FTM3_Ch6_Ch7_IRQn</a></div><div class="ttdeci">@ FTM3_Ch6_Ch7_IRQn</div><div class="ttdoc">FTM3 Channel 6 and 7 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:330</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8adca9d71a58a45cf7c3f244dccc01bc7c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adca9d71a58a45cf7c3f244dccc01bc7c">FTM2_Ch4_Ch5_IRQn</a></div><div class="ttdeci">@ FTM2_Ch4_Ch5_IRQn</div><div class="ttdoc">FTM2 Channel 4 and 5 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:323</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae0d7f0cb5f4b8e6dfc7de855e912775b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0d7f0cb5f4b8e6dfc7de855e912775b">FTM0_Ch4_Ch5_IRQn</a></div><div class="ttdeci">@ FTM0_Ch4_Ch5_IRQn</div><div class="ttdoc">FTM0 Channel 4 and 5 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:311</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8af33787d804a8d3125fffae7a927bf5ab"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af33787d804a8d3125fffae7a927bf5ab">FTM1_Ch4_Ch5_IRQn</a></div><div class="ttdeci">@ FTM1_Ch4_Ch5_IRQn</div><div class="ttdoc">FTM1 Channel 4 and 5 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:317</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8afae8174ed29933115da54358e5cf952f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afae8174ed29933115da54358e5cf952f">FTM6_Ch2_Ch3_IRQn</a></div><div class="ttdeci">@ FTM6_Ch2_Ch3_IRQn</div><div class="ttdoc">FTM6 Channel 2 and 3 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:346</div></div>
<div class="ttc" id="agroup___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe52e8b591038ca9aac3d1512f561c9f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe52e8b591038ca9aac3d1512f561c9f">FTM4_Ch4_Ch5_IRQn</a></div><div class="ttdeci">@ FTM4_Ch4_Ch5_IRQn</div><div class="ttdoc">FTM4 Channel 4 and 5 interrupt.</div><div class="ttdef"><b>Definition:</b> S32K148.h:335</div></div>
</div><!-- fragment -->
<p>Interrupt vectors for the FTM peripheral type. </p>

</div>
</div>
<a id="ga8ff34dcf6b3c8568e5e8a651e2c0d082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ff34dcf6b3c8568e5e8a651e2c0d082">&#9670;&nbsp;</a></span>FTM_IRQS_ARR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM_IRQS_ARR_COUNT&#160;&#160;&#160;(4u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt vector arrays for the FTM module. </p>

</div>
</div>
<a id="ga16ca8254718d00762e236469b068a9f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16ca8254718d00762e236469b068a9f2">&#9670;&nbsp;</a></span>FTM_IRQS_CH_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM_IRQS_CH_COUNT&#160;&#160;&#160;(8u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt channels for the FTM module. </p>

</div>
</div>
<a id="gaf278dc8641cb27e2505965095b03a81c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf278dc8641cb27e2505965095b03a81c">&#9670;&nbsp;</a></span>FTM_Overflow_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM_Overflow_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50">FTM0_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f">FTM1_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a45da55a8a771d44169434a246bd2563b">FTM2_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af9674a7ee348cca78e6f9ccc75cf1488">FTM3_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa68b78811bf8e624df87b6bde41a1de">FTM4_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9bb9f2e58aeb9f3c8efba8ef6b9cf1c">FTM5_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a51d274310ef78b0258a83eddbef28bdb">FTM6_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b6c4ed9b77583c2843e38092928fa41">FTM7_Ovf_Reload_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8f2be4211c929a2422432dc606414ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f2be4211c929a2422432dc606414ff5">&#9670;&nbsp;</a></span>FTM_Overflow_IRQS_CH_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM_Overflow_IRQS_CH_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt channels for the Overflow type of FTM module. </p>

</div>
</div>
<a id="gae3189b3a2faae784657b816043487da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3189b3a2faae784657b816043487da3">&#9670;&nbsp;</a></span>FTM_Reload_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM_Reload_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50">FTM0_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f">FTM1_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a45da55a8a771d44169434a246bd2563b">FTM2_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af9674a7ee348cca78e6f9ccc75cf1488">FTM3_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa68b78811bf8e624df87b6bde41a1de">FTM4_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9bb9f2e58aeb9f3c8efba8ef6b9cf1c">FTM5_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a51d274310ef78b0258a83eddbef28bdb">FTM6_Ovf_Reload_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b6c4ed9b77583c2843e38092928fa41">FTM7_Ovf_Reload_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0976e77c7c71c640a80dbdf894087514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0976e77c7c71c640a80dbdf894087514">&#9670;&nbsp;</a></span>FTM_Reload_IRQS_CH_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTM_Reload_IRQS_CH_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt channels for the Reload type of FTM module. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga16aff9c08c6a317497cacd203b654db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16aff9c08c6a317497cacd203b654db5">&#9670;&nbsp;</a></span>FTM_MemMapPtr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_f_t_m___type.html">FTM_Type</a> * <a class="el" href="group___f_t_m___peripheral___access___layer.html#ga16aff9c08c6a317497cacd203b654db5">FTM_MemMapPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
