##############################################################################
## This file is part of 'LCLS2 Common Carrier Core'.
## It is subject to the license terms in the LICENSE.txt file found in the
## top-level directory of this distribution and at:
##    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html.
## No part of 'LCLS2 Common Carrier Core', including this file,
## may be copied, modified, propagated, or distributed except according to
## the terms contained in the LICENSE.txt file.
##############################################################################
SigGenLane: &SigGenLane
  name: SigGenLane
  description: Dual port RAM to configure value for DAC playback
  size: 0x010000 #
  ############
  registers:
    #########################################################
    - address: 0x0000
      name: DacRam
      size: 32
      stride: 4
      nelms: 4096
      mode: RW
      description: Enable DAC signal generator lanes
    #########################################################


