[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/TypeDefGenScope/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<91> s<90> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<88> c<2> s<86> l<1:1> el<1:14>
n<1> u<7> t<IntConst> p<8> l<3:8> el<3:9>
n<> u<8> t<Primary_literal> p<9> c<7> l<3:8> el<3:9>
n<> u<9> t<Constant_primary> p<10> c<8> l<3:8> el<3:9>
n<> u<10> t<Constant_expression> p<81> c<9> s<79> l<3:8> el<3:9>
n<m> u<11> t<StringConst> p<78> s<37> l<3:19> el<3:20>
n<> u<12> t<Struct_keyword> p<13> l<5:13> el<5:19>
n<> u<13> t<Struct_union> p<29> c<12> s<14> l<5:13> el<5:19>
n<> u<14> t<Packed_keyword> p<29> s<21> l<5:20> el<5:26>
n<> u<15> t<IntVec_TypeLogic> p<16> l<7:7> el<7:12>
n<> u<16> t<Data_type> p<17> c<15> l<7:7> el<7:12>
n<> u<17> t<Data_type_or_void> p<21> c<16> s<20> l<7:7> el<7:12>
n<uncached> u<18> t<StringConst> p<19> l<7:52> el<7:60>
n<> u<19> t<Variable_decl_assignment> p<20> c<18> l<7:52> el<7:60>
n<> u<20> t<List_of_variable_decl_assignments> p<21> c<19> l<7:52> el<7:60>
n<> u<21> t<Struct_union_member> p<29> c<17> s<28> l<7:7> el<7:61>
n<> u<22> t<IntVec_TypeLogic> p<23> l<8:7> el<8:12>
n<> u<23> t<Data_type> p<24> c<22> l<8:7> el<8:12>
n<> u<24> t<Data_type_or_void> p<28> c<23> s<27> l<8:7> el<8:12>
n<speculative> u<25> t<StringConst> p<26> l<8:52> el<8:63>
n<> u<26> t<Variable_decl_assignment> p<27> c<25> l<8:52> el<8:63>
n<> u<27> t<List_of_variable_decl_assignments> p<28> c<26> l<8:52> el<8:63>
n<> u<28> t<Struct_union_member> p<29> c<24> l<8:7> el<8:64>
n<> u<29> t<Data_type> p<31> c<13> s<30> l<5:13> el<9:6>
n<bp_bedrock_mem_fwd_payload_s> u<30> t<StringConst> p<31> l<9:7> el<9:35>
n<> u<31> t<Type_declaration> p<32> c<29> l<5:5> el<9:36>
n<> u<32> t<Data_declaration> p<33> c<31> l<5:5> el<9:36>
n<> u<33> t<Package_or_generate_item_declaration> p<34> c<32> l<5:5> el<9:36>
n<> u<34> t<Module_or_generate_item_declaration> p<35> c<33> l<5:5> el<9:36>
n<> u<35> t<Module_common_item> p<36> c<34> l<5:5> el<9:36>
n<> u<36> t<Module_or_generate_item> p<37> c<35> l<5:5> el<9:36>
n<> u<37> t<Generate_item> p<78> c<36> s<47> l<5:5> el<9:36>
n<bp_bedrock_mem_fwd_payload_s> u<38> t<StringConst> p<39> l<10:13> el<10:41>
n<> u<39> t<Data_type> p<41> c<38> s<40> l<10:13> el<10:41>
n<bp_bedrock_mem_rev_payload_s> u<40> t<StringConst> p<41> l<10:42> el<10:70>
n<> u<41> t<Type_declaration> p<42> c<39> l<10:5> el<10:71>
n<> u<42> t<Data_declaration> p<43> c<41> l<10:5> el<10:71>
n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<10:5> el<10:71>
n<> u<44> t<Module_or_generate_item_declaration> p<45> c<43> l<10:5> el<10:71>
n<> u<45> t<Module_common_item> p<46> c<44> l<10:5> el<10:71>
n<> u<46> t<Module_or_generate_item> p<47> c<45> l<10:5> el<10:71>
n<> u<47> t<Generate_item> p<78> c<46> s<66> l<10:5> el<10:71>
n<> u<48> t<Struct_keyword> p<49> l<13:13> el<13:19>
n<> u<49> t<Struct_union> p<58> c<48> s<50> l<13:13> el<13:19>
n<> u<50> t<Packed_keyword> p<58> s<57> l<13:20> el<13:26>
n<bp_bedrock_mem_rev_payload_s> u<51> t<StringConst> p<52> l<15:9> el<15:37>
n<> u<52> t<Data_type> p<53> c<51> l<15:9> el<15:37>
n<> u<53> t<Data_type_or_void> p<57> c<52> s<56> l<15:9> el<15:37>
n<payload> u<54> t<StringConst> p<55> l<15:68> el<15:75>
n<> u<55> t<Variable_decl_assignment> p<56> c<54> l<15:68> el<15:75>
n<> u<56> t<List_of_variable_decl_assignments> p<57> c<55> l<15:68> el<15:75>
n<> u<57> t<Struct_union_member> p<58> c<53> l<15:9> el<15:76>
n<> u<58> t<Data_type> p<60> c<49> s<59> l<13:13> el<16:6>
n<bp_bedrock_mem_fwd_header_s> u<59> t<StringConst> p<60> l<16:7> el<16:34>
n<> u<60> t<Type_declaration> p<61> c<58> l<13:5> el<16:35>
n<> u<61> t<Data_declaration> p<62> c<60> l<13:5> el<16:35>
n<> u<62> t<Package_or_generate_item_declaration> p<63> c<61> l<13:5> el<16:35>
n<> u<63> t<Module_or_generate_item_declaration> p<64> c<62> l<13:5> el<16:35>
n<> u<64> t<Module_common_item> p<65> c<63> l<13:5> el<16:35>
n<> u<65> t<Module_or_generate_item> p<66> c<64> l<13:5> el<16:35>
n<> u<66> t<Generate_item> p<78> c<65> s<76> l<13:5> el<16:35>
n<bp_bedrock_mem_fwd_header_s> u<67> t<StringConst> p<71> s<70> l<19:5> el<19:32>
n<mem_fwd_header_cast_i> u<68> t<StringConst> p<69> l<19:33> el<19:54>
n<> u<69> t<Net_decl_assignment> p<70> c<68> l<19:33> el<19:54>
n<> u<70> t<List_of_net_decl_assignments> p<71> c<69> l<19:33> el<19:54>
n<> u<71> t<Net_declaration> p<72> c<67> l<19:5> el<19:55>
n<> u<72> t<Package_or_generate_item_declaration> p<73> c<71> l<19:5> el<19:55>
n<> u<73> t<Module_or_generate_item_declaration> p<74> c<72> l<19:5> el<19:55>
n<> u<74> t<Module_common_item> p<75> c<73> l<19:5> el<19:55>
n<> u<75> t<Module_or_generate_item> p<76> c<74> l<19:5> el<19:55>
n<> u<76> t<Generate_item> p<78> c<75> s<77> l<19:5> el<19:55>
n<> u<77> t<END> p<78> l<21:4> el<21:7>
n<> u<78> t<Generate_begin_end_block> p<79> c<11> l<3:11> el<21:7>
n<> u<79> t<Generate_item> p<81> c<78> l<3:11> el<21:7>
n<> u<80> t<IF> p<81> s<10> l<3:4> el<3:6>
n<> u<81> t<If_generate_construct> p<82> c<80> l<3:4> el<21:7>
n<> u<82> t<Conditional_generate_construct> p<83> c<81> l<3:4> el<21:7>
n<> u<83> t<Module_common_item> p<84> c<82> l<3:4> el<21:7>
n<> u<84> t<Module_or_generate_item> p<85> c<83> l<3:4> el<21:7>
n<> u<85> t<Non_port_module_item> p<86> c<84> l<3:4> el<21:7>
n<> u<86> t<Module_item> p<88> c<85> s<87> l<3:4> el<21:7>
n<> u<87> t<ENDMODULE> p<88> l<24:1> el<24:10>
n<> u<88> t<Module_declaration> p<89> c<6> l<1:1> el<24:10>
n<> u<89> t<Description> p<90> c<88> l<1:1> el<24:10>
n<> u<90> t<Source_text> p<91> c<89> l<1:1> el<24:10>
n<> u<91> t<Top_level_rule> c<1> l<1:1> el<25:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv:1:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv:1:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv:3:11: Compile generate block "work@dut.m".

[NTE:EL0503] ${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               2
design                                                 1
gen_if                                                 1
gen_scope                                              2
gen_scope_array                                        2
logic_typespec                                         4
module_inst                                            3
named_begin                                            1
ref_typespec                                           7
struct_typespec                                        4
struct_var                                             1
typespec_member                                        6
unsupported_typespec                                   2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                               2
design                                                 1
gen_if                                                 1
gen_scope                                              3
gen_scope_array                                        3
logic_typespec                                         4
module_inst                                            3
named_begin                                            1
ref_typespec                                           8
struct_typespec                                        4
struct_var                                             2
typespec_member                                        6
unsupported_typespec                                   2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypeDefGenScope/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/TypeDefGenScope/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/TypeDefGenScope/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv, line:1:1, endln:24:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiGenStmt:
  \_gen_if: , line:3:4, endln:3:6
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv, line:1:1, endln:24:10
    |vpiCondition:
    \_constant: , line:3:8, endln:3:9
      |vpiParent:
      \_gen_if: , line:3:4, endln:3:6
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiStmt:
    \_named_begin: (work@dut.m)
      |vpiParent:
      \_gen_if: , line:3:4, endln:3:6
      |vpiName:m
      |vpiFullName:work@dut.m
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv, line:1:1, endln:24:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut.m), line:3:11, endln:21:7
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv, line:1:1, endln:24:10
    |vpiName:m
    |vpiFullName:work@dut.m
    |vpiGenScope:
    \_gen_scope: (work@dut.m), line:3:11, endln:21:7
      |vpiParent:
      \_gen_scope_array: (work@dut.m), line:3:11, endln:21:7
      |vpiFullName:work@dut.m
      |vpiVariables:
      \_struct_var: (work@dut.m.mem_fwd_header_cast_i), line:19:33, endln:19:54
        |vpiParent:
        \_gen_scope: (work@dut.m), line:3:11, endln:21:7
        |vpiTypespec:
        \_ref_typespec: (work@dut.m.mem_fwd_header_cast_i)
          |vpiParent:
          \_struct_var: (work@dut.m.mem_fwd_header_cast_i), line:19:33, endln:19:54
          |vpiFullName:work@dut.m.mem_fwd_header_cast_i
          |vpiActual:
          \_struct_typespec: (bp_bedrock_mem_fwd_header_s), line:13:13, endln:16:6
        |vpiName:mem_fwd_header_cast_i
        |vpiFullName:work@dut.m.mem_fwd_header_cast_i
        |vpiVisibility:1
      |vpiTypedef:
      \_struct_typespec: (bp_bedrock_mem_fwd_header_s), line:13:13, endln:16:6
        |vpiParent:
        \_gen_scope: (work@dut.m), line:3:11, endln:21:7
        |vpiName:bp_bedrock_mem_fwd_header_s
        |vpiInstance:
        \_gen_scope: (work@dut.m), line:3:11, endln:21:7
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (payload), line:15:68, endln:15:75
          |vpiParent:
          \_struct_typespec: (bp_bedrock_mem_fwd_header_s), line:13:13, endln:16:6
          |vpiName:payload
          |vpiTypespec:
          \_ref_typespec: (work@dut.m.bp_bedrock_mem_fwd_header_s.payload)
            |vpiParent:
            \_typespec_member: (payload), line:15:68, endln:15:75
            |vpiFullName:work@dut.m.bp_bedrock_mem_fwd_header_s.payload
            |vpiActual:
            \_struct_typespec: (bp_bedrock_mem_fwd_payload_s), line:5:13, endln:9:6
          |vpiRefFile:${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv
          |vpiRefLineNo:15
          |vpiRefColumnNo:9
          |vpiRefEndLineNo:15
          |vpiRefEndColumnNo:37
      |vpiTypedef:
      \_struct_typespec: (bp_bedrock_mem_fwd_payload_s), line:5:13, endln:9:6
        |vpiParent:
        \_gen_scope: (work@dut.m), line:3:11, endln:21:7
        |vpiName:bp_bedrock_mem_fwd_payload_s
        |vpiInstance:
        \_gen_scope: (work@dut.m), line:3:11, endln:21:7
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (uncached), line:7:52, endln:7:60
          |vpiParent:
          \_struct_typespec: (bp_bedrock_mem_fwd_payload_s), line:5:13, endln:9:6
          |vpiName:uncached
          |vpiTypespec:
          \_ref_typespec: (work@dut.m.bp_bedrock_mem_fwd_payload_s.uncached)
            |vpiParent:
            \_typespec_member: (uncached), line:7:52, endln:7:60
            |vpiFullName:work@dut.m.bp_bedrock_mem_fwd_payload_s.uncached
            |vpiActual:
            \_logic_typespec: , line:7:7, endln:7:12
          |vpiRefFile:${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv
          |vpiRefLineNo:7
          |vpiRefColumnNo:7
          |vpiRefEndLineNo:7
          |vpiRefEndColumnNo:12
        |vpiTypespecMember:
        \_typespec_member: (speculative), line:8:52, endln:8:63
          |vpiParent:
          \_struct_typespec: (bp_bedrock_mem_fwd_payload_s), line:5:13, endln:9:6
          |vpiName:speculative
          |vpiTypespec:
          \_ref_typespec: (work@dut.m.bp_bedrock_mem_fwd_payload_s.speculative)
            |vpiParent:
            \_typespec_member: (speculative), line:8:52, endln:8:63
            |vpiFullName:work@dut.m.bp_bedrock_mem_fwd_payload_s.speculative
            |vpiActual:
            \_logic_typespec: , line:8:7, endln:8:12
          |vpiRefFile:${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv
          |vpiRefLineNo:8
          |vpiRefColumnNo:7
          |vpiRefEndLineNo:8
          |vpiRefEndColumnNo:12
\_weaklyReferenced:
\_logic_typespec: , line:7:7, endln:7:12
  |vpiParent:
  \_typespec_member: (uncached), line:7:52, endln:7:60
\_logic_typespec: , line:8:7, endln:8:12
  |vpiParent:
  \_typespec_member: (speculative), line:8:52, endln:8:63
\_gen_scope: (work@dut.m), line:3:11, endln:21:7
  |vpiParent:
  \_gen_scope_array: (work@dut.m), line:3:11, endln:21:7
  |vpiFullName:work@dut.m
  |vpiVariables:
  \_struct_var: (work@dut.m.mem_fwd_header_cast_i), line:19:33, endln:19:54
    |vpiParent:
    \_gen_scope: (work@dut.m), line:3:11, endln:21:7
    |vpiTypespec:
    \_ref_typespec: (work@dut.m.mem_fwd_header_cast_i)
      |vpiParent:
      \_struct_var: (work@dut.m.mem_fwd_header_cast_i), line:19:33, endln:19:54
      |vpiFullName:work@dut.m.mem_fwd_header_cast_i
      |vpiActual:
      \_struct_typespec: (bp_bedrock_mem_fwd_header_s), line:13:13, endln:16:6
    |vpiName:mem_fwd_header_cast_i
    |vpiFullName:work@dut.m.mem_fwd_header_cast_i
    |vpiVisibility:1
  |vpiTypedef:
  \_struct_typespec: (bp_bedrock_mem_fwd_header_s), line:13:13, endln:16:6
  |vpiTypedef:
  \_struct_typespec: (bp_bedrock_mem_fwd_payload_s), line:5:13, endln:9:6
\_gen_scope_array: (work@dut.m), line:3:11, endln:21:7
  |vpiParent:
  \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv, line:1:1, endln:24:10
  |vpiName:m
  |vpiFullName:work@dut.m
  |vpiGenScope:
  \_gen_scope: (work@dut.m), line:3:11, endln:21:7
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/TypeDefGenScope/dut.sv | ${SURELOG_DIR}/build/regression/TypeDefGenScope/roundtrip/dut_000.sv | 13 | 24 |
============================== End RoundTrip Results ==============================
