<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.8" xml:lang="en-US">
  <compounddef id="struct_s_p_i___type_def" kind="struct" language="C++" prot="public">
    <compoundname>SPI_TypeDef</compoundname>
    <includes refid="stm32g030xx_8h" local="no">stm32g030xx.h</includes>
    <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="struct_s_p_i___type_def_1ab0ec7102960640751d44e92ddac994f0" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CR1</definition>
        <argsstring></argsstring>
        <name>CR1</name>
        <qualifiedname>SPI_TypeDef::CR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Control register 1 (not used in I2S mode), Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="429" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="429" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_p_i___type_def_1afdfa307571967afb1d97943e982b6586" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CR2</definition>
        <argsstring></argsstring>
        <name>CR2</name>
        <qualifiedname>SPI_TypeDef::CR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Control register 2, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="430" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="430" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_p_i___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t SR</definition>
        <argsstring></argsstring>
        <name>SR</name>
        <qualifiedname>SPI_TypeDef::SR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Status register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="431" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="431" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_p_i___type_def_1a3df0d8dfcd1ec958659ffe21eb64fa94" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t DR</definition>
        <argsstring></argsstring>
        <name>DR</name>
        <qualifiedname>SPI_TypeDef::DR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI data register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="432" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="432" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_p_i___type_def_1ace450027b4b33f921dd8edd3425a717c" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t CRCPR</definition>
        <argsstring></argsstring>
        <name>CRCPR</name>
        <qualifiedname>SPI_TypeDef::CRCPR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="433" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="433" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_p_i___type_def_1a2cf9dcd9008924334f20f0dc6b57042e" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t RXCRCR</definition>
        <argsstring></argsstring>
        <name>RXCRCR</name>
        <qualifiedname>SPI_TypeDef::RXCRCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Rx CRC register (not used in I2S mode), Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="434" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="434" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_p_i___type_def_1ab4e4328504fd66285df8264d410deefd" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t TXCRCR</definition>
        <argsstring></argsstring>
        <name>TXCRCR</name>
        <qualifiedname>SPI_TypeDef::TXCRCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Tx CRC register (not used in I2S mode), Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="435" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="435" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_p_i___type_def_1aa0c41c8883cb0812d6aaf956c393584b" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t I2SCFGR</definition>
        <argsstring></argsstring>
        <name>I2SCFGR</name>
        <qualifiedname>SPI_TypeDef::I2SCFGR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI_I2S configuration register, Address offset: 0x1C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="436" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="436" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_s_p_i___type_def_1ab9be89a916ee5904381e10da10e5e8e9" prot="public" static="no" mutable="no">
        <type><ref refid="core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t</type>
        <definition>__IO uint32_t I2SPR</definition>
        <argsstring></argsstring>
        <name>I2SPR</name>
        <qualifiedname>SPI_TypeDef::I2SPR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI_I2S prescaler register, Address offset: 0x20 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="437" column="17" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="437" bodyend="-1"/>
      </memberdef>
    </sectiondef>
    <briefdescription>
<para>Serial Peripheral Interface. </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <location file="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" line="427" column="1" bodyfile="Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h" bodystart="428" bodyend="438"/>
    <listofallmembers>
      <member refid="struct_s_p_i___type_def_1ab0ec7102960640751d44e92ddac994f0" prot="public" virt="non-virtual"><scope>SPI_TypeDef</scope><name>CR1</name></member>
      <member refid="struct_s_p_i___type_def_1afdfa307571967afb1d97943e982b6586" prot="public" virt="non-virtual"><scope>SPI_TypeDef</scope><name>CR2</name></member>
      <member refid="struct_s_p_i___type_def_1ace450027b4b33f921dd8edd3425a717c" prot="public" virt="non-virtual"><scope>SPI_TypeDef</scope><name>CRCPR</name></member>
      <member refid="struct_s_p_i___type_def_1a3df0d8dfcd1ec958659ffe21eb64fa94" prot="public" virt="non-virtual"><scope>SPI_TypeDef</scope><name>DR</name></member>
      <member refid="struct_s_p_i___type_def_1aa0c41c8883cb0812d6aaf956c393584b" prot="public" virt="non-virtual"><scope>SPI_TypeDef</scope><name>I2SCFGR</name></member>
      <member refid="struct_s_p_i___type_def_1ab9be89a916ee5904381e10da10e5e8e9" prot="public" virt="non-virtual"><scope>SPI_TypeDef</scope><name>I2SPR</name></member>
      <member refid="struct_s_p_i___type_def_1a2cf9dcd9008924334f20f0dc6b57042e" prot="public" virt="non-virtual"><scope>SPI_TypeDef</scope><name>RXCRCR</name></member>
      <member refid="struct_s_p_i___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360" prot="public" virt="non-virtual"><scope>SPI_TypeDef</scope><name>SR</name></member>
      <member refid="struct_s_p_i___type_def_1ab4e4328504fd66285df8264d410deefd" prot="public" virt="non-virtual"><scope>SPI_TypeDef</scope><name>TXCRCR</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
