

================================================================
== Vitis HLS Report for 'StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1'
================================================================
* Date:           Fri Nov  8 14:17:43 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_StreamingMaxPool_hls_2
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.748 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54|  0.540 us|  0.540 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_147_1  |       52|       52|         1|          1|          1|    52|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       8|     51|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln147_fu_302_p2   |         +|   0|  0|  14|           6|           1|
    |icmp_ln147_fu_296_p2  |      icmp|   0|  0|  10|           6|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  24|          12|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    6|         12|
    |i_fu_60               |   9|          2|    6|         12|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   13|         26|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_60      |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1|  return value|
|buf_V_address0     |  out|    6|   ap_memory|                                                 buf_V|         array|
|buf_V_ce0          |  out|    1|   ap_memory|                                                 buf_V|         array|
|buf_V_we0          |  out|    1|   ap_memory|                                                 buf_V|         array|
|buf_V_d0           |  out|    3|   ap_memory|                                                 buf_V|         array|
|buf_V_1_address0   |  out|    6|   ap_memory|                                               buf_V_1|         array|
|buf_V_1_ce0        |  out|    1|   ap_memory|                                               buf_V_1|         array|
|buf_V_1_we0        |  out|    1|   ap_memory|                                               buf_V_1|         array|
|buf_V_1_d0         |  out|    3|   ap_memory|                                               buf_V_1|         array|
|buf_V_2_address0   |  out|    6|   ap_memory|                                               buf_V_2|         array|
|buf_V_2_ce0        |  out|    1|   ap_memory|                                               buf_V_2|         array|
|buf_V_2_we0        |  out|    1|   ap_memory|                                               buf_V_2|         array|
|buf_V_2_d0         |  out|    3|   ap_memory|                                               buf_V_2|         array|
|buf_V_3_address0   |  out|    6|   ap_memory|                                               buf_V_3|         array|
|buf_V_3_ce0        |  out|    1|   ap_memory|                                               buf_V_3|         array|
|buf_V_3_we0        |  out|    1|   ap_memory|                                               buf_V_3|         array|
|buf_V_3_d0         |  out|    3|   ap_memory|                                               buf_V_3|         array|
|buf_V_4_address0   |  out|    6|   ap_memory|                                               buf_V_4|         array|
|buf_V_4_ce0        |  out|    1|   ap_memory|                                               buf_V_4|         array|
|buf_V_4_we0        |  out|    1|   ap_memory|                                               buf_V_4|         array|
|buf_V_4_d0         |  out|    3|   ap_memory|                                               buf_V_4|         array|
|buf_V_5_address0   |  out|    6|   ap_memory|                                               buf_V_5|         array|
|buf_V_5_ce0        |  out|    1|   ap_memory|                                               buf_V_5|         array|
|buf_V_5_we0        |  out|    1|   ap_memory|                                               buf_V_5|         array|
|buf_V_5_d0         |  out|    3|   ap_memory|                                               buf_V_5|         array|
|buf_V_6_address0   |  out|    6|   ap_memory|                                               buf_V_6|         array|
|buf_V_6_ce0        |  out|    1|   ap_memory|                                               buf_V_6|         array|
|buf_V_6_we0        |  out|    1|   ap_memory|                                               buf_V_6|         array|
|buf_V_6_d0         |  out|    3|   ap_memory|                                               buf_V_6|         array|
|buf_V_7_address0   |  out|    6|   ap_memory|                                               buf_V_7|         array|
|buf_V_7_ce0        |  out|    1|   ap_memory|                                               buf_V_7|         array|
|buf_V_7_we0        |  out|    1|   ap_memory|                                               buf_V_7|         array|
|buf_V_7_d0         |  out|    3|   ap_memory|                                               buf_V_7|         array|
|buf_V_8_address0   |  out|    6|   ap_memory|                                               buf_V_8|         array|
|buf_V_8_ce0        |  out|    1|   ap_memory|                                               buf_V_8|         array|
|buf_V_8_we0        |  out|    1|   ap_memory|                                               buf_V_8|         array|
|buf_V_8_d0         |  out|    3|   ap_memory|                                               buf_V_8|         array|
|buf_V_9_address0   |  out|    6|   ap_memory|                                               buf_V_9|         array|
|buf_V_9_ce0        |  out|    1|   ap_memory|                                               buf_V_9|         array|
|buf_V_9_we0        |  out|    1|   ap_memory|                                               buf_V_9|         array|
|buf_V_9_d0         |  out|    3|   ap_memory|                                               buf_V_9|         array|
|buf_V_10_address0  |  out|    6|   ap_memory|                                              buf_V_10|         array|
|buf_V_10_ce0       |  out|    1|   ap_memory|                                              buf_V_10|         array|
|buf_V_10_we0       |  out|    1|   ap_memory|                                              buf_V_10|         array|
|buf_V_10_d0        |  out|    3|   ap_memory|                                              buf_V_10|         array|
|buf_V_11_address0  |  out|    6|   ap_memory|                                              buf_V_11|         array|
|buf_V_11_ce0       |  out|    1|   ap_memory|                                              buf_V_11|         array|
|buf_V_11_we0       |  out|    1|   ap_memory|                                              buf_V_11|         array|
|buf_V_11_d0        |  out|    3|   ap_memory|                                              buf_V_11|         array|
|buf_V_12_address0  |  out|    6|   ap_memory|                                              buf_V_12|         array|
|buf_V_12_ce0       |  out|    1|   ap_memory|                                              buf_V_12|         array|
|buf_V_12_we0       |  out|    1|   ap_memory|                                              buf_V_12|         array|
|buf_V_12_d0        |  out|    3|   ap_memory|                                              buf_V_12|         array|
|buf_V_13_address0  |  out|    6|   ap_memory|                                              buf_V_13|         array|
|buf_V_13_ce0       |  out|    1|   ap_memory|                                              buf_V_13|         array|
|buf_V_13_we0       |  out|    1|   ap_memory|                                              buf_V_13|         array|
|buf_V_13_d0        |  out|    3|   ap_memory|                                              buf_V_13|         array|
|buf_V_14_address0  |  out|    6|   ap_memory|                                              buf_V_14|         array|
|buf_V_14_ce0       |  out|    1|   ap_memory|                                              buf_V_14|         array|
|buf_V_14_we0       |  out|    1|   ap_memory|                                              buf_V_14|         array|
|buf_V_14_d0        |  out|    3|   ap_memory|                                              buf_V_14|         array|
|buf_V_15_address0  |  out|    6|   ap_memory|                                              buf_V_15|         array|
|buf_V_15_ce0       |  out|    1|   ap_memory|                                              buf_V_15|         array|
|buf_V_15_we0       |  out|    1|   ap_memory|                                              buf_V_15|         array|
|buf_V_15_d0        |  out|    3|   ap_memory|                                              buf_V_15|         array|
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+

