################################################################################
#
# Design name:  vga_lcd_1_placed_w_32X
#
# Created by icc2 write_sdc on Mon Nov  6 13:54:31 2023
#
################################################################################

set sdc_version 2.1
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA

################################################################################
#
# Units
# time_unit               : 1e-09
# resistance_unit         : 1000000
# capacitive_load_unit    : 1e-15
# voltage_unit            : 1
# current_unit            : 1e-06
# power_unit              : 1e-12
################################################################################


# Mode: func
# Corner: slow
# Scenario: func_slow

# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 121
create_clock -name MY_CLK -period 9.38 -waveform {0 4.69} [get_ports {MY_CLK}]
set_propagated_clock [get_clocks {MY_CLK}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 125; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 126; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 127; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 128
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_color_proc_DataBuffer_reg/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 125; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 126; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 127; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 128
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_color_proc_DataBuffer_reg/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 125; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 126; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 127; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 128
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_color_proc_DataBuffer_reg/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 129; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 130; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 131; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 132
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_color_proc_Ba_reg/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 129; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 130; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 131; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 132
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_color_proc_Ba_reg/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 129; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 130; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 131; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 132
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_color_proc_Ba_reg/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 133; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 134; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 135; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 136
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_vtgen_ver_gen_Done_reg/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 133; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 134; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 135; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 136
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_vtgen_ver_gen_Done_reg/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 133; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 134; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 135; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 136
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_vtgen_ver_gen_Done_reg/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 137; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 138; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 139; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 140
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_hgate_div_cnt_reg/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 137; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 138; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 139; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 140
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_hgate_div_cnt_reg/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 137; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 138; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 139; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 140
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_hgate_div_cnt_reg/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 141; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 142; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 143; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 144
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_vmemA_reg/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 141; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 142; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 143; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 144
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_vmemA_reg/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 141; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 142; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 143; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 144
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_vmemA_reg/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 145; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 146; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 147; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 148
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_672/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 145; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 146; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 147; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 148
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_672/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 145; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 146; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 147; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 148
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_672/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 149; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 150; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 151; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 152
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_671/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 149; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 150; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 151; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 152
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_671/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 149; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 150; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 151; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 152
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_671/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 153; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 154; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 155; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 156
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_vtim_reg/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 153; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 154; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 155; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 156
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_vtim_reg/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 153; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 154; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 155; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 156
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_vtim_reg/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 157; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 158; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 159; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 160
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_VBARa_reg/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 157; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 158; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 159; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 160
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_VBARa_reg/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 157; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 158; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 159; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 160
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_VBARa_reg/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 161; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 162; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 163; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 164
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_670/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 161; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 162; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 163; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 164
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_670/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 161; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 162; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 163; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 164
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_670/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 165; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 166; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 167; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 168
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_ctrl_reg/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 165; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 166; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 167; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 168
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_ctrl_reg/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 165; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 166; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 167; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 168
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_ctrl_reg/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 169; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 170; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 171; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 172
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_669/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 169; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 170; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 171; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 172
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_669/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 169; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 170; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 171; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 172
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_669/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 173; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 174; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 175; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 176
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_668/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 173; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 174; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 175; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 176
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_668/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 173; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 174; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 175; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 176
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_668/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 177; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 178; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 179; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 180
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_VBARb_reg/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 177; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 178; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 179; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 180
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_VBARb_reg/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 177; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 178; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 179; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 180
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_VBARb_reg/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 181; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 182; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 183; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 184
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_htim_reg/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 181; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 182; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 183; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 184
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_htim_reg/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 181; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 182; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 183; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 184
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_htim_reg/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 185; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 186; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 187; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 188
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_667/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 185; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 186; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 187; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 188
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_667/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 185; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 186; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 187; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 188
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_667/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 189; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 190; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 191; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 192
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_hvlen_reg/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 189; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 190; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 191; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 192
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_hvlen_reg/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 189; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 190; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 191; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 192
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_hvlen_reg/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 193; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 194; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 195; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 196
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_cursor1_xy_reg/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 193; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 194; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 195; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 196
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_cursor1_xy_reg/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 193; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 194; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 195; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 196
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_cursor1_xy_reg/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 197; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 198; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 199; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 200
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_cursor0_xy_reg/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 197; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 198; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 199; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 200
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_cursor0_xy_reg/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 197; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 198; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 199; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 200
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbs_cursor0_xy_reg/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 201; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 202; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 203; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 204
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_666/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 201; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 202; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 203; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 204
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_666/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 201; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 202; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 203; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 204
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_666/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 205; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 206; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 207; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 208
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_665/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 205; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 206; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 207; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 208
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_665/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 205; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 206; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 207; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 208
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_665/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 209; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 210; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 211; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 212
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_664/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 209; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 210; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 211; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 212
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_664/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 209; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 210; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 211; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 212
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_664/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 213; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 214; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 215; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 216
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_663/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 213; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 214; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 215; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 216
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_663/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 213; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 214; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 215; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 216
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_663/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 217; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 218; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 219; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 220
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_1_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 217; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 218; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 219; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 220
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_1_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 217; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 218; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 219; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 220
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_1_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 221; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 222; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 223; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 224
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_0_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 221; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 222; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 223; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 224
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_0_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 221; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 222; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 223; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 224
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_0_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 225; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 226; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 227; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 228
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_662/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 225; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 226; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 227; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 228
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_662/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 225; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 226; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 227; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 228
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_662/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 229; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 230; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 231; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 232
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_3_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 229; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 230; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 231; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 232
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_3_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 229; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 230; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 231; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 232
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_3_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 233; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 234; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 235; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 236
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_2_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 233; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 234; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 235; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 236
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_2_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 233; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 234; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 235; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 236
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_2_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 237; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 238; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 239; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 240
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_661/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 237; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 238; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 239; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 240
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_661/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 237; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 238; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 239; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 240
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_661/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 241; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 242; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 243; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 244
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_660/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 241; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 242; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 243; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 244
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_660/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 241; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 242; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 243; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 244
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_660/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 245; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 246; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 247; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 248
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_5_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 245; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 246; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 247; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 248
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_5_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 245; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 246; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 247; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 248
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_5_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 249; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 250; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 251; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 252
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_4_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 249; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 250; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 251; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 252
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_4_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 249; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 250; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 251; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 252
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_4_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 253; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 254; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 255; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 256
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_659/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 253; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 254; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 255; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 256
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_659/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 253; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 254; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 255; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 256
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_659/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 257; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 258; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 259; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 260
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_7_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 257; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 258; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 259; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 260
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_7_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 257; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 258; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 259; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 260
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_7_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 261; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 262; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 263; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 264
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_6_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 261; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 262; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 263; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 264
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_6_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 261; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 262; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 263; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 264
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_6_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 265; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 266; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 267; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 268
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_658/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 265; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 266; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 267; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 268
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_658/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 265; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 266; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 267; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 268
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_658/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 269; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 270; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 271; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 272
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_657/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 269; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 270; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 271; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 272
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_657/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 269; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 270; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 271; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 272
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_657/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 273; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 274; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 275; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 276
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_656/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 273; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 274; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 275; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 276
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_656/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 273; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 274; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 275; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 276
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_656/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 277; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 278; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 279; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 280
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_9_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 277; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 278; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 279; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 280
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_9_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 277; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 278; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 279; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 280
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_9_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 281; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 282; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 283; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 284
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_8_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 281; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 282; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 283; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 284
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_8_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 281; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 282; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 283; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 284
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_8_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 285; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 286; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 287; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 288
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_655/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 285; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 286; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 287; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 288
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_655/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 285; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 286; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 287; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 288
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_655/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 289; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 290; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 291; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 292
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_11_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 289; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 290; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 291; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 292
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_11_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 289; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 290; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 291; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 292
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_11_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 293; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 294; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 295; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 296
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_10_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 293; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 294; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 295; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 296
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_10_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 293; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 294; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 295; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 296
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_10_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 297; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 298; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 299; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 300
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_654/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 297; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 298; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 299; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 300
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_654/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 297; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 298; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 299; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 300
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_654/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 301; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 302; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 303; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 304
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_653/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 301; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 302; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 303; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 304
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_653/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 301; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 302; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 303; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 304
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_653/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 305; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 306; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 307; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 308
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_13_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 305; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 306; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 307; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 308
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_13_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 305; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 306; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 307; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 308
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_13_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 309; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 310; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 311; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 312
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_12_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 309; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 310; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 311; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 312
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_12_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 309; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 310; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 311; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 312
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_12_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 313; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 314; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 315; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 316
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_652/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 313; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 314; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 315; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 316
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_652/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 313; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 314; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 315; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 316
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_652/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 317; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 318; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 319; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 320
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_15_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 317; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 318; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 319; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 320
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_15_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 317; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 318; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 319; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 320
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_15_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 321; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 322; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 323; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 324
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_14_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 321; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 322; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 323; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 324
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_14_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 321; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 322; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 323; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 324
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_wbm_data_fifo_mem_reg_14_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 325; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 326; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 327; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 328
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_651/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 325; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 326; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 327; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 328
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_651/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 325; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 326; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 327; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 328
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_651/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 329; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 330; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 331; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 332
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_650/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 329; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 330; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 331; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 332
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_650/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 329; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 330; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 331; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 332
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_650/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 333; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 334; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 335; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 336
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_649/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 333; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 334; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 335; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 336
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_649/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 333; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 334; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 335; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 336
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_649/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 337; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 338; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 339; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 340
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_648/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 337; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 338; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 339; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 340
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_648/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 337; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 338; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 339; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 340
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_648/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 341; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 342; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 343; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 344
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_1_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 341; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 342; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 343; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 344
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_1_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 341; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 342; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 343; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 344
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_1_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 345; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 346; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 347; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 348
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_0_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 345; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 346; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 347; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 348
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_0_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 345; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 346; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 347; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 348
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_0_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 349; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 350; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 351; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 352
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_647/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 349; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 350; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 351; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 352
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_647/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 349; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 350; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 351; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 352
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_647/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 353; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 354; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 355; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 356
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_3_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 353; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 354; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 355; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 356
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_3_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 353; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 354; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 355; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 356
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_3_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 357; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 358; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 359; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 360
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_2_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 357; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 358; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 359; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 360
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_2_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 357; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 358; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 359; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 360
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_2_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 361; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 362; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 363; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 364
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_646/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 361; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 362; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 363; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 364
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_646/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 361; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 362; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 363; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 364
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_646/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 365; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 366; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 367; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 368
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_645/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 365; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 366; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 367; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 368
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_645/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 365; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 366; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 367; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 368
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_645/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 369; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 370; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 371; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 372
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_5_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 369; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 370; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 371; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 372
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_5_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 369; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 370; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 371; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 372
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_5_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 373; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 374; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 375; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 376
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_4_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 373; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 374; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 375; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 376
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_4_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 373; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 374; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 375; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 376
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_4_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 377; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 378; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 379; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 380
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_644/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 377; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 378; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 379; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 380
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_644/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 377; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 378; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 379; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 380
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_644/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 381; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 382; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 383; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 384
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_7_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 381; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 382; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 383; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 384
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_7_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 381; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 382; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 383; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 384
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_7_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 385; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 386; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 387; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 388
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_6_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 385; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 386; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 387; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 388
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_6_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 385; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 386; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 387; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 388
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_6_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 389; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 390; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 391; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 392
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_643/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 389; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 390; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 391; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 392
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_643/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 389; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 390; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 391; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 392
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_643/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 393; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 394; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 395; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 396
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_642/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 393; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 394; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 395; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 396
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_642/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 393; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 394; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 395; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 396
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_642/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 397; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 398; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 399; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 400
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_641/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 397; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 398; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 399; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 400
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_641/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 397; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 398; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 399; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 400
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_641/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 401; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 402; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 403; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 404
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_9_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 401; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 402; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 403; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 404
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_9_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 401; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 402; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 403; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 404
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_9_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 405; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 406; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 407; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 408
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_8_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 405; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 406; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 407; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 408
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_8_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 405; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 406; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 407; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 408
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_8_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 409; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 410; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 411; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 412
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_640/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 409; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 410; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 411; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 412
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_640/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 409; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 410; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 411; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 412
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_640/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 413; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 414; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 415; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 416
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_11_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 413; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 414; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 415; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 416
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_11_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 413; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 414; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 415; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 416
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_11_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 417; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 418; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 419; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 420
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_10_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 417; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 418; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 419; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 420
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_10_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 417; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 418; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 419; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 420
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_10_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 421; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 422; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 423; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 424
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_639/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 421; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 422; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 423; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 424
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_639/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 421; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 422; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 423; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 424
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_639/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 425; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 426; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 427; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 428
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_638/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 425; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 426; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 427; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 428
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_638/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 425; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 426; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 427; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 428
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_638/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 429; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 430; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 431; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 432
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_13_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 429; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 430; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 431; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 432
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_13_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 429; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 430; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 431; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 432
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_13_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 433; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 434; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 435; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 436
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_12_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 433; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 434; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 435; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 436
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_12_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 433; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 434; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 435; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 436
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_12_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 437; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 438; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 439; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 440
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_637/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 437; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 438; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 439; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 440
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_637/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 437; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 438; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 439; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 440
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_637/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 441; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 442; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 443; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 444
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_15_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 441; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 442; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 443; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 444
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_15_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 441; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 442; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 443; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 444
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_15_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 445; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 446; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 447; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 448
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_14_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 445; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 446; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 447; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 448
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_14_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 445; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 446; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 447; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 448
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_pixel_generator_rgb_fifo_mem_reg_14_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 449; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 450; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 451; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 452
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_636/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 449; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 450; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 451; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 452
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_636/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 449; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 450; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 451; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 452
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_636/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 453; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 454; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 455; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 456
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_635/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 453; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 454; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 455; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 456
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_635/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 453; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 454; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 455; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 456
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_635/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 457; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 458; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 459; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 460
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_634/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 457; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 458; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 459; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 460
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_634/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 457; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 458; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 459; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 460
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_634/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 461; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 462; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 463; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 464
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_633/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 461; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 462; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 463; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 464
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_633/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 461; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 462; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 463; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 464
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_633/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 465; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 466; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 467; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 468
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_632/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 465; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 466; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 467; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 468
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_632/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 465; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 466; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 467; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 468
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_632/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 469; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 470; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 471; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 472
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_631/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 469; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 470; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 471; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 472
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_631/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 469; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 470; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 471; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 472
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_631/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 473; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 474; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 475; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 476
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_630/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 473; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 474; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 475; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 476
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_630/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 473; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 474; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 475; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 476
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_630/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 477; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 478; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 479; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 480
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_1_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 477; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 478; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 479; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 480
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_1_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 477; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 478; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 479; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 480
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_1_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 481; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 482; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 483; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 484
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_0_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 481; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 482; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 483; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 484
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_0_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 481; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 482; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 483; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 484
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_0_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 485; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 486; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 487; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 488
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_629/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 485; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 486; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 487; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 488
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_629/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 485; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 486; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 487; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 488
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_629/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 489; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 490; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 491; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 492
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_3_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 489; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 490; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 491; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 492
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_3_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 489; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 490; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 491; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 492
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_3_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 493; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 494; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 495; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 496
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_2_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 493; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 494; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 495; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 496
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_2_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 493; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 494; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 495; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 496
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_2_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 497; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 498; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 499; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 500
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_628/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 497; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 498; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 499; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 500
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_628/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 497; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 498; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 499; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 500
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_628/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 501; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 502; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 503; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 504
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_627/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 501; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 502; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 503; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 504
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_627/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 501; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 502; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 503; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 504
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_627/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 505; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 506; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 507; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 508
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_5_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 505; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 506; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 507; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 508
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_5_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 505; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 506; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 507; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 508
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_5_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 509; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 510; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 511; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 512
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_4_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 509; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 510; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 511; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 512
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_4_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 509; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 510; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 511; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 512
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_4_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 513; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 514; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 515; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 516
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_626/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 513; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 514; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 515; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 516
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_626/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 513; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 514; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 515; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 516
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_626/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 517; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 518; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 519; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 520
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_7_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 517; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 518; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 519; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 520
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_7_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 517; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 518; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 519; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 520
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_7_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 521; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 522; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 523; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 524
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_6_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 521; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 522; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 523; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 524
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_6_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 521; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 522; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 523; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 524
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_6_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 525; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 526; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 527; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 528
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_625/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 525; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 526; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 527; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 528
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_625/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 525; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 526; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 527; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 528
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_625/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 529; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 530; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 531; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 532
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_624/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 529; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 530; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 531; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 532
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_624/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 529; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 530; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 531; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 532
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_624/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 533; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 534; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 535; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 536
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_623/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 533; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 534; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 535; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 536
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_623/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 533; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 534; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 535; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 536
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_623/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 537; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 538; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 539; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 540
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_9_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 537; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 538; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 539; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 540
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_9_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 537; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 538; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 539; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 540
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_9_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 541; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 542; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 543; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 544
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_8_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 541; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 542; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 543; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 544
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_8_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 541; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 542; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 543; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 544
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_8_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 545; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 546; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 547; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 548
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_622/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 545; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 546; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 547; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 548
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_622/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 545; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 546; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 547; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 548
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_622/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 549; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 550; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 551; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 552
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_11_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 549; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 550; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 551; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 552
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_11_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 549; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 550; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 551; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 552
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_11_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 553; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 554; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 555; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 556
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_10_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 553; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 554; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 555; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 556
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_10_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 553; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 554; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 555; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 556
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_10_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 557; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 558; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 559; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 560
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_621/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 557; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 558; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 559; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 560
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_621/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 557; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 558; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 559; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 560
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_621/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 561; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 562; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 563; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 564
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_620/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 561; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 562; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 563; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 564
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_620/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 561; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 562; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 563; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 564
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_620/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 565; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 566; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 567; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 568
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_13_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 565; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 566; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 567; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 568
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_13_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 565; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 566; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 567; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 568
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_13_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 569; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 570; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 571; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 572
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_12_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 569; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 570; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 571; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 572
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_12_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 569; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 570; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 571; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 572
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_12_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 573; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 574; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 575; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 576
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_619/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 573; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 574; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 575; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 576
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_619/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 573; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 574; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 575; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 576
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_619/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 577; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 578; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 579; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 580
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_15_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 577; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 578; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 579; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 580
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_15_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 577; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 578; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 579; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 580
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_15_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 581; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 582; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 583; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 584
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_14_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 581; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 582; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 583; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 584
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_14_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 581; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 582; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 583; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 584
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_14_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 585; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 586; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 587; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 588
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_618/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 585; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 586; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 587; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 588
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_618/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 585; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 586; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 587; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 588
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_618/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 589; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 590; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 591; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 592
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_617/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 589; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 590; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 591; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 592
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_617/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 589; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 590; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 591; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 592
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_617/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 593; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 594; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 595; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 596
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_616/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 593; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 594; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 595; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 596
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_616/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 593; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 594; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 595; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 596
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_616/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 597; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 598; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 599; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 600
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_615/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 597; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 598; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 599; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 600
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_615/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 597; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 598; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 599; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 600
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_615/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 601; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 602; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 603; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 604
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_17_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 601; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 602; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 603; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 604
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_17_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 601; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 602; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 603; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 604
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_17_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 605; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 606; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 607; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 608
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_16_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 605; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 606; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 607; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 608
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_16_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 605; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 606; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 607; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 608
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_16_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 609; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 610; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 611; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 612
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_614/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 609; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 610; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 611; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 612
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_614/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 609; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 610; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 611; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 612
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_614/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 613; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 614; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 615; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 616
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_19_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 613; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 614; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 615; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 616
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_19_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 613; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 614; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 615; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 616
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_19_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 617; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 618; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 619; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 620
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_18_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 617; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 618; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 619; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 620
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_18_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 617; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 618; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 619; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 620
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_18_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 621; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 622; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 623; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 624
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_613/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 621; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 622; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 623; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 624
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_613/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 621; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 622; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 623; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 624
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_613/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 625; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 626; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 627; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 628
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_612/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 625; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 626; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 627; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 628
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_612/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 625; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 626; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 627; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 628
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_612/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 629; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 630; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 631; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 632
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_21_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 629; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 630; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 631; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 632
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_21_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 629; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 630; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 631; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 632
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_21_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 633; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 634; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 635; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 636
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_20_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 633; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 634; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 635; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 636
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_20_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 633; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 634; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 635; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 636
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_20_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 637; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 638; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 639; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 640
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_611/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 637; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 638; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 639; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 640
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_611/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 637; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 638; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 639; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 640
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_611/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 641; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 642; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 643; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 644
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_23_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 641; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 642; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 643; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 644
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_23_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 641; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 642; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 643; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 644
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_23_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 645; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 646; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 647; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 648
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_22_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 645; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 646; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 647; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 648
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_22_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 645; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 646; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 647; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 648
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_22_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 649; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 650; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 651; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 652
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_610/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 649; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 650; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 651; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 652
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_610/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 649; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 650; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 651; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 652
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_610/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 653; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 654; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 655; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 656
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_609/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 653; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 654; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 655; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 656
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_609/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 653; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 654; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 655; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 656
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_609/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 657; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 658; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 659; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 660
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_608/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 657; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 658; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 659; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 660
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_608/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 657; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 658; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 659; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 660
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_608/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 661; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 662; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 663; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 664
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_25_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 661; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 662; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 663; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 664
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_25_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 661; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 662; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 663; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 664
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_25_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 665; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 666; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 667; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 668
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_24_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 665; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 666; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 667; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 668
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_24_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 665; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 666; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 667; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 668
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_24_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 669; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 670; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 671; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 672
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_607/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 669; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 670; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 671; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 672
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_607/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 669; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 670; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 671; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 672
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_607/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 673; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 674; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 675; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 676
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_27_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 673; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 674; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 675; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 676
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_27_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 673; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 674; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 675; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 676
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_27_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 677; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 678; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 679; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 680
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_26_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 677; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 678; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 679; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 680
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_26_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 677; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 678; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 679; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 680
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_26_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 681; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 682; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 683; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 684
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_606/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 681; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 682; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 683; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 684
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_606/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 681; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 682; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 683; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 684
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_606/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 685; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 686; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 687; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 688
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_605/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 685; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 686; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 687; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 688
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_605/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 685; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 686; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 687; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 688
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_605/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 689; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 690; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 691; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 692
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_29_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 689; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 690; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 691; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 692
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_29_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 689; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 690; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 691; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 692
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_29_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 693; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 694; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 695; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 696
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_28_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 693; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 694; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 695; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 696
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_28_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 693; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 694; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 695; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 696
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_28_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 697; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 698; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 699; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 700
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_604/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 697; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 698; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 699; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 700
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_604/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 697; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 698; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 699; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 700
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_604/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 701; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 702; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 703; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 704
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_31_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 701; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 702; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 703; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 704
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_31_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 701; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 702; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 703; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 704
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_31_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 705; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 706; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 707; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 708
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_30_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 705; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 706; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 707; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 708
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_30_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 705; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 706; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 707; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 708
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_30_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 709; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 710; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 711; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 712
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_603/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 709; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 710; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 711; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 712
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_603/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 709; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 710; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 711; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 712
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_603/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 713; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 714; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 715; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 716
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_602/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 713; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 714; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 715; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 716
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_602/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 713; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 714; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 715; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 716
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_602/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 717; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 718; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 719; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 720
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_601/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 717; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 718; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 719; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 720
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_601/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 717; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 718; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 719; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 720
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_601/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 721; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 722; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 723; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 724
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_600/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 721; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 722; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 723; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 724
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_600/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 721; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 722; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 723; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 724
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_600/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 725; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 726; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 727; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 728
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_599/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 725; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 726; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 727; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 728
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_599/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 725; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 726; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 727; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 728
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_599/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 729; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 730; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 731; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 732
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_33_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 729; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 730; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 731; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 732
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_33_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 729; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 730; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 731; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 732
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_33_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 733; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 734; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 735; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 736
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_32_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 733; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 734; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 735; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 736
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_32_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 733; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 734; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 735; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 736
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_32_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 737; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 738; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 739; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 740
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_598/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 737; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 738; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 739; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 740
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_598/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 737; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 738; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 739; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 740
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_598/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 741; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 742; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 743; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 744
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_35_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 741; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 742; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 743; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 744
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_35_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 741; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 742; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 743; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 744
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_35_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 745; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 746; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 747; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 748
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_34_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 745; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 746; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 747; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 748
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_34_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 745; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 746; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 747; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 748
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_34_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 749; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 750; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 751; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 752
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_597/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 749; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 750; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 751; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 752
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_597/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 749; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 750; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 751; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 752
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_597/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 753; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 754; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 755; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 756
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_596/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 753; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 754; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 755; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 756
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_596/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 753; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 754; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 755; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 756
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_596/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 757; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 758; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 759; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 760
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_37_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 757; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 758; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 759; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 760
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_37_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 757; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 758; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 759; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 760
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_37_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 761; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 762; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 763; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 764
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_36_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 761; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 762; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 763; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 764
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_36_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 761; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 762; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 763; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 764
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_36_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 765; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 766; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 767; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 768
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_595/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 765; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 766; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 767; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 768
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_595/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 765; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 766; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 767; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 768
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_595/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 769; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 770; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 771; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 772
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_39_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 769; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 770; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 771; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 772
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_39_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 769; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 770; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 771; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 772
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_39_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 773; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 774; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 775; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 776
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_38_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 773; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 774; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 775; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 776
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_38_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 773; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 774; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 775; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 776
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_38_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 777; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 778; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 779; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 780
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_594/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 777; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 778; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 779; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 780
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_594/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 777; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 778; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 779; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 780
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_594/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 781; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 782; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 783; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 784
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_593/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 781; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 782; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 783; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 784
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_593/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 781; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 782; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 783; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 784
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_593/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 785; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 786; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 787; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 788
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_592/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 785; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 786; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 787; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 788
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_592/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 785; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 786; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 787; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 788
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_592/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 789; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 790; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 791; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 792
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_41_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 789; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 790; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 791; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 792
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_41_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 789; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 790; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 791; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 792
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_41_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 793; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 794; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 795; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 796
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_40_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 793; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 794; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 795; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 796
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_40_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 793; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 794; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 795; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 796
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_40_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 797; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 798; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 799; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 800
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_591/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 797; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 798; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 799; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 800
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_591/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 797; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 798; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 799; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 800
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_591/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 801; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 802; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 803; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 804
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_43_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 801; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 802; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 803; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 804
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_43_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 801; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 802; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 803; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 804
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_43_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 805; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 806; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 807; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 808
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_42_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 805; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 806; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 807; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 808
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_42_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 805; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 806; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 807; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 808
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_42_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 809; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 810; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 811; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 812
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_590/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 809; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 810; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 811; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 812
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_590/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 809; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 810; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 811; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 812
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_590/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 813; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 814; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 815; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 816
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_589/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 813; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 814; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 815; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 816
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_589/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 813; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 814; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 815; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 816
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_589/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 817; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 818; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 819; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 820
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_45_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 817; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 818; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 819; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 820
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_45_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 817; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 818; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 819; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 820
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_45_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 821; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 822; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 823; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 824
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_44_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 821; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 822; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 823; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 824
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_44_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 821; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 822; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 823; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 824
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_44_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 825; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 826; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 827; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 828
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_588/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 825; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 826; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 827; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 828
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_588/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 825; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 826; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 827; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 828
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_588/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 829; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 830; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 831; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 832
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_47_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 829; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 830; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 831; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 832
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_47_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 829; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 830; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 831; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 832
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_47_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 833; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 834; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 835; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 836
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_46_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 833; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 834; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 835; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 836
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_46_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 833; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 834; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 835; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 836
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_46_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 837; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 838; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 839; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 840
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_587/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 837; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 838; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 839; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 840
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_587/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 837; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 838; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 839; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 840
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_587/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 841; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 842; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 843; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 844
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_586/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 841; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 842; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 843; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 844
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_586/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 841; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 842; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 843; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 844
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_586/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 845; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 846; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 847; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 848
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_585/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 845; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 846; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 847; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 848
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_585/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 845; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 846; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 847; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 848
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_585/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 849; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 850; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 851; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 852
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_584/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 849; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 850; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 851; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 852
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_584/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 849; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 850; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 851; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 852
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_584/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 853; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 854; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 855; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 856
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_49_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 853; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 854; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 855; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 856
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_49_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 853; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 854; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 855; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 856
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_49_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 857; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 858; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 859; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 860
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_48_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 857; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 858; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 859; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 860
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_48_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 857; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 858; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 859; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 860
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_48_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 861; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 862; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 863; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 864
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_583/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 861; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 862; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 863; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 864
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_583/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 861; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 862; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 863; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 864
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_583/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 865; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 866; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 867; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 868
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_51_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 865; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 866; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 867; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 868
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_51_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 865; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 866; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 867; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 868
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_51_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 869; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 870; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 871; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 872
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_50_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 869; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 870; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 871; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 872
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_50_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 869; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 870; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 871; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 872
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_50_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 873; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 874; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 875; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 876
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_582/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 873; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 874; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 875; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 876
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_582/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 873; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 874; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 875; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 876
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_582/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 877; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 878; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 879; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 880
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_581/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 877; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 878; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 879; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 880
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_581/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 877; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 878; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 879; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 880
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_581/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 881; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 882; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 883; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 884
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_53_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 881; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 882; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 883; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 884
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_53_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 881; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 882; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 883; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 884
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_53_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 885; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 886; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 887; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 888
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_52_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 885; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 886; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 887; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 888
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_52_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 885; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 886; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 887; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 888
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_52_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 889; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 890; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 891; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 892
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_580/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 889; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 890; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 891; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 892
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_580/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 889; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 890; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 891; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 892
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_580/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 893; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 894; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 895; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 896
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_55_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 893; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 894; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 895; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 896
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_55_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 893; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 894; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 895; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 896
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_55_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 897; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 898; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 899; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 900
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_54_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 897; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 898; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 899; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 900
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_54_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 897; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 898; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 899; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 900
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_54_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 901; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 902; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 903; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 904
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_579/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 901; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 902; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 903; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 904
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_579/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 901; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 902; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 903; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 904
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_579/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 905; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 906; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 907; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 908
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_578/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 905; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 906; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 907; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 908
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_578/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 905; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 906; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 907; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 908
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_578/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 909; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 910; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 911; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 912
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_577/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 909; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 910; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 911; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 912
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_577/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 909; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 910; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 911; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 912
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_577/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 913; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 914; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 915; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 916
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_57_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 913; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 914; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 915; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 916
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_57_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 913; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 914; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 915; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 916
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_57_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 917; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 918; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 919; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 920
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_56_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 917; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 918; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 919; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 920
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_56_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 917; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 918; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 919; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 920
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_56_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 921; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 922; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 923; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 924
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_576/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 921; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 922; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 923; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 924
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_576/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 921; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 922; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 923; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 924
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_576/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 925; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 926; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 927; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 928
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_59_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 925; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 926; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 927; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 928
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_59_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 925; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 926; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 927; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 928
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_59_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 929; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 930; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 931; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 932
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_58_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 929; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 930; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 931; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 932
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_58_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 929; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 930; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 931; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 932
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_58_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 933; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 934; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 935; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 936
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_575/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 933; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 934; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 935; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 936
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_575/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 933; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 934; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 935; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 936
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_575/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 937; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 938; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 939; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 940
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_574/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 937; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 938; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 939; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 940
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_574/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 937; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 938; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 939; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 940
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_574/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 941; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 942; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 943; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 944
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_61_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 941; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 942; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 943; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 944
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_61_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 941; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 942; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 943; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 944
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_61_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 945; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 946; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 947; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 948
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_60_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 945; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 946; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 947; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 948
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_60_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 945; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 946; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 947; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 948
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_60_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 949; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 950; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 951; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 952
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_573/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 949; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 950; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 951; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 952
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_573/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 949; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 950; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 951; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 952
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_573/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 953; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 954; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 955; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 956
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_63_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 953; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 954; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 955; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 956
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_63_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 953; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 954; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 955; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 956
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_63_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 957; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 958; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 959; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 960
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_62_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 957; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 958; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 959; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 960
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_62_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 957; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 958; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 959; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 960
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_62_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 961; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 962; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 963; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 964
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_572/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 961; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 962; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 963; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 964
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_572/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 961; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 962; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 963; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 964
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_572/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 965; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 966; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 967; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 968
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_571/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 965; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 966; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 967; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 968
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_571/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 965; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 966; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 967; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 968
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_571/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 969; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 970; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 971; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 972
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_570/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 969; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 970; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 971; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 972
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_570/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 969; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 970; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 971; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 972
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_570/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 973; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 974; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 975; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 976
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_569/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 973; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 974; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 975; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 976
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_569/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 973; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 974; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 975; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 976
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_569/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 977; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 978; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 979; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 980
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_568/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 977; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 978; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 979; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 980
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_568/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 977; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 978; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 979; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 980
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_568/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 981; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 982; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 983; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 984
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_567/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 981; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 982; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 983; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 984
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_567/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 981; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 982; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 983; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 984
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_567/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 985; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 986; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 987; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 988
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_65_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 985; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 986; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 987; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 988
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_65_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 985; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 986; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 987; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 988
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_65_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 989; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 990; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 991; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 992
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_64_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 989; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 990; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 991; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 992
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_64_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 989; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 990; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 991; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 992
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_64_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 993; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 994; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 995; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 996
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_566/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 993; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 994; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 995; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 996
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_566/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 993; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 994; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 995; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 996
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_566/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 997; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 998; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 999; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1000
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_67_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 997; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 998; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 999; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1000
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_67_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 997; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 998; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 999; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1000
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_67_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1001; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1002; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1003; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1004
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_66_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1001; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1002; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1003; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1004
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_66_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1001; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1002; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1003; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1004
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_66_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1005; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1006; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1007; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1008
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_565/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1005; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1006; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1007; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1008
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_565/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1005; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1006; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1007; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1008
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_565/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1009; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1010; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1011; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1012
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_564/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1009; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1010; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1011; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1012
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_564/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1009; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1010; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1011; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1012
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_564/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1013; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1014; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1015; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1016
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_69_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1013; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1014; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1015; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1016
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_69_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1013; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1014; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1015; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1016
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_69_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1017; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1018; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1019; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1020
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_68_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1017; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1018; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1019; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1020
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_68_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1017; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1018; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1019; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1020
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_68_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1021; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1022; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1023; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1024
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_563/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1021; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1022; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1023; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1024
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_563/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1021; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1022; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1023; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1024
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_563/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1025; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1026; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1027; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1028
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_71_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1025; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1026; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1027; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1028
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_71_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1025; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1026; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1027; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1028
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_71_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1029; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1030; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1031; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1032
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_70_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1029; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1030; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1031; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1032
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_70_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1029; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1030; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1031; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1032
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_70_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1033; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1034; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1035; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1036
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_562/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1033; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1034; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1035; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1036
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_562/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1033; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1034; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1035; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1036
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_562/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1037; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1038; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1039; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1040
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_561/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1037; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1038; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1039; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1040
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_561/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1037; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1038; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1039; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1040
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_561/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1041; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1042; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1043; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1044
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_560/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1041; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1042; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1043; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1044
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_560/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1041; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1042; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1043; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1044
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_560/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1045; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1046; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1047; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1048
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_73_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1045; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1046; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1047; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1048
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_73_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1045; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1046; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1047; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1048
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_73_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1049; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1050; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1051; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1052
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_72_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1049; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1050; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1051; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1052
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_72_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1049; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1050; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1051; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1052
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_72_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1053; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1054; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1055; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1056
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_559/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1053; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1054; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1055; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1056
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_559/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1053; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1054; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1055; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1056
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_559/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1057; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1058; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1059; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1060
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_75_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1057; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1058; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1059; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1060
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_75_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1057; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1058; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1059; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1060
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_75_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1061; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1062; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1063; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1064
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_74_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1061; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1062; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1063; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1064
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_74_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1061; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1062; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1063; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1064
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_74_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1065; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1066; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1067; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1068
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_558/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1065; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1066; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1067; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1068
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_558/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1065; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1066; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1067; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1068
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_558/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1069; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1070; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1071; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1072
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_557/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1069; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1070; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1071; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1072
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_557/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1069; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1070; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1071; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1072
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_557/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1073; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1074; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1075; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1076
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_77_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1073; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1074; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1075; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1076
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_77_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1073; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1074; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1075; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1076
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_77_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1077; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1078; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1079; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1080
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_76_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1077; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1078; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1079; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1080
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_76_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1077; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1078; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1079; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1080
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_76_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1081; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1082; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1083; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1084
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_556/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1081; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1082; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1083; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1084
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_556/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1081; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1082; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1083; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1084
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_556/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1085; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1086; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1087; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1088
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_79_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1085; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1086; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1087; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1088
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_79_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1085; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1086; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1087; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1088
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_79_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1089; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1090; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1091; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1092
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_78_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1089; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1090; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1091; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1092
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_78_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1089; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1090; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1091; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1092
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_78_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1093; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1094; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1095; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1096
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_555/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1093; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1094; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1095; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1096
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_555/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1093; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1094; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1095; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1096
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_555/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1097; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1098; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1099; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1100
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_554/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1097; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1098; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1099; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1100
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_554/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1097; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1098; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1099; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1100
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_554/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1101; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1102; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1103; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1104
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_553/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1101; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1102; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1103; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1104
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_553/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1101; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1102; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1103; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1104
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_553/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1105; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1106; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1107; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1108
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_552/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1105; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1106; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1107; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1108
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_552/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1105; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1106; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1107; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1108
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_552/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1109; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1110; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1111; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1112
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_81_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1109; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1110; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1111; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1112
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_81_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1109; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1110; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1111; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1112
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_81_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1113; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1114; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1115; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1116
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_80_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1113; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1114; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1115; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1116
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_80_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1113; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1114; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1115; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1116
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_80_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1117; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1118; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1119; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1120
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_551/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1117; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1118; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1119; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1120
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_551/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1117; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1118; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1119; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1120
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_551/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1121; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1122; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1123; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1124
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_83_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1121; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1122; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1123; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1124
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_83_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1121; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1122; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1123; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1124
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_83_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1125; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1126; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1127; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1128
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_82_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1125; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1126; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1127; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1128
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_82_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1125; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1126; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1127; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1128
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_82_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1129; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1130; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1131; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1132
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_550/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1129; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1130; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1131; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1132
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_550/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1129; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1130; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1131; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1132
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_550/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1133; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1134; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1135; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1136
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_549/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1133; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1134; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1135; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1136
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_549/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1133; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1134; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1135; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1136
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_549/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1137; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1138; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1139; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1140
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_85_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1137; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1138; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1139; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1140
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_85_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1137; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1138; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1139; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1140
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_85_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1141; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1142; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1143; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1144
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_84_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1141; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1142; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1143; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1144
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_84_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1141; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1142; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1143; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1144
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_84_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1145; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1146; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1147; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1148
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_548/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1145; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1146; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1147; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1148
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_548/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1145; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1146; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1147; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1148
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_548/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1149; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1150; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1151; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1152
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_87_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1149; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1150; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1151; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1152
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_87_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1149; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1150; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1151; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1152
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_87_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1153; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1154; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1155; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1156
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_86_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1153; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1154; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1155; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1156
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_86_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1153; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1154; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1155; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1156
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_86_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1157; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1158; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1159; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1160
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_547/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1157; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1158; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1159; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1160
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_547/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1157; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1158; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1159; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1160
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_547/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1161; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1162; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1163; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1164
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_546/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1161; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1162; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1163; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1164
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_546/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1161; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1162; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1163; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1164
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_546/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1165; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1166; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1167; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1168
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_545/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1165; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1166; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1167; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1168
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_545/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1165; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1166; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1167; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1168
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_545/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1169; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1170; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1171; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1172
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_89_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1169; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1170; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1171; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1172
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_89_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1169; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1170; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1171; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1172
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_89_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1173; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1174; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1175; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1176
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_88_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1173; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1174; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1175; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1176
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_88_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1173; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1174; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1175; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1176
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_88_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1177; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1178; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1179; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1180
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_544/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1177; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1178; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1179; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1180
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_544/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1177; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1178; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1179; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1180
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_544/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1181; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1182; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1183; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1184
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_91_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1181; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1182; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1183; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1184
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_91_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1181; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1182; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1183; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1184
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_91_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1185; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1186; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1187; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1188
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_90_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1185; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1186; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1187; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1188
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_90_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1185; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1186; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1187; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1188
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_90_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1189; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1190; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1191; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1192
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_543/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1189; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1190; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1191; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1192
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_543/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1189; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1190; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1191; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1192
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_543/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1193; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1194; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1195; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1196
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_542/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1193; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1194; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1195; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1196
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_542/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1193; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1194; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1195; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1196
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_542/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1197; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1198; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1199; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1200
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_93_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1197; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1198; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1199; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1200
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_93_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1197; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1198; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1199; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1200
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_93_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1201; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1202; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1203; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1204
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_92_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1201; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1202; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1203; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1204
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_92_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1201; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1202; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1203; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1204
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_92_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1205; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1206; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1207; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1208
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_541/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1205; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1206; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1207; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1208
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_541/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1205; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1206; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1207; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1208
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_541/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1209; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1210; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1211; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1212
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_95_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1209; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1210; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1211; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1212
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_95_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1209; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1210; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1211; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1212
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_95_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1213; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1214; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1215; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1216
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_94_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1213; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1214; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1215; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1216
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_94_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1213; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1214; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1215; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1216
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_94_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1217; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1218; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1219; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1220
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_540/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1217; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1218; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1219; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1220
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_540/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1217; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1218; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1219; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1220
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_540/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1221; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1222; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1223; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1224
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_539/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1221; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1222; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1223; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1224
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_539/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1221; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1222; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1223; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1224
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_539/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1225; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1226; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1227; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1228
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_538/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1225; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1226; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1227; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1228
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_538/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1225; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1226; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1227; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1228
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_538/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1229; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1230; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1231; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1232
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_537/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1229; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1230; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1231; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1232
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_537/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1229; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1230; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1231; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1232
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_537/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1233; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1234; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1235; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1236
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_536/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1233; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1234; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1235; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1236
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_536/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1233; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1234; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1235; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1236
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_536/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1237; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1238; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1239; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1240
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_97_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1237; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1238; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1239; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1240
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_97_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1237; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1238; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1239; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1240
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_97_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1241; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1242; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1243; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1244
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_96_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1241; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1242; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1243; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1244
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_96_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1241; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1242; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1243; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1244
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_96_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1245; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1246; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1247; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1248
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_535/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1245; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1246; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1247; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1248
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_535/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1245; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1246; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1247; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1248
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_535/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1249; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1250; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1251; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1252
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_99_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1249; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1250; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1251; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1252
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_99_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1249; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1250; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1251; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1252
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_99_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1253; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1254; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1255; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1256
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_98_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1253; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1254; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1255; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1256
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_98_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1253; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1254; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1255; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1256
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_98_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1257; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1258; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1259; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1260
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_534/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1257; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1258; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1259; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1260
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_534/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1257; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1258; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1259; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1260
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_534/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1261; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1262; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1263; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1264
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_533/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1261; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1262; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1263; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1264
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_533/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1261; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1262; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1263; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1264
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_533/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1265; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1266; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1267; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1268
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_101_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1265; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1266; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1267; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1268
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_101_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1265; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1266; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1267; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1268
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_101_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1269; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1270; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1271; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1272
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_100_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1269; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1270; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1271; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1272
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_100_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1269; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1270; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1271; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1272
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_100_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1273; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1274; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1275; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1276
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_532/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1273; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1274; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1275; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1276
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_532/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1273; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1274; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1275; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1276
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_532/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1277; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1278; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1279; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1280
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_103_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1277; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1278; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1279; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1280
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_103_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1277; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1278; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1279; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1280
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_103_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1281; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1282; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1283; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1284
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_102_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1281; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1282; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1283; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1284
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_102_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1281; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1282; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1283; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1284
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_102_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1285; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1286; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1287; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1288
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_531/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1285; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1286; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1287; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1288
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_531/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1285; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1286; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1287; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1288
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_531/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1289; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1290; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1291; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1292
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_530/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1289; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1290; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1291; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1292
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_530/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1289; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1290; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1291; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1292
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_530/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1293; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1294; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1295; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1296
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_529/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1293; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1294; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1295; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1296
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_529/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1293; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1294; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1295; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1296
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_529/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1297; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1298; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1299; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1300
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_105_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1297; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1298; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1299; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1300
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_105_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1297; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1298; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1299; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1300
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_105_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1301; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1302; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1303; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1304
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_104_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1301; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1302; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1303; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1304
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_104_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1301; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1302; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1303; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1304
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_104_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1305; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1306; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1307; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1308
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_528/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1305; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1306; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1307; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1308
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_528/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1305; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1306; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1307; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1308
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_528/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1309; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1310; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1311; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1312
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_107_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1309; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1310; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1311; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1312
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_107_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1309; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1310; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1311; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1312
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_107_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1313; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1314; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1315; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1316
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_106_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1313; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1314; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1315; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1316
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_106_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1313; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1314; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1315; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1316
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_106_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1317; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1318; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1319; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1320
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_527/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1317; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1318; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1319; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1320
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_527/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1317; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1318; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1319; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1320
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_527/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1321; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1322; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1323; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1324
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_526/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1321; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1322; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1323; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1324
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_526/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1321; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1322; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1323; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1324
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_526/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1325; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1326; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1327; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1328
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_109_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1325; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1326; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1327; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1328
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_109_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1325; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1326; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1327; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1328
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_109_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1329; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1330; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1331; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1332
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_108_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1329; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1330; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1331; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1332
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_108_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1329; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1330; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1331; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1332
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_108_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1333; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1334; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1335; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1336
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_525/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1333; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1334; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1335; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1336
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_525/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1333; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1334; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1335; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1336
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_525/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1337; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1338; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1339; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1340
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_111_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1337; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1338; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1339; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1340
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_111_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1337; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1338; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1339; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1340
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_111_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1341; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1342; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1343; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1344
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_110_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1341; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1342; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1343; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1344
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_110_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1341; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1342; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1343; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1344
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_110_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1345; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1346; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1347; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1348
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_524/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1345; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1346; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1347; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1348
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_524/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1345; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1346; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1347; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1348
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_524/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1349; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1350; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1351; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1352
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_523/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1349; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1350; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1351; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1352
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_523/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1349; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1350; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1351; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1352
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_523/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1353; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1354; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1355; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1356
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_522/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1353; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1354; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1355; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1356
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_522/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1353; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1354; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1355; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1356
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_522/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1357; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1358; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1359; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1360
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_521/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1357; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1358; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1359; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1360
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_521/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1357; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1358; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1359; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1360
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_521/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1361; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1362; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1363; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1364
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_113_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1361; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1362; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1363; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1364
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_113_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1361; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1362; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1363; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1364
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_113_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1365; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1366; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1367; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1368
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_112_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1365; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1366; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1367; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1368
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_112_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1365; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1366; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1367; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1368
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_112_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1369; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1370; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1371; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1372
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_520/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1369; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1370; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1371; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1372
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_520/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1369; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1370; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1371; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1372
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_520/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1373; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1374; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1375; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1376
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_115_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1373; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1374; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1375; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1376
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_115_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1373; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1374; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1375; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1376
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_115_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1377; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1378; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1379; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1380
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_114_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1377; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1378; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1379; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1380
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_114_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1377; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1378; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1379; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1380
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_114_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1381; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1382; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1383; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1384
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_519/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1381; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1382; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1383; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1384
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_519/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1381; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1382; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1383; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1384
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_519/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1385; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1386; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1387; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1388
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_518/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1385; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1386; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1387; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1388
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_518/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1385; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1386; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1387; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1388
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_518/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1389; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1390; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1391; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1392
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_117_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1389; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1390; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1391; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1392
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_117_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1389; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1390; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1391; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1392
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_117_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1393; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1394; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1395; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1396
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_116_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1393; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1394; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1395; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1396
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_116_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1393; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1394; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1395; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1396
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_116_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1397; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1398; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1399; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1400
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_517/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1397; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1398; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1399; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1400
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_517/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1397; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1398; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1399; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1400
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_517/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1401; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1402; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1403; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1404
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_119_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1401; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1402; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1403; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1404
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_119_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1401; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1402; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1403; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1404
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_119_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1405; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1406; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1407; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1408
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_118_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1405; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1406; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1407; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1408
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_118_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1405; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1406; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1407; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1408
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_118_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1409; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1410; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1411; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1412
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_516/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1409; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1410; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1411; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1412
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_516/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1409; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1410; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1411; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1412
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_516/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1413; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1414; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1415; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1416
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_515/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1413; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1414; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1415; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1416
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_515/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1413; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1414; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1415; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1416
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_515/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1417; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1418; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1419; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1420
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_514/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1417; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1418; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1419; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1420
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_514/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1417; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1418; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1419; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1420
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_514/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1421; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1422; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1423; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1424
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_121_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1421; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1422; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1423; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1424
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_121_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1421; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1422; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1423; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1424
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_121_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1425; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1426; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1427; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1428
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_120_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1425; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1426; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1427; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1428
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_120_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1425; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1426; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1427; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1428
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_120_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1429; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1430; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1431; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1432
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_513/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1429; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1430; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1431; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1432
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_513/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1429; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1430; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1431; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1432
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_513/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1433; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1434; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1435; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1436
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_123_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1433; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1434; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1435; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1436
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_123_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1433; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1434; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1435; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1436
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_123_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1437; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1438; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1439; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1440
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_122_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1437; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1438; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1439; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1440
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_122_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1437; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1438; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1439; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1440
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_122_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1441; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1442; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1443; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1444
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_512/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1441; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1442; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1443; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1444
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_512/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1441; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1442; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1443; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1444
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_512/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1445; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1446; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1447; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1448
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_511/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1445; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1446; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1447; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1448
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_511/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1445; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1446; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1447; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1448
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_511/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1449; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1450; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1451; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1452
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_125_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1449; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1450; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1451; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1452
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_125_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1449; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1450; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1451; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1452
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_125_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1453; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1454; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1455; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1456
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_124_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1453; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1454; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1455; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1456
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_124_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1453; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1454; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1455; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1456
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_124_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1457; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1458; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1459; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1460
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_510/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1457; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1458; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1459; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1460
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_510/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1457; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1458; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1459; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1460
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_510/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1461; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1462; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1463; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1464
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_127_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1461; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1462; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1463; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1464
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_127_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1461; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1462; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1463; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1464
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_127_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1465; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1466; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1467; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1468
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_126_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1465; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1466; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1467; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1468
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_126_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1465; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1466; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1467; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1468
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_line_fifo_fifo_dc_mem_mem_reg_126_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1469; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1470; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1471; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1472
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_509/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1469; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1470; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1471; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1472
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_509/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1469; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1470; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1471; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1472
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_509/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1473; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1474; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1475; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1476
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_508/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1473; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1474; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1475; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1476
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_508/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1473; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1474; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1475; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1476
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_508/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1477; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1478; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1479; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1480
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_507/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1477; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1478; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1479; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1480
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_507/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1477; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1478; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1479; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1480
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_507/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1481; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1482; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1483; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1484
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_506/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1481; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1482; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1483; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1484
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_506/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1481; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1482; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1483; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1484
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_506/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1485; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1486; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1487; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1488
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_505/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1485; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1486; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1487; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1488
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_505/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1485; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1486; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1487; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1488
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_505/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1489; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1490; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1491; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1492
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_504/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1489; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1490; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1491; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1492
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_504/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1489; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1490; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1491; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1492
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_504/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1493; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1494; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1495; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1496
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_503/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1493; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1494; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1495; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1496
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_503/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1493; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1494; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1495; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1496
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_503/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1497; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1498; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1499; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1500
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_502/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1497; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1498; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1499; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1500
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_502/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1497; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1498; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1499; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1500
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_502/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1501; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1502; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1503; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1504
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_501/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1501; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1502; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1503; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1504
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_501/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1501; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1502; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1503; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1504
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_501/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1505; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1506; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1507; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1508
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_1_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1505; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1506; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1507; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1508
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_1_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1505; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1506; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1507; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1508
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_1_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1509; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1510; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1511; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1512
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_0_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1509; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1510; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1511; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1512
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_0_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1509; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1510; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1511; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1512
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_0_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1513; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1514; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1515; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1516
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_500/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1513; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1514; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1515; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1516
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_500/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1513; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1514; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1515; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1516
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_500/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1517; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1518; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1519; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1520
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_3_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1517; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1518; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1519; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1520
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_3_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1517; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1518; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1519; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1520
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_3_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1521; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1522; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1523; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1524
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_2_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1521; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1522; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1523; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1524
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_2_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1521; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1522; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1523; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1524
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_2_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1525; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1526; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1527; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1528
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_499/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1525; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1526; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1527; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1528
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_499/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1525; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1526; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1527; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1528
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_499/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1529; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1530; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1531; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1532
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_498/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1529; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1530; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1531; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1532
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_498/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1529; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1530; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1531; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1532
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_498/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1533; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1534; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1535; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1536
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_5_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1533; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1534; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1535; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1536
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_5_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1533; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1534; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1535; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1536
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_5_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1537; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1538; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1539; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1540
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_4_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1537; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1538; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1539; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1540
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_4_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1537; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1538; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1539; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1540
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_4_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1541; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1542; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1543; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1544
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_497/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1541; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1542; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1543; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1544
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_497/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1541; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1542; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1543; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1544
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_497/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1545; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1546; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1547; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1548
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_7_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1545; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1546; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1547; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1548
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_7_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1545; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1546; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1547; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1548
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_7_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1549; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1550; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1551; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1552
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_6_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1549; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1550; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1551; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1552
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_6_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1549; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1550; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1551; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1552
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_6_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1553; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1554; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1555; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1556
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_496/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1553; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1554; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1555; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1556
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_496/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1553; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1554; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1555; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1556
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_496/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1557; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1558; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1559; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1560
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_495/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1557; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1558; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1559; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1560
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_495/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1557; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1558; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1559; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1560
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_495/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1561; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1562; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1563; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1564
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_494/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1561; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1562; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1563; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1564
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_494/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1561; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1562; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1563; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1564
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_494/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1565; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1566; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1567; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1568
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_9_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1565; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1566; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1567; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1568
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_9_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1565; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1566; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1567; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1568
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_9_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1569; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1570; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1571; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1572
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_8_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1569; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1570; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1571; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1572
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_8_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1569; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1570; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1571; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1572
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_8_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1573; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1574; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1575; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1576
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_493/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1573; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1574; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1575; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1576
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_493/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1573; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1574; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1575; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1576
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_493/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1577; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1578; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1579; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1580
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_11_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1577; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1578; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1579; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1580
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_11_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1577; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1578; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1579; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1580
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_11_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1581; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1582; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1583; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1584
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_10_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1581; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1582; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1583; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1584
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_10_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1581; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1582; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1583; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1584
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_10_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1585; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1586; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1587; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1588
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_492/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1585; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1586; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1587; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1588
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_492/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1585; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1586; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1587; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1588
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_492/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1589; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1590; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1591; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1592
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_491/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1589; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1590; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1591; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1592
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_491/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1589; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1590; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1591; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1592
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_491/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1593; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1594; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1595; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1596
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_13_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1593; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1594; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1595; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1596
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_13_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1593; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1594; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1595; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1596
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_13_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1597; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1598; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1599; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1600
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_12_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1597; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1598; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1599; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1600
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_12_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1597; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1598; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1599; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1600
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_12_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1601; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1602; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1603; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1604
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_490/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1601; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1602; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1603; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1604
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_490/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1601; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1602; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1603; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1604
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_490/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1605; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1606; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1607; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1608
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_15_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1605; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1606; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1607; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1608
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_15_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1605; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1606; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1607; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1608
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_15_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1609; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1610; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1611; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1612
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_14_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1609; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1610; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1611; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1612
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_14_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1609; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1610; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1611; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1612
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_14_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1613; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1614; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1615; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1616
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_489/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1613; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1614; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1615; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1616
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_489/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1613; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1614; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1615; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1616
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_489/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1617; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1618; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1619; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1620
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_488/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1617; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1618; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1619; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1620
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_488/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1617; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1618; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1619; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1620
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_488/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1621; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1622; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1623; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1624
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_487/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1621; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1622; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1623; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1624
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_487/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1621; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1622; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1623; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1624
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_487/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1625; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1626; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1627; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1628
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_486/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1625; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1626; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1627; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1628
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_486/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1625; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1626; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1627; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1628
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_486/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1629; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1630; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1631; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1632
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_17_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1629; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1630; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1631; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1632
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_17_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1629; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1630; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1631; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1632
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_17_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1633; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1634; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1635; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1636
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_16_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1633; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1634; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1635; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1636
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_16_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1633; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1634; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1635; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1636
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_16_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1637; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1638; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1639; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1640
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_485/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1637; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1638; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1639; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1640
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_485/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1637; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1638; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1639; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1640
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_485/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1641; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1642; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1643; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1644
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_19_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1641; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1642; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1643; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1644
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_19_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1641; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1642; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1643; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1644
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_19_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1645; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1646; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1647; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1648
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_18_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1645; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1646; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1647; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1648
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_18_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1645; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1646; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1647; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1648
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_18_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1649; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1650; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1651; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1652
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_484/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1649; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1650; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1651; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1652
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_484/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1649; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1650; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1651; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1652
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_484/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1653; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1654; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1655; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1656
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_483/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1653; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1654; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1655; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1656
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_483/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1653; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1654; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1655; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1656
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_483/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1657; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1658; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1659; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1660
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_21_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1657; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1658; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1659; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1660
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_21_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1657; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1658; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1659; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1660
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_21_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1661; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1662; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1663; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1664
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_20_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1661; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1662; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1663; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1664
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_20_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1661; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1662; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1663; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1664
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_20_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1665; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1666; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1667; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1668
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_482/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1665; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1666; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1667; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1668
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_482/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1665; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1666; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1667; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1668
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_482/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1669; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1670; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1671; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1672
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_23_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1669; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1670; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1671; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1672
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_23_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1669; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1670; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1671; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1672
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_23_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1673; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1674; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1675; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1676
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_22_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1673; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1674; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1675; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1676
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_22_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1673; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1674; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1675; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1676
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_22_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1677; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1678; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1679; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1680
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_481/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1677; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1678; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1679; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1680
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_481/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1677; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1678; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1679; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1680
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_481/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1681; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1682; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1683; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1684
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_480/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1681; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1682; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1683; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1684
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_480/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1681; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1682; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1683; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1684
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_480/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1685; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1686; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1687; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1688
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_479/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1685; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1686; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1687; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1688
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_479/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1685; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1686; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1687; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1688
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_479/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1689; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1690; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1691; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1692
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_25_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1689; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1690; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1691; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1692
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_25_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1689; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1690; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1691; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1692
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_25_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1693; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1694; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1695; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1696
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_24_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1693; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1694; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1695; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1696
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_24_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1693; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1694; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1695; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1696
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_24_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1697; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1698; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1699; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1700
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_478/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1697; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1698; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1699; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1700
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_478/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1697; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1698; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1699; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1700
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_478/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1701; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1702; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1703; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1704
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_27_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1701; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1702; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1703; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1704
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_27_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1701; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1702; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1703; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1704
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_27_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1705; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1706; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1707; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1708
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_26_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1705; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1706; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1707; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1708
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_26_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1705; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1706; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1707; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1708
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_26_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1709; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1710; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1711; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1712
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_477/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1709; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1710; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1711; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1712
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_477/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1709; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1710; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1711; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1712
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_477/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1713; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1714; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1715; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1716
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_476/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1713; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1714; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1715; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1716
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_476/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1713; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1714; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1715; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1716
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_476/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1717; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1718; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1719; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1720
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_29_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1717; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1718; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1719; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1720
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_29_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1717; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1718; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1719; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1720
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_29_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1721; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1722; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1723; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1724
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_28_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1721; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1722; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1723; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1724
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_28_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1721; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1722; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1723; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1724
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_28_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1725; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1726; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1727; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1728
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_475/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1725; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1726; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1727; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1728
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_475/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1725; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1726; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1727; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1728
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_475/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1729; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1730; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1731; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1732
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_31_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1729; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1730; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1731; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1732
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_31_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1729; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1730; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1731; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1732
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_31_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1733; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1734; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1735; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1736
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_30_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1733; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1734; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1735; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1736
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_30_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1733; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1734; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1735; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1736
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_30_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1737; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1738; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1739; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1740
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_474/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1737; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1738; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1739; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1740
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_474/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1737; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1738; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1739; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1740
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_474/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1741; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1742; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1743; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1744
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_473/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1741; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1742; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1743; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1744
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_473/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1741; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1742; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1743; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1744
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_473/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1745; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1746; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1747; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1748
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_472/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1745; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1746; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1747; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1748
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_472/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1745; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1746; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1747; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1748
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_472/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1749; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1750; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1751; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1752
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_471/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1749; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1750; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1751; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1752
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_471/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1749; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1750; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1751; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1752
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_471/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1753; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1754; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1755; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1756
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_470/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1753; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1754; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1755; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1756
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_470/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1753; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1754; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1755; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1756
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_470/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1757; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1758; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1759; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1760
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_33_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1757; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1758; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1759; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1760
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_33_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1757; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1758; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1759; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1760
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_33_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1761; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1762; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1763; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1764
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_32_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1761; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1762; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1763; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1764
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_32_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1761; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1762; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1763; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1764
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_32_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1765; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1766; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1767; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1768
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_469/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1765; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1766; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1767; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1768
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_469/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1765; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1766; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1767; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1768
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_469/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1769; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1770; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1771; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1772
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_35_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1769; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1770; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1771; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1772
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_35_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1769; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1770; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1771; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1772
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_35_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1773; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1774; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1775; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1776
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_34_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1773; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1774; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1775; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1776
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_34_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1773; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1774; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1775; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1776
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_34_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1777; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1778; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1779; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1780
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_468/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1777; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1778; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1779; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1780
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_468/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1777; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1778; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1779; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1780
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_468/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1781; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1782; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1783; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1784
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_467/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1781; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1782; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1783; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1784
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_467/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1781; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1782; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1783; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1784
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_467/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1785; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1786; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1787; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1788
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_37_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1785; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1786; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1787; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1788
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_37_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1785; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1786; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1787; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1788
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_37_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1789; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1790; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1791; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1792
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_36_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1789; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1790; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1791; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1792
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_36_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1789; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1790; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1791; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1792
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_36_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1793; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1794; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1795; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1796
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_466/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1793; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1794; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1795; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1796
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_466/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1793; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1794; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1795; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1796
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_466/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1797; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1798; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1799; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1800
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_39_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1797; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1798; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1799; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1800
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_39_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1797; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1798; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1799; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1800
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_39_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1801; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1802; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1803; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1804
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_38_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1801; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1802; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1803; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1804
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_38_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1801; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1802; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1803; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1804
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_38_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1805; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1806; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1807; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1808
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_465/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1805; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1806; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1807; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1808
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_465/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1805; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1806; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1807; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1808
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_465/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1809; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1810; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1811; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1812
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_464/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1809; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1810; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1811; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1812
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_464/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1809; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1810; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1811; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1812
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_464/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1813; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1814; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1815; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1816
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_463/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1813; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1814; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1815; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1816
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_463/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1813; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1814; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1815; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1816
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_463/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1817; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1818; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1819; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1820
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_41_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1817; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1818; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1819; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1820
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_41_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1817; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1818; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1819; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1820
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_41_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1821; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1822; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1823; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1824
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_40_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1821; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1822; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1823; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1824
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_40_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1821; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1822; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1823; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1824
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_40_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1825; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1826; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1827; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1828
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_462/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1825; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1826; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1827; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1828
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_462/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1825; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1826; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1827; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1828
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_462/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1829; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1830; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1831; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1832
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_43_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1829; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1830; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1831; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1832
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_43_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1829; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1830; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1831; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1832
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_43_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1833; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1834; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1835; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1836
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_42_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1833; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1834; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1835; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1836
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_42_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1833; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1834; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1835; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1836
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_42_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1837; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1838; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1839; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1840
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_461/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1837; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1838; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1839; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1840
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_461/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1837; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1838; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1839; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1840
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_461/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1841; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1842; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1843; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1844
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_460/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1841; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1842; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1843; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1844
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_460/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1841; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1842; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1843; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1844
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_460/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1845; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1846; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1847; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1848
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_45_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1845; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1846; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1847; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1848
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_45_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1845; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1846; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1847; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1848
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_45_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1849; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1850; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1851; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1852
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_44_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1849; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1850; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1851; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1852
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_44_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1849; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1850; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1851; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1852
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_44_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1853; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1854; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1855; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1856
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_459/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1853; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1854; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1855; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1856
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_459/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1853; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1854; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1855; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1856
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_459/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1857; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1858; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1859; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1860
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_47_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1857; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1858; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1859; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1860
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_47_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1857; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1858; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1859; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1860
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_47_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1861; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1862; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1863; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1864
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_46_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1861; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1862; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1863; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1864
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_46_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1861; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1862; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1863; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1864
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_46_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1865; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1866; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1867; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1868
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_458/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1865; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1866; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1867; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1868
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_458/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1865; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1866; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1867; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1868
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_458/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1869; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1870; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1871; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1872
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_457/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1869; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1870; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1871; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1872
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_457/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1869; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1870; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1871; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1872
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_457/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1873; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1874; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1875; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1876
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_456/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1873; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1874; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1875; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1876
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_456/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1873; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1874; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1875; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1876
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_456/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1877; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1878; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1879; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1880
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_455/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1877; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1878; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1879; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1880
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_455/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1877; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1878; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1879; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1880
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_455/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1881; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1882; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1883; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1884
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_49_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1881; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1882; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1883; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1884
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_49_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1881; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1882; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1883; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1884
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_49_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1885; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1886; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1887; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1888
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_48_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1885; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1886; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1887; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1888
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_48_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1885; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1886; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1887; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1888
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_48_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1889; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1890; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1891; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1892
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_454/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1889; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1890; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1891; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1892
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_454/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1889; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1890; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1891; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1892
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_454/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1893; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1894; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1895; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1896
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_51_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1893; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1894; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1895; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1896
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_51_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1893; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1894; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1895; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1896
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_51_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1897; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1898; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1899; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1900
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_50_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1897; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1898; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1899; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1900
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_50_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1897; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1898; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1899; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1900
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_50_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1901; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1902; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1903; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1904
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_453/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1901; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1902; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1903; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1904
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_453/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1901; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1902; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1903; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1904
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_453/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1905; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1906; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1907; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1908
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_452/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1905; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1906; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1907; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1908
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_452/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1905; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1906; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1907; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1908
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_452/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1909; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1910; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1911; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1912
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_53_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1909; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1910; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1911; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1912
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_53_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1909; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1910; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1911; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1912
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_53_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1913; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1914; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1915; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1916
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_52_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1913; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1914; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1915; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1916
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_52_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1913; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1914; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1915; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1916
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_52_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1917; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1918; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1919; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1920
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_451/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1917; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1918; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1919; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1920
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_451/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1917; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1918; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1919; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1920
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_451/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1921; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1922; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1923; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1924
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_55_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1921; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1922; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1923; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1924
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_55_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1921; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1922; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1923; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1924
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_55_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1925; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1926; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1927; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1928
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_54_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1925; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1926; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1927; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1928
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_54_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1925; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1926; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1927; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1928
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_54_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1929; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1930; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1931; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1932
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_450/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1929; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1930; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1931; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1932
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_450/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1929; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1930; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1931; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1932
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_450/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1933; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1934; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1935; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1936
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_449/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1933; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1934; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1935; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1936
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_449/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1933; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1934; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1935; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1936
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_449/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1937; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1938; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1939; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1940
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_448/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1937; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1938; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1939; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1940
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_448/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1937; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1938; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1939; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1940
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_448/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1941; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1942; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1943; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1944
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_57_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1941; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1942; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1943; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1944
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_57_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1941; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1942; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1943; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1944
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_57_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1945; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1946; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1947; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1948
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_56_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1945; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1946; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1947; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1948
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_56_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1945; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1946; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1947; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1948
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_56_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1949; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1950; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1951; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1952
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_447/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1949; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1950; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1951; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1952
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_447/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1949; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1950; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1951; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1952
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_447/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1953; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1954; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1955; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1956
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_59_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1953; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1954; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1955; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1956
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_59_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1953; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1954; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1955; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1956
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_59_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1957; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1958; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1959; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1960
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_58_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1957; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1958; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1959; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1960
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_58_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1957; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1958; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1959; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1960
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_58_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1961; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1962; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1963; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1964
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_446/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1961; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1962; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1963; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1964
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_446/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1961; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1962; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1963; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1964
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_446/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1965; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1966; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1967; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1968
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_445/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1965; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1966; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1967; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1968
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_445/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1965; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1966; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1967; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1968
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_445/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1969; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1970; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1971; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1972
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_61_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1969; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1970; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1971; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1972
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_61_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1969; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1970; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1971; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1972
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_61_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1973; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1974; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1975; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1976
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_60_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1973; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1974; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1975; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1976
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_60_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1973; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1974; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1975; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1976
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_60_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1977; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1978; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1979; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1980
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_444/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1977; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1978; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1979; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1980
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_444/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1977; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1978; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1979; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1980
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_444/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1981; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1982; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1983; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1984
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_63_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1981; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1982; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1983; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1984
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_63_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1981; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1982; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1983; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1984
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_63_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1985; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1986; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1987; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1988
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_62_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1985; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1986; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1987; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1988
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_62_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1985; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1986; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1987; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1988
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_62_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1989; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1990; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1991; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1992
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_443/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1989; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1990; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1991; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1992
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_443/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1989; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1990; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1991; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1992
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_443/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1993; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1994; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1995; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1996
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_442/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1993; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1994; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1995; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1996
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_442/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1993; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1994; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1995; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1996
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_442/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1997; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1998; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1999; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2000
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_441/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1997; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1998; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1999; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2000
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_441/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1997; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1998; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 1999; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2000
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_441/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2001; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2002; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2003; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2004
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_440/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2001; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2002; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2003; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2004
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_440/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2001; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2002; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2003; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2004
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_440/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2005; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2006; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2007; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2008
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_439/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2005; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2006; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2007; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2008
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_439/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2005; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2006; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2007; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2008
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_439/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2009; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2010; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2011; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2012
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_438/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2009; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2010; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2011; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2012
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_438/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2009; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2010; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2011; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2012
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_438/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2013; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2014; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2015; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2016
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_65_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2013; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2014; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2015; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2016
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_65_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2013; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2014; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2015; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2016
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_65_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2017; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2018; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2019; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2020
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_64_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2017; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2018; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2019; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2020
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_64_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2017; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2018; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2019; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2020
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_64_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2021; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2022; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2023; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2024
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_437/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2021; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2022; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2023; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2024
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_437/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2021; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2022; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2023; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2024
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_437/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2025; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2026; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2027; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2028
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_67_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2025; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2026; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2027; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2028
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_67_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2025; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2026; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2027; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2028
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_67_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2029; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2030; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2031; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2032
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_66_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2029; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2030; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2031; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2032
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_66_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2029; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2030; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2031; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2032
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_66_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2033; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2034; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2035; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2036
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_436/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2033; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2034; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2035; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2036
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_436/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2033; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2034; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2035; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2036
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_436/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2037; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2038; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2039; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2040
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_435/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2037; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2038; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2039; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2040
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_435/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2037; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2038; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2039; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2040
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_435/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2041; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2042; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2043; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2044
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_69_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2041; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2042; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2043; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2044
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_69_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2041; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2042; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2043; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2044
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_69_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2045; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2046; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2047; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2048
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_68_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2045; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2046; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2047; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2048
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_68_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2045; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2046; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2047; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2048
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_68_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2049; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2050; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2051; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2052
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_434/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2049; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2050; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2051; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2052
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_434/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2049; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2050; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2051; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2052
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_434/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2053; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2054; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2055; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2056
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_71_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2053; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2054; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2055; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2056
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_71_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2053; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2054; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2055; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2056
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_71_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2057; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2058; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2059; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2060
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_70_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2057; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2058; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2059; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2060
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_70_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2057; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2058; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2059; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2060
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_70_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2061; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2062; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2063; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2064
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_433/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2061; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2062; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2063; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2064
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_433/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2061; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2062; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2063; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2064
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_433/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2065; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2066; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2067; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2068
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_432/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2065; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2066; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2067; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2068
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_432/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2065; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2066; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2067; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2068
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_432/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2069; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2070; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2071; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2072
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_431/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2069; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2070; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2071; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2072
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_431/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2069; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2070; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2071; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2072
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_431/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2073; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2074; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2075; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2076
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_73_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2073; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2074; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2075; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2076
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_73_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2073; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2074; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2075; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2076
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_73_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2077; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2078; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2079; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2080
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_72_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2077; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2078; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2079; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2080
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_72_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2077; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2078; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2079; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2080
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_72_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2081; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2082; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2083; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2084
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_430/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2081; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2082; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2083; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2084
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_430/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2081; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2082; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2083; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2084
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_430/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2085; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2086; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2087; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2088
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_75_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2085; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2086; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2087; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2088
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_75_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2085; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2086; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2087; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2088
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_75_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2089; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2090; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2091; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2092
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_74_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2089; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2090; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2091; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2092
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_74_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2089; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2090; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2091; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2092
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_74_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2093; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2094; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2095; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2096
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_429/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2093; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2094; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2095; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2096
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_429/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2093; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2094; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2095; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2096
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_429/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2097; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2098; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2099; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2100
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_428/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2097; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2098; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2099; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2100
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_428/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2097; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2098; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2099; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2100
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_428/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2101; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2102; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2103; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2104
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_77_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2101; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2102; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2103; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2104
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_77_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2101; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2102; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2103; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2104
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_77_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2105; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2106; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2107; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2108
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_76_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2105; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2106; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2107; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2108
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_76_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2105; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2106; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2107; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2108
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_76_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2109; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2110; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2111; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2112
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_427/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2109; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2110; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2111; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2112
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_427/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2109; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2110; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2111; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2112
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_427/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2113; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2114; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2115; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2116
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_79_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2113; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2114; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2115; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2116
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_79_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2113; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2114; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2115; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2116
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_79_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2117; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2118; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2119; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2120
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_78_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2117; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2118; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2119; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2120
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_78_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2117; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2118; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2119; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2120
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_78_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2121; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2122; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2123; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2124
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_426/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2121; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2122; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2123; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2124
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_426/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2121; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2122; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2123; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2124
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_426/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2125; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2126; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2127; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2128
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_425/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2125; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2126; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2127; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2128
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_425/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2125; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2126; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2127; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2128
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_425/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2129; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2130; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2131; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2132
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_424/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2129; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2130; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2131; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2132
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_424/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2129; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2130; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2131; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2132
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_424/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2133; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2134; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2135; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2136
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_423/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2133; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2134; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2135; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2136
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_423/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2133; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2134; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2135; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2136
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_423/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2137; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2138; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2139; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2140
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_81_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2137; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2138; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2139; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2140
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_81_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2137; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2138; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2139; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2140
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_81_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2141; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2142; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2143; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2144
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_80_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2141; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2142; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2143; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2144
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_80_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2141; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2142; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2143; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2144
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_80_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2145; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2146; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2147; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2148
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_422/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2145; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2146; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2147; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2148
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_422/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2145; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2146; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2147; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2148
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_422/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2149; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2150; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2151; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2152
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_83_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2149; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2150; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2151; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2152
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_83_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2149; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2150; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2151; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2152
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_83_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2153; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2154; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2155; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2156
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_82_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2153; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2154; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2155; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2156
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_82_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2153; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2154; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2155; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2156
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_82_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2157; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2158; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2159; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2160
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_421/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2157; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2158; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2159; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2160
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_421/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2157; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2158; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2159; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2160
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_421/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2161; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2162; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2163; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2164
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_420/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2161; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2162; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2163; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2164
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_420/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2161; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2162; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2163; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2164
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_420/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2165; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2166; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2167; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2168
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_85_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2165; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2166; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2167; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2168
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_85_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2165; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2166; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2167; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2168
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_85_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2169; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2170; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2171; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2172
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_84_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2169; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2170; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2171; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2172
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_84_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2169; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2170; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2171; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2172
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_84_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2173; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2174; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2175; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2176
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_419/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2173; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2174; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2175; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2176
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_419/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2173; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2174; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2175; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2176
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_419/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2177; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2178; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2179; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2180
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_87_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2177; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2178; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2179; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2180
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_87_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2177; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2178; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2179; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2180
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_87_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2181; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2182; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2183; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2184
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_86_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2181; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2182; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2183; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2184
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_86_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2181; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2182; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2183; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2184
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_86_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2185; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2186; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2187; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2188
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_418/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2185; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2186; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2187; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2188
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_418/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2185; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2186; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2187; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2188
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_418/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2189; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2190; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2191; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2192
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_417/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2189; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2190; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2191; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2192
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_417/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2189; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2190; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2191; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2192
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_417/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2193; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2194; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2195; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2196
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_416/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2193; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2194; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2195; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2196
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_416/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2193; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2194; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2195; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2196
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_416/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2197; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2198; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2199; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2200
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_89_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2197; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2198; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2199; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2200
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_89_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2197; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2198; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2199; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2200
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_89_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2201; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2202; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2203; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2204
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_88_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2201; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2202; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2203; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2204
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_88_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2201; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2202; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2203; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2204
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_88_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2205; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2206; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2207; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2208
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_415/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2205; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2206; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2207; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2208
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_415/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2205; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2206; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2207; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2208
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_415/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2209; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2210; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2211; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2212
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_91_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2209; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2210; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2211; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2212
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_91_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2209; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2210; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2211; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2212
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_91_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2213; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2214; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2215; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2216
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_90_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2213; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2214; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2215; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2216
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_90_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2213; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2214; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2215; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2216
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_90_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2217; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2218; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2219; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2220
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_414/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2217; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2218; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2219; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2220
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_414/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2217; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2218; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2219; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2220
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_414/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2221; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2222; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2223; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2224
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_413/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2221; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2222; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2223; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2224
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_413/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2221; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2222; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2223; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2224
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_413/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2225; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2226; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2227; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2228
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_93_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2225; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2226; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2227; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2228
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_93_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2225; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2226; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2227; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2228
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_93_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2229; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2230; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2231; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2232
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_92_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2229; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2230; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2231; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2232
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_92_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2229; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2230; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2231; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2232
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_92_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2233; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2234; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2235; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2236
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_412/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2233; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2234; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2235; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2236
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_412/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2233; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2234; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2235; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2236
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_412/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2237; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2238; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2239; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2240
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_95_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2237; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2238; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2239; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2240
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_95_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2237; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2238; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2239; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2240
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_95_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2241; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2242; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2243; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2244
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_94_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2241; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2242; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2243; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2244
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_94_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2241; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2242; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2243; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2244
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_94_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2245; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2246; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2247; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2248
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_411/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2245; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2246; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2247; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2248
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_411/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2245; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2246; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2247; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2248
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_411/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2249; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2250; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2251; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2252
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_410/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2249; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2250; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2251; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2252
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_410/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2249; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2250; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2251; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2252
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_410/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2253; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2254; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2255; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2256
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_409/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2253; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2254; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2255; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2256
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_409/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2253; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2254; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2255; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2256
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_409/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2257; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2258; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2259; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2260
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_408/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2257; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2258; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2259; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2260
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_408/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2257; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2258; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2259; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2260
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_408/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2261; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2262; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2263; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2264
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_407/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2261; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2262; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2263; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2264
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_407/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2261; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2262; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2263; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2264
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_407/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2265; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2266; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2267; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2268
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_97_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2265; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2266; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2267; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2268
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_97_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2265; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2266; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2267; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2268
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_97_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2269; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2270; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2271; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2272
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_96_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2269; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2270; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2271; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2272
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_96_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2269; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2270; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2271; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2272
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_96_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2273; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2274; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2275; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2276
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_406/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2273; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2274; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2275; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2276
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_406/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2273; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2274; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2275; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2276
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_406/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2277; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2278; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2279; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2280
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_99_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2277; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2278; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2279; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2280
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_99_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2277; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2278; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2279; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2280
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_99_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2281; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2282; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2283; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2284
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_98_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2281; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2282; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2283; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2284
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_98_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2281; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2282; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2283; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2284
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_98_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2285; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2286; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2287; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2288
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_405/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2285; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2286; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2287; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2288
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_405/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2285; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2286; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2287; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2288
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_405/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2289; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2290; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2291; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2292
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_404/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2289; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2290; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2291; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2292
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_404/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2289; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2290; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2291; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2292
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_404/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2293; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2294; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2295; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2296
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_101_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2293; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2294; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2295; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2296
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_101_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2293; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2294; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2295; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2296
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_101_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2297; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2298; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2299; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2300
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_100_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2297; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2298; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2299; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2300
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_100_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2297; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2298; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2299; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2300
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_100_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2301; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2302; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2303; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2304
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_403/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2301; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2302; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2303; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2304
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_403/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2301; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2302; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2303; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2304
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_403/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2305; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2306; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2307; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2308
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_103_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2305; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2306; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2307; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2308
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_103_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2305; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2306; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2307; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2308
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_103_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2309; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2310; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2311; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2312
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_102_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2309; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2310; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2311; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2312
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_102_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2309; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2310; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2311; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2312
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_102_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2313; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2314; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2315; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2316
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_402/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2313; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2314; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2315; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2316
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_402/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2313; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2314; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2315; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2316
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_402/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2317; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2318; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2319; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2320
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_401/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2317; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2318; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2319; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2320
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_401/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2317; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2318; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2319; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2320
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_401/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2321; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2322; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2323; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2324
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_400/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2321; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2322; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2323; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2324
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_400/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2321; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2322; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2323; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2324
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_400/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2325; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2326; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2327; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2328
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_105_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2325; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2326; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2327; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2328
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_105_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2325; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2326; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2327; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2328
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_105_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2329; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2330; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2331; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2332
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_104_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2329; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2330; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2331; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2332
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_104_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2329; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2330; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2331; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2332
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_104_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2333; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2334; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2335; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2336
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_399/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2333; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2334; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2335; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2336
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_399/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2333; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2334; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2335; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2336
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_399/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2337; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2338; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2339; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2340
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_107_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2337; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2338; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2339; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2340
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_107_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2337; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2338; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2339; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2340
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_107_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2341; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2342; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2343; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2344
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_106_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2341; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2342; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2343; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2344
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_106_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2341; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2342; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2343; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2344
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_106_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2345; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2346; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2347; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2348
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_398/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2345; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2346; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2347; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2348
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_398/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2345; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2346; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2347; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2348
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_398/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2349; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2350; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2351; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2352
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_397/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2349; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2350; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2351; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2352
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_397/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2349; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2350; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2351; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2352
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_397/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2353; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2354; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2355; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2356
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_109_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2353; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2354; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2355; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2356
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_109_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2353; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2354; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2355; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2356
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_109_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2357; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2358; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2359; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2360
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_108_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2357; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2358; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2359; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2360
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_108_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2357; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2358; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2359; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2360
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_108_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2361; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2362; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2363; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2364
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_396/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2361; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2362; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2363; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2364
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_396/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2361; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2362; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2363; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2364
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_396/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2365; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2366; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2367; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2368
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_111_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2365; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2366; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2367; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2368
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_111_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2365; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2366; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2367; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2368
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_111_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2369; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2370; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2371; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2372
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_110_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2369; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2370; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2371; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2372
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_110_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2369; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2370; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2371; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2372
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_110_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2373; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2374; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2375; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2376
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_395/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2373; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2374; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2375; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2376
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_395/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2373; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2374; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2375; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2376
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_395/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2377; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2378; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2379; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2380
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_394/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2377; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2378; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2379; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2380
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_394/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2377; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2378; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2379; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2380
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_394/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2381; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2382; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2383; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2384
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_393/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2381; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2382; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2383; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2384
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_393/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2381; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2382; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2383; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2384
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_393/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2385; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2386; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2387; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2388
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_392/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2385; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2386; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2387; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2388
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_392/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2385; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2386; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2387; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2388
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_392/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2389; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2390; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2391; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2392
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_113_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2389; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2390; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2391; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2392
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_113_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2389; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2390; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2391; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2392
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_113_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2393; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2394; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2395; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2396
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_112_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2393; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2394; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2395; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2396
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_112_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2393; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2394; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2395; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2396
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_112_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2397; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2398; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2399; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2400
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_391/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2397; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2398; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2399; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2400
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_391/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2397; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2398; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2399; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2400
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_391/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2401; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2402; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2403; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2404
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_115_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2401; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2402; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2403; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2404
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_115_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2401; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2402; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2403; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2404
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_115_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2405; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2406; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2407; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2408
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_114_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2405; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2406; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2407; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2408
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_114_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2405; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2406; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2407; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2408
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_114_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2409; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2410; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2411; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2412
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_390/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2409; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2410; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2411; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2412
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_390/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2409; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2410; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2411; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2412
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_390/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2413; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2414; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2415; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2416
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_389/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2413; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2414; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2415; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2416
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_389/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2413; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2414; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2415; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2416
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_389/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2417; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2418; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2419; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2420
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_117_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2417; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2418; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2419; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2420
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_117_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2417; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2418; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2419; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2420
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_117_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2421; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2422; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2423; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2424
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_116_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2421; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2422; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2423; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2424
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_116_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2421; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2422; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2423; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2424
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_116_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2425; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2426; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2427; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2428
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_388/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2425; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2426; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2427; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2428
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_388/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2425; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2426; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2427; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2428
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_388/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2429; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2430; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2431; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2432
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_119_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2429; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2430; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2431; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2432
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_119_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2429; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2430; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2431; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2432
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_119_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2433; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2434; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2435; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2436
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_118_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2433; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2434; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2435; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2436
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_118_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2433; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2434; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2435; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2436
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_118_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2437; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2438; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2439; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2440
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_387/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2437; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2438; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2439; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2440
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_387/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2437; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2438; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2439; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2440
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_387/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2441; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2442; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2443; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2444
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_386/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2441; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2442; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2443; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2444
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_386/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2441; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2442; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2443; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2444
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_386/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2445; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2446; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2447; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2448
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_385/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2445; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2446; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2447; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2448
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_385/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2445; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2446; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2447; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2448
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_385/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2449; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2450; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2451; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2452
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_121_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2449; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2450; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2451; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2452
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_121_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2449; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2450; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2451; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2452
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_121_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2453; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2454; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2455; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2456
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_120_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2453; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2454; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2455; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2456
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_120_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2453; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2454; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2455; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2456
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_120_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2457; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2458; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2459; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2460
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_384/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2457; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2458; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2459; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2460
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_384/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2457; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2458; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2459; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2460
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_384/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2461; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2462; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2463; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2464
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_123_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2461; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2462; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2463; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2464
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_123_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2461; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2462; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2463; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2464
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_123_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2465; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2466; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2467; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2468
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_122_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2465; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2466; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2467; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2468
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_122_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2465; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2466; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2467; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2468
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_122_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2469; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2470; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2471; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2472
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_383/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2469; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2470; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2471; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2472
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_383/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2469; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2470; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2471; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2472
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_383/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2473; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2474; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2475; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2476
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_382/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2473; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2474; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2475; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2476
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_382/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2473; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2474; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2475; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2476
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_382/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2477; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2478; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2479; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2480
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_125_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2477; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2478; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2479; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2480
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_125_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2477; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2478; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2479; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2480
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_125_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2481; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2482; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2483; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2484
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_124_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2481; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2482; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2483; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2484
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_124_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2481; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2482; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2483; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2484
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_124_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2485; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2486; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2487; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2488
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_381/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2485; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2486; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2487; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2488
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_381/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2485; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2486; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2487; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2488
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_381/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2489; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2490; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2491; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2492
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_127_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2489; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2490; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2491; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2492
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_127_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2489; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2490; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2491; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2492
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_127_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2493; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2494; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2495; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2496
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_126_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2493; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2494; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2495; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2496
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_126_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2493; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2494; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2495; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2496
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_126_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2497; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2498; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2499; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2500
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_380/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2497; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2498; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2499; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2500
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_380/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2497; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2498; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2499; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2500
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_380/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2501; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2502; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2503; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2504
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_379/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2501; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2502; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2503; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2504
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_379/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2501; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2502; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2503; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2504
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_379/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2505; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2506; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2507; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2508
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_378/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2505; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2506; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2507; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2508
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_378/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2505; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2506; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2507; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2508
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_378/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2509; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2510; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2511; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2512
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_377/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2509; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2510; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2511; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2512
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_377/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2509; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2510; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2511; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2512
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_377/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2513; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2514; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2515; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2516
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_376/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2513; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2514; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2515; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2516
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_376/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2513; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2514; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2515; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2516
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_376/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2517; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2518; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2519; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2520
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_375/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2517; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2518; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2519; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2520
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_375/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2517; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2518; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2519; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2520
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_375/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2521; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2522; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2523; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2524
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_374/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2521; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2522; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2523; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2524
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_374/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2521; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2522; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2523; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2524
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_374/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2525; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2526; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2527; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2528
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_129_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2525; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2526; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2527; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2528
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_129_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2525; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2526; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2527; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2528
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_129_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2529; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2530; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2531; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2532
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_128_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2529; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2530; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2531; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2532
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_128_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2529; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2530; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2531; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2532
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_128_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2533; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2534; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2535; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2536
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_373/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2533; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2534; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2535; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2536
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_373/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2533; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2534; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2535; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2536
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_373/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2537; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2538; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2539; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2540
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_131_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2537; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2538; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2539; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2540
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_131_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2537; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2538; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2539; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2540
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_131_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2541; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2542; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2543; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2544
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_130_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2541; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2542; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2543; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2544
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_130_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2541; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2542; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2543; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2544
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_130_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2545; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2546; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2547; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2548
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_372/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2545; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2546; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2547; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2548
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_372/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2545; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2546; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2547; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2548
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_372/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2549; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2550; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2551; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2552
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_371/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2549; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2550; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2551; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2552
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_371/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2549; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2550; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2551; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2552
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_371/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2553; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2554; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2555; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2556
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_133_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2553; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2554; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2555; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2556
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_133_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2553; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2554; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2555; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2556
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_133_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2557; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2558; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2559; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2560
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_132_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2557; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2558; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2559; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2560
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_132_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2557; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2558; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2559; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2560
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_132_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2561; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2562; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2563; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2564
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_370/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2561; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2562; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2563; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2564
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_370/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2561; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2562; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2563; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2564
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_370/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2565; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2566; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2567; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2568
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_135_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2565; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2566; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2567; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2568
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_135_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2565; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2566; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2567; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2568
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_135_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2569; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2570; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2571; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2572
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_134_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2569; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2570; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2571; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2572
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_134_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2569; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2570; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2571; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2572
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_134_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2573; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2574; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2575; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2576
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_369/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2573; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2574; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2575; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2576
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_369/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2573; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2574; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2575; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2576
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_369/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2577; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2578; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2579; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2580
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_368/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2577; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2578; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2579; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2580
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_368/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2577; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2578; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2579; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2580
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_368/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2581; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2582; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2583; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2584
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_367/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2581; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2582; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2583; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2584
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_367/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2581; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2582; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2583; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2584
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_367/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2585; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2586; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2587; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2588
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_137_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2585; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2586; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2587; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2588
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_137_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2585; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2586; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2587; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2588
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_137_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2589; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2590; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2591; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2592
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_136_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2589; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2590; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2591; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2592
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_136_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2589; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2590; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2591; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2592
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_136_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2593; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2594; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2595; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2596
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_366/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2593; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2594; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2595; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2596
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_366/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2593; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2594; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2595; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2596
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_366/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2597; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2598; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2599; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2600
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_139_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2597; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2598; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2599; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2600
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_139_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2597; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2598; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2599; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2600
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_139_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2601; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2602; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2603; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2604
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_138_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2601; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2602; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2603; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2604
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_138_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2601; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2602; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2603; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2604
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_138_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2605; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2606; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2607; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2608
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_365/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2605; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2606; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2607; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2608
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_365/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2605; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2606; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2607; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2608
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_365/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2609; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2610; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2611; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2612
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_364/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2609; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2610; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2611; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2612
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_364/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2609; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2610; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2611; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2612
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_364/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2613; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2614; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2615; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2616
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_141_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2613; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2614; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2615; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2616
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_141_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2613; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2614; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2615; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2616
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_141_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2617; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2618; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2619; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2620
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_140_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2617; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2618; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2619; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2620
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_140_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2617; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2618; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2619; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2620
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_140_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2621; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2622; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2623; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2624
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_363/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2621; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2622; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2623; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2624
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_363/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2621; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2622; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2623; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2624
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_363/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2625; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2626; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2627; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2628
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_143_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2625; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2626; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2627; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2628
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_143_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2625; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2626; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2627; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2628
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_143_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2629; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2630; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2631; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2632
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_142_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2629; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2630; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2631; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2632
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_142_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2629; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2630; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2631; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2632
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_142_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2633; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2634; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2635; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2636
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_362/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2633; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2634; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2635; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2636
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_362/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2633; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2634; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2635; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2636
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_362/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2637; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2638; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2639; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2640
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_361/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2637; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2638; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2639; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2640
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_361/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2637; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2638; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2639; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2640
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_361/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2641; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2642; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2643; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2644
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_360/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2641; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2642; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2643; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2644
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_360/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2641; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2642; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2643; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2644
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_360/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2645; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2646; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2647; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2648
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_359/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2645; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2646; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2647; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2648
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_359/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2645; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2646; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2647; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2648
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_359/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2649; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2650; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2651; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2652
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_145_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2649; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2650; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2651; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2652
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_145_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2649; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2650; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2651; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2652
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_145_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2653; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2654; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2655; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2656
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_144_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2653; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2654; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2655; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2656
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_144_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2653; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2654; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2655; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2656
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_144_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2657; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2658; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2659; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2660
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_358/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2657; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2658; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2659; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2660
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_358/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2657; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2658; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2659; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2660
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_358/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2661; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2662; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2663; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2664
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_147_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2661; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2662; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2663; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2664
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_147_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2661; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2662; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2663; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2664
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_147_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2665; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2666; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2667; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2668
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_146_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2665; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2666; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2667; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2668
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_146_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2665; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2666; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2667; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2668
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_146_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2669; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2670; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2671; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2672
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_357/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2669; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2670; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2671; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2672
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_357/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2669; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2670; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2671; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2672
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_357/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2673; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2674; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2675; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2676
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_356/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2673; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2674; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2675; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2676
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_356/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2673; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2674; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2675; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2676
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_356/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2677; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2678; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2679; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2680
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_149_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2677; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2678; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2679; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2680
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_149_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2677; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2678; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2679; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2680
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_149_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2681; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2682; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2683; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2684
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_148_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2681; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2682; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2683; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2684
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_148_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2681; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2682; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2683; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2684
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_148_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2685; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2686; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2687; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2688
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_355/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2685; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2686; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2687; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2688
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_355/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2685; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2686; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2687; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2688
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_355/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2689; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2690; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2691; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2692
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_151_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2689; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2690; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2691; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2692
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_151_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2689; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2690; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2691; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2692
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_151_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2693; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2694; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2695; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2696
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_150_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2693; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2694; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2695; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2696
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_150_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2693; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2694; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2695; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2696
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_150_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2697; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2698; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2699; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2700
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_354/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2697; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2698; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2699; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2700
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_354/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2697; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2698; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2699; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2700
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_354/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2701; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2702; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2703; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2704
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_353/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2701; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2702; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2703; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2704
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_353/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2701; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2702; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2703; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2704
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_353/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2705; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2706; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2707; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2708
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_352/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2705; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2706; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2707; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2708
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_352/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2705; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2706; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2707; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2708
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_352/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2709; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2710; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2711; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2712
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_153_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2709; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2710; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2711; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2712
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_153_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2709; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2710; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2711; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2712
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_153_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2713; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2714; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2715; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2716
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_152_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2713; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2714; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2715; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2716
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_152_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2713; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2714; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2715; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2716
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_152_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2717; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2718; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2719; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2720
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_351/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2717; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2718; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2719; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2720
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_351/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2717; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2718; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2719; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2720
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_351/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2721; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2722; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2723; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2724
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_155_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2721; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2722; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2723; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2724
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_155_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2721; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2722; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2723; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2724
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_155_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2725; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2726; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2727; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2728
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_154_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2725; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2726; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2727; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2728
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_154_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2725; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2726; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2727; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2728
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_154_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2729; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2730; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2731; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2732
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_350/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2729; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2730; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2731; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2732
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_350/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2729; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2730; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2731; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2732
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_350/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2733; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2734; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2735; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2736
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_349/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2733; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2734; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2735; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2736
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_349/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2733; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2734; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2735; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2736
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_349/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2737; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2738; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2739; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2740
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_157_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2737; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2738; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2739; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2740
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_157_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2737; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2738; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2739; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2740
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_157_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2741; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2742; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2743; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2744
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_156_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2741; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2742; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2743; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2744
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_156_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2741; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2742; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2743; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2744
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_156_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2745; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2746; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2747; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2748
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_348/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2745; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2746; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2747; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2748
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_348/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2745; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2746; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2747; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2748
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_348/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2749; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2750; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2751; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2752
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_159_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2749; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2750; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2751; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2752
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_159_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2749; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2750; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2751; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2752
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_159_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2753; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2754; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2755; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2756
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_158_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2753; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2754; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2755; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2756
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_158_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2753; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2754; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2755; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2756
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_158_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2757; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2758; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2759; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2760
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_347/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2757; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2758; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2759; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2760
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_347/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2757; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2758; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2759; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2760
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_347/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2761; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2762; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2763; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2764
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_346/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2761; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2762; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2763; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2764
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_346/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2761; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2762; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2763; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2764
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_346/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2765; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2766; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2767; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2768
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_345/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2765; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2766; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2767; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2768
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_345/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2765; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2766; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2767; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2768
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_345/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2769; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2770; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2771; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2772
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_344/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2769; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2770; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2771; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2772
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_344/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2769; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2770; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2771; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2772
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_344/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2773; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2774; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2775; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2776
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_343/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2773; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2774; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2775; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2776
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_343/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2773; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2774; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2775; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2776
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_343/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2777; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2778; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2779; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2780
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_161_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2777; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2778; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2779; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2780
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_161_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2777; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2778; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2779; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2780
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_161_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2781; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2782; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2783; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2784
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_160_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2781; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2782; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2783; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2784
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_160_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2781; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2782; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2783; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2784
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_160_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2785; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2786; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2787; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2788
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_342/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2785; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2786; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2787; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2788
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_342/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2785; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2786; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2787; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2788
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_342/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2789; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2790; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2791; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2792
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_163_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2789; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2790; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2791; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2792
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_163_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2789; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2790; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2791; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2792
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_163_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2793; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2794; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2795; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2796
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_162_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2793; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2794; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2795; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2796
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_162_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2793; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2794; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2795; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2796
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_162_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2797; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2798; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2799; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2800
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_341/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2797; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2798; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2799; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2800
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_341/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2797; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2798; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2799; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2800
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_341/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2801; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2802; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2803; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2804
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_340/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2801; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2802; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2803; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2804
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_340/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2801; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2802; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2803; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2804
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_340/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2805; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2806; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2807; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2808
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_165_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2805; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2806; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2807; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2808
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_165_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2805; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2806; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2807; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2808
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_165_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2809; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2810; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2811; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2812
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_164_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2809; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2810; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2811; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2812
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_164_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2809; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2810; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2811; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2812
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_164_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2813; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2814; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2815; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2816
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_339/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2813; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2814; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2815; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2816
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_339/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2813; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2814; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2815; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2816
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_339/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2817; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2818; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2819; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2820
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_167_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2817; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2818; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2819; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2820
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_167_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2817; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2818; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2819; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2820
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_167_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2821; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2822; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2823; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2824
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_166_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2821; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2822; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2823; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2824
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_166_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2821; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2822; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2823; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2824
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_166_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2825; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2826; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2827; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2828
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_338/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2825; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2826; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2827; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2828
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_338/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2825; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2826; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2827; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2828
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_338/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2829; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2830; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2831; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2832
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_337/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2829; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2830; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2831; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2832
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_337/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2829; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2830; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2831; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2832
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_337/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2833; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2834; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2835; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2836
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_336/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2833; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2834; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2835; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2836
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_336/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2833; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2834; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2835; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2836
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_336/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2837; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2838; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2839; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2840
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_169_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2837; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2838; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2839; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2840
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_169_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2837; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2838; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2839; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2840
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_169_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2841; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2842; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2843; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2844
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_168_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2841; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2842; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2843; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2844
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_168_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2841; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2842; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2843; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2844
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_168_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2845; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2846; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2847; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2848
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_335/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2845; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2846; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2847; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2848
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_335/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2845; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2846; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2847; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2848
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_335/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2849; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2850; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2851; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2852
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_171_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2849; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2850; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2851; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2852
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_171_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2849; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2850; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2851; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2852
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_171_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2853; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2854; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2855; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2856
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_170_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2853; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2854; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2855; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2856
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_170_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2853; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2854; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2855; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2856
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_170_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2857; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2858; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2859; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2860
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_334/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2857; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2858; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2859; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2860
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_334/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2857; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2858; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2859; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2860
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_334/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2861; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2862; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2863; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2864
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_333/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2861; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2862; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2863; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2864
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_333/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2861; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2862; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2863; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2864
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_333/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2865; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2866; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2867; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2868
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_173_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2865; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2866; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2867; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2868
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_173_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2865; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2866; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2867; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2868
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_173_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2869; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2870; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2871; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2872
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_172_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2869; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2870; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2871; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2872
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_172_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2869; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2870; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2871; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2872
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_172_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2873; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2874; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2875; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2876
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_332/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2873; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2874; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2875; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2876
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_332/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2873; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2874; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2875; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2876
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_332/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2877; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2878; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2879; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2880
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_175_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2877; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2878; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2879; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2880
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_175_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2877; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2878; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2879; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2880
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_175_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2881; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2882; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2883; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2884
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_174_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2881; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2882; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2883; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2884
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_174_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2881; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2882; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2883; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2884
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_174_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2885; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2886; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2887; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2888
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_331/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2885; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2886; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2887; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2888
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_331/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2885; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2886; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2887; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2888
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_331/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2889; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2890; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2891; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2892
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_330/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2889; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2890; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2891; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2892
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_330/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2889; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2890; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2891; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2892
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_330/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2893; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2894; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2895; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2896
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_329/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2893; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2894; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2895; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2896
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_329/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2893; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2894; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2895; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2896
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_329/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2897; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2898; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2899; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2900
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_328/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2897; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2898; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2899; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2900
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_328/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2897; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2898; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2899; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2900
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_328/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2901; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2902; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2903; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2904
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_177_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2901; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2902; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2903; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2904
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_177_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2901; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2902; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2903; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2904
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_177_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2905; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2906; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2907; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2908
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_176_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2905; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2906; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2907; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2908
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_176_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2905; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2906; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2907; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2908
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_176_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2909; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2910; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2911; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2912
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_327/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2909; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2910; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2911; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2912
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_327/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2909; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2910; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2911; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2912
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_327/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2913; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2914; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2915; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2916
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_179_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2913; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2914; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2915; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2916
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_179_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2913; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2914; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2915; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2916
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_179_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2917; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2918; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2919; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2920
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_178_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2917; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2918; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2919; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2920
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_178_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2917; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2918; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2919; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2920
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_178_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2921; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2922; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2923; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2924
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_326/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2921; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2922; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2923; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2924
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_326/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2921; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2922; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2923; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2924
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_326/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2925; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2926; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2927; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2928
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_325/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2925; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2926; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2927; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2928
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_325/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2925; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2926; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2927; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2928
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_325/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2929; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2930; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2931; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2932
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_181_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2929; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2930; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2931; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2932
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_181_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2929; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2930; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2931; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2932
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_181_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2933; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2934; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2935; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2936
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_180_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2933; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2934; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2935; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2936
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_180_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2933; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2934; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2935; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2936
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_180_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2937; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2938; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2939; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2940
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_324/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2937; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2938; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2939; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2940
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_324/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2937; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2938; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2939; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2940
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_324/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2941; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2942; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2943; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2944
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_183_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2941; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2942; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2943; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2944
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_183_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2941; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2942; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2943; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2944
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_183_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2945; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2946; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2947; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2948
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_182_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2945; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2946; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2947; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2948
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_182_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2945; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2946; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2947; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2948
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_182_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2949; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2950; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2951; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2952
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_323/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2949; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2950; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2951; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2952
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_323/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2949; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2950; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2951; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2952
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_323/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2953; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2954; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2955; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2956
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_322/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2953; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2954; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2955; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2956
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_322/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2953; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2954; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2955; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2956
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_322/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2957; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2958; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2959; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2960
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_321/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2957; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2958; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2959; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2960
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_321/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2957; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2958; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2959; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2960
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_321/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2961; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2962; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2963; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2964
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_185_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2961; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2962; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2963; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2964
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_185_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2961; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2962; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2963; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2964
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_185_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2965; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2966; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2967; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2968
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_184_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2965; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2966; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2967; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2968
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_184_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2965; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2966; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2967; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2968
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_184_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2969; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2970; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2971; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2972
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_320/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2969; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2970; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2971; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2972
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_320/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2969; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2970; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2971; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2972
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_320/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2973; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2974; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2975; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2976
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_187_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2973; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2974; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2975; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2976
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_187_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2973; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2974; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2975; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2976
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_187_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2977; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2978; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2979; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2980
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_186_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2977; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2978; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2979; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2980
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_186_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2977; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2978; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2979; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2980
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_186_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2981; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2982; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2983; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2984
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_319/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2981; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2982; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2983; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2984
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_319/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2981; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2982; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2983; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2984
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_319/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2985; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2986; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2987; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2988
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_318/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2985; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2986; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2987; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2988
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_318/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2985; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2986; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2987; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2988
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_318/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2989; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2990; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2991; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2992
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_189_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2989; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2990; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2991; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2992
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_189_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2989; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2990; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2991; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2992
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_189_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2993; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2994; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2995; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2996
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_188_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2993; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2994; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2995; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2996
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_188_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2993; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2994; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2995; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2996
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_188_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2997; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2998; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2999; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3000
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_317/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2997; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2998; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2999; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3000
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_317/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2997; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2998; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 2999; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3000
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_317/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3001; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3002; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3003; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3004
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_191_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3001; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3002; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3003; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3004
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_191_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3001; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3002; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3003; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3004
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_191_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3005; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3006; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3007; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3008
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_190_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3005; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3006; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3007; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3008
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_190_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3005; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3006; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3007; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3008
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_190_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3009; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3010; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3011; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3012
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_316/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3009; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3010; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3011; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3012
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_316/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3009; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3010; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3011; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3012
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_316/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3013; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3014; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3015; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3016
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_315/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3013; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3014; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3015; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3016
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_315/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3013; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3014; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3015; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3016
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_315/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3017; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3018; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3019; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3020
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_314/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3017; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3018; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3019; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3020
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_314/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3017; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3018; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3019; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3020
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_314/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3021; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3022; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3023; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3024
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_313/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3021; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3022; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3023; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3024
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_313/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3021; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3022; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3023; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3024
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_313/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3025; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3026; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3027; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3028
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_312/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3025; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3026; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3027; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3028
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_312/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3025; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3026; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3027; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3028
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_312/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3029; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3030; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3031; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3032
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_311/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3029; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3030; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3031; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3032
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_311/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3029; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3030; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3031; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3032
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_311/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3033; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3034; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3035; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3036
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_193_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3033; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3034; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3035; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3036
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_193_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3033; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3034; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3035; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3036
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_193_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3037; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3038; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3039; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3040
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_192_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3037; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3038; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3039; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3040
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_192_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3037; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3038; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3039; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3040
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_192_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3041; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3042; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3043; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3044
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_310/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3041; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3042; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3043; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3044
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_310/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3041; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3042; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3043; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3044
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_310/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3045; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3046; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3047; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3048
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_195_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3045; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3046; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3047; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3048
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_195_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3045; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3046; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3047; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3048
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_195_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3049; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3050; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3051; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3052
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_194_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3049; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3050; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3051; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3052
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_194_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3049; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3050; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3051; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3052
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_194_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3053; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3054; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3055; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3056
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_309/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3053; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3054; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3055; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3056
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_309/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3053; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3054; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3055; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3056
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_309/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3057; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3058; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3059; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3060
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_308/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3057; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3058; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3059; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3060
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_308/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3057; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3058; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3059; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3060
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_308/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3061; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3062; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3063; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3064
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_197_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3061; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3062; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3063; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3064
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_197_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3061; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3062; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3063; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3064
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_197_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3065; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3066; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3067; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3068
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_196_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3065; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3066; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3067; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3068
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_196_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3065; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3066; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3067; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3068
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_196_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3069; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3070; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3071; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3072
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_307/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3069; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3070; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3071; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3072
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_307/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3069; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3070; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3071; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3072
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_307/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3073; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3074; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3075; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3076
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_199_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3073; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3074; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3075; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3076
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_199_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3073; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3074; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3075; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3076
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_199_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3077; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3078; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3079; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3080
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_198_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3077; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3078; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3079; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3080
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_198_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3077; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3078; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3079; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3080
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_198_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3081; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3082; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3083; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3084
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_306/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3081; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3082; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3083; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3084
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_306/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3081; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3082; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3083; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3084
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_306/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3085; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3086; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3087; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3088
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_305/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3085; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3086; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3087; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3088
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_305/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3085; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3086; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3087; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3088
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_305/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3089; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3090; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3091; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3092
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_304/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3089; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3090; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3091; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3092
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_304/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3089; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3090; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3091; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3092
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_304/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3093; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3094; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3095; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3096
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_201_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3093; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3094; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3095; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3096
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_201_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3093; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3094; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3095; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3096
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_201_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3097; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3098; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3099; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3100
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_200_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3097; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3098; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3099; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3100
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_200_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3097; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3098; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3099; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3100
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_200_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3101; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3102; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3103; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3104
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_303/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3101; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3102; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3103; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3104
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_303/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3101; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3102; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3103; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3104
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_303/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3105; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3106; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3107; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3108
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_203_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3105; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3106; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3107; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3108
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_203_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3105; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3106; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3107; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3108
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_203_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3109; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3110; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3111; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3112
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_202_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3109; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3110; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3111; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3112
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_202_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3109; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3110; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3111; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3112
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_202_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3113; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3114; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3115; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3116
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_302/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3113; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3114; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3115; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3116
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_302/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3113; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3114; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3115; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3116
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_302/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3117; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3118; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3119; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3120
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_301/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3117; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3118; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3119; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3120
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_301/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3117; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3118; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3119; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3120
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_301/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3121; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3122; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3123; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3124
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_205_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3121; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3122; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3123; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3124
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_205_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3121; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3122; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3123; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3124
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_205_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3125; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3126; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3127; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3128
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_204_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3125; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3126; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3127; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3128
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_204_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3125; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3126; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3127; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3128
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_204_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3129; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3130; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3131; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3132
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_300/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3129; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3130; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3131; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3132
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_300/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3129; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3130; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3131; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3132
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_300/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3133; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3134; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3135; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3136
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_207_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3133; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3134; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3135; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3136
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_207_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3133; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3134; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3135; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3136
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_207_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3137; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3138; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3139; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3140
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_206_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3137; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3138; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3139; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3140
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_206_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3137; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3138; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3139; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3140
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_206_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3141; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3142; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3143; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3144
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_299/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3141; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3142; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3143; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3144
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_299/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3141; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3142; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3143; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3144
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_299/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3145; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3146; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3147; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3148
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_298/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3145; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3146; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3147; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3148
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_298/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3145; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3146; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3147; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3148
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_298/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3149; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3150; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3151; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3152
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_297/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3149; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3150; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3151; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3152
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_297/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3149; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3150; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3151; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3152
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_297/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3153; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3154; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3155; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3156
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_296/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3153; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3154; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3155; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3156
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_296/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3153; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3154; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3155; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3156
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_296/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3157; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3158; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3159; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3160
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_209_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3157; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3158; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3159; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3160
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_209_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3157; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3158; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3159; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3160
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_209_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3161; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3162; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3163; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3164
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_208_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3161; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3162; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3163; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3164
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_208_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3161; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3162; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3163; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3164
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_208_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3165; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3166; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3167; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3168
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_295/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3165; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3166; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3167; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3168
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_295/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3165; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3166; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3167; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3168
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_295/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3169; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3170; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3171; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3172
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_211_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3169; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3170; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3171; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3172
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_211_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3169; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3170; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3171; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3172
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_211_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3173; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3174; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3175; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3176
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_210_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3173; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3174; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3175; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3176
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_210_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3173; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3174; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3175; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3176
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_210_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3177; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3178; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3179; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3180
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_294/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3177; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3178; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3179; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3180
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_294/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3177; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3178; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3179; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3180
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_294/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3181; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3182; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3183; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3184
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_293/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3181; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3182; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3183; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3184
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_293/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3181; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3182; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3183; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3184
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_293/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3185; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3186; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3187; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3188
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_213_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3185; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3186; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3187; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3188
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_213_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3185; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3186; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3187; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3188
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_213_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3189; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3190; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3191; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3192
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_212_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3189; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3190; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3191; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3192
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_212_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3189; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3190; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3191; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3192
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_212_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3193; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3194; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3195; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3196
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_292/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3193; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3194; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3195; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3196
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_292/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3193; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3194; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3195; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3196
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_292/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3197; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3198; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3199; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3200
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_215_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3197; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3198; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3199; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3200
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_215_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3197; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3198; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3199; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3200
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_215_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3201; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3202; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3203; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3204
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_214_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3201; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3202; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3203; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3204
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_214_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3201; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3202; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3203; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3204
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_214_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3205; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3206; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3207; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3208
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_291/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3205; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3206; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3207; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3208
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_291/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3205; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3206; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3207; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3208
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_291/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3209; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3210; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3211; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3212
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_290/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3209; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3210; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3211; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3212
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_290/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3209; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3210; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3211; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3212
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_290/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3213; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3214; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3215; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3216
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_289/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3213; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3214; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3215; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3216
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_289/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3213; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3214; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3215; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3216
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_289/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3217; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3218; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3219; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3220
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_217_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3217; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3218; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3219; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3220
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_217_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3217; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3218; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3219; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3220
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_217_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3221; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3222; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3223; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3224
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_216_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3221; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3222; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3223; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3224
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_216_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3221; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3222; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3223; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3224
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_216_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3225; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3226; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3227; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3228
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_288/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3225; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3226; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3227; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3228
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_288/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3225; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3226; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3227; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3228
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_288/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3229; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3230; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3231; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3232
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_219_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3229; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3230; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3231; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3232
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_219_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3229; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3230; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3231; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3232
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_219_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3233; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3234; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3235; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3236
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_218_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3233; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3234; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3235; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3236
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_218_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3233; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3234; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3235; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3236
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_218_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3237; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3238; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3239; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3240
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_287/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3237; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3238; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3239; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3240
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_287/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3237; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3238; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3239; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3240
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_287/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3241; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3242; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3243; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3244
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_286/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3241; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3242; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3243; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3244
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_286/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3241; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3242; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3243; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3244
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_286/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3245; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3246; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3247; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3248
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_221_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3245; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3246; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3247; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3248
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_221_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3245; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3246; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3247; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3248
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_221_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3249; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3250; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3251; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3252
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_220_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3249; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3250; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3251; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3252
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_220_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3249; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3250; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3251; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3252
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_220_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3253; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3254; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3255; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3256
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_285/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3253; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3254; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3255; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3256
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_285/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3253; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3254; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3255; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3256
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_285/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3257; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3258; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3259; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3260
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_223_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3257; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3258; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3259; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3260
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_223_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3257; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3258; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3259; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3260
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_223_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3261; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3262; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3263; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3264
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_222_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3261; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3262; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3263; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3264
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_222_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3261; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3262; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3263; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3264
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_222_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3265; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3266; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3267; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3268
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_284/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3265; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3266; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3267; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3268
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_284/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3265; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3266; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3267; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3268
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_284/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3269; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3270; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3271; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3272
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_283/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3269; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3270; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3271; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3272
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_283/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3269; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3270; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3271; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3272
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_283/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3273; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3274; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3275; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3276
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_282/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3273; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3274; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3275; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3276
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_282/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3273; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3274; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3275; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3276
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_282/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3277; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3278; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3279; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3280
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_281/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3277; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3278; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3279; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3280
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_281/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3277; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3278; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3279; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3280
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_281/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3281; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3282; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3283; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3284
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_280/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3281; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3282; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3283; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3284
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_280/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3281; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3282; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3283; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3284
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_280/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3285; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3286; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3287; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3288
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_225_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3285; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3286; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3287; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3288
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_225_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3285; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3286; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3287; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3288
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_225_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3289; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3290; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3291; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3292
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_224_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3289; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3290; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3291; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3292
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_224_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3289; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3290; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3291; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3292
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_224_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3293; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3294; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3295; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3296
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_279/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3293; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3294; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3295; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3296
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_279/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3293; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3294; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3295; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3296
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_279/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3297; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3298; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3299; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3300
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_227_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3297; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3298; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3299; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3300
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_227_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3297; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3298; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3299; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3300
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_227_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3301; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3302; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3303; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3304
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_226_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3301; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3302; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3303; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3304
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_226_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3301; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3302; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3303; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3304
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_226_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3305; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3306; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3307; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3308
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_278/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3305; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3306; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3307; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3308
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_278/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3305; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3306; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3307; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3308
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_278/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3309; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3310; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3311; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3312
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_277/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3309; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3310; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3311; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3312
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_277/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3309; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3310; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3311; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3312
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_277/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3313; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3314; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3315; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3316
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_229_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3313; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3314; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3315; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3316
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_229_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3313; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3314; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3315; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3316
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_229_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3317; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3318; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3319; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3320
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_228_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3317; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3318; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3319; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3320
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_228_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3317; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3318; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3319; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3320
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_228_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3321; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3322; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3323; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3324
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_276/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3321; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3322; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3323; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3324
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_276/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3321; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3322; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3323; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3324
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_276/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3325; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3326; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3327; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3328
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_231_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3325; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3326; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3327; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3328
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_231_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3325; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3326; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3327; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3328
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_231_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3329; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3330; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3331; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3332
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_230_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3329; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3330; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3331; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3332
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_230_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3329; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3330; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3331; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3332
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_230_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3333; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3334; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3335; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3336
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_275/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3333; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3334; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3335; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3336
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_275/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3333; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3334; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3335; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3336
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_275/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3337; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3338; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3339; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3340
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_274/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3337; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3338; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3339; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3340
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_274/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3337; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3338; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3339; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3340
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_274/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3341; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3342; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3343; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3344
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_273/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3341; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3342; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3343; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3344
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_273/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3341; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3342; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3343; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3344
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_273/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3345; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3346; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3347; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3348
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_233_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3345; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3346; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3347; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3348
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_233_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3345; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3346; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3347; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3348
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_233_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3349; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3350; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3351; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3352
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_232_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3349; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3350; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3351; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3352
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_232_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3349; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3350; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3351; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3352
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_232_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3353; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3354; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3355; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3356
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_272/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3353; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3354; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3355; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3356
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_272/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3353; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3354; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3355; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3356
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_272/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3357; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3358; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3359; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3360
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_235_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3357; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3358; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3359; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3360
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_235_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3357; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3358; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3359; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3360
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_235_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3361; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3362; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3363; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3364
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_234_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3361; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3362; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3363; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3364
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_234_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3361; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3362; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3363; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3364
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_234_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3365; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3366; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3367; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3368
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_271/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3365; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3366; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3367; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3368
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_271/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3365; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3366; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3367; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3368
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_271/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3369; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3370; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3371; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3372
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_270/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3369; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3370; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3371; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3372
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_270/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3369; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3370; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3371; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3372
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_270/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3373; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3374; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3375; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3376
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_237_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3373; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3374; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3375; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3376
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_237_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3373; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3374; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3375; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3376
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_237_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3377; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3378; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3379; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3380
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_236_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3377; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3378; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3379; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3380
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_236_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3377; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3378; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3379; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3380
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_236_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3381; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3382; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3383; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3384
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_269/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3381; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3382; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3383; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3384
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_269/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3381; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3382; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3383; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3384
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_269/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3385; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3386; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3387; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3388
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_239_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3385; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3386; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3387; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3388
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_239_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3385; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3386; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3387; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3388
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_239_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3389; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3390; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3391; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3392
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_238_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3389; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3390; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3391; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3392
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_238_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3389; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3390; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3391; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3392
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_238_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3393; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3394; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3395; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3396
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_268/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3393; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3394; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3395; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3396
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_268/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3393; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3394; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3395; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3396
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_268/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3397; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3398; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3399; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3400
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_267/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3397; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3398; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3399; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3400
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_267/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3397; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3398; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3399; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3400
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_267/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3401; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3402; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3403; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3404
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_266/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3401; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3402; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3403; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3404
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_266/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3401; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3402; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3403; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3404
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_266/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3405; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3406; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3407; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3408
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_265/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3405; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3406; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3407; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3408
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_265/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3405; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3406; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3407; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3408
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_265/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3409; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3410; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3411; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3412
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_241_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3409; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3410; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3411; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3412
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_241_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3409; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3410; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3411; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3412
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_241_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3413; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3414; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3415; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3416
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_240_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3413; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3414; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3415; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3416
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_240_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3413; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3414; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3415; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3416
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_240_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3417; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3418; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3419; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3420
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_264/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3417; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3418; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3419; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3420
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_264/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3417; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3418; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3419; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3420
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_264/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3421; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3422; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3423; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3424
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_243_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3421; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3422; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3423; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3424
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_243_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3421; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3422; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3423; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3424
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_243_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3425; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3426; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3427; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3428
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_242_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3425; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3426; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3427; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3428
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_242_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3425; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3426; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3427; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3428
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_242_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3429; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3430; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3431; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3432
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_263/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3429; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3430; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3431; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3432
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_263/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3429; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3430; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3431; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3432
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_263/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3433; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3434; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3435; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3436
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_262/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3433; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3434; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3435; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3436
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_262/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3433; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3434; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3435; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3436
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_262/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3437; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3438; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3439; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3440
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_245_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3437; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3438; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3439; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3440
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_245_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3437; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3438; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3439; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3440
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_245_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3441; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3442; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3443; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3444
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_244_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3441; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3442; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3443; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3444
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_244_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3441; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3442; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3443; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3444
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_244_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3445; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3446; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3447; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3448
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_261/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3445; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3446; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3447; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3448
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_261/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3445; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3446; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3447; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3448
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_261/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3449; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3450; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3451; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3452
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_247_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3449; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3450; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3451; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3452
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_247_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3449; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3450; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3451; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3452
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_247_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3453; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3454; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3455; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3456
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_246_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3453; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3454; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3455; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3456
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_246_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3453; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3454; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3455; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3456
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_246_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3457; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3458; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3459; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3460
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_260/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3457; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3458; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3459; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3460
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_260/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3457; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3458; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3459; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3460
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_260/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3461; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3462; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3463; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3464
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_259/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3461; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3462; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3463; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3464
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_259/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3461; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3462; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3463; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3464
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_259/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3465; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3466; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3467; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3468
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_258/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3465; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3466; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3467; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3468
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_258/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3465; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3466; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3467; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3468
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_258/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3469; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3470; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3471; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3472
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_249_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3469; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3470; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3471; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3472
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_249_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3469; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3470; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3471; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3472
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_249_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3473; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3474; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3475; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3476
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_248_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3473; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3474; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3475; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3476
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_248_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3473; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3474; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3475; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3476
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_248_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3477; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3478; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3479; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3480
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_257/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3477; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3478; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3479; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3480
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_257/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3477; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3478; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3479; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3480
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_257/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3481; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3482; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3483; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3484
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_251_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3481; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3482; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3483; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3484
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_251_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3481; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3482; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3483; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3484
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_251_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3485; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3486; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3487; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3488
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_250_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3485; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3486; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3487; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3488
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_250_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3485; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3486; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3487; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3488
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_250_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3489; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3490; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3491; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3492
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_256/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3489; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3490; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3491; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3492
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_256/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3489; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3490; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3491; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3492
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_256/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3493; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3494; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3495; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3496
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_255/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3493; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3494; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3495; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3496
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_255/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3493; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3494; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3495; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3496
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_255/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3497; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3498; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3499; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3500
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_253_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3497; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3498; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3499; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3500
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_253_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3497; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3498; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3499; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3500
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_253_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3501; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3502; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3503; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3504
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_252_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3501; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3502; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3503; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3504
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_252_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3501; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3502; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3503; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3504
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_252_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3505; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3506; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3507; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3508
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_254/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3505; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3506; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3507; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3508
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_254/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3505; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3506; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3507; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3508
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_254/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3509; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3510; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3511; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3512
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_255_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3509; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3510; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3511; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3512
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_255_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3509; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3510; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3511; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3512
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_255_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3513; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3514; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3515; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3516
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_254_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3513; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3514; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3515; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3516
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_254_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3513; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3514; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3515; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3516
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_254_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3517; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3518; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3519; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3520
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_253/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3517; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3518; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3519; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3520
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_253/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3517; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3518; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3519; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3520
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_253/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3521; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3522; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3523; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3524
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_252/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3521; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3522; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3523; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3524
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_252/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3521; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3522; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3523; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3524
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_252/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3525; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3526; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3527; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3528
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_251/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3525; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3526; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3527; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3528
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_251/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3525; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3526; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3527; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3528
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_251/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3529; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3530; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3531; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3532
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_250/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3529; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3530; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3531; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3532
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_250/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3529; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3530; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3531; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3532
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_250/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3533; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3534; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3535; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3536
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_249/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3533; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3534; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3535; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3536
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_249/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3533; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3534; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3535; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3536
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_249/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3537; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3538; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3539; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3540
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_248/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3537; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3538; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3539; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3540
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_248/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3537; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3538; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3539; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3540
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_248/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3541; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3542; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3543; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3544
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_247/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3541; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3542; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3543; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3544
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_247/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3541; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3542; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3543; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3544
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_247/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3545; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3546; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3547; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3548
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_246/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3545; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3546; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3547; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3548
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_246/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3545; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3546; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3547; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3548
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_246/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3549; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3550; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3551; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3552
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_257_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3549; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3550; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3551; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3552
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_257_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3549; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3550; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3551; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3552
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_257_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3553; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3554; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3555; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3556
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_256_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3553; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3554; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3555; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3556
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_256_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3553; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3554; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3555; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3556
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_256_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3557; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3558; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3559; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3560
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_245/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3557; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3558; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3559; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3560
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_245/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3557; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3558; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3559; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3560
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_245/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3561; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3562; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3563; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3564
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_259_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3561; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3562; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3563; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3564
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_259_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3561; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3562; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3563; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3564
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_259_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3565; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3566; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3567; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3568
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_258_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3565; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3566; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3567; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3568
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_258_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3565; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3566; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3567; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3568
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_258_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3569; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3570; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3571; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3572
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_244/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3569; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3570; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3571; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3572
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_244/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3569; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3570; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3571; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3572
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_244/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3573; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3574; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3575; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3576
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_243/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3573; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3574; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3575; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3576
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_243/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3573; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3574; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3575; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3576
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_243/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3577; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3578; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3579; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3580
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_261_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3577; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3578; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3579; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3580
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_261_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3577; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3578; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3579; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3580
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_261_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3581; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3582; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3583; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3584
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_260_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3581; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3582; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3583; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3584
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_260_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3581; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3582; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3583; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3584
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_260_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3585; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3586; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3587; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3588
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_242/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3585; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3586; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3587; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3588
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_242/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3585; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3586; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3587; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3588
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_242/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3589; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3590; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3591; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3592
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_263_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3589; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3590; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3591; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3592
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_263_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3589; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3590; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3591; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3592
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_263_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3593; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3594; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3595; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3596
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_262_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3593; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3594; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3595; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3596
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_262_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3593; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3594; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3595; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3596
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_262_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3597; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3598; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3599; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3600
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_241/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3597; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3598; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3599; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3600
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_241/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3597; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3598; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3599; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3600
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_241/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3601; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3602; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3603; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3604
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_240/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3601; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3602; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3603; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3604
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_240/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3601; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3602; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3603; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3604
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_240/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3605; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3606; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3607; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3608
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_239/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3605; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3606; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3607; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3608
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_239/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3605; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3606; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3607; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3608
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_239/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3609; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3610; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3611; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3612
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_265_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3609; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3610; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3611; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3612
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_265_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3609; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3610; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3611; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3612
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_265_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3613; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3614; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3615; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3616
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_264_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3613; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3614; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3615; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3616
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_264_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3613; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3614; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3615; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3616
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_264_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3617; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3618; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3619; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3620
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_238/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3617; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3618; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3619; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3620
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_238/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3617; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3618; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3619; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3620
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_238/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3621; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3622; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3623; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3624
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_267_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3621; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3622; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3623; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3624
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_267_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3621; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3622; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3623; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3624
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_267_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3625; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3626; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3627; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3628
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_266_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3625; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3626; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3627; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3628
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_266_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3625; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3626; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3627; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3628
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_266_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3629; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3630; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3631; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3632
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_237/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3629; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3630; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3631; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3632
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_237/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3629; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3630; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3631; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3632
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_237/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3633; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3634; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3635; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3636
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_236/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3633; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3634; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3635; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3636
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_236/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3633; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3634; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3635; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3636
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_236/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3637; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3638; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3639; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3640
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_269_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3637; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3638; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3639; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3640
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_269_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3637; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3638; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3639; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3640
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_269_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3641; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3642; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3643; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3644
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_268_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3641; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3642; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3643; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3644
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_268_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3641; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3642; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3643; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3644
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_268_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3645; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3646; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3647; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3648
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_235/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3645; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3646; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3647; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3648
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_235/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3645; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3646; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3647; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3648
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_235/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3649; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3650; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3651; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3652
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_271_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3649; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3650; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3651; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3652
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_271_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3649; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3650; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3651; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3652
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_271_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3653; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3654; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3655; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3656
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_270_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3653; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3654; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3655; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3656
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_270_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3653; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3654; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3655; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3656
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_270_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3657; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3658; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3659; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3660
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_234/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3657; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3658; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3659; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3660
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_234/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3657; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3658; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3659; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3660
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_234/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3661; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3662; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3663; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3664
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_233/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3661; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3662; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3663; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3664
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_233/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3661; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3662; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3663; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3664
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_233/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3665; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3666; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3667; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3668
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_232/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3665; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3666; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3667; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3668
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_232/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3665; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3666; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3667; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3668
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_232/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3669; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3670; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3671; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3672
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_231/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3669; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3670; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3671; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3672
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_231/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3669; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3670; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3671; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3672
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_231/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3673; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3674; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3675; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3676
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_273_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3673; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3674; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3675; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3676
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_273_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3673; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3674; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3675; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3676
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_273_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3677; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3678; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3679; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3680
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_272_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3677; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3678; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3679; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3680
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_272_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3677; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3678; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3679; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3680
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_272_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3681; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3682; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3683; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3684
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_230/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3681; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3682; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3683; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3684
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_230/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3681; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3682; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3683; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3684
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_230/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3685; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3686; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3687; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3688
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_275_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3685; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3686; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3687; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3688
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_275_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3685; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3686; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3687; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3688
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_275_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3689; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3690; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3691; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3692
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_274_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3689; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3690; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3691; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3692
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_274_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3689; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3690; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3691; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3692
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_274_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3693; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3694; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3695; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3696
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_229/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3693; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3694; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3695; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3696
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_229/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3693; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3694; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3695; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3696
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_229/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3697; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3698; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3699; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3700
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_228/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3697; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3698; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3699; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3700
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_228/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3697; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3698; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3699; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3700
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_228/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3701; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3702; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3703; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3704
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_277_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3701; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3702; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3703; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3704
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_277_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3701; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3702; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3703; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3704
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_277_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3705; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3706; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3707; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3708
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_276_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3705; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3706; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3707; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3708
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_276_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3705; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3706; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3707; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3708
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_276_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3709; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3710; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3711; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3712
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_227/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3709; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3710; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3711; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3712
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_227/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3709; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3710; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3711; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3712
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_227/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3713; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3714; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3715; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3716
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_279_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3713; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3714; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3715; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3716
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_279_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3713; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3714; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3715; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3716
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_279_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3717; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3718; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3719; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3720
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_278_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3717; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3718; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3719; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3720
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_278_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3717; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3718; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3719; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3720
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_278_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3721; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3722; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3723; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3724
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_226/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3721; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3722; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3723; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3724
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_226/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3721; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3722; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3723; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3724
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_226/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3725; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3726; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3727; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3728
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_225/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3725; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3726; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3727; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3728
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_225/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3725; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3726; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3727; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3728
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_225/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3729; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3730; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3731; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3732
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_224/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3729; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3730; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3731; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3732
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_224/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3729; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3730; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3731; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3732
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_224/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3733; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3734; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3735; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3736
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_281_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3733; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3734; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3735; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3736
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_281_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3733; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3734; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3735; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3736
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_281_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3737; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3738; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3739; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3740
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_280_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3737; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3738; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3739; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3740
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_280_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3737; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3738; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3739; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3740
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_280_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3741; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3742; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3743; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3744
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_223/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3741; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3742; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3743; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3744
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_223/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3741; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3742; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3743; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3744
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_223/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3745; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3746; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3747; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3748
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_283_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3745; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3746; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3747; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3748
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_283_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3745; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3746; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3747; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3748
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_283_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3749; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3750; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3751; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3752
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_282_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3749; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3750; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3751; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3752
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_282_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3749; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3750; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3751; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3752
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_282_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3753; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3754; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3755; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3756
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_222/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3753; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3754; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3755; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3756
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_222/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3753; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3754; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3755; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3756
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_222/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3757; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3758; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3759; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3760
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_221/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3757; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3758; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3759; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3760
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_221/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3757; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3758; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3759; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3760
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_221/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3761; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3762; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3763; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3764
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_285_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3761; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3762; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3763; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3764
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_285_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3761; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3762; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3763; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3764
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_285_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3765; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3766; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3767; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3768
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_284_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3765; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3766; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3767; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3768
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_284_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3765; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3766; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3767; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3768
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_284_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3769; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3770; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3771; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3772
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_220/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3769; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3770; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3771; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3772
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_220/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3769; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3770; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3771; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3772
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_220/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3773; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3774; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3775; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3776
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_287_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3773; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3774; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3775; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3776
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_287_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3773; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3774; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3775; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3776
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_287_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3777; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3778; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3779; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3780
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_286_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3777; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3778; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3779; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3780
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_286_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3777; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3778; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3779; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3780
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_286_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3781; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3782; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3783; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3784
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_219/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3781; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3782; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3783; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3784
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_219/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3781; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3782; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3783; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3784
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_219/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3785; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3786; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3787; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3788
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_218/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3785; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3786; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3787; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3788
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_218/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3785; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3786; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3787; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3788
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_218/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3789; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3790; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3791; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3792
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_217/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3789; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3790; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3791; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3792
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_217/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3789; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3790; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3791; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3792
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_217/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3793; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3794; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3795; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3796
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_216/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3793; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3794; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3795; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3796
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_216/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3793; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3794; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3795; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3796
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_216/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3797; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3798; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3799; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3800
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_215/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3797; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3798; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3799; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3800
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_215/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3797; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3798; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3799; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3800
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_215/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3801; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3802; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3803; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3804
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_289_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3801; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3802; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3803; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3804
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_289_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3801; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3802; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3803; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3804
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_289_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3805; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3806; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3807; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3808
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_288_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3805; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3806; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3807; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3808
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_288_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3805; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3806; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3807; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3808
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_288_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3809; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3810; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3811; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3812
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_214/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3809; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3810; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3811; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3812
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_214/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3809; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3810; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3811; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3812
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_214/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3813; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3814; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3815; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3816
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_291_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3813; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3814; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3815; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3816
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_291_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3813; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3814; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3815; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3816
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_291_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3817; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3818; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3819; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3820
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_290_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3817; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3818; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3819; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3820
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_290_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3817; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3818; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3819; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3820
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_290_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3821; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3822; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3823; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3824
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_213/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3821; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3822; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3823; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3824
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_213/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3821; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3822; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3823; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3824
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_213/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3825; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3826; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3827; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3828
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_212/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3825; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3826; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3827; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3828
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_212/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3825; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3826; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3827; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3828
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_212/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3829; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3830; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3831; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3832
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_293_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3829; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3830; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3831; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3832
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_293_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3829; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3830; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3831; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3832
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_293_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3833; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3834; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3835; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3836
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_292_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3833; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3834; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3835; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3836
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_292_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3833; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3834; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3835; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3836
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_292_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3837; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3838; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3839; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3840
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_211/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3837; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3838; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3839; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3840
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_211/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3837; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3838; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3839; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3840
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_211/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3841; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3842; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3843; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3844
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_295_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3841; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3842; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3843; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3844
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_295_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3841; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3842; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3843; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3844
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_295_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3845; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3846; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3847; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3848
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_294_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3845; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3846; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3847; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3848
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_294_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3845; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3846; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3847; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3848
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_294_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3849; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3850; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3851; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3852
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_210/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3849; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3850; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3851; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3852
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_210/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3849; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3850; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3851; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3852
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_210/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3853; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3854; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3855; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3856
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_209/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3853; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3854; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3855; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3856
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_209/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3853; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3854; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3855; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3856
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_209/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3857; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3858; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3859; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3860
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_208/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3857; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3858; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3859; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3860
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_208/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3857; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3858; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3859; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3860
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_208/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3861; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3862; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3863; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3864
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_297_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3861; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3862; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3863; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3864
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_297_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3861; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3862; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3863; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3864
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_297_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3865; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3866; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3867; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3868
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_296_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3865; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3866; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3867; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3868
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_296_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3865; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3866; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3867; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3868
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_296_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3869; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3870; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3871; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3872
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_207/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3869; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3870; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3871; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3872
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_207/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3869; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3870; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3871; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3872
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_207/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3873; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3874; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3875; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3876
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_299_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3873; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3874; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3875; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3876
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_299_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3873; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3874; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3875; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3876
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_299_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3877; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3878; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3879; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3880
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_298_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3877; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3878; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3879; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3880
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_298_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3877; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3878; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3879; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3880
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_298_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3881; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3882; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3883; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3884
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_206/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3881; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3882; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3883; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3884
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_206/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3881; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3882; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3883; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3884
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_206/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3885; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3886; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3887; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3888
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_205/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3885; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3886; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3887; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3888
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_205/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3885; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3886; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3887; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3888
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_205/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3889; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3890; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3891; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3892
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_301_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3889; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3890; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3891; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3892
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_301_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3889; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3890; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3891; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3892
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_301_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3893; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3894; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3895; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3896
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_300_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3893; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3894; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3895; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3896
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_300_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3893; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3894; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3895; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3896
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_300_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3897; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3898; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3899; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3900
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_204/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3897; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3898; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3899; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3900
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_204/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3897; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3898; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3899; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3900
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_204/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3901; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3902; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3903; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3904
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_303_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3901; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3902; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3903; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3904
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_303_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3901; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3902; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3903; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3904
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_303_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3905; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3906; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3907; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3908
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_302_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3905; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3906; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3907; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3908
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_302_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3905; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3906; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3907; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3908
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_302_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3909; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3910; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3911; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3912
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_203/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3909; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3910; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3911; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3912
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_203/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3909; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3910; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3911; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3912
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_203/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3913; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3914; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3915; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3916
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_202/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3913; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3914; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3915; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3916
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_202/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3913; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3914; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3915; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3916
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_202/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3917; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3918; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3919; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3920
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_201/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3917; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3918; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3919; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3920
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_201/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3917; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3918; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3919; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3920
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_201/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3921; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3922; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3923; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3924
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_200/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3921; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3922; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3923; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3924
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_200/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3921; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3922; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3923; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3924
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_200/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3925; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3926; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3927; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3928
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_305_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3925; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3926; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3927; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3928
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_305_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3925; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3926; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3927; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3928
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_305_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3929; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3930; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3931; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3932
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_304_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3929; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3930; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3931; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3932
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_304_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3929; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3930; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3931; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3932
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_304_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3933; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3934; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3935; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3936
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_199/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3933; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3934; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3935; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3936
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_199/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3933; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3934; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3935; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3936
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_199/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3937; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3938; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3939; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3940
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_307_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3937; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3938; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3939; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3940
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_307_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3937; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3938; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3939; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3940
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_307_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3941; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3942; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3943; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3944
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_306_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3941; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3942; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3943; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3944
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_306_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3941; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3942; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3943; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3944
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_306_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3945; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3946; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3947; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3948
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_198/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3945; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3946; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3947; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3948
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_198/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3945; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3946; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3947; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3948
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_198/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3949; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3950; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3951; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3952
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_197/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3949; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3950; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3951; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3952
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_197/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3949; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3950; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3951; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3952
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_197/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3953; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3954; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3955; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3956
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_309_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3953; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3954; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3955; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3956
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_309_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3953; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3954; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3955; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3956
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_309_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3957; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3958; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3959; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3960
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_308_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3957; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3958; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3959; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3960
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_308_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3957; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3958; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3959; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3960
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_308_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3961; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3962; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3963; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3964
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_196/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3961; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3962; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3963; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3964
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_196/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3961; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3962; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3963; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3964
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_196/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3965; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3966; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3967; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3968
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_311_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3965; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3966; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3967; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3968
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_311_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3965; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3966; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3967; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3968
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_311_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3969; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3970; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3971; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3972
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_310_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3969; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3970; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3971; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3972
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_310_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3969; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3970; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3971; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3972
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_310_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3973; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3974; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3975; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3976
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_195/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3973; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3974; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3975; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3976
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_195/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3973; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3974; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3975; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3976
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_195/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3977; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3978; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3979; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3980
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_194/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3977; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3978; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3979; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3980
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_194/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3977; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3978; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3979; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3980
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_194/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3981; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3982; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3983; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3984
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_193/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3981; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3982; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3983; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3984
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_193/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3981; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3982; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3983; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3984
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_193/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3985; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3986; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3987; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3988
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_313_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3985; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3986; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3987; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3988
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_313_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3985; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3986; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3987; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3988
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_313_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3989; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3990; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3991; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3992
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_312_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3989; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3990; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3991; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3992
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_312_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3989; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3990; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3991; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3992
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_312_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3993; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3994; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3995; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3996
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_192/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3993; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3994; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3995; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3996
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_192/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3993; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3994; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3995; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3996
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_192/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3997; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3998; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3999; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4000
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_315_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3997; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3998; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3999; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4000
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_315_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3997; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3998; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 3999; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4000
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_315_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4001; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4002; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4003; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4004
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_314_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4001; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4002; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4003; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4004
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_314_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4001; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4002; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4003; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4004
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_314_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4005; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4006; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4007; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4008
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_191/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4005; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4006; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4007; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4008
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_191/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4005; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4006; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4007; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4008
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_191/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4009; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4010; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4011; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4012
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_190/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4009; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4010; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4011; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4012
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_190/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4009; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4010; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4011; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4012
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_190/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4013; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4014; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4015; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4016
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_317_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4013; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4014; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4015; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4016
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_317_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4013; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4014; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4015; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4016
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_317_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4017; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4018; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4019; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4020
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_316_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4017; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4018; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4019; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4020
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_316_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4017; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4018; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4019; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4020
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_316_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4021; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4022; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4023; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4024
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_189/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4021; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4022; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4023; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4024
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_189/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4021; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4022; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4023; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4024
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_189/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4025; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4026; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4027; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4028
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_319_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4025; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4026; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4027; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4028
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_319_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4025; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4026; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4027; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4028
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_319_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4029; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4030; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4031; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4032
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_318_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4029; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4030; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4031; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4032
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_318_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4029; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4030; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4031; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4032
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_318_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4033; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4034; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4035; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4036
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_188/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4033; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4034; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4035; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4036
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_188/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4033; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4034; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4035; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4036
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_188/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4037; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4038; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4039; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4040
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_187/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4037; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4038; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4039; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4040
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_187/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4037; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4038; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4039; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4040
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_187/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4041; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4042; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4043; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4044
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_186/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4041; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4042; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4043; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4044
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_186/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4041; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4042; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4043; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4044
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_186/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4045; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4046; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4047; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4048
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_185/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4045; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4046; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4047; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4048
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_185/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4045; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4046; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4047; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4048
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_185/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4049; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4050; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4051; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4052
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_184/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4049; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4050; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4051; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4052
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_184/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4049; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4050; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4051; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4052
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_184/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4053; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4054; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4055; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4056
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_183/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4053; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4054; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4055; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4056
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_183/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4053; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4054; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4055; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4056
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_183/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4057; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4058; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4059; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4060
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_321_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4057; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4058; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4059; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4060
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_321_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4057; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4058; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4059; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4060
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_321_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4061; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4062; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4063; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4064
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_320_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4061; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4062; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4063; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4064
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_320_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4061; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4062; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4063; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4064
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_320_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4065; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4066; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4067; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4068
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_182/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4065; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4066; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4067; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4068
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_182/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4065; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4066; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4067; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4068
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_182/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4069; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4070; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4071; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4072
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_323_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4069; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4070; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4071; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4072
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_323_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4069; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4070; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4071; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4072
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_323_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4073; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4074; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4075; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4076
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_322_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4073; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4074; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4075; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4076
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_322_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4073; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4074; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4075; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4076
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_322_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4077; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4078; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4079; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4080
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_181/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4077; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4078; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4079; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4080
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_181/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4077; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4078; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4079; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4080
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_181/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4081; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4082; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4083; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4084
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_180/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4081; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4082; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4083; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4084
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_180/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4081; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4082; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4083; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4084
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_180/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4085; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4086; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4087; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4088
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_325_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4085; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4086; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4087; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4088
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_325_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4085; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4086; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4087; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4088
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_325_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4089; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4090; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4091; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4092
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_324_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4089; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4090; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4091; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4092
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_324_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4089; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4090; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4091; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4092
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_324_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4093; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4094; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4095; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4096
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_179/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4093; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4094; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4095; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4096
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_179/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4093; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4094; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4095; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4096
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_179/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4097; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4098; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4099; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4100
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_327_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4097; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4098; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4099; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4100
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_327_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4097; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4098; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4099; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4100
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_327_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4101; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4102; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4103; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4104
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_326_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4101; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4102; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4103; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4104
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_326_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4101; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4102; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4103; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4104
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_326_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4105; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4106; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4107; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4108
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_178/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4105; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4106; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4107; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4108
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_178/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4105; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4106; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4107; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4108
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_178/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4109; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4110; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4111; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4112
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_177/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4109; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4110; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4111; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4112
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_177/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4109; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4110; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4111; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4112
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_177/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4113; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4114; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4115; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4116
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_176/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4113; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4114; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4115; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4116
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_176/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4113; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4114; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4115; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4116
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_176/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4117; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4118; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4119; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4120
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_329_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4117; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4118; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4119; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4120
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_329_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4117; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4118; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4119; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4120
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_329_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4121; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4122; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4123; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4124
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_328_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4121; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4122; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4123; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4124
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_328_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4121; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4122; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4123; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4124
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_328_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4125; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4126; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4127; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4128
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_175/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4125; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4126; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4127; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4128
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_175/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4125; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4126; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4127; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4128
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_175/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4129; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4130; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4131; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4132
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_331_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4129; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4130; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4131; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4132
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_331_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4129; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4130; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4131; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4132
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_331_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4133; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4134; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4135; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4136
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_330_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4133; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4134; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4135; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4136
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_330_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4133; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4134; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4135; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4136
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_330_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4137; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4138; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4139; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4140
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_174/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4137; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4138; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4139; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4140
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_174/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4137; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4138; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4139; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4140
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_174/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4141; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4142; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4143; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4144
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_173/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4141; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4142; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4143; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4144
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_173/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4141; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4142; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4143; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4144
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_173/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4145; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4146; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4147; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4148
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_333_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4145; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4146; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4147; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4148
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_333_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4145; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4146; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4147; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4148
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_333_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4149; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4150; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4151; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4152
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_332_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4149; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4150; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4151; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4152
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_332_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4149; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4150; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4151; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4152
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_332_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4153; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4154; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4155; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4156
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_172/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4153; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4154; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4155; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4156
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_172/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4153; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4154; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4155; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4156
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_172/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4157; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4158; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4159; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4160
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_335_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4157; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4158; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4159; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4160
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_335_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4157; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4158; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4159; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4160
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_335_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4161; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4162; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4163; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4164
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_334_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4161; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4162; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4163; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4164
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_334_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4161; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4162; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4163; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4164
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_334_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4165; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4166; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4167; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4168
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_171/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4165; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4166; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4167; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4168
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_171/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4165; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4166; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4167; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4168
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_171/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4169; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4170; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4171; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4172
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_170/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4169; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4170; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4171; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4172
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_170/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4169; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4170; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4171; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4172
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_170/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4173; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4174; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4175; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4176
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_169/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4173; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4174; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4175; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4176
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_169/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4173; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4174; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4175; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4176
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_169/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4177; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4178; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4179; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4180
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_168/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4177; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4178; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4179; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4180
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_168/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4177; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4178; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4179; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4180
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_168/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4181; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4182; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4183; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4184
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_337_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4181; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4182; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4183; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4184
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_337_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4181; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4182; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4183; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4184
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_337_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4185; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4186; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4187; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4188
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_336_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4185; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4186; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4187; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4188
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_336_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4185; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4186; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4187; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4188
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_336_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4189; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4190; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4191; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4192
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_167/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4189; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4190; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4191; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4192
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_167/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4189; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4190; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4191; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4192
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_167/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4193; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4194; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4195; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4196
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_339_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4193; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4194; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4195; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4196
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_339_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4193; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4194; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4195; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4196
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_339_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4197; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4198; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4199; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4200
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_338_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4197; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4198; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4199; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4200
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_338_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4197; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4198; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4199; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4200
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_338_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4201; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4202; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4203; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4204
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_166/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4201; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4202; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4203; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4204
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_166/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4201; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4202; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4203; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4204
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_166/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4205; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4206; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4207; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4208
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_165/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4205; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4206; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4207; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4208
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_165/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4205; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4206; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4207; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4208
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_165/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4209; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4210; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4211; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4212
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_341_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4209; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4210; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4211; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4212
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_341_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4209; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4210; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4211; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4212
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_341_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4213; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4214; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4215; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4216
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_340_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4213; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4214; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4215; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4216
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_340_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4213; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4214; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4215; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4216
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_340_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4217; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4218; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4219; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4220
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_164/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4217; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4218; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4219; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4220
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_164/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4217; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4218; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4219; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4220
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_164/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4221; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4222; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4223; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4224
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_343_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4221; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4222; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4223; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4224
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_343_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4221; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4222; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4223; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4224
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_343_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4225; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4226; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4227; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4228
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_342_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4225; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4226; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4227; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4228
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_342_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4225; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4226; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4227; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4228
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_342_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4229; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4230; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4231; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4232
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_163/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4229; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4230; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4231; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4232
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_163/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4229; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4230; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4231; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4232
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_163/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4233; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4234; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4235; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4236
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_162/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4233; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4234; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4235; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4236
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_162/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4233; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4234; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4235; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4236
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_162/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4237; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4238; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4239; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4240
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_161/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4237; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4238; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4239; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4240
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_161/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4237; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4238; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4239; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4240
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_161/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4241; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4242; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4243; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4244
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_345_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4241; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4242; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4243; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4244
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_345_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4241; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4242; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4243; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4244
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_345_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4245; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4246; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4247; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4248
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_344_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4245; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4246; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4247; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4248
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_344_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4245; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4246; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4247; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4248
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_344_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4249; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4250; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4251; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4252
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_160/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4249; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4250; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4251; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4252
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_160/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4249; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4250; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4251; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4252
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_160/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4253; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4254; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4255; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4256
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_347_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4253; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4254; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4255; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4256
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_347_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4253; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4254; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4255; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4256
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_347_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4257; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4258; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4259; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4260
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_346_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4257; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4258; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4259; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4260
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_346_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4257; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4258; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4259; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4260
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_346_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4261; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4262; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4263; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4264
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_159/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4261; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4262; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4263; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4264
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_159/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4261; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4262; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4263; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4264
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_159/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4265; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4266; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4267; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4268
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_158/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4265; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4266; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4267; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4268
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_158/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4265; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4266; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4267; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4268
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_158/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4269; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4270; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4271; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4272
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_349_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4269; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4270; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4271; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4272
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_349_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4269; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4270; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4271; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4272
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_349_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4273; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4274; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4275; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4276
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_348_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4273; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4274; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4275; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4276
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_348_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4273; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4274; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4275; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4276
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_348_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4277; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4278; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4279; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4280
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_157/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4277; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4278; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4279; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4280
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_157/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4277; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4278; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4279; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4280
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_157/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4281; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4282; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4283; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4284
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_351_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4281; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4282; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4283; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4284
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_351_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4281; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4282; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4283; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4284
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_351_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4285; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4286; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4287; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4288
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_350_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4285; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4286; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4287; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4288
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_350_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4285; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4286; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4287; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4288
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_350_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4289; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4290; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4291; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4292
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_156/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4289; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4290; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4291; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4292
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_156/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4289; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4290; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4291; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4292
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_156/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4293; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4294; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4295; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4296
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_155/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4293; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4294; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4295; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4296
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_155/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4293; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4294; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4295; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4296
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_155/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4297; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4298; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4299; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4300
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_154/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4297; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4298; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4299; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4300
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_154/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4297; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4298; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4299; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4300
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_154/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4301; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4302; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4303; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4304
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_153/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4301; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4302; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4303; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4304
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_153/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4301; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4302; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4303; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4304
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_153/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4305; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4306; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4307; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4308
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_152/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4305; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4306; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4307; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4308
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_152/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4305; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4306; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4307; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4308
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_152/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4309; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4310; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4311; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4312
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_353_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4309; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4310; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4311; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4312
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_353_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4309; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4310; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4311; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4312
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_353_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4313; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4314; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4315; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4316
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_352_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4313; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4314; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4315; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4316
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_352_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4313; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4314; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4315; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4316
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_352_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4317; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4318; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4319; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4320
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_151/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4317; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4318; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4319; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4320
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_151/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4317; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4318; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4319; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4320
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_151/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4321; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4322; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4323; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4324
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_355_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4321; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4322; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4323; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4324
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_355_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4321; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4322; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4323; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4324
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_355_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4325; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4326; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4327; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4328
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_354_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4325; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4326; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4327; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4328
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_354_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4325; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4326; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4327; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4328
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_354_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4329; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4330; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4331; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4332
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_150/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4329; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4330; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4331; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4332
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_150/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4329; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4330; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4331; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4332
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_150/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4333; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4334; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4335; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4336
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_149/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4333; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4334; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4335; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4336
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_149/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4333; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4334; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4335; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4336
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_149/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4337; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4338; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4339; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4340
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_357_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4337; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4338; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4339; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4340
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_357_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4337; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4338; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4339; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4340
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_357_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4341; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4342; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4343; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4344
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_356_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4341; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4342; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4343; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4344
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_356_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4341; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4342; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4343; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4344
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_356_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4345; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4346; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4347; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4348
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_148/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4345; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4346; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4347; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4348
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_148/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4345; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4346; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4347; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4348
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_148/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4349; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4350; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4351; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4352
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_359_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4349; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4350; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4351; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4352
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_359_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4349; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4350; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4351; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4352
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_359_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4353; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4354; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4355; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4356
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_358_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4353; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4354; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4355; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4356
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_358_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4353; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4354; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4355; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4356
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_358_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4357; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4358; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4359; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4360
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_147/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4357; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4358; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4359; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4360
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_147/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4357; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4358; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4359; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4360
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_147/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4361; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4362; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4363; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4364
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_146/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4361; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4362; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4363; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4364
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_146/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4361; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4362; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4363; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4364
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_146/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4365; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4366; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4367; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4368
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_145/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4365; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4366; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4367; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4368
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_145/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4365; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4366; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4367; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4368
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_145/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4369; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4370; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4371; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4372
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_361_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4369; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4370; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4371; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4372
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_361_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4369; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4370; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4371; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4372
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_361_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4373; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4374; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4375; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4376
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_360_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4373; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4374; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4375; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4376
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_360_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4373; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4374; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4375; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4376
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_360_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4377; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4378; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4379; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4380
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_144/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4377; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4378; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4379; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4380
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_144/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4377; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4378; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4379; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4380
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_144/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4381; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4382; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4383; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4384
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_363_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4381; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4382; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4383; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4384
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_363_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4381; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4382; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4383; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4384
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_363_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4385; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4386; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4387; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4388
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_362_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4385; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4386; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4387; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4388
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_362_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4385; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4386; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4387; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4388
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_362_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4389; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4390; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4391; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4392
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_143/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4389; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4390; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4391; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4392
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_143/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4389; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4390; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4391; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4392
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_143/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4393; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4394; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4395; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4396
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_142/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4393; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4394; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4395; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4396
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_142/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4393; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4394; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4395; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4396
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_142/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4397; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4398; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4399; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4400
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_365_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4397; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4398; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4399; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4400
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_365_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4397; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4398; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4399; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4400
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_365_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4401; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4402; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4403; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4404
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_364_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4401; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4402; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4403; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4404
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_364_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4401; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4402; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4403; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4404
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_364_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4405; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4406; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4407; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4408
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_141/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4405; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4406; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4407; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4408
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_141/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4405; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4406; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4407; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4408
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_141/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4409; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4410; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4411; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4412
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_367_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4409; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4410; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4411; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4412
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_367_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4409; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4410; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4411; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4412
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_367_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4413; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4414; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4415; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4416
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_366_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4413; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4414; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4415; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4416
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_366_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4413; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4414; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4415; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4416
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_366_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4417; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4418; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4419; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4420
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_140/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4417; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4418; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4419; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4420
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_140/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4417; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4418; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4419; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4420
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_140/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4421; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4422; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4423; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4424
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_139/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4421; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4422; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4423; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4424
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_139/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4421; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4422; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4423; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4424
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_139/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4425; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4426; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4427; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4428
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_138/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4425; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4426; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4427; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4428
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_138/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4425; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4426; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4427; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4428
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_138/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4429; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4430; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4431; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4432
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_137/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4429; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4430; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4431; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4432
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_137/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4429; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4430; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4431; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4432
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_137/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4433; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4434; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4435; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4436
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_369_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4433; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4434; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4435; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4436
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_369_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4433; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4434; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4435; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4436
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_369_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4437; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4438; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4439; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4440
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_368_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4437; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4438; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4439; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4440
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_368_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4437; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4438; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4439; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4440
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_368_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4441; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4442; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4443; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4444
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_136/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4441; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4442; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4443; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4444
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_136/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4441; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4442; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4443; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4444
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_136/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4445; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4446; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4447; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4448
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_371_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4445; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4446; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4447; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4448
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_371_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4445; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4446; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4447; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4448
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_371_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4449; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4450; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4451; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4452
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_370_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4449; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4450; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4451; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4452
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_370_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4449; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4450; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4451; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4452
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_370_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4453; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4454; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4455; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4456
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_135/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4453; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4454; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4455; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4456
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_135/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4453; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4454; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4455; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4456
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_135/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4457; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4458; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4459; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4460
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_134/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4457; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4458; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4459; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4460
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_134/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4457; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4458; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4459; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4460
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_134/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4461; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4462; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4463; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4464
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_373_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4461; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4462; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4463; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4464
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_373_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4461; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4462; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4463; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4464
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_373_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4465; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4466; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4467; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4468
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_372_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4465; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4466; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4467; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4468
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_372_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4465; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4466; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4467; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4468
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_372_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4469; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4470; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4471; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4472
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_133/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4469; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4470; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4471; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4472
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_133/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4469; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4470; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4471; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4472
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_133/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4473; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4474; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4475; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4476
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_375_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4473; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4474; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4475; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4476
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_375_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4473; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4474; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4475; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4476
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_375_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4477; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4478; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4479; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4480
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_374_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4477; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4478; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4479; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4480
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_374_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4477; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4478; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4479; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4480
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_374_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4481; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4482; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4483; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4484
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_132/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4481; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4482; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4483; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4484
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_132/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4481; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4482; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4483; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4484
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_132/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4485; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4486; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4487; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4488
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_131/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4485; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4486; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4487; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4488
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_131/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4485; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4486; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4487; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4488
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_131/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4489; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4490; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4491; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4492
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_130/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4489; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4490; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4491; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4492
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_130/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4489; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4490; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4491; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4492
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_130/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4493; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4494; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4495; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4496
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_377_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4493; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4494; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4495; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4496
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_377_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4493; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4494; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4495; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4496
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_377_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4497; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4498; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4499; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4500
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_376_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4497; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4498; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4499; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4500
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_376_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4497; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4498; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4499; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4500
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_376_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4501; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4502; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4503; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4504
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_129/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4501; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4502; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4503; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4504
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_129/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4501; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4502; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4503; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4504
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_129/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4505; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4506; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4507; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4508
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_379_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4505; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4506; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4507; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4508
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_379_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4505; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4506; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4507; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4508
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_379_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4509; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4510; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4511; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4512
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_378_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4509; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4510; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4511; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4512
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_378_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4509; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4510; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4511; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4512
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_378_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4513; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4514; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4515; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4516
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_128/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4513; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4514; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4515; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4516
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_128/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4513; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4514; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4515; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4516
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_128/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4517; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4518; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4519; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4520
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_127/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4517; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4518; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4519; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4520
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_127/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4517; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4518; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4519; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4520
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_127/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4521; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4522; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4523; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4524
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_381_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4521; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4522; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4523; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4524
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_381_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4521; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4522; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4523; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4524
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_381_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4525; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4526; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4527; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4528
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_380_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4525; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4526; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4527; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4528
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_380_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4525; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4526; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4527; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4528
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_380_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4529; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4530; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4531; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4532
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_126/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4529; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4530; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4531; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4532
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_126/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4529; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4530; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4531; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4532
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_126/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4533; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4534; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4535; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4536
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_383_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4533; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4534; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4535; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4536
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_383_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4533; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4534; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4535; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4536
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_383_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4537; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4538; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4539; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4540
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_382_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4537; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4538; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4539; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4540
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_382_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4537; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4538; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4539; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4540
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_382_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4541; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4542; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4543; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4544
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_125/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4541; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4542; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4543; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4544
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_125/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4541; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4542; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4543; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4544
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_125/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4545; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4546; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4547; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4548
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_124/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4545; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4546; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4547; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4548
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_124/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4545; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4546; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4547; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4548
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_124/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4549; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4550; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4551; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4552
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_123/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4549; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4550; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4551; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4552
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_123/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4549; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4550; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4551; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4552
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_123/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4553; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4554; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4555; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4556
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_122/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4553; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4554; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4555; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4556
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_122/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4553; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4554; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4555; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4556
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_122/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4557; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4558; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4559; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4560
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_121/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4557; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4558; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4559; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4560
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_121/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4557; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4558; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4559; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4560
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_121/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4561; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4562; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4563; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4564
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_120/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4561; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4562; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4563; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4564
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_120/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4561; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4562; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4563; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4564
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_120/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4565; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4566; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4567; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4568
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_119/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4565; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4566; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4567; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4568
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_119/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4565; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4566; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4567; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4568
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_119/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4569; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4570; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4571; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4572
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_385_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4569; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4570; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4571; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4572
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_385_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4569; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4570; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4571; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4572
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_385_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4573; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4574; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4575; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4576
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_384_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4573; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4574; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4575; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4576
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_384_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4573; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4574; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4575; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4576
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_384_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4577; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4578; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4579; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4580
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_118/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4577; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4578; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4579; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4580
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_118/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4577; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4578; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4579; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4580
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_118/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4581; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4582; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4583; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4584
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_387_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4581; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4582; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4583; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4584
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_387_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4581; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4582; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4583; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4584
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_387_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4585; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4586; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4587; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4588
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_386_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4585; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4586; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4587; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4588
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_386_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4585; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4586; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4587; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4588
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_386_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4589; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4590; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4591; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4592
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_117/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4589; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4590; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4591; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4592
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_117/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4589; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4590; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4591; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4592
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_117/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4593; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4594; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4595; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4596
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_116/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4593; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4594; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4595; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4596
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_116/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4593; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4594; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4595; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4596
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_116/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4597; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4598; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4599; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4600
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_389_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4597; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4598; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4599; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4600
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_389_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4597; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4598; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4599; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4600
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_389_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4601; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4602; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4603; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4604
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_388_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4601; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4602; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4603; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4604
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_388_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4601; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4602; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4603; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4604
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_388_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4605; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4606; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4607; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4608
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_115/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4605; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4606; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4607; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4608
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_115/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4605; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4606; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4607; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4608
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_115/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4609; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4610; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4611; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4612
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_391_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4609; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4610; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4611; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4612
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_391_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4609; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4610; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4611; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4612
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_391_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4613; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4614; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4615; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4616
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_390_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4613; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4614; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4615; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4616
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_390_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4613; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4614; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4615; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4616
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_390_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4617; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4618; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4619; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4620
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_114/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4617; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4618; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4619; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4620
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_114/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4617; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4618; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4619; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4620
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_114/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4621; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4622; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4623; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4624
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_113/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4621; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4622; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4623; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4624
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_113/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4621; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4622; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4623; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4624
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_113/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4625; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4626; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4627; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4628
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_112/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4625; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4626; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4627; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4628
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_112/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4625; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4626; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4627; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4628
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_112/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4629; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4630; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4631; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4632
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_393_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4629; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4630; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4631; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4632
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_393_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4629; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4630; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4631; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4632
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_393_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4633; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4634; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4635; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4636
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_392_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4633; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4634; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4635; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4636
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_392_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4633; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4634; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4635; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4636
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_392_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4637; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4638; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4639; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4640
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_111/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4637; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4638; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4639; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4640
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_111/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4637; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4638; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4639; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4640
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_111/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4641; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4642; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4643; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4644
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_395_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4641; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4642; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4643; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4644
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_395_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4641; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4642; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4643; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4644
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_395_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4645; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4646; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4647; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4648
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_394_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4645; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4646; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4647; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4648
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_394_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4645; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4646; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4647; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4648
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_394_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4649; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4650; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4651; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4652
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_110/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4649; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4650; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4651; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4652
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_110/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4649; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4650; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4651; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4652
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_110/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4653; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4654; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4655; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4656
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_109/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4653; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4654; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4655; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4656
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_109/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4653; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4654; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4655; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4656
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_109/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4657; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4658; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4659; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4660
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_397_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4657; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4658; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4659; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4660
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_397_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4657; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4658; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4659; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4660
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_397_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4661; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4662; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4663; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4664
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_396_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4661; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4662; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4663; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4664
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_396_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4661; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4662; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4663; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4664
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_396_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4665; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4666; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4667; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4668
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_108/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4665; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4666; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4667; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4668
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_108/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4665; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4666; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4667; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4668
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_108/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4669; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4670; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4671; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4672
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_399_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4669; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4670; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4671; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4672
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_399_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4669; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4670; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4671; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4672
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_399_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4673; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4674; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4675; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4676
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_398_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4673; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4674; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4675; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4676
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_398_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4673; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4674; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4675; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4676
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_398_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4677; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4678; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4679; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4680
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_107/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4677; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4678; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4679; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4680
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_107/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4677; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4678; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4679; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4680
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_107/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4681; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4682; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4683; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4684
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_106/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4681; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4682; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4683; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4684
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_106/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4681; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4682; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4683; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4684
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_106/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4685; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4686; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4687; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4688
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_105/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4685; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4686; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4687; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4688
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_105/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4685; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4686; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4687; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4688
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_105/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4689; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4690; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4691; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4692
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_104/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4689; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4690; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4691; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4692
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_104/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4689; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4690; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4691; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4692
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_104/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4693; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4694; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4695; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4696
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_401_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4693; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4694; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4695; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4696
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_401_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4693; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4694; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4695; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4696
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_401_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4697; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4698; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4699; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4700
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_400_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4697; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4698; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4699; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4700
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_400_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4697; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4698; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4699; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4700
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_400_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4701; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4702; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4703; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4704
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_103/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4701; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4702; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4703; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4704
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_103/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4701; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4702; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4703; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4704
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_103/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4705; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4706; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4707; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4708
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_403_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4705; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4706; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4707; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4708
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_403_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4705; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4706; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4707; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4708
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_403_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4709; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4710; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4711; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4712
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_402_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4709; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4710; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4711; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4712
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_402_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4709; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4710; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4711; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4712
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_402_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4713; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4714; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4715; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4716
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_102/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4713; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4714; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4715; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4716
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_102/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4713; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4714; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4715; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4716
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_102/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4717; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4718; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4719; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4720
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_101/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4717; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4718; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4719; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4720
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_101/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4717; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4718; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4719; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4720
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_101/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4721; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4722; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4723; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4724
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_405_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4721; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4722; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4723; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4724
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_405_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4721; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4722; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4723; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4724
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_405_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4725; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4726; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4727; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4728
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_404_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4725; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4726; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4727; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4728
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_404_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4725; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4726; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4727; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4728
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_404_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4729; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4730; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4731; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4732
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_100/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4729; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4730; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4731; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4732
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_ml_100/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4729; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4730; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4731; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4732
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_100/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4733; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4734; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4735; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4736
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_407_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4733; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4734; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4735; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4736
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_407_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4733; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4734; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4735; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4736
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_407_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4737; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4738; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4739; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4740
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_406_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4737; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4738; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4739; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4740
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_406_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4737; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4738; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4739; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4740
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_406_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4741; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4742; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4743; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4744
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_99/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4741; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4742; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4743; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4744
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_99/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4741; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4742; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4743; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4744
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_99/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4745; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4746; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4747; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4748
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_98/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4745; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4746; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4747; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4748
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_98/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4745; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4746; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4747; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4748
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_98/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4749; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4750; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4751; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4752
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_97/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4749; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4750; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4751; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4752
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_97/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4749; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4750; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4751; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4752
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_97/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4753; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4754; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4755; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4756
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_409_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4753; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4754; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4755; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4756
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_409_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4753; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4754; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4755; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4756
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_409_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4757; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4758; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4759; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4760
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_408_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4757; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4758; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4759; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4760
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_408_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4757; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4758; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4759; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4760
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_408_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4761; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4762; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4763; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4764
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_96/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4761; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4762; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4763; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4764
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_96/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4761; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4762; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4763; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4764
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_96/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4765; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4766; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4767; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4768
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_411_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4765; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4766; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4767; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4768
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_411_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4765; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4766; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4767; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4768
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_411_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4769; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4770; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4771; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4772
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_410_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4769; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4770; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4771; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4772
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_410_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4769; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4770; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4771; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4772
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_410_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4773; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4774; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4775; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4776
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_95/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4773; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4774; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4775; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4776
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_95/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4773; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4774; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4775; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4776
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_95/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4777; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4778; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4779; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4780
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_94/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4777; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4778; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4779; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4780
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_94/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4777; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4778; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4779; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4780
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_94/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4781; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4782; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4783; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4784
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_413_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4781; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4782; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4783; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4784
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_413_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4781; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4782; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4783; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4784
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_413_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4785; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4786; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4787; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4788
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_412_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4785; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4786; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4787; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4788
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_412_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4785; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4786; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4787; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4788
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_412_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4789; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4790; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4791; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4792
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_93/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4789; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4790; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4791; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4792
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_93/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4789; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4790; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4791; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4792
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_93/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4793; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4794; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4795; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4796
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_415_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4793; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4794; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4795; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4796
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_415_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4793; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4794; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4795; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4796
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_415_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4797; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4798; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4799; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4800
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_414_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4797; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4798; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4799; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4800
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_414_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4797; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4798; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4799; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4800
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_414_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4801; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4802; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4803; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4804
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_92/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4801; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4802; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4803; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4804
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_92/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4801; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4802; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4803; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4804
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_92/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4805; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4806; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4807; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4808
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_91/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4805; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4806; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4807; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4808
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_91/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4805; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4806; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4807; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4808
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_91/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4809; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4810; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4811; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4812
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_90/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4809; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4810; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4811; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4812
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_90/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4809; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4810; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4811; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4812
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_90/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4813; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4814; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4815; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4816
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_89/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4813; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4814; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4815; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4816
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_89/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4813; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4814; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4815; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4816
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_89/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4817; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4818; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4819; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4820
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_88/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4817; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4818; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4819; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4820
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_88/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4817; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4818; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4819; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4820
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_88/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4821; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4822; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4823; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4824
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_417_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4821; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4822; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4823; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4824
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_417_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4821; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4822; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4823; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4824
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_417_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4825; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4826; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4827; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4828
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_416_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4825; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4826; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4827; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4828
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_416_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4825; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4826; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4827; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4828
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_416_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4829; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4830; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4831; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4832
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_87/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4829; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4830; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4831; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4832
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_87/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4829; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4830; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4831; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4832
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_87/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4833; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4834; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4835; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4836
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_419_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4833; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4834; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4835; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4836
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_419_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4833; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4834; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4835; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4836
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_419_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4837; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4838; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4839; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4840
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_418_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4837; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4838; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4839; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4840
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_418_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4837; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4838; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4839; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4840
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_418_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4841; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4842; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4843; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4844
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_86/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4841; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4842; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4843; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4844
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_86/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4841; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4842; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4843; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4844
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_86/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4845; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4846; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4847; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4848
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_85/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4845; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4846; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4847; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4848
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_85/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4845; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4846; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4847; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4848
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_85/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4849; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4850; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4851; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4852
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_421_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4849; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4850; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4851; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4852
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_421_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4849; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4850; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4851; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4852
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_421_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4853; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4854; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4855; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4856
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_420_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4853; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4854; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4855; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4856
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_420_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4853; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4854; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4855; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4856
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_420_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4857; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4858; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4859; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4860
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_84/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4857; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4858; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4859; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4860
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_84/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4857; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4858; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4859; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4860
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_84/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4861; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4862; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4863; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4864
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_423_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4861; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4862; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4863; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4864
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_423_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4861; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4862; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4863; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4864
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_423_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4865; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4866; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4867; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4868
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_422_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4865; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4866; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4867; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4868
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_422_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4865; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4866; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4867; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4868
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_422_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4869; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4870; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4871; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4872
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_83/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4869; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4870; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4871; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4872
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_83/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4869; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4870; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4871; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4872
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_83/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4873; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4874; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4875; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4876
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_82/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4873; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4874; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4875; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4876
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_82/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4873; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4874; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4875; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4876
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_82/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4877; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4878; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4879; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4880
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_81/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4877; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4878; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4879; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4880
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_81/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4877; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4878; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4879; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4880
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_81/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4881; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4882; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4883; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4884
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_425_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4881; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4882; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4883; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4884
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_425_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4881; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4882; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4883; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4884
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_425_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4885; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4886; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4887; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4888
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_424_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4885; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4886; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4887; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4888
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_424_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4885; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4886; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4887; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4888
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_424_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4889; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4890; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4891; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4892
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_80/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4889; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4890; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4891; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4892
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_80/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4889; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4890; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4891; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4892
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_80/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4893; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4894; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4895; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4896
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_427_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4893; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4894; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4895; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4896
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_427_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4893; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4894; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4895; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4896
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_427_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4897; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4898; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4899; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4900
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_426_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4897; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4898; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4899; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4900
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_426_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4897; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4898; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4899; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4900
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_426_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4901; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4902; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4903; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4904
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_79/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4901; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4902; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4903; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4904
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_79/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4901; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4902; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4903; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4904
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_79/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4905; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4906; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4907; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4908
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_78/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4905; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4906; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4907; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4908
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_78/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4905; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4906; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4907; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4908
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_78/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4909; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4910; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4911; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4912
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_429_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4909; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4910; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4911; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4912
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_429_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4909; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4910; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4911; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4912
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_429_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4913; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4914; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4915; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4916
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_428_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4913; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4914; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4915; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4916
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_428_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4913; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4914; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4915; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4916
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_428_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4917; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4918; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4919; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4920
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_77/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4917; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4918; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4919; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4920
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_77/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4917; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4918; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4919; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4920
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_77/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4921; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4922; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4923; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4924
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_431_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4921; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4922; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4923; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4924
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_431_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4921; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4922; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4923; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4924
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_431_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4925; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4926; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4927; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4928
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_430_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4925; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4926; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4927; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4928
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_430_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4925; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4926; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4927; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4928
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_430_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4929; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4930; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4931; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4932
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_76/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4929; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4930; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4931; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4932
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_76/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4929; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4930; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4931; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4932
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_76/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4933; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4934; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4935; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4936
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_75/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4933; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4934; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4935; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4936
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_75/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4933; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4934; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4935; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4936
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_75/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4937; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4938; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4939; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4940
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_74/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4937; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4938; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4939; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4940
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_74/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4937; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4938; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4939; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4940
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_74/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4941; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4942; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4943; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4944
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_73/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4941; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4942; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4943; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4944
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_73/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4941; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4942; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4943; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4944
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_73/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4945; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4946; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4947; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4948
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_433_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4945; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4946; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4947; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4948
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_433_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4945; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4946; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4947; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4948
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_433_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4949; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4950; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4951; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4952
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_432_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4949; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4950; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4951; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4952
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_432_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4949; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4950; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4951; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4952
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_432_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4953; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4954; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4955; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4956
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_72/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4953; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4954; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4955; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4956
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_72/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4953; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4954; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4955; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4956
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_72/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4957; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4958; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4959; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4960
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_435_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4957; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4958; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4959; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4960
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_435_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4957; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4958; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4959; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4960
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_435_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4961; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4962; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4963; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4964
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_434_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4961; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4962; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4963; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4964
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_434_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4961; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4962; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4963; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4964
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_434_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4965; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4966; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4967; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4968
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_71/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4965; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4966; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4967; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4968
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_71/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4965; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4966; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4967; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4968
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_71/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4969; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4970; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4971; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4972
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_70/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4969; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4970; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4971; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4972
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_70/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4969; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4970; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4971; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4972
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_70/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4973; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4974; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4975; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4976
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_437_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4973; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4974; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4975; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4976
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_437_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4973; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4974; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4975; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4976
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_437_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4977; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4978; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4979; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4980
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_436_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4977; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4978; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4979; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4980
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_436_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4977; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4978; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4979; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4980
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_436_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4981; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4982; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4983; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4984
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_69/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4981; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4982; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4983; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4984
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_69/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4981; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4982; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4983; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4984
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_69/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4985; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4986; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4987; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4988
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_439_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4985; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4986; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4987; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4988
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_439_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4985; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4986; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4987; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4988
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_439_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4989; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4990; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4991; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4992
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_438_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4989; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4990; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4991; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4992
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_438_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4989; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4990; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4991; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4992
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_438_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4993; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4994; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4995; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4996
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_68/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4993; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4994; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4995; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4996
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_68/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4993; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4994; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4995; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4996
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_68/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4997; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4998; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4999; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5000
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_67/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4997; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4998; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4999; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5000
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_67/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4997; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4998; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 4999; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5000
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_67/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5001; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5002; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5003; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5004
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_66/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5001; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5002; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5003; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5004
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_66/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5001; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5002; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5003; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5004
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_66/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5005; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5006; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5007; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5008
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_441_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5005; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5006; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5007; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5008
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_441_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5005; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5006; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5007; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5008
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_441_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5009; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5010; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5011; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5012
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_440_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5009; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5010; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5011; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5012
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_440_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5009; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5010; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5011; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5012
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_440_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5013; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5014; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5015; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5016
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_65/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5013; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5014; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5015; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5016
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_65/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5013; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5014; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5015; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5016
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_65/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5017; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5018; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5019; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5020
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_443_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5017; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5018; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5019; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5020
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_443_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5017; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5018; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5019; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5020
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_443_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5021; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5022; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5023; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5024
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_442_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5021; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5022; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5023; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5024
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_442_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5021; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5022; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5023; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5024
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_442_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5025; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5026; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5027; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5028
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_64/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5025; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5026; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5027; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5028
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_64/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5025; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5026; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5027; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5028
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_64/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5029; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5030; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5031; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5032
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_63/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5029; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5030; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5031; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5032
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_63/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5029; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5030; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5031; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5032
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_63/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5033; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5034; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5035; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5036
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_445_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5033; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5034; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5035; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5036
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_445_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5033; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5034; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5035; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5036
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_445_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5037; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5038; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5039; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5040
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_444_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5037; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5038; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5039; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5040
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_444_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5037; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5038; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5039; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5040
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_444_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5041; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5042; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5043; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5044
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_62/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5041; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5042; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5043; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5044
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_62/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5041; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5042; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5043; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5044
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_62/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5045; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5046; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5047; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5048
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_447_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5045; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5046; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5047; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5048
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_447_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5045; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5046; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5047; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5048
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_447_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5049; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5050; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5051; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5052
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_446_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5049; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5050; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5051; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5052
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_446_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5049; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5050; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5051; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5052
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_446_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5053; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5054; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5055; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5056
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_61/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5053; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5054; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5055; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5056
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_61/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5053; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5054; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5055; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5056
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_61/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5057; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5058; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5059; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5060
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_60/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5057; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5058; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5059; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5060
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_60/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5057; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5058; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5059; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5060
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_60/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5061; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5062; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5063; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5064
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_59/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5061; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5062; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5063; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5064
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_59/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5061; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5062; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5063; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5064
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_59/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5065; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5066; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5067; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5068
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_58/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5065; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5066; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5067; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5068
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_58/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5065; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5066; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5067; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5068
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_58/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5069; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5070; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5071; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5072
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_57/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5069; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5070; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5071; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5072
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_57/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5069; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5070; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5071; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5072
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_57/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5073; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5074; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5075; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5076
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_56/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5073; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5074; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5075; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5076
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_56/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5073; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5074; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5075; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5076
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_56/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5077; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5078; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5079; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5080
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_449_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5077; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5078; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5079; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5080
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_449_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5077; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5078; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5079; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5080
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_449_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5081; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5082; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5083; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5084
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_448_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5081; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5082; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5083; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5084
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_448_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5081; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5082; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5083; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5084
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_448_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5085; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5086; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5087; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5088
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_55/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5085; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5086; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5087; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5088
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_55/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5085; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5086; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5087; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5088
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_55/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5089; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5090; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5091; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5092
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_451_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5089; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5090; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5091; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5092
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_451_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5089; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5090; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5091; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5092
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_451_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5093; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5094; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5095; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5096
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_450_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5093; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5094; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5095; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5096
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_450_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5093; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5094; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5095; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5096
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_450_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5097; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5098; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5099; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5100
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_54/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5097; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5098; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5099; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5100
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_54/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5097; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5098; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5099; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5100
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_54/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5101; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5102; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5103; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5104
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_53/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5101; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5102; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5103; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5104
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_53/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5101; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5102; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5103; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5104
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_53/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5105; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5106; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5107; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5108
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_453_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5105; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5106; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5107; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5108
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_453_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5105; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5106; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5107; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5108
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_453_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5109; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5110; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5111; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5112
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_452_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5109; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5110; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5111; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5112
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_452_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5109; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5110; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5111; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5112
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_452_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5113; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5114; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5115; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5116
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_52/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5113; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5114; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5115; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5116
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_52/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5113; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5114; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5115; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5116
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_52/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5117; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5118; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5119; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5120
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_455_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5117; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5118; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5119; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5120
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_455_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5117; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5118; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5119; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5120
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_455_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5121; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5122; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5123; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5124
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_454_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5121; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5122; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5123; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5124
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_454_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5121; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5122; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5123; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5124
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_454_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5125; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5126; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5127; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5128
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_51/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5125; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5126; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5127; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5128
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_51/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5125; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5126; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5127; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5128
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_51/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5129; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5130; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5131; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5132
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_50/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5129; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5130; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5131; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5132
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_50/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5129; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5130; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5131; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5132
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_50/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5133; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5134; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5135; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5136
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_49/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5133; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5134; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5135; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5136
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_49/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5133; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5134; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5135; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5136
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_49/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5137; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5138; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5139; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5140
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_457_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5137; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5138; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5139; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5140
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_457_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5137; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5138; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5139; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5140
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_457_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5141; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5142; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5143; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5144
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_456_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5141; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5142; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5143; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5144
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_456_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5141; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5142; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5143; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5144
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_456_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5145; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5146; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5147; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5148
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_48/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5145; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5146; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5147; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5148
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_48/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5145; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5146; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5147; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5148
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_48/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5149; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5150; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5151; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5152
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_459_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5149; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5150; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5151; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5152
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_459_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5149; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5150; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5151; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5152
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_459_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5153; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5154; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5155; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5156
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_458_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5153; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5154; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5155; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5156
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_458_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5153; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5154; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5155; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5156
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_458_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5157; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5158; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5159; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5160
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_47/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5157; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5158; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5159; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5160
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_47/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5157; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5158; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5159; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5160
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_47/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5161; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5162; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5163; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5164
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_46/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5161; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5162; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5163; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5164
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_46/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5161; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5162; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5163; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5164
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_46/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5165; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5166; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5167; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5168
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_461_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5165; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5166; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5167; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5168
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_461_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5165; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5166; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5167; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5168
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_461_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5169; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5170; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5171; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5172
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_460_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5169; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5170; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5171; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5172
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_460_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5169; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5170; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5171; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5172
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_460_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5173; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5174; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5175; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5176
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_45/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5173; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5174; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5175; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5176
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_45/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5173; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5174; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5175; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5176
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_45/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5177; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5178; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5179; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5180
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_463_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5177; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5178; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5179; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5180
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_463_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5177; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5178; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5179; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5180
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_463_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5181; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5182; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5183; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5184
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_462_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5181; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5182; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5183; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5184
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_462_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5181; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5182; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5183; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5184
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_462_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5185; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5186; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5187; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5188
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_44/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5185; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5186; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5187; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5188
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_44/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5185; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5186; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5187; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5188
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_44/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5189; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5190; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5191; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5192
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_43/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5189; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5190; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5191; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5192
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_43/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5189; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5190; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5191; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5192
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_43/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5193; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5194; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5195; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5196
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_42/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5193; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5194; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5195; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5196
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_42/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5193; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5194; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5195; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5196
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_42/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5197; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5198; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5199; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5200
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_41/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5197; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5198; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5199; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5200
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_41/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5197; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5198; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5199; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5200
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_41/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5201; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5202; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5203; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5204
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_465_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5201; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5202; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5203; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5204
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_465_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5201; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5202; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5203; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5204
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_465_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5205; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5206; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5207; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5208
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_464_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5205; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5206; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5207; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5208
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_464_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5205; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5206; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5207; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5208
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_464_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5209; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5210; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5211; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5212
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_40/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5209; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5210; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5211; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5212
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_40/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5209; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5210; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5211; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5212
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_40/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5213; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5214; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5215; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5216
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_467_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5213; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5214; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5215; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5216
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_467_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5213; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5214; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5215; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5216
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_467_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5217; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5218; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5219; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5220
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_466_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5217; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5218; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5219; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5220
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_466_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5217; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5218; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5219; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5220
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_466_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5221; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5222; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5223; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5224
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_39/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5221; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5222; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5223; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5224
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_39/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5221; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5222; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5223; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5224
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_39/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5225; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5226; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5227; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5228
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_38/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5225; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5226; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5227; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5228
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_38/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5225; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5226; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5227; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5228
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_38/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5229; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5230; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5231; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5232
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_469_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5229; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5230; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5231; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5232
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_469_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5229; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5230; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5231; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5232
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_469_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5233; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5234; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5235; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5236
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_468_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5233; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5234; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5235; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5236
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_468_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5233; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5234; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5235; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5236
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_468_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5237; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5238; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5239; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5240
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_37/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5237; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5238; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5239; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5240
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_37/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5237; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5238; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5239; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5240
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_37/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5241; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5242; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5243; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5244
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_471_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5241; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5242; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5243; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5244
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_471_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5241; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5242; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5243; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5244
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_471_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5245; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5246; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5247; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5248
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_470_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5245; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5246; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5247; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5248
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_470_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5245; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5246; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5247; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5248
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_470_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5249; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5250; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5251; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5252
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_36/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5249; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5250; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5251; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5252
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_36/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5249; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5250; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5251; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5252
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_36/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5253; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5254; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5255; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5256
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_35/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5253; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5254; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5255; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5256
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_35/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5253; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5254; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5255; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5256
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_35/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5257; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5258; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5259; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5260
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_34/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5257; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5258; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5259; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5260
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_34/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5257; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5258; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5259; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5260
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_34/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5261; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5262; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5263; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5264
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_473_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5261; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5262; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5263; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5264
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_473_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5261; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5262; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5263; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5264
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_473_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5265; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5266; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5267; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5268
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_472_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5265; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5266; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5267; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5268
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_472_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5265; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5266; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5267; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5268
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_472_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5269; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5270; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5271; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5272
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_33/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5269; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5270; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5271; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5272
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_33/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5269; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5270; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5271; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5272
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_33/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5273; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5274; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5275; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5276
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_475_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5273; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5274; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5275; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5276
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_475_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5273; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5274; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5275; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5276
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_475_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5277; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5278; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5279; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5280
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_474_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5277; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5278; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5279; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5280
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_474_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5277; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5278; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5279; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5280
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_474_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5281; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5282; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5283; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5284
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_32/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5281; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5282; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5283; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5284
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_32/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5281; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5282; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5283; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5284
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_32/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5285; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5286; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5287; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5288
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_31/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5285; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5286; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5287; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5288
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_31/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5285; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5286; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5287; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5288
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_31/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5289; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5290; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5291; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5292
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_477_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5289; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5290; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5291; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5292
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_477_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5289; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5290; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5291; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5292
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_477_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5293; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5294; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5295; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5296
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_476_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5293; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5294; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5295; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5296
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_476_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5293; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5294; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5295; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5296
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_476_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5297; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5298; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5299; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5300
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_30/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5297; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5298; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5299; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5300
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_30/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5297; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5298; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5299; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5300
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_30/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5301; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5302; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5303; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5304
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_479_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5301; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5302; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5303; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5304
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_479_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5301; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5302; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5303; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5304
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_479_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5305; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5306; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5307; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5308
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_478_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5305; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5306; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5307; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5308
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_478_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5305; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5306; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5307; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5308
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_478_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5309; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5310; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5311; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5312
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_29/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5309; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5310; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5311; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5312
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_29/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5309; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5310; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5311; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5312
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_29/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5313; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5314; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5315; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5316
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_28/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5313; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5314; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5315; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5316
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_28/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5313; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5314; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5315; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5316
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_28/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5317; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5318; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5319; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5320
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_27/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5317; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5318; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5319; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5320
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_27/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5317; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5318; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5319; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5320
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_27/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5321; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5322; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5323; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5324
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_26/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5321; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5322; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5323; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5324
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_26/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5321; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5322; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5323; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5324
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_26/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5325; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5326; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5327; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5328
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_25/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5325; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5326; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5327; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5328
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_25/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5325; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5326; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5327; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5328
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_25/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5329; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5330; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5331; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5332
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_481_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5329; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5330; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5331; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5332
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_481_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5329; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5330; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5331; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5332
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_481_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5333; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5334; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5335; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5336
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_480_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5333; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5334; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5335; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5336
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_480_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5333; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5334; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5335; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5336
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_480_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5337; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5338; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5339; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5340
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_24/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5337; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5338; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5339; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5340
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_24/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5337; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5338; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5339; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5340
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_24/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5341; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5342; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5343; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5344
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_483_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5341; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5342; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5343; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5344
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_483_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5341; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5342; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5343; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5344
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_483_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5345; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5346; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5347; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5348
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_482_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5345; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5346; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5347; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5348
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_482_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5345; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5346; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5347; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5348
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_482_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5349; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5350; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5351; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5352
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_23/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5349; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5350; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5351; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5352
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_23/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5349; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5350; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5351; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5352
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_23/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5353; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5354; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5355; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5356
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_22/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5353; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5354; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5355; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5356
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_22/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5353; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5354; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5355; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5356
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_22/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5357; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5358; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5359; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5360
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_485_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5357; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5358; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5359; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5360
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_485_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5357; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5358; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5359; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5360
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_485_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5361; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5362; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5363; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5364
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_484_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5361; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5362; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5363; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5364
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_484_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5361; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5362; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5363; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5364
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_484_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5365; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5366; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5367; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5368
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_21/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5365; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5366; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5367; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5368
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_21/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5365; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5366; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5367; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5368
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_21/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5369; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5370; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5371; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5372
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_487_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5369; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5370; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5371; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5372
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_487_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5369; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5370; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5371; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5372
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_487_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5373; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5374; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5375; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5376
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_486_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5373; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5374; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5375; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5376
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_486_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5373; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5374; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5375; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5376
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_486_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5377; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5378; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5379; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5380
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_20/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5377; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5378; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5379; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5380
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_20/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5377; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5378; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5379; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5380
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_20/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5381; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5382; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5383; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5384
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_19/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5381; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5382; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5383; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5384
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_19/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5381; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5382; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5383; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5384
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_19/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5385; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5386; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5387; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5388
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_18/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5385; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5386; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5387; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5388
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_18/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5385; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5386; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5387; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5388
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_18/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5389; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5390; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5391; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5392
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_489_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5389; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5390; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5391; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5392
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_489_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5389; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5390; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5391; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5392
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_489_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5393; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5394; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5395; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5396
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_488_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5393; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5394; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5395; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5396
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_488_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5393; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5394; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5395; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5396
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_488_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5397; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5398; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5399; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5400
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_17/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5397; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5398; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5399; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5400
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_17/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5397; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5398; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5399; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5400
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_17/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5401; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5402; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5403; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5404
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_491_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5401; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5402; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5403; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5404
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_491_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5401; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5402; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5403; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5404
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_491_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5405; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5406; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5407; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5408
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_490_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5405; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5406; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5407; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5408
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_490_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5405; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5406; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5407; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5408
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_490_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5409; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5410; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5411; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5412
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_16/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5409; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5410; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5411; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5412
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_16/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5409; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5410; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5411; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5412
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_16/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5413; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5414; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5415; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5416
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_15/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5413; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5414; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5415; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5416
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_15/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5413; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5414; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5415; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5416
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_15/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5417; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5418; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5419; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5420
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_493_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5417; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5418; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5419; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5420
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_493_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5417; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5418; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5419; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5420
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_493_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5421; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5422; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5423; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5424
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_492_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5421; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5422; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5423; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5424
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_492_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5421; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5422; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5423; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5424
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_492_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5425; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5426; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5427; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5428
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_14/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5425; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5426; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5427; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5428
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_14/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5425; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5426; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5427; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5428
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_14/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5429; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5430; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5431; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5432
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_495_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5429; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5430; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5431; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5432
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_495_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5429; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5430; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5431; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5432
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_495_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5433; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5434; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5435; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5436
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_494_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5433; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5434; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5435; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5436
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_494_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5433; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5434; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5435; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5436
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_494_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5437; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5438; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5439; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5440
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_13/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5437; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5438; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5439; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5440
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_13/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5437; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5438; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5439; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5440
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_13/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5441; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5442; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5443; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5444
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_12/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5441; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5442; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5443; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5444
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_12/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5441; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5442; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5443; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5444
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_12/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5445; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5446; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5447; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5448
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_11/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5445; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5446; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5447; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5448
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_11/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5445; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5446; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5447; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5448
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_11/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5449; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5450; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5451; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5452
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_10/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5449; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5450; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5451; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5452
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_10/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5449; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5450; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5451; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5452
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_10/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5453; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5454; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5455; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5456
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_497_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5453; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5454; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5455; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5456
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_497_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5453; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5454; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5455; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5456
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_497_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5457; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5458; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5459; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5460
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_496_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5457; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5458; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5459; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5460
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_496_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5457; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5458; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5459; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5460
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_496_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5461; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5462; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5463; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5464
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_9/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5461; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5462; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5463; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5464
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_9/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5461; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5462; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5463; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5464
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_9/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5465; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5466; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5467; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5468
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_499_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5465; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5466; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5467; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5468
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_499_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5465; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5466; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5467; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5468
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_499_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5469; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5470; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5471; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5472
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_498_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5469; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5470; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5471; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5472
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_498_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5469; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5470; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5471; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5472
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_498_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5473; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5474; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5475; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5476
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_8/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5473; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5474; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5475; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5476
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_8/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5473; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5474; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5475; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5476
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_8/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5477; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5478; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5479; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5480
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_7/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5477; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5478; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5479; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5480
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_7/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5477; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5478; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5479; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5480
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_7/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5481; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5482; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5483; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5484
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_501_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5481; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5482; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5483; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5484
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_501_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5481; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5482; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5483; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5484
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_501_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5485; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5486; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5487; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5488
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_500_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5485; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5486; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5487; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5488
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_500_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5485; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5486; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5487; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5488
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_500_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5489; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5490; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5491; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5492
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_6/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5489; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5490; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5491; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5492
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_6/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5489; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5490; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5491; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5492
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_6/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5493; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5494; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5495; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5496
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_503_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5493; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5494; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5495; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5496
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_503_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5493; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5494; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5495; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5496
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_503_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5497; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5498; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5499; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5500
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_502_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5497; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5498; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5499; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5500
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_502_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5497; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5498; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5499; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5500
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_502_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5501; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5502; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5503; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5504
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_5/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5501; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5502; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5503; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5504
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_5/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5501; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5502; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5503; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5504
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_5/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5505; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5506; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5507; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5508
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_4/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5505; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5506; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5507; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5508
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_4/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5505; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5506; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5507; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5508
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_4/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5509; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5510; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5511; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5512
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_3/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5509; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5510; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5511; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5512
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_3/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5509; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5510; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5511; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5512
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_3/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5513; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5514; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5515; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5516
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_505_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5513; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5514; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5515; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5516
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_505_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5513; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5514; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5515; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5516
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_505_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5517; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5518; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5519; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5520
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_504_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5517; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5518; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5519; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5520
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_504_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5517; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5518; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5519; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5520
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_504_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5521; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5522; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5523; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5524
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_2/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5521; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5522; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5523; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5524
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_2/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5521; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5522; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5523; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5524
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_2/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5525; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5526; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5527; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5528
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_507_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5525; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5526; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5527; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5528
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_507_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5525; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5526; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5527; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5528
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_507_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5529; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5530; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5531; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5532
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_506_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5529; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5530; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5531; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5532
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_506_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5529; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5530; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5531; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5532
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_506_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5533; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5534; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5535; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5536
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_1/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5533; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5534; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5535; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5536
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_1/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5533; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5534; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5535; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5536
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_1/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5537; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5538; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5539; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5540
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_0/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5537; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5538; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5539; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5540
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_0/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5537; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5538; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5539; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5540
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml_0/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5541; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5542; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5543; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5544
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_509_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5541; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5542; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5543; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5544
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_509_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5541; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5542; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5543; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5544
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_509_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5545; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5546; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5547; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5548
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_508_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5545; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5546; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5547; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5548
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_508_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5545; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5546; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5547; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5548
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_508_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5549; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5550; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5551; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5552
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5549; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5550; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5551; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5552
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5549; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5550; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5551; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5552
set_clock_gating_check -hold 0 -setup 0 [get_pins {clk_gate_ml/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5553; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5554; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5555; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5556
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_511_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5553; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5554; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5555; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5556
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_511_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5553; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5554; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5555; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5556
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_511_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5557; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5558; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5559; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5560
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_510_/main_gate/A1}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5557; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5558; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5559; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5560
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_510_/main_gate/A2}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5557; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5558; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5559; \
#   /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 5560
set_clock_gating_check -hold 0 -setup 0 [get_pins \
    {clk_gate_clut_mem_clut_mem_mem_reg_510_/main_gate/Y}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 122
group_path -name FEEDTHROUGH -from [get_ports {wb_rst_i rst_i wbs_adr_i_11_ \
    wbs_adr_i_10_ wbs_adr_i_9_ wbs_adr_i_8_ wbs_adr_i_7_ wbs_adr_i_6_ \
    wbs_adr_i_5_ wbs_adr_i_4_ wbs_adr_i_3_ wbs_adr_i_2_ wbs_adr_i_1_ \
    wbs_adr_i_0_ wbs_dat_i_31_ wbs_dat_i_30_ wbs_dat_i_29_ wbs_dat_i_28_ \
    wbs_dat_i_27_ wbs_dat_i_26_ wbs_dat_i_25_ wbs_dat_i_24_ wbs_dat_i_23_ \
    wbs_dat_i_22_ wbs_dat_i_21_ wbs_dat_i_20_ wbs_dat_i_19_ wbs_dat_i_18_ \
    wbs_dat_i_17_ wbs_dat_i_16_ wbs_dat_i_15_ wbs_dat_i_14_ wbs_dat_i_13_ \
    wbs_dat_i_12_ wbs_dat_i_11_ wbs_dat_i_10_ wbs_dat_i_9_ wbs_dat_i_8_ \
    wbs_dat_i_7_ wbs_dat_i_6_ wbs_dat_i_5_ wbs_dat_i_4_ wbs_dat_i_3_ \
    wbs_dat_i_2_ wbs_dat_i_1_ wbs_dat_i_0_ wbs_sel_i_3_ wbs_sel_i_2_ \
    wbs_sel_i_1_ wbs_sel_i_0_ wbs_we_i wbs_stb_i wbs_cyc_i wbm_dat_i_31_ \
    wbm_dat_i_30_ wbm_dat_i_29_ wbm_dat_i_28_ wbm_dat_i_27_ wbm_dat_i_26_ \
    wbm_dat_i_25_ wbm_dat_i_24_ wbm_dat_i_23_ wbm_dat_i_22_ wbm_dat_i_21_ \
    wbm_dat_i_20_ wbm_dat_i_19_ wbm_dat_i_18_ wbm_dat_i_17_ wbm_dat_i_16_ \
    wbm_dat_i_15_ wbm_dat_i_14_ wbm_dat_i_13_ wbm_dat_i_12_ wbm_dat_i_11_ \
    wbm_dat_i_10_ wbm_dat_i_9_ wbm_dat_i_8_ wbm_dat_i_7_ wbm_dat_i_6_ \
    wbm_dat_i_5_ wbm_dat_i_4_ wbm_dat_i_3_ wbm_dat_i_2_ wbm_dat_i_1_ \
    wbm_dat_i_0_ wbm_ack_i wbm_err_i}] -to [get_ports {wb_inta_o wbs_dat_o_31_ \
    wbs_dat_o_30_ wbs_dat_o_29_ wbs_dat_o_28_ wbs_dat_o_27_ wbs_dat_o_26_ \
    wbs_dat_o_25_ wbs_dat_o_24_ wbs_dat_o_23_ wbs_dat_o_22_ wbs_dat_o_21_ \
    wbs_dat_o_20_ wbs_dat_o_19_ wbs_dat_o_18_ wbs_dat_o_17_ wbs_dat_o_16_ \
    wbs_dat_o_15_ wbs_dat_o_14_ wbs_dat_o_13_ wbs_dat_o_12_ wbs_dat_o_11_ \
    wbs_dat_o_10_ wbs_dat_o_9_ wbs_dat_o_8_ wbs_dat_o_7_ wbs_dat_o_6_ \
    wbs_dat_o_5_ wbs_dat_o_4_ wbs_dat_o_3_ wbs_dat_o_2_ wbs_dat_o_1_ \
    wbs_dat_o_0_ wbs_ack_o wbs_rty_o wbs_err_o wbm_adr_o_31_ wbm_adr_o_30_ \
    wbm_adr_o_29_ wbm_adr_o_28_ wbm_adr_o_27_ wbm_adr_o_26_ wbm_adr_o_25_ \
    wbm_adr_o_24_ wbm_adr_o_23_ wbm_adr_o_22_ wbm_adr_o_21_ wbm_adr_o_20_ \
    wbm_adr_o_19_ wbm_adr_o_18_ wbm_adr_o_17_ wbm_adr_o_16_ wbm_adr_o_15_ \
    wbm_adr_o_14_ wbm_adr_o_13_ wbm_adr_o_12_ wbm_adr_o_11_ wbm_adr_o_10_ \
    wbm_adr_o_9_ wbm_adr_o_8_ wbm_adr_o_7_ wbm_adr_o_6_ wbm_adr_o_5_ \
    wbm_adr_o_4_ wbm_adr_o_3_ wbm_adr_o_2_ wbm_adr_o_1_ wbm_adr_o_0_ \
    wbm_cti_o_2_ wbm_cti_o_1_ wbm_cti_o_0_ wbm_bte_o_1_ wbm_bte_o_0_ \
    wbm_sel_o_3_ wbm_sel_o_2_ wbm_sel_o_1_ wbm_sel_o_0_ wbm_we_o wbm_stb_o \
    wbm_cyc_o clk_p_o hsync_pad_o vsync_pad_o csync_pad_o blank_pad_o \
    r_pad_o_7_ r_pad_o_6_ r_pad_o_5_ r_pad_o_4_ r_pad_o_3_ r_pad_o_2_ \
    r_pad_o_1_ r_pad_o_0_ g_pad_o_7_ g_pad_o_6_ g_pad_o_5_ g_pad_o_4_ \
    g_pad_o_3_ g_pad_o_2_ g_pad_o_1_ g_pad_o_0_ b_pad_o_7_ b_pad_o_6_ \
    b_pad_o_5_ b_pad_o_4_ b_pad_o_3_ b_pad_o_2_ b_pad_o_1_ b_pad_o_0_}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 123
group_path -name REGIN -from [get_ports {wb_rst_i rst_i wbs_adr_i_11_ \
    wbs_adr_i_10_ wbs_adr_i_9_ wbs_adr_i_8_ wbs_adr_i_7_ wbs_adr_i_6_ \
    wbs_adr_i_5_ wbs_adr_i_4_ wbs_adr_i_3_ wbs_adr_i_2_ wbs_adr_i_1_ \
    wbs_adr_i_0_ wbs_dat_i_31_ wbs_dat_i_30_ wbs_dat_i_29_ wbs_dat_i_28_ \
    wbs_dat_i_27_ wbs_dat_i_26_ wbs_dat_i_25_ wbs_dat_i_24_ wbs_dat_i_23_ \
    wbs_dat_i_22_ wbs_dat_i_21_ wbs_dat_i_20_ wbs_dat_i_19_ wbs_dat_i_18_ \
    wbs_dat_i_17_ wbs_dat_i_16_ wbs_dat_i_15_ wbs_dat_i_14_ wbs_dat_i_13_ \
    wbs_dat_i_12_ wbs_dat_i_11_ wbs_dat_i_10_ wbs_dat_i_9_ wbs_dat_i_8_ \
    wbs_dat_i_7_ wbs_dat_i_6_ wbs_dat_i_5_ wbs_dat_i_4_ wbs_dat_i_3_ \
    wbs_dat_i_2_ wbs_dat_i_1_ wbs_dat_i_0_ wbs_sel_i_3_ wbs_sel_i_2_ \
    wbs_sel_i_1_ wbs_sel_i_0_ wbs_we_i wbs_stb_i wbs_cyc_i wbm_dat_i_31_ \
    wbm_dat_i_30_ wbm_dat_i_29_ wbm_dat_i_28_ wbm_dat_i_27_ wbm_dat_i_26_ \
    wbm_dat_i_25_ wbm_dat_i_24_ wbm_dat_i_23_ wbm_dat_i_22_ wbm_dat_i_21_ \
    wbm_dat_i_20_ wbm_dat_i_19_ wbm_dat_i_18_ wbm_dat_i_17_ wbm_dat_i_16_ \
    wbm_dat_i_15_ wbm_dat_i_14_ wbm_dat_i_13_ wbm_dat_i_12_ wbm_dat_i_11_ \
    wbm_dat_i_10_ wbm_dat_i_9_ wbm_dat_i_8_ wbm_dat_i_7_ wbm_dat_i_6_ \
    wbm_dat_i_5_ wbm_dat_i_4_ wbm_dat_i_3_ wbm_dat_i_2_ wbm_dat_i_1_ \
    wbm_dat_i_0_ wbm_ack_i wbm_err_i}]
# /home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.sdc, \
#   line 124
group_path -name REGOUT -to [get_ports {wb_inta_o wbs_dat_o_31_ wbs_dat_o_30_ \
    wbs_dat_o_29_ wbs_dat_o_28_ wbs_dat_o_27_ wbs_dat_o_26_ wbs_dat_o_25_ \
    wbs_dat_o_24_ wbs_dat_o_23_ wbs_dat_o_22_ wbs_dat_o_21_ wbs_dat_o_20_ \
    wbs_dat_o_19_ wbs_dat_o_18_ wbs_dat_o_17_ wbs_dat_o_16_ wbs_dat_o_15_ \
    wbs_dat_o_14_ wbs_dat_o_13_ wbs_dat_o_12_ wbs_dat_o_11_ wbs_dat_o_10_ \
    wbs_dat_o_9_ wbs_dat_o_8_ wbs_dat_o_7_ wbs_dat_o_6_ wbs_dat_o_5_ \
    wbs_dat_o_4_ wbs_dat_o_3_ wbs_dat_o_2_ wbs_dat_o_1_ wbs_dat_o_0_ wbs_ack_o \
    wbs_rty_o wbs_err_o wbm_adr_o_31_ wbm_adr_o_30_ wbm_adr_o_29_ wbm_adr_o_28_ \
    wbm_adr_o_27_ wbm_adr_o_26_ wbm_adr_o_25_ wbm_adr_o_24_ wbm_adr_o_23_ \
    wbm_adr_o_22_ wbm_adr_o_21_ wbm_adr_o_20_ wbm_adr_o_19_ wbm_adr_o_18_ \
    wbm_adr_o_17_ wbm_adr_o_16_ wbm_adr_o_15_ wbm_adr_o_14_ wbm_adr_o_13_ \
    wbm_adr_o_12_ wbm_adr_o_11_ wbm_adr_o_10_ wbm_adr_o_9_ wbm_adr_o_8_ \
    wbm_adr_o_7_ wbm_adr_o_6_ wbm_adr_o_5_ wbm_adr_o_4_ wbm_adr_o_3_ \
    wbm_adr_o_2_ wbm_adr_o_1_ wbm_adr_o_0_ wbm_cti_o_2_ wbm_cti_o_1_ \
    wbm_cti_o_0_ wbm_bte_o_1_ wbm_bte_o_0_ wbm_sel_o_3_ wbm_sel_o_2_ \
    wbm_sel_o_1_ wbm_sel_o_0_ wbm_we_o wbm_stb_o wbm_cyc_o clk_p_o hsync_pad_o \
    vsync_pad_o csync_pad_o blank_pad_o r_pad_o_7_ r_pad_o_6_ r_pad_o_5_ \
    r_pad_o_4_ r_pad_o_3_ r_pad_o_2_ r_pad_o_1_ r_pad_o_0_ g_pad_o_7_ \
    g_pad_o_6_ g_pad_o_5_ g_pad_o_4_ g_pad_o_3_ g_pad_o_2_ g_pad_o_1_ \
    g_pad_o_0_ b_pad_o_7_ b_pad_o_6_ b_pad_o_5_ b_pad_o_4_ b_pad_o_3_ \
    b_pad_o_2_ b_pad_o_1_ b_pad_o_0_}]
set_load -pin_load 0.05 [get_ports {wb_inta_o}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_31_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_30_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_29_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_28_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_27_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_26_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_25_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_24_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_23_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_22_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_21_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_20_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_19_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_18_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_17_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_16_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_15_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_14_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_13_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_12_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_11_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_10_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_9_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_8_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_7_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_6_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_5_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_4_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_3_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_2_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_1_}]
set_load -pin_load 0.05 [get_ports {wbs_dat_o_0_}]
set_load -pin_load 0.05 [get_ports {wbs_ack_o}]
set_load -pin_load 0.05 [get_ports {wbs_rty_o}]
set_load -pin_load 0.05 [get_ports {wbs_err_o}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_31_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_30_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_29_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_28_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_27_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_26_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_25_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_24_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_23_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_22_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_21_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_20_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_19_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_18_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_17_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_16_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_15_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_14_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_13_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_12_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_11_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_10_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_9_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_8_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_7_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_6_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_5_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_4_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_3_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_2_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_1_}]
set_load -pin_load 0.05 [get_ports {wbm_adr_o_0_}]
set_load -pin_load 0.05 [get_ports {wbm_cti_o_2_}]
set_load -pin_load 0.05 [get_ports {wbm_cti_o_1_}]
set_load -pin_load 0.05 [get_ports {wbm_cti_o_0_}]
set_load -pin_load 0.05 [get_ports {wbm_bte_o_1_}]
set_load -pin_load 0.05 [get_ports {wbm_bte_o_0_}]
set_load -pin_load 0.05 [get_ports {wbm_sel_o_3_}]
set_load -pin_load 0.05 [get_ports {wbm_sel_o_2_}]
set_load -pin_load 0.05 [get_ports {wbm_sel_o_1_}]
set_load -pin_load 0.05 [get_ports {wbm_sel_o_0_}]
set_load -pin_load 0.05 [get_ports {wbm_we_o}]
set_load -pin_load 0.05 [get_ports {wbm_stb_o}]
set_load -pin_load 0.05 [get_ports {wbm_cyc_o}]
set_load -pin_load 0.05 [get_ports {clk_p_o}]
set_load -pin_load 0.05 [get_ports {hsync_pad_o}]
set_load -pin_load 0.05 [get_ports {vsync_pad_o}]
set_load -pin_load 0.05 [get_ports {csync_pad_o}]
set_load -pin_load 0.05 [get_ports {blank_pad_o}]
set_load -pin_load 0.05 [get_ports {r_pad_o_7_}]
set_load -pin_load 0.05 [get_ports {r_pad_o_6_}]
set_load -pin_load 0.05 [get_ports {r_pad_o_5_}]
set_load -pin_load 0.05 [get_ports {r_pad_o_4_}]
set_load -pin_load 0.05 [get_ports {r_pad_o_3_}]
set_load -pin_load 0.05 [get_ports {r_pad_o_2_}]
set_load -pin_load 0.05 [get_ports {r_pad_o_1_}]
set_load -pin_load 0.05 [get_ports {r_pad_o_0_}]
set_load -pin_load 0.05 [get_ports {g_pad_o_7_}]
set_load -pin_load 0.05 [get_ports {g_pad_o_6_}]
set_load -pin_load 0.05 [get_ports {g_pad_o_5_}]
set_load -pin_load 0.05 [get_ports {g_pad_o_4_}]
set_load -pin_load 0.05 [get_ports {g_pad_o_3_}]
set_load -pin_load 0.05 [get_ports {g_pad_o_2_}]
set_load -pin_load 0.05 [get_ports {g_pad_o_1_}]
set_load -pin_load 0.05 [get_ports {g_pad_o_0_}]
set_load -pin_load 0.05 [get_ports {b_pad_o_7_}]
set_load -pin_load 0.05 [get_ports {b_pad_o_6_}]
set_load -pin_load 0.05 [get_ports {b_pad_o_5_}]
set_load -pin_load 0.05 [get_ports {b_pad_o_4_}]
set_load -pin_load 0.05 [get_ports {b_pad_o_3_}]
set_load -pin_load 0.05 [get_ports {b_pad_o_2_}]
set_load -pin_load 0.05 [get_ports {b_pad_o_1_}]
set_load -pin_load 0.05 [get_ports {b_pad_o_0_}]
# Set latency for io paths.
# -origin user
set_clock_latency -rise -min 0.516357 [get_clocks {MY_CLK}]
# -origin user
set_clock_latency -rise -max 0.535698 [get_clocks {MY_CLK}]
# -origin user
set_clock_latency -fall -min 0.442581 [get_clocks {MY_CLK}]
# -origin user
set_clock_latency -fall -max 0.457916 [get_clocks {MY_CLK}]
# Set propagated on clock sources to avoid removing latency for IO paths.
set_propagated_clock  [get_ports {MY_CLK}]
set_clock_transition -max 0.15 [get_clocks {MY_CLK}]
set_max_transition 0.3 [current_design]
set_max_transition 0.05 [get_clocks {MY_CLK}] -clock_path
