0.6
2017.1
Apr 14 2017
19:10:27
C:/Users/Yeong_M/Desktop/computer conposition/Experiment1_Adder/Experiment1_Adder.sim/sim_1/behav/glbl.v,1492045074,verilog,,,,glbl,,,,,,,,
C:/Users/Yeong_M/Desktop/computer conposition/Experiment1_Adder/Experiment1_Adder.srcs/sim_1/new/tb_adder32.v,1678877359,verilog,,,,tb_adder32,,,,,,,,
C:/Users/Yeong_M/Desktop/computer conposition/Experiment1_Adder/Experiment1_Adder.srcs/sources_1/new/Adder.v,1678877150,verilog,,,,Adder16;Adder32,,,,,,,,
