Boese, K. D., Kahng, A. B., and Tsay, R.-S. 1994. Scan chain optimization: Heuristic and optimal solutions, UCLA CS Dept. Internal Report.
Y. Bonhomme , P. Girard , C. Landrault , S. Pravossoudovitch, Power Driven Chaining of Flip-Flops in Scan Architectures, Proceedings of the 2002 IEEE International Test Conference, p.796, October 07-10, 2002
Bonhomme, Y., Girard, P., Guiller, L., Landrault, C., and Pravossoudovitch, S. 2003. Efficient scan chain design for power minimization during scan testing under routing constraint. In Proceedings of the International Test Conference, pp. 488--493.
Kwang-Ting Cheng , Srinivas Devadas , Kurt Keutzer, A Partial Enhanced-Scan Approach to Robust Delay-Fault Test Generation for Sequential Circuits, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.403-410, October 26-30, 1991
Puneet Gupta , Andrew B. Kahng , Stefanus Mantik, Routing-aware scan chain ordering, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119961]
P. Gupta , A. B. Kahng , I. I. Mandoiu , P. Sharma, Layout-aware scan chain synthesis for improved path delay fault coverage, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.7, p.1104-1114, November 2006[doi>10.1109/TCAD.2005.850900]
Laung-Terng Wang , Cheng-Wen Wu , Xiaoqing Wen, VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon), Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
Kajihara, S., Morishima, S., Takuma, A., Wen, X., Maeda, T., Hamada, S., and Sato, Y. 2006. A framework of high-quality transition fault ATPG for scan circuits. In Proceedings of the International Test Conference, Paper 2.1.
Kristic, A. and Cheng, K. T. 1998. Delay Fault Testing for VLSI Circuits. Kluwer, Norwell, MA.
Leenstra, J., Koch, M., and Schwederski, T. 1993. On scan path design for stuck-open and delay fault detection. In Proceedings of the European Test Conference, pp. 201--210.
Wei Li , Seongmoon Wang , Srimat T. Chakradhar , Sudhakar M. Reddy, Distance Restricted Scan Chain Reordering to Enhance Delay Fault Coverage, Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, p.471-478, January 03-07, 2005[doi>10.1109/ICVD.2005.83]
Xiao Liu , Michael S. Hsiao , Sreejit Chakravarty , Paul J. Thadikaran, Efficient techniques for transition testing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.2, p.258-278, April 2005[doi>10.1145/1059876.1059880]
Mao, W. and Ciletti, M. D. 1990. Arrangement of latches in scan-path design to improve delay fault coverage. In Proceedings of the International Test Conference, pp. 387--393.
Ilia Polian , Bernd Becker, Multiple Scan Chain Design for Two-Pattern Testing, Journal of Electronic Testing: Theory and Applications, v.19 n.1, p.37-48, February 2003[doi>10.1023/A:1021991828423]
On the Coverage of Delay Faults in Scan Designs with Multiple Scan Chains, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.206, September 16-18, 2002
Jacob Savir, Skewed-Load Transition Test: Part 1, Calculus, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.705-713, September 20-24, 1992
Savir, J. and Patil, S. 1994. Broad-Side delay test. IEEE Trans. Comput.-Aided Des., 13, 118, 1057--1064.
John Waicukauski , Eric Lindbloom , Barry Rosen , Vijay Iyengar, Transition Fault Simulation, IEEE Design & Test, v.4 n.2, p.32-38, March 1987[doi>10.1109/MDT.1987.295104]
