# Digital Logic Design Projects
This repository contains all of my Digital Logic Desgin(Spring 2021) projects. Here's a list of my projects:
1. [Basic Switch and Gate Structures in SystemVerilog](https://github.com/daniel-saeedi/LogicCircuitDesign/blob/master/Projects/Project1/Description/Computer%20Assignment%201-updated.pdf) : [My Report](https://github.com/daniel-saeedi/LogicCircuitDesign/blob/master/Projects/Project1/Report/Report.pdf)
2.  [Basic RTL Packages](https://github.com/daniel-saeedi/LogicCircuitDesign/blob/master/Projects/Project2/Computer%20Assignment%202%20Bahar%201400.pdf) : [My Report](https://github.com/daniel-saeedi/LogicCircuitDesign/blob/master/Projects/Project2/report/ReportCA%232DLD.pdf)
3. [One's Counter](https://github.com/daniel-saeedi/LogicCircuitDesign/blob/master/Projects/Project3/Computer%20Assignment%203%20Bahar%201400.pdf) : [My Report](https://github.com/daniel-saeedi/LogicCircuitDesign/blob/master/Projects/Project3/report/ReportCA%233DLD.pdf)
4. [LFSR, Latches and Flip Flops](https://github.com/daniel-saeedi/LogicCircuitDesign/blob/master/Projects/Project4/Computer%20Assignment%204%20Spring%201400.pdf) : [My Report](https://github.com/daniel-saeedi/LogicCircuitDesign/blob/master/Projects/Project4/report/ReportCA%234DLD.pdf)
5. [State Machine Coding, Pre- and Post-Synthesis](https://github.com/daniel-saeedi/LogicCircuitDesign/blob/master/Projects/Project5/Computer%20Assignment%205%20Bahar%201400.pdf) : [My Report](https://github.com/daniel-saeedi/LogicCircuitDesign/blob/master/Projects/Project5/report/ReportCA%235DLD.pdf)
6. [32-bit Floating Point Multiplier based on IEEE 754](https://github.com/daniel-saeedi/LogicCircuitDesign/blob/master/Projects/Project6/Computer%20Assignment%206%20Bahar%201400.pdf) : [My Report](https://github.com/daniel-saeedi/LogicCircuitDesign/blob/master/Projects/Project6/report/ReportCA%236DLD.pdf)
