MDMA
====

Register Listing for MDMA
-------------------------

+------------------------------------------------------------+----------------------------------------------+
| Register                                                   | Address                                      |
+============================================================+==============================================+
| :ref:`MDMA_SFR_EVSEL_CR_EVSEL0 <MDMA_SFR_EVSEL_CR_EVSEL0>` | :ref:`0x40012000 <MDMA_SFR_EVSEL_CR_EVSEL0>` |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_EVSEL_CR_EVSEL1 <MDMA_SFR_EVSEL_CR_EVSEL1>` | :ref:`0x40012004 <MDMA_SFR_EVSEL_CR_EVSEL1>` |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_EVSEL_CR_EVSEL2 <MDMA_SFR_EVSEL_CR_EVSEL2>` | :ref:`0x40012008 <MDMA_SFR_EVSEL_CR_EVSEL2>` |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_EVSEL_CR_EVSEL3 <MDMA_SFR_EVSEL_CR_EVSEL3>` | :ref:`0x4001200c <MDMA_SFR_EVSEL_CR_EVSEL3>` |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_EVSEL_CR_EVSEL4 <MDMA_SFR_EVSEL_CR_EVSEL4>` | :ref:`0x40012010 <MDMA_SFR_EVSEL_CR_EVSEL4>` |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_EVSEL_CR_EVSEL5 <MDMA_SFR_EVSEL_CR_EVSEL5>` | :ref:`0x40012014 <MDMA_SFR_EVSEL_CR_EVSEL5>` |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_EVSEL_CR_EVSEL6 <MDMA_SFR_EVSEL_CR_EVSEL6>` | :ref:`0x40012018 <MDMA_SFR_EVSEL_CR_EVSEL6>` |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_EVSEL_CR_EVSEL7 <MDMA_SFR_EVSEL_CR_EVSEL7>` | :ref:`0x4001201c <MDMA_SFR_EVSEL_CR_EVSEL7>` |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_CR_CR_MDMAREQ0 <MDMA_SFR_CR_CR_MDMAREQ0>`   | :ref:`0x40012020 <MDMA_SFR_CR_CR_MDMAREQ0>`  |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_CR_CR_MDMAREQ1 <MDMA_SFR_CR_CR_MDMAREQ1>`   | :ref:`0x40012024 <MDMA_SFR_CR_CR_MDMAREQ1>`  |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_CR_CR_MDMAREQ2 <MDMA_SFR_CR_CR_MDMAREQ2>`   | :ref:`0x40012028 <MDMA_SFR_CR_CR_MDMAREQ2>`  |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_CR_CR_MDMAREQ3 <MDMA_SFR_CR_CR_MDMAREQ3>`   | :ref:`0x4001202c <MDMA_SFR_CR_CR_MDMAREQ3>`  |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_CR_CR_MDMAREQ4 <MDMA_SFR_CR_CR_MDMAREQ4>`   | :ref:`0x40012030 <MDMA_SFR_CR_CR_MDMAREQ4>`  |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_CR_CR_MDMAREQ5 <MDMA_SFR_CR_CR_MDMAREQ5>`   | :ref:`0x40012034 <MDMA_SFR_CR_CR_MDMAREQ5>`  |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_CR_CR_MDMAREQ6 <MDMA_SFR_CR_CR_MDMAREQ6>`   | :ref:`0x40012038 <MDMA_SFR_CR_CR_MDMAREQ6>`  |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_CR_CR_MDMAREQ7 <MDMA_SFR_CR_CR_MDMAREQ7>`   | :ref:`0x4001203c <MDMA_SFR_CR_CR_MDMAREQ7>`  |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_SR_SR_MDMAREQ0 <MDMA_SFR_SR_SR_MDMAREQ0>`   | :ref:`0x40012040 <MDMA_SFR_SR_SR_MDMAREQ0>`  |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_SR_SR_MDMAREQ1 <MDMA_SFR_SR_SR_MDMAREQ1>`   | :ref:`0x40012044 <MDMA_SFR_SR_SR_MDMAREQ1>`  |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_SR_SR_MDMAREQ2 <MDMA_SFR_SR_SR_MDMAREQ2>`   | :ref:`0x40012048 <MDMA_SFR_SR_SR_MDMAREQ2>`  |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_SR_SR_MDMAREQ3 <MDMA_SFR_SR_SR_MDMAREQ3>`   | :ref:`0x4001204c <MDMA_SFR_SR_SR_MDMAREQ3>`  |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_SR_SR_MDMAREQ4 <MDMA_SFR_SR_SR_MDMAREQ4>`   | :ref:`0x40012050 <MDMA_SFR_SR_SR_MDMAREQ4>`  |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_SR_SR_MDMAREQ5 <MDMA_SFR_SR_SR_MDMAREQ5>`   | :ref:`0x40012054 <MDMA_SFR_SR_SR_MDMAREQ5>`  |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_SR_SR_MDMAREQ6 <MDMA_SFR_SR_SR_MDMAREQ6>`   | :ref:`0x40012058 <MDMA_SFR_SR_SR_MDMAREQ6>`  |
+------------------------------------------------------------+----------------------------------------------+
| :ref:`MDMA_SFR_SR_SR_MDMAREQ7 <MDMA_SFR_SR_SR_MDMAREQ7>`   | :ref:`0x4001205c <MDMA_SFR_SR_SR_MDMAREQ7>`  |
+------------------------------------------------------------+----------------------------------------------+

MDMA_SFR_EVSEL_CR_EVSEL0
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x0 = 0x40012000`


    .. wavedrom::
        :caption: MDMA_SFR_EVSEL_CR_EVSEL0

        {
            "reg": [
                {"name": "cr_evsel0",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------+--------------------------------------+
| Field | Name      | Description                          |
+=======+===========+======================================+
| [7:0] | CR_EVSEL0 | cr_evsel read/write control register |
+-------+-----------+--------------------------------------+

MDMA_SFR_EVSEL_CR_EVSEL1
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x4 = 0x40012004`


    .. wavedrom::
        :caption: MDMA_SFR_EVSEL_CR_EVSEL1

        {
            "reg": [
                {"name": "cr_evsel1",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------+--------------------------------------+
| Field | Name      | Description                          |
+=======+===========+======================================+
| [7:0] | CR_EVSEL1 | cr_evsel read/write control register |
+-------+-----------+--------------------------------------+

MDMA_SFR_EVSEL_CR_EVSEL2
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x8 = 0x40012008`


    .. wavedrom::
        :caption: MDMA_SFR_EVSEL_CR_EVSEL2

        {
            "reg": [
                {"name": "cr_evsel2",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------+--------------------------------------+
| Field | Name      | Description                          |
+=======+===========+======================================+
| [7:0] | CR_EVSEL2 | cr_evsel read/write control register |
+-------+-----------+--------------------------------------+

MDMA_SFR_EVSEL_CR_EVSEL3
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0xc = 0x4001200c`


    .. wavedrom::
        :caption: MDMA_SFR_EVSEL_CR_EVSEL3

        {
            "reg": [
                {"name": "cr_evsel3",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------+--------------------------------------+
| Field | Name      | Description                          |
+=======+===========+======================================+
| [7:0] | CR_EVSEL3 | cr_evsel read/write control register |
+-------+-----------+--------------------------------------+

MDMA_SFR_EVSEL_CR_EVSEL4
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x10 = 0x40012010`


    .. wavedrom::
        :caption: MDMA_SFR_EVSEL_CR_EVSEL4

        {
            "reg": [
                {"name": "cr_evsel4",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------+--------------------------------------+
| Field | Name      | Description                          |
+=======+===========+======================================+
| [7:0] | CR_EVSEL4 | cr_evsel read/write control register |
+-------+-----------+--------------------------------------+

MDMA_SFR_EVSEL_CR_EVSEL5
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x14 = 0x40012014`


    .. wavedrom::
        :caption: MDMA_SFR_EVSEL_CR_EVSEL5

        {
            "reg": [
                {"name": "cr_evsel5",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------+--------------------------------------+
| Field | Name      | Description                          |
+=======+===========+======================================+
| [7:0] | CR_EVSEL5 | cr_evsel read/write control register |
+-------+-----------+--------------------------------------+

MDMA_SFR_EVSEL_CR_EVSEL6
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x18 = 0x40012018`


    .. wavedrom::
        :caption: MDMA_SFR_EVSEL_CR_EVSEL6

        {
            "reg": [
                {"name": "cr_evsel6",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------+--------------------------------------+
| Field | Name      | Description                          |
+=======+===========+======================================+
| [7:0] | CR_EVSEL6 | cr_evsel read/write control register |
+-------+-----------+--------------------------------------+

MDMA_SFR_EVSEL_CR_EVSEL7
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x1c = 0x4001201c`


    .. wavedrom::
        :caption: MDMA_SFR_EVSEL_CR_EVSEL7

        {
            "reg": [
                {"name": "cr_evsel7",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------+--------------------------------------+
| Field | Name      | Description                          |
+=======+===========+======================================+
| [7:0] | CR_EVSEL7 | cr_evsel read/write control register |
+-------+-----------+--------------------------------------+

MDMA_SFR_CR_CR_MDMAREQ0
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x20 = 0x40012020`


    .. wavedrom::
        :caption: MDMA_SFR_CR_CR_MDMAREQ0

        {
            "reg": [
                {"name": "cr_mdmareq0",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+----------------------------------------+
| Field | Name        | Description                            |
+=======+=============+========================================+
| [4:0] | CR_MDMAREQ0 | cr_mdmareq read/write control register |
+-------+-------------+----------------------------------------+

MDMA_SFR_CR_CR_MDMAREQ1
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x24 = 0x40012024`


    .. wavedrom::
        :caption: MDMA_SFR_CR_CR_MDMAREQ1

        {
            "reg": [
                {"name": "cr_mdmareq1",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+----------------------------------------+
| Field | Name        | Description                            |
+=======+=============+========================================+
| [4:0] | CR_MDMAREQ1 | cr_mdmareq read/write control register |
+-------+-------------+----------------------------------------+

MDMA_SFR_CR_CR_MDMAREQ2
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x28 = 0x40012028`


    .. wavedrom::
        :caption: MDMA_SFR_CR_CR_MDMAREQ2

        {
            "reg": [
                {"name": "cr_mdmareq2",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+----------------------------------------+
| Field | Name        | Description                            |
+=======+=============+========================================+
| [4:0] | CR_MDMAREQ2 | cr_mdmareq read/write control register |
+-------+-------------+----------------------------------------+

MDMA_SFR_CR_CR_MDMAREQ3
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x2c = 0x4001202c`


    .. wavedrom::
        :caption: MDMA_SFR_CR_CR_MDMAREQ3

        {
            "reg": [
                {"name": "cr_mdmareq3",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+----------------------------------------+
| Field | Name        | Description                            |
+=======+=============+========================================+
| [4:0] | CR_MDMAREQ3 | cr_mdmareq read/write control register |
+-------+-------------+----------------------------------------+

MDMA_SFR_CR_CR_MDMAREQ4
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x30 = 0x40012030`


    .. wavedrom::
        :caption: MDMA_SFR_CR_CR_MDMAREQ4

        {
            "reg": [
                {"name": "cr_mdmareq4",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+----------------------------------------+
| Field | Name        | Description                            |
+=======+=============+========================================+
| [4:0] | CR_MDMAREQ4 | cr_mdmareq read/write control register |
+-------+-------------+----------------------------------------+

MDMA_SFR_CR_CR_MDMAREQ5
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x34 = 0x40012034`


    .. wavedrom::
        :caption: MDMA_SFR_CR_CR_MDMAREQ5

        {
            "reg": [
                {"name": "cr_mdmareq5",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+----------------------------------------+
| Field | Name        | Description                            |
+=======+=============+========================================+
| [4:0] | CR_MDMAREQ5 | cr_mdmareq read/write control register |
+-------+-------------+----------------------------------------+

MDMA_SFR_CR_CR_MDMAREQ6
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x38 = 0x40012038`


    .. wavedrom::
        :caption: MDMA_SFR_CR_CR_MDMAREQ6

        {
            "reg": [
                {"name": "cr_mdmareq6",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+----------------------------------------+
| Field | Name        | Description                            |
+=======+=============+========================================+
| [4:0] | CR_MDMAREQ6 | cr_mdmareq read/write control register |
+-------+-------------+----------------------------------------+

MDMA_SFR_CR_CR_MDMAREQ7
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x3c = 0x4001203c`


    .. wavedrom::
        :caption: MDMA_SFR_CR_CR_MDMAREQ7

        {
            "reg": [
                {"name": "cr_mdmareq7",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+----------------------------------------+
| Field | Name        | Description                            |
+=======+=============+========================================+
| [4:0] | CR_MDMAREQ7 | cr_mdmareq read/write control register |
+-------+-------------+----------------------------------------+

MDMA_SFR_SR_SR_MDMAREQ0
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x40 = 0x40012040`


    .. wavedrom::
        :caption: MDMA_SFR_SR_SR_MDMAREQ0

        {
            "reg": [
                {"name": "sr_mdmareq0",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+--------------------------------------+
| Field | Name        | Description                          |
+=======+=============+======================================+
| [4:0] | SR_MDMAREQ0 | sr_mdmareq read only status register |
+-------+-------------+--------------------------------------+

MDMA_SFR_SR_SR_MDMAREQ1
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x44 = 0x40012044`


    .. wavedrom::
        :caption: MDMA_SFR_SR_SR_MDMAREQ1

        {
            "reg": [
                {"name": "sr_mdmareq1",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+--------------------------------------+
| Field | Name        | Description                          |
+=======+=============+======================================+
| [4:0] | SR_MDMAREQ1 | sr_mdmareq read only status register |
+-------+-------------+--------------------------------------+

MDMA_SFR_SR_SR_MDMAREQ2
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x48 = 0x40012048`


    .. wavedrom::
        :caption: MDMA_SFR_SR_SR_MDMAREQ2

        {
            "reg": [
                {"name": "sr_mdmareq2",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+--------------------------------------+
| Field | Name        | Description                          |
+=======+=============+======================================+
| [4:0] | SR_MDMAREQ2 | sr_mdmareq read only status register |
+-------+-------------+--------------------------------------+

MDMA_SFR_SR_SR_MDMAREQ3
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x4c = 0x4001204c`


    .. wavedrom::
        :caption: MDMA_SFR_SR_SR_MDMAREQ3

        {
            "reg": [
                {"name": "sr_mdmareq3",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+--------------------------------------+
| Field | Name        | Description                          |
+=======+=============+======================================+
| [4:0] | SR_MDMAREQ3 | sr_mdmareq read only status register |
+-------+-------------+--------------------------------------+

MDMA_SFR_SR_SR_MDMAREQ4
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x50 = 0x40012050`


    .. wavedrom::
        :caption: MDMA_SFR_SR_SR_MDMAREQ4

        {
            "reg": [
                {"name": "sr_mdmareq4",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+--------------------------------------+
| Field | Name        | Description                          |
+=======+=============+======================================+
| [4:0] | SR_MDMAREQ4 | sr_mdmareq read only status register |
+-------+-------------+--------------------------------------+

MDMA_SFR_SR_SR_MDMAREQ5
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x54 = 0x40012054`


    .. wavedrom::
        :caption: MDMA_SFR_SR_SR_MDMAREQ5

        {
            "reg": [
                {"name": "sr_mdmareq5",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+--------------------------------------+
| Field | Name        | Description                          |
+=======+=============+======================================+
| [4:0] | SR_MDMAREQ5 | sr_mdmareq read only status register |
+-------+-------------+--------------------------------------+

MDMA_SFR_SR_SR_MDMAREQ6
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x58 = 0x40012058`


    .. wavedrom::
        :caption: MDMA_SFR_SR_SR_MDMAREQ6

        {
            "reg": [
                {"name": "sr_mdmareq6",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+--------------------------------------+
| Field | Name        | Description                          |
+=======+=============+======================================+
| [4:0] | SR_MDMAREQ6 | sr_mdmareq read only status register |
+-------+-------------+--------------------------------------+

MDMA_SFR_SR_SR_MDMAREQ7
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40012000 + 0x5c = 0x4001205c`


    .. wavedrom::
        :caption: MDMA_SFR_SR_SR_MDMAREQ7

        {
            "reg": [
                {"name": "sr_mdmareq7",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+--------------------------------------+
| Field | Name        | Description                          |
+=======+=============+======================================+
| [4:0] | SR_MDMAREQ7 | sr_mdmareq read only status register |
+-------+-------------+--------------------------------------+

