Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (win64) Build 1018564 Mon Sep 15 19:04:16 MDT 2014
| Date         : Wed Oct 29 17:25:17 2014
| Host         : XHDKATTAD30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file mb_ethernet_wrapper_control_sets_placed.rpt
| Design       : mb_ethernet_wrapper
| Device       : xc7k325t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   823 |
| Minimum Number of register sites lost to control set restrictions |  2650 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5096 |         1557 |
| No           | No                    | Yes                    |             266 |          101 |
| No           | Yes                   | No                     |            3444 |         1471 |
| Yes          | No                    | No                     |            4836 |         1449 |
| Yes          | No                    | Yes                    |             201 |           65 |
| Yes          | Yes                   | No                     |            5755 |         2200 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                       Clock Signal                                       |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                                                          Set/Reset Signal                                                                                                                                         | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/O2                                                                                                                                                                                                                            |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_20_out                                                                                                                                                                                                                                       |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_19_out                                                                                                                                                                                                                                       |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/scndry_out                                                                                                                                                                                                     |                1 |              1 |
|  mb_ethernet_i/mdm_1/U0/Ext_JTAG_UPDATE                                                  | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_continue_from_brk_reg                                                                                                                                                                 |                1 |              1 |
|  mb_ethernet_i/mdm_1/U0/Ext_JTAG_UPDATE                                                  | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_force_stop_cmd_i_reg                                                                                                                                                                  |                1 |              1 |
|  mb_ethernet_i/axi_ethernetlite_0/U0/C0_out                                              | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                                        | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Rst0                                                                                                                                                                                                                  |                1 |              1 |
|  mb_ethernet_i/mdm_1/U0/Ext_JTAG_UPDATE                                                  | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_normal_stop_cmd_i_reg                                                                                                                                                                 |                1 |              1 |
|  mb_ethernet_i/mdm_1/U0/Ext_JTAG_UPDATE                                                  | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_start_single_step_reg                                                                                                                                                                 |                1 |              1 |
| ~mb_ethernet_i/mdm_1/U0/Ext_JTAG_UPDATE                                                  |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Insert_Delays[0].LUT_Delay_i_1                                                                                                                                                                                                              |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                                                                                                                                                                                                            |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_18_out                                                                                                                                                                                                                                       |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_asreg_d1                     | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                                  |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_corse_cnt[0][0][2]_i_1                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                         |                1 |              1 |
|  mb_ethernet_i/axi_ethernetlite_0/U0/C                                                   | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/scndry_out                                                                                                                                                                                                     |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1    |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/O5                                                                                                                                                                                                                          |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_corse_cnt[0][5][2]_i_1                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O8[0]                                                                                                                                                                                                         |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/O4                                                                                                                                                                                                                          |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_corse_cnt[0][0][2]_i_1                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[1]                                                                                                                                                                                                         |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                        | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Rst0                                                                                                                                                                                                                  |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/I112[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_corse_cnt[0][6][2]_i_1                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                         |                1 |              1 |
| ~mb_ethernet_i/mdm_1/U0/Dbg_Clk_0                                                        | mb_ethernet_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                                                                                  | mb_ethernet_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                                                                                                               |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/O112                                                                                                                                                                                                                    |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1    |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg_d1                     | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                                  |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_FSM_onehot_ocal_state_r[21]_i_1                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                                           |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                          | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                     |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                          | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                     |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/n_0_rdlvl_dqs_tap_cnt_r[0][5][5]_i_1                                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                         |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_corse_cnt[0][0][2]_i_1                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[0]                                                                                                                                                                                                         |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                        | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                     |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                        | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                     |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                        | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                     |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                        | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                     |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                                                                                                    | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Dec_Exp_40                                                                                                                                                                           |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/n_0_tempmon_state[10]_i_1                                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                         |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg_d1                  | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/inverted_reset                               |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg_d1                  | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/inverted_reset                               |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O9                                                                                                                                                                                                            |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_52                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg_d1                     | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                                  |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_asreg_d1                     | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                                  |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/n_0_mem_R[7]_i_1                                                                                                                                                                 | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I114[0]                                                                                                                                                                                 |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                |                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                |                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[1][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[2]                                                                                                                                                                                                         |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  mb_ethernet_i/axi_ethernetlite_0/U0/C0_out                                              |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                              |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                         |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                         |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                       |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/O12                                                                                                                                            | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O9                                                                                                                                                                                                            |                2 |              2 |
|  mb_ethernet_i/axi_ethernetlite_0/U0/C                                                   |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                      |                1 |              2 |
|  mb_ethernet_i/axi_ethernetlite_0/U0/C                                                   |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                            |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/O1                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[7][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[2]                                                                                                                                                                                                         |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[6][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[2]                                                                                                                                                                                                         |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0                                                                   |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_corse_cnt[0][2][2]_i_1                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O3                                                                                                                                                                                                            |                2 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[5][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[2]                                                                                                                                                                                                         |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[4][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[2]                                                                                                                                                                                                         |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[3][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[2]                                                                                                                                                                                                         |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[2][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[2]                                                                                                                                                                                                         |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                       |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                       |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[0][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[2]                                                                                                                                                                                                         |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                              |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_24_out                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O7[1]                                                                                                                                                                                                         |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                             | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/O10[0]                                                                                                         |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_buf[1]_i_1                                                                                                      | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/O10[0]                                                                                                         |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/O12                                                                                                                                            | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O7[1]                                                                                                                                                                                                         |                2 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1    |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/O11[0]                                                                                             | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/O10[0]                                                                                                         |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                             | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/O10[0]                                                                                                         |                2 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                       |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                       |                1 |              2 |
|  mb_ethernet_i/mdm_1/U0/Ext_JTAG_UPDATE                                                  | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                         |                2 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                              |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                             | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/SR[0]                                                                                                                             |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_buf[1]_i_1                                                                                                      | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/SR[0]                                                                                                                             |                2 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1                                                                                                                |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1    |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  mb_ethernet_i/axi_ethernetlite_0/U0/C0_out                                              |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0                                                                   |                2 |              3 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_dqs_cnt_r[3]_i_1                                                                                         | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                                           |                1 |              3 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                      |                1 |              3 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_corse_cnt[0][7][2]_i_1                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O7[0]                                                                                                                                                                                                         |                2 |              3 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/O23[0]                                                                                                                                                                     | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                1 |              3 |
|  mb_ethernet_i/mdm_1/U0/Ext_JTAG_UPDATE                                                  |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              3 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_corse_cnt[0][0][2]_i_1                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O3                                                                                                                                                                                                            |                1 |              3 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                              |                1 |              3 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_corse_cnt[0][0][2]_i_1                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[2]                                                                                                                                                                                                         |                2 |              3 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                2 |              3 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[3]_i_1                     | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                             |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/bt_ex_jump_held                                                                                                                                            |                4 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[8]_i_1__0                  | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                             |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O13                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O21                                                                                                                                                                                                                   |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                              |                3 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                                             | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/p_19_out                                                                                                                                                            |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[3]_i_1__0                  | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                             |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_0_out                                                                                                                                                                                |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_stg1_wr_rd_cnt[8]_i_1                                                                                                                      | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_stg1_wr_rd_cnt[6]_i_1                                                                                                                                  |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/rst_mig_7series_0_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                       |                3 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                                 |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_complex_num_reads[3]_i_1                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_cnt_dqs_r[3]_i_1                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O10[0]                                                                                                                                                                                                        |                3 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/n_0_cnt_read[3]_i_1__0                                                                                                                                         | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_tap_inc_wait_cnt[3]_i_1                                                                                                                               |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[3]_i_1__7                  | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                             |                1 |              4 |
|  mb_ethernet_i/axi_ethernetlite_0/U0/C                                                   |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/scndry_out                                                                                                                                                                                                     |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O36[0]                                                                                                                                                                                                        |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[3]_i_1__5                  | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                             |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                                     |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE_1                                                                                                                                                                                                      | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboBusFifoWrCntRst                                                                                                                                                                                                |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE_0                                                                                                                                                                                                      | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O2                                                                                                                                                                                                                    |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[3]_i_1__3                  | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                             |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_regl_dqs_cnt[3]_i_1                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[3]_i_1__9                  | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                             |                1 |              4 |
|  mb_ethernet_i/mdm_1/U0/Dbg_Clk_0                                                        | mb_ethernet_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                                       | mb_ethernet_i/mdm_1/U0/MDM_Core_I1/n_0_PORT_Selector[3]_i_1                                                                                                                                                                                                                                       |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/n_0_FSM_sequential_mdio_state[3]_i_1                                                                                                                                                                                   | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O2                                                                                                                                                                                                                    |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/n_0_gen_single_thread.accept_cnt[3]_i_1__0                                                                                                                            | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                             |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/n_0_Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1                                                                                                    | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                2 |              4 |
|  mb_ethernet_i/mdm_1/U0/Ext_JTAG_UPDATE                                                  | mb_ethernet_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                            | mb_ethernet_i/mdm_1/U0/MDM_Core_I1/n_0_PORT_Selector[3]_i_1                                                                                                                                                                                                                                       |                1 |              4 |
| ~mb_ethernet_i/mdm_1/U0/Ext_JTAG_UPDATE                                                  |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mdm_1/U0/MDM_Core_I1/n_0_PORT_Selector[3]_i_1                                                                                                                                                                                                                                       |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stable_rise_stg3_cnt[3]_i_2                                                                                            | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_rise_stg3_cnt0                                                                                                                  |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1                                                                                                             | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1                                                                                                                         |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[7][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                         |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1                                                                                                             |                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[6][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                         |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                                  |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[5][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                         |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cnt_shift_r[3]_i_2                                                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/O13[0]                                                                                                                                                     |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_fall_stg3_cnt0                                                                                                      | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_rise_stg3_cnt0                                                                                                                  |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/n_0_Mac_addr_ram_addr_wr[0]_i_1                                                                                                                                                                                       |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[4][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                         |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/O9[0]                                                                                       |                3 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[3][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                         |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/SR[0]                                                                                       |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                    | mb_ethernet_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/n_0_GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1                                                                                                                                                                        |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[2][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                         |                3 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O7[0]                                                                                                                                                                                                         |                4 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[1][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                         |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_complex_num_reads_dec[3]_i_1                                                                                                               | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                                           |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_reg_ctrl_cnt_r[3]_i_2                                                                                                                      | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_reg_ctrl_cnt_r[3]_i_1                                                                                                                                  |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_smallest[0][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                         |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in14_in                                                                                                                                    | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_oclk_wr_cnt[3]_i_1                                                                                                                                     |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/O82[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                4 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE041_out                                                                                                                                                                                                       | mb_ethernet_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                                                                                 |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_dqs_count_r[3]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                               |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_dqs_count_r[3]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O9                                                                                                                                                                                                            |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0_1                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/n_0_wait_cnt_r[3]_i_1__1                                                                                                        |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_wait_state_cnt_r[3]_i_1                                                                                                   |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[3]_i_1__15                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                             |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/inverted_reset                               |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_raddr[5]_i_1                                                                                                    | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_pop                                                                                                                         |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/rresp_fifo_pop                                                                                                        |                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                             | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/O10[0]                                                                                                         |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_incdec_wait_cnt[3]_i_1                                                                                                                  |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_num_refresh[3]_i_1                                                                                                                                     |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset                                  |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/O6[0]                                                                                              |                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/O8[0]                                                                                              |                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_FSM_sequential_fine_adj_state_r_reg[3]_i_1                                                                    | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O9                                                                                                                                                                                                            |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_wait_cnt_r[3]_i_1                                                                                                                  |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_wrcal_wr_cnt[3]_i_2                                                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_wrcal_wr_cnt[3]_i_1                                                                                                                                    |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/ex_potential_exception                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                      | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                                 |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/n_0_mi_wrap_cnt[3]_i_1                                                                                              |                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[3]_i_1__13                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                             |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0_0                                                                                                  | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_detect_rd_cnt[3]_i_1                                                                                                      |                3 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/O52[0]                                                                                                                                                    |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[3]_i_1__17                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                             |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Write_Req_Granted                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/SS[0]                                                                                                                              |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_wr_byte_cnt[3]_i_2                                                                                                                         | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/p_76_in                                                                                                                                                                                                       |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0_0                                                                                                                     | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O34[0]                                                                                                                                                                                                        |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/mac_addr_ram_we                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/n_0_sync_cntr[3]_i_2                                                                                                                                                                         | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                                                               |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_wrcal_dqs_cnt_r[3]_i_1                                                                                                                    | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O12                                                                                                                                                                                                           |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_conv_len[3]_i_1                                                                                                 |                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_complex_wait_cnt[3]_i_1                                                                                                                                |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                             | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/SR[0]                                                                                                                             |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/n_0_Using_AXI.r_read_fifo_addr[0]_i_1                                                                                                                                      | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[3]_i_1__11                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                             |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_cal2_state_r[3]_i_1                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O12                                                                                                                                                                                                           |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[8]_i_1__1                  | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                             |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/O33[0]                                                                                                                                                  | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/n_0_Using_AXI.r_read_fifo_addr[0]_i_1__0                                                                                                                | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[3]_i_1__1                  | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                             |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[8]_i_1                     | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                             |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                                     |                2 |              4 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/O1                                                                                                                                                                   | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/ex_mbar_decode                                                                                                                                             |                3 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                            |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/I2[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Rst0                                                                                                                                                                                                                  |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/I5[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                 |                3 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                               |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/I3[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                               |                3 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                         | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O9                                                                                                                                                                                                            |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[8]_i_1__8                  | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                             |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                         |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1__5                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                             |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                            |                3 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[8]_i_1__7                  | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                             |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1__4                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                             |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                                                                                 |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/RX_FIFO_Reset                                                                                                                                                                   |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[8]_i_1__6                  | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                             |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/TX_FIFO_Reset                                                                                                                                                                   |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1__3                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                             |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/n_0_mem_left_shift_4[0]_i_1                                                                                                                                                               |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/O10                                                                                                                                                                                                   | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                             |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/O11                                                                                                                                                                                                   | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                             |                4 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[8]_i_1__5                  | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                             |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1__2                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                             |                3 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[8]_i_1__4                  | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                             |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1__1                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                             |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[8]_i_1__3                  | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                             |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/n_0_delay_cnt_r[5]_i_2                                                                                              | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/n_0_delay_cnt_r[5]_i_1                                                                                                          |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1__0                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                             |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[8]_i_1__2                  | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                             |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1                    | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                             |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/n_0_rdlvl_dqs_tap_cnt_r[0][5][5]_i_1                                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                         |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/I188[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/I187[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/I186[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/n_0_NO_CMD_QUEUE.cmd_cnt[4]_i_1__0                                                                                                                  | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/O10[0]                                                                                                         |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/I185[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/I184[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/I183[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_final_cnt_r_mux_c[5]_i_1                                                                                                      |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/O15                                                                                                                                                                                                         | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/I182[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/I180[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/E[0]                                                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0                                                                                                                                       |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/n_0_not_empty_wait_cnt[4]_i_1                                                                                                                             |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/n_0_cal1_wait_cnt_r[4]_i_1                                                                                                                                                |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idel_dec_cnt[4]_i_1                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                         |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1                                                                                                    |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1                                                                                                    |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/n_0_NO_CMD_QUEUE.cmd_cnt[4]_i_1                                                                                                                   | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/O10[0]                                                                                                         |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1                                                                                                    |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1                                                                                                    |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_iodelay_ctrl/CLK        |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                4 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_my_empty[8]_i_1__9                  | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                             |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/O5                                                                                                                                                                         |                3 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_entry_cnt[4]_i_1__6                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                             |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1                                                                                                    |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1                                                                                                    |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_state_r[4]_i_1                                                                                           | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O11                                                                                                                                                                                                           |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1                                                                                                    |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_match_flag_and[4]_i_1                                                                                         | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O11                                                                                                                                                                                                           |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1                                                                                                    |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/found_second_edge_r                                                                                                                           | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_second_edge_taps_r[5]_i_1                                                                                                                             |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_stg1_wr_rd_cnt[8]_i_1                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/rst_mig_7series_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                           |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/I5[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_44                                                                                                                                                              | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/I147[0]                                                                                                                                                                                                                 |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_state_r[4]_i_1                                                                                                           | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O3                                                                                                                                                                                                            |                3 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/E[0]                                                                                                                                                                                  | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O2                                                                                                                                                                                                                    |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/n_0_NO_CMD_QUEUE.cmd_cnt[4]_i_1                                                                                                                     | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/SR[0]                                                                                                                             |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/O2[0]                                                                                                                                                                                 | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O2                                                                                                                                                                                                                    |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/O5[0]                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/O47[0]                                                                                                                                                                                                                          | mb_ethernet_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/O7                                                                                                                                                                                                                                          |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O1                                                                                                                         | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O37                                                                                                                                                                                                           |                3 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Stream_Data_Valid                                                                                                                                                | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[4].FDRE_I/O1                                                                                                                                               |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/E[0]                                                                                                                                                                          | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                             |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/E[0]                                                                                                                                                                   | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                             |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/n_0_Using_AXI.Use_AXI_Write.pending_write[4]_i_1                                                                                                        | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                2 |              5 |
|  mb_ethernet_i/axi_ethernetlite_0/U0/C0_out                                              | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                      | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                              |                2 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/n_0_gen_rep[0].fifoaddr[4]_i_1                                                                                                                         | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                             |                3 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/E[0]                                                                                                                                                                 | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                             |                3 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                            | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/n_0_maint_prescaler.maint_prescaler_r[4]_i_1                                                                                                                               |                2 |              5 |
|  mb_ethernet_i/mdm_1/U0/Ext_JTAG_UPDATE                                                  | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                3 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                                   |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                                   |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/O10[0]                                                                                                                                                                               | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                                     |                1 |              5 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][11]_i_2                                                                                | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][11]_i_1                                                                                            |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/O1[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/I109[0]                                                                                                                                                                                                     | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                4 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0_0                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/n_0_delaydec_cnt_r[5]_i_1                                                                                                       |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_fall_edge1_taps[5]_i_1                                                                                            | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O15                                                                                                                                                                                                           |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_stable_pass_cnt[5]_i_1                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                         |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][5]_i_2                                                                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][5]_i_1                                                                                             |                1 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/n_0_gen_single_thread.accept_cnt[5]_i_1                                                                                                                              | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                             |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                                               |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][17]_i_2                                                                                | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rd_byte_data_offset[0][17]_i_1                                                                                            |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/O1                                                                                                                                                                   | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/use_Reg_Neg_DI                                                                                                                                             |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/O1                                                                                                                                                                                                            |                4 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[3][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[1]                                                                                                                                                                                                         |                4 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cnt_idel_dec_cpt_r[5]_i_1                                                                                                                 |                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_tap_count_r[5]_i_1                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[2]                                                                                                                                                                                                         |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].final_do_max[0][5]_i_1                                                                     | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O7[0]                                                                                                                                                                                                         |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/n_0_rdlvl_dqs_tap_cnt_r[0][6][5]_i_1                                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                               |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_corse_cnt[0][7][2]_i_1                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O8[0]                                                                                                                                                                                                         |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1                                         |                                                                                                                                                                                                                                                                                                   |                1 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].bank_final_loop[1].final_data_offset[0][11]_i_1                                            | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O3                                                                                                                                                                                                            |                1 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_init_dec_cnt[5]_i_1                                                                                           | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                         |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_inc_cnt[5]_i_1                                                                                                | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                         |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[1][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[1]                                                                                                                                                                                                         |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/O7[0]                                                                                                                           | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                     |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_dec_cnt[5]_i_1                                                                                                | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O7[1]                                                                                                                                                                                                         |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[0][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[1]                                                                                                                                                                                                         |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                                             | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/n_0_refresh_timer.refresh_timer_r[5]_i_1                                                                                                                                   |                2 |              6 |
|  mb_ethernet_i/mdm_1/U0/Dbg_Clk_0                                                        | mb_ethernet_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_count[0]__0_i_2                                                                                                                                                                                                                 | mb_ethernet_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_count[0]__0_i_1                                                                                                                                                                                                                             |                1 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_dec_cnt[5]_i_1                                                                                                         | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O9                                                                                                                                                                                                            |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                            | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__15                                                                                                                                                            |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__15                                                                                                                                                            |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/n_0_cnt_read[5]_i_1__0                                                                                                                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/n_0_mi_addr[2]_i_1                                                                                                  |                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_first_edge_taps_r[5]_i_2                                                                                                                  | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/n_0_first_edge_taps_r[5]_i_1                                                                                                                                              |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/n_0_rdlvl_dqs_tap_cnt_r[0][7][5]_i_1                                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                         |                1 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O3                                                                                                                                                                                                            |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/rst_mig_7series_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                | mb_ethernet_i/rst_mig_7series_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                     |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_pi_rdval_cnt[5]_i_1                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                               |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_right_edge_taps_r[5]_i_1                                                                                                                  |                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_tap_cnt_cpt_r[5]_i_2                                                                                                                      | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_tap_cnt_cpt_r[5]_i_1                                                                                                                                  |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_pi_stg2_reg_l_timing[5]_i_1                                                                                                                           |                4 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                          | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                     |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[2][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[1]                                                                                                                                                                                                         |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_calib_data_offset_0[3]_i_1                                                                                                                             |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O38[0]                                                                                                                                                                                                        |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg3_left_limit[5]_i_1                                                                                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                                           |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_state_r[5]_i_1                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                         |                5 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg3_incdec_limit[5]_i_1                                                                                               | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O14                                                                                                                                                                                                           |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg2_tap_cnt[5]_i_1                                                                                                    | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O15                                                                                                                                                                                                           |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_smallest_right_edge[5]_i_1                                                                                    | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O11                                                                                                                                                                                                           |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_stg2_dec_cnt[5]_i_1                                                                                                    | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O15                                                                                                                                                                                                           |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_inc_tap_cnt[5]_i_1                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O12                                                                                                                                                                                                           |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_dqs_tap_cnt_r[5]_i_1                                                                                     | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O12                                                                                                                                                                                                           |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1                                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                               |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_dec_tap_cnt_reg[5]_i_1                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O10[0]                                                                                                                                                                                                        |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_2nd_edge_taps_r[5]_i_2                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_2nd_edge_taps_r[5]_i_1                                                                                               |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_1st_edge_taps_r[5]_i_2                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_prbs_1st_edge_taps_r[5]_i_1                                                                                               |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_rise_right_edge[5]_i_1                                                                                            | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O15                                                                                                                                                                                                           |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_largest_left_edge[5]_i_1                                                                                      | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O12                                                                                                                                                                                                           |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_fine_pi_dec_cnt[5]_i_1                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O12                                                                                                                                                                                                           |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O1                                                                                                                | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O11                                                                                                                                                                                                           |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_rise_edge2_taps[5]_i_1                                                                                            | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O15                                                                                                                                                                                                           |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/E[0]                                                                                                                                                                                                              | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                              |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_rise_edge1_taps[5]_i_1                                                                                            | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O15                                                                                                                                                                                                           |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1                                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                         |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_inc_cnt[5]_i_1                                                                                                    | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O14                                                                                                                                                                                                           |                5 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_final_cnt_r_mux_b[5]_i_2                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg3_limit0                                                                                                                            |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_final_cnt_r_mux_a[5]_i_1                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg3_limit0                                                                                                                            |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/n_0_rdlvl_dqs_tap_cnt_r[0][2][5]_i_1                                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                               |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/n_0_clk_cnt[5]_i_1                                                                                                                                                                                                     | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O2                                                                                                                                                                                                                    |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_fall_edge2_taps[5]_i_1                                                                                            | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O15                                                                                                                                                                                                           |                4 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/n_0_Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1                                                                                                                | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/n_0_rdlvl_dqs_tap_cnt_r[0][3][5]_i_1                                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                         |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O9                                                                                                                                                                                                            |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_ocal_dec_cnt[5]_i_1                                                                                                    | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O14                                                                                                                                                                                                           |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/n_0_rdlvl_dqs_tap_cnt_r[0][4][5]_i_1                                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                               |                2 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/p_73_out                                                                                                                                                | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[7][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[1]                                                                                                                                                                                                         |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_FSM_onehot_ocal_state_r_reg[5]                                                                                         | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg3_limit0                                                                                                                            |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[6][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[1]                                                                                                                                                                                                         |                4 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[5][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[1]                                                                                                                                                                                                         |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_fine_inc[4][5]_i_1                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[1]                                                                                                                                                                                                         |                3 |              6 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                             |                                                                                                                                                                                                                                                                                                   |                2 |              7 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                           | mb_ethernet_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                   |                2 |              7 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/n_0_pkt_length_cnt[6]_i_2                                                                                                                                                                                         | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/n_0_pkt_length_cnt[6]_i_1                                                                                                                                                                                                     |                3 |              7 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O15                                                                                                                                                                                                           |                6 |              7 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/E[0]                                                                                               | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/SR[0]                                                                                                          |                3 |              7 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_corse_cnt[0][2][2]_i_1                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[2]                                                                                                                                                                                                         |                3 |              7 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_cas_n_ns[1]                                                                                                                                                    |                3 |              7 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/n_0_mi_ptr[6]_i_2                                                                                                   | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/n_0_mi_ptr[6]_i_1                                                                                                               |                2 |              7 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_cnt_cmd_r[6]_i_1                                                                                                                                       |                2 |              7 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop                                                                                                             |                                                                                                                                                                                                                                                                                                   |                4 |              7 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/SR[0]                                                                                                                             |                4 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg1                                                                                                                                                                  |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/current_read_info[write_miss]                                                                                                                                       |                6 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_1_out                                                                                                                       |                4 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/O5[0]                                                                                                                                                                                                             | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                              |                2 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O8[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O4                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                            | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/n_0_pushed_commands[7]_i_1__0                                                                                                                              |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/O5[0]                                                                                                         | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/n_0_pushed_commands[7]_i_1                                                                                                                               |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O11[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                             | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                     |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_rcnt[7]_i_1                                                                                                     | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/O10[0]                                                                                                         |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/O7[0]                                                                                              |                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/n_0_mi_be[7]_i_1                                                                                                    |                                                                                                                                                                                                                                                                                                   |                5 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/n_0_mi_wcnt[7]_i_1                                                                                                  |                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/n_0_mi_wstrb_mask_d2[7]_i_1                                                                                         | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/O10[0]                                                                                                         |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_rcnt[7]_i_1                                                                                                     | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/SR[0]                                                                                                                             |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/n_0_gen_axi.read_cnt[7]_i_1                                                                                                                                                        | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                             |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE027_out                                                                                                                                                                                                       | mb_ethernet_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                                                                                 |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O12                                                                                                                                                                                                                            | mb_ethernet_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                                                                                 |                4 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O13                                                                                                                                                                                                                            | mb_ethernet_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                                                                                 |                5 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O14                                                                                                                                                                                                                            | mb_ethernet_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                                                                                 |                4 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O15                                                                                                                                                                                                                            | mb_ethernet_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                                                                                 |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[7]_i_1                                                                                                                                                                                           | mb_ethernet_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                4 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/O4                                                                                                                                                                                           |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_start_sqrt                                                                                                                                                               | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                2 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/E[0]                                                                                                                                                    | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/O32[0]                                                                                                                                                  | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                4 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DATA_INB[0]                                                                                                                                                                | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/O16[0]                                                                                                                                                                                 |                4 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_rd_valid_r2_reg                                                                                               | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_71_out                                                                                                                      |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                             |                1 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_rd_data_edge_detect_r[7]_i_2                                                                                                | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                                                      |                4 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_corse_cnt[0][5][2]_i_1                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O7[0]                                                                                                                                                                                                         |                6 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_corse_cnt[0][6][2]_i_1                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[2]                                                                                                                                                                                                         |                4 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                             |                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_2                                                                                               | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_row_cnt_victim_rotate.complex_row_cnt[7]_i_1                                                                                                           |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_wrcal_reads[7]_i_2                                                                                                                         | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads02_out                                                                                                                                          |                2 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                           | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O31[0]                                                                                                                                                                                                        |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                             |                1 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                             |                2 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                             |                2 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit0                                                                                                              |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                             |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                             |                2 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                             |                1 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                             |                1 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                             |                4 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                             |                2 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                             |                1 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/O2[0]                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                |                3 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/O2[0]                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                |                4 |              8 |
|  mb_ethernet_i/axi_ethernetlite_0/U0/C0_out                                              | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/O1[0]                                                                     | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                              |                2 |              8 |
|  mb_ethernet_i/axi_ethernetlite_0/U0/C                                                   | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  mb_ethernet_i/mdm_1/U0/Dbg_Clk_0                                                        | mb_ethernet_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  mb_ethernet_i/mdm_1/U0/Dbg_Clk_0                                                        | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[0].SRLC16E_I/SRL16_En                                                                                               |                                                                                                                                                                                                                                                                                                   |                7 |              8 |
|  mb_ethernet_i/mdm_1/U0/Ext_JTAG_UPDATE                                                  | mb_ethernet_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command_1[0]_i_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                                  | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                                     |                4 |              8 |
| ~mb_ethernet_i/mdm_1/U0/Ext_JTAG_UPDATE                                                  | mb_ethernet_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command[0]_i_1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                                                                                |                2 |              8 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_done_r                                                                                                                                     |                3 |              9 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_corse_cnt[0][4][2]_i_1                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[2]                                                                                                                                                                                                         |                4 |              9 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/O4[0]                                                                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                                               |                2 |              9 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_corse_cnt[0][1][2]_i_1                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O7[0]                                                                                                                                                                                                         |                5 |              9 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE                                                                                                                                                                                                              | mb_ethernet_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                                                                                 |                3 |              9 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_wl_corse_cnt[0][3][2]_i_1                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O7[0]                                                                                                                                                                                                         |                3 |              9 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_rd_valid_r2_reg                                                                                               | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err090_out                                                                                                            |                5 |              9 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                     | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                                           |                3 |              9 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_pop                                                                                                             |                                                                                                                                                                                                                                                                                                   |                3 |              9 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                             | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                     |                3 |              9 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_pop                                                                                                             |                                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/data_conflict_N                                                                                                                                                                         |                4 |              9 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                |                                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                   |                2 |              9 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                      |                3 |              9 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/n_0_RD_PRI_REG.rd_starve_cnt[8]_i_2                                                                                                                                     | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                               |                3 |              9 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                4 |              9 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_po_rdval_cnt[8]_i_1                                                                                                         | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                         |                3 |              9 |
|  mb_ethernet_i/axi_ethernetlite_0/U0/C                                                   |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                3 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                5 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                         |                9 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                |                3 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                5 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                  | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                2 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                4 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                  | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                3 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                        | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                 |                2 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                2 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                      | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                               |                2 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]    | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                           |                3 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                       | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                              |                2 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]    | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                            |                3 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_raddr[5]_i_1                                                                                                    |                                                                                                                                                                                                                                                                                                   |                4 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                                                                      |                6 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                               | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O13[0]                                                                                                                                                                                                        |                3 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/n_0_tempmon_state[10]_i_1                                                                                                                   | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O5                                                                                                                                                                                                            |                6 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                2 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                4 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_clearing0                                                                                                                                                                                    | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/SR[0]                                                                                                                                                     |                2 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                      | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                               |                2 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                       | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                              |                2 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                               |                6 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                  | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                3 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]    | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                            |                2 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                  | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                3 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]    | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                           |                2 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/O5                                                                                                                                                                                                                              | mb_ethernet_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/O1                                                                                                                                                                                                                                          |                3 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_24_out                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O7[0]                                                                                                                                                                                                         |                3 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                         |                2 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                               | mb_ethernet_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                               |                3 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                        |                3 |             10 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/n_0_AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1                                                                                                                                                                                      | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O2                                                                                                                                                                                                                    |                2 |             11 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/O47[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                4 |             11 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/O31[0]                                                                                                                                                                                                                          | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O2                                                                                                                                                                                                                    |                5 |             11 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_iodelay_ctrl/CLK        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                                              | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                                                                                            |                4 |             11 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                             |                3 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/O1                                                                                                                                                             |                8 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                             |                3 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                  |                4 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O19                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O18                                                                                                                                                                                                                   |                3 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_iodelay_ctrl/CLK        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/n_0_xadc_supplied_temperature.temperature[11]_i_1                                                                                                                                            | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                                                                   |                5 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                             |                2 |             12 |
|  mb_ethernet_i/axi_ethernetlite_0/U0/C                                                   | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                             |                2 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                             |                2 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/n_0_device_temp_r[11]_i_1                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |               12 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rx_addr_en                                                                 | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/O7                                                                                                                                                                                                                            |                3 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/p_84_in                                                                                                                                                                     | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                7 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                             |                2 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                           | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O35                                                                                                                                                                                                           |                3 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                          | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O5                                                                                                                                                                                                            |                4 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                             | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O35                                                                                                                                                                                                           |                3 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1                                          |                                                                                                                                                                                                                                                                                                   |                2 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/n_0_calib_data_offset_0[5]_i_1                                                                                                                             |                4 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/O50                                                                                                                                                      |                3 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O16                                                                                                                                                                                                           |                5 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/O14[0]                                                                                                                                         | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O11                                                                                                                                                                                                           |                4 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O8[0]                                                                                                                                                                                                     | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[1]                                                                                                             |                3 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                             |                4 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O15                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                6 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                5 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/O3[0]                                                                                                                         | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                     |                4 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O4[0]                                                                                                                                                                                                     | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O2                                                                                                                                                                                                                    |                4 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE                                                                                                                                                                                                        | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboNibbleCntRst                                                                                                                                                                                                   |                3 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/O4[0]                                                                                                                           | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                     |                8 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                             |                3 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_rd_ptr_rep[3]_i_1__0                | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                             |                3 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                             |                2 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/n_0_rd_ptr_rep[3]_i_1__1                | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                             |                2 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                             |                3 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                                                                                   |                5 |             12 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/n_0_mi_burst[1]_i_1                                                                                                 |                                                                                                                                                                                                                                                                                                   |                6 |             13 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_10_in                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                            |                5 |             13 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/O152[0]                                                                                                                | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                            |                4 |             13 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                             |                6 |             14 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                             |                7 |             14 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                             |                8 |             14 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                             |                6 |             14 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                             |                6 |             14 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_m_raddr[9]_i_1                                                                                                    |                                                                                                                                                                                                                                                                                                   |                7 |             14 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                             |                5 |             14 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                             |                6 |             14 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                             |                6 |             14 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                |                7 |             14 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_m_raddr[9]_i_1                                                                                                    |                                                                                                                                                                                                                                                                                                   |                6 |             14 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/n_0_s_raddr[9]_i_1                                                                                                    |                                                                                                                                                                                                                                                                                                   |                5 |             14 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/n_0_mi_addr_d1[2]_i_1                                                                                               |                                                                                                                                                                                                                                                                                                   |                5 |             14 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O11                                                                                                                                                                                                           |                7 |             15 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/dm_rd_en                              |                                                                                                                                                                                                                                                                                                   |                4 |             15 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O1[0]                                 |                                                                                                                                                                                                                                                                                                   |                4 |             15 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O1[0]                                 |                                                                                                                                                                                                                                                                                                   |                3 |             15 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/dm_rd_en                              |                                                                                                                                                                                                                                                                                                   |                4 |             15 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_iodelay_ctrl/CLK        |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                                                                   |                7 |             15 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_iodelay_ctrl/CLK        |                                                                                                                                                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                                                                                                        |                3 |             15 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/O5[0]                                                                                                         | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                     |                6 |             16 |
|  mb_ethernet_i/axi_ethernetlite_0/U0/C                                                   |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                             |                3 |             16 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O4                                                                                                                | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/O46                                                                                                                                                       |               14 |             16 |
|  mb_ethernet_i/axi_ethernetlite_0/U0/C0_out                                              |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                              |                2 |             16 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/O26                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[0]                                                                                                             |                4 |             16 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                              |                4 |             16 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/E[0]                                                                                                                                                                                                                            | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O2                                                                                                                                                                                                                    |                4 |             16 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/n_0_occupied_counter.occ_cnt[15]_i_1                                                                                                                                             | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                                     |                4 |             16 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                            | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                     |                6 |             16 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O4                                                                                                                | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/O20                                                                                                                                                       |               14 |             16 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/O29[0]                                                                                                                                                                                                                          | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O2                                                                                                                                                                                                                    |                4 |             16 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I106[0]                                                                                                                                                                     | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                6 |             16 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O2[0]                                                                                                                                                                                                         |                7 |             16 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                       |                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O4                                                                                                                | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/O9                                                                                                                                                        |                6 |             16 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1                                                                                               |                5 |             16 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                                     |                5 |             16 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/O32[0]                                                                                                                                                                                                                          | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O2                                                                                                                                                                                                                    |                5 |             16 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O12                                                                                                                                                                                                           |                9 |             17 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                             | mb_ethernet_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                     |                4 |             17 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                            | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                5 |             18 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                5 |             18 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                5 |             18 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                            | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                           |                5 |             18 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O17                                                                                                                                                                                                           |                4 |             18 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/O29                                                                                                                                                               |                8 |             19 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_44                                                                                                                                                              | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                9 |             20 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/n_0_zq_cntrl.zq_timer.zq_timer_r[0]_i_2                                                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_timer_r0                                                                                                                                                                |                5 |             20 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/n_0_FSM_onehot_ocal_state_r[21]_i_1                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O17                                                                                                                                                                                                           |                8 |             20 |
|  mb_ethernet_i/axi_ethernetlite_0/U0/C0_out                                              |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                8 |             21 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_44                                                                                                                                                              | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/SR[0]                                                                                                                                                                                        |                9 |             21 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O9                                                                                                                                                                                                            |               12 |             21 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Read_Req_Granted                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                6 |             22 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                        |                                                                                                                                                                                                                                                                                                   |                6 |             23 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req_Granted                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                5 |             23 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O18                                                                                                                                                                                                           |                9 |             24 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I114[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                5 |             24 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/O1                                                                                                                                                                               | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                                                                                                                  |                7 |             24 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                           | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                                     |               16 |             24 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/n_0_mem_R[7]_i_1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |                8 |             24 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[7][0]_i_2__0                                                                                                            | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[7][0]_i_1__0                                                                                                                        |                5 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[3][0]_i_1                                                                                                                                  | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/O98                                                                                                                                                                                                                     |                7 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[2][0]_i_1                                                                                                                                  | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/O98                                                                                                                                                                                                                     |                5 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[1][0]_i_1                                                                                                                                  | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/O98                                                                                                                                                                                                                     |                4 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[0][0]_i_1__0                                                                                                            | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[7][0]_i_1__0                                                                                                                        |                6 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[1][0]_i_1__0                                                                                                            | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[7][0]_i_1__0                                                                                                                        |                5 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[2][0]_i_1__0                                                                                                            | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[7][0]_i_1__0                                                                                                                        |                6 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[3][0]_i_1__0                                                                                                            | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[7][0]_i_1__0                                                                                                                        |                5 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[4][0]_i_1__0                                                                                                            | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[7][0]_i_1__0                                                                                                                        |                5 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[5][0]_i_1__0                                                                                                            | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[7][0]_i_1__0                                                                                                                        |                4 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[6][0]_i_1__0                                                                                                            | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[7][0]_i_1__0                                                                                                                        |                4 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/p_55_out                                                                                                                                                                   | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                9 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[0][0]_i_1                                                                                                                                  | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/O98                                                                                                                                                                                                                     |                6 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/O1[0]                                                                                                                                     | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               11 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr0                                                                                                                                                | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                7 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                                         |               11 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/O6                                                                                                                                                                               | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                |                7 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                |                                                                                                                                                                                                                                                                                                   |                5 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/E[0]                                                                                                                                      | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                7 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/O16[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |               11 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                                                              |                7 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/O4[0]                                                                                                                                                                                              |                7 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[6][0]_i_1                                                                                                                                  | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/O98                                                                                                                                                                                                                     |                5 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                       |                                                                                                                                                                                                                                                                                                   |                5 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[7][0]_i_2                                                                                                                                  | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/O98                                                                                                                                                                                                                     |                4 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[5][0]_i_1                                                                                                                                  | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/O98                                                                                                                                                                                                                     |                5 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/n_0_victim_addr[4][0]_i_1                                                                                                                                  | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/O98                                                                                                                                                                                                                     |                4 |             25 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                          |               10 |             26 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                         |                                                                                                                                                                                                                                                                                                   |                4 |             26 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/dm_rd_en                              |                                                                                                                                                                                                                                                                                                   |                5 |             26 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O1[0]                                 |                                                                                                                                                                                                                                                                                                   |                5 |             26 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                  |                                                                                                                                                                                                                                                                                                   |                5 |             26 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                               |               11 |             26 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O1[0]                                 |                                                                                                                                                                                                                                                                                                   |                7 |             26 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Dec_Exp_40                                                                                                                                                                           |                7 |             26 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/dm_rd_en                              |                                                                                                                                                                                                                                                                                                   |                5 |             26 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                 | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/n_0_reset_reg                                                                                                                                                                                                     |               11 |             26 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                     |               12 |             26 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               12 |             27 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O5                                                                                                                                                                                                            |               11 |             27 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                 | mb_ethernet_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                  |               11 |             27 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/O10[0]                                                                                                         |               13 |             27 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O3                                                                                                                                                                                                            |               16 |             27 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               10 |             27 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                9 |             27 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               10 |             27 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               11 |             28 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               10 |             28 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |               10 |             28 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O16[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |               10 |             28 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/E[0]                                                                                                                                                 | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               12 |             30 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/n_0_Use_BTC_2.bt_delayslot_target[0]_i_1                                                                                                                                                        | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                6 |             30 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/O5                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |               16 |             30 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |               10 |             30 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O14                                                                                                                                                                                                           |               22 |             31 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |               15 |             31 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Req                                                                                                                                                         | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               11 |             31 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5_reg01_out                                                                                                                                              |                9 |             31 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Read_Req                                                                                                                                                | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                9 |             31 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                  | mb_ethernet_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                                                                                 |               16 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/O28[0]                                                                                                                                                  | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               12 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/SR[0]                                                                                                                                                               |               13 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Valid_Data                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |                9 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               20 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |               11 |             32 |
|  mb_ethernet_i/mdm_1/U0/Dbg_Clk_0                                                        | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                9 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                            | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               15 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O4                                                                                                                | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/O47                                                                                                                                                       |               24 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O4                                                                                                                | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/O22                                                                                                                                                       |               23 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O4                                                                                                                | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/O23                                                                                                                                                       |               23 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O4                                                                                                                | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/O8                                                                                                                                                        |               24 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  |                                                                                                                                                                                                                                                                                                   |                4 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Start_Div                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  |                                                                                                                                                                                                                                                                                                   |                4 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_52                                                                                                                                                              | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                       |                9 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I23[0]                                                                                                                                                                      | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |                9 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/O6[0]                                                                                                                           | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/O9[0]                                                                                                                                       |                8 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/O5[0]                                                                                                                           | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/O9[0]                                                                                                                                       |                8 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/O26[0]                                                                                                                                                                                                      | mb_ethernet_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                                                                                 |               11 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/arready_i1                                                                                                                                                                                                                      | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O2                                                                                                                                                                                                                    |               12 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                                                                        | mb_ethernet_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                                                                                 |               12 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/E[0]                                                                                                                                                                                                      | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                                                 |                9 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/I112[0]                                                                                                                                                                                                     | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Start_Div                                                                                                                                                                                                            |                8 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                   | mb_ethernet_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                     |               17 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/p_113_in                                                                                              |                                                                                                                                                                                                                                                                                                   |                4 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                                 | mb_ethernet_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                   |               32 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/rxCrcEn_d1                                                                                                                                                                                                                      | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/O11[0]                                                                                                                                                                                                                        |                9 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_44                                                                                                                                                              | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/n_0_Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1                                                                                                                 |               10 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_44                                                                                                                                                              | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/I113[0]                                                                                                                                                                                                                 |                9 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/n_0_Use_DLMB.wb_dlmb_valid_read_data[0]_i_1                                                                                                                                                                                      |               14 |             32 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O19                                                                                                                                                                                                           |                9 |             33 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                |               13 |             33 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                     | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                            |               25 |             33 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                7 |             33 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                |               13 |             33 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               15 |             33 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/I111[0]                                                                                                                                                                                                     | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/I110[0]                                                                                                                                                                                                   |                9 |             33 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               14 |             33 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |               11 |             33 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/n_0_MEM_Flt_Result_4[9]_i_1                                                                                                                                             |               12 |             34 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_44                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |               10 |             34 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Done_Early                                                                                                                                                      |               13 |             35 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                            |               18 |             36 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_52                                                                                                                                                              | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                   |               14 |             36 |
|  mb_ethernet_i/mdm_1/U0/Dbg_Clk_0                                                        |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/AS[0]                                                                                                                                                                                                                                           |               12 |             36 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/O4[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               13 |             37 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[word_in_line]0                                                                                                                                          | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               13 |             38 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/I29[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |               12 |             38 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O10[0]                                                                                                                                                                                                        |               19 |             39 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O13[0]                                                                                                                                                                                                        |               25 |             39 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O7[1]                                                                                                                                                                                                         |               14 |             39 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].match_flag_pb[4]_i_2                                                                               | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/n_0_genblk8[0].match_flag_pb[4]_i_1                                                                                           |               10 |             40 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                       |                                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  |                                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  |                                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/n_0_m_payload_i[61]_i_1                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                9 |             41 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_3                                                                          |                                                                                                                                                                                                                                                                                                   |               12 |             42 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                             |               19 |             42 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                                        | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O8[0]                                                                                                                                                                                                         |               14 |             42 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_3                                                                        |                                                                                                                                                                                                                                                                                                   |               12 |             43 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/n_0_m_payload_i[64]_i_1                                                                            |                                                                                                                                                                                                                                                                                                   |                9 |             43 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/victim_valid_old_data                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |               11 |             44 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/O13                                                                                                                    |                                                                                                                                                                                                                                                                                                   |               11 |             44 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/n_0_rstdiv0_sync_r[11]_i_1                                                                                                                                                                                    |               24 |             44 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/n_0_m_payload_i[61]_i_1__0                                                                                                                   |                                                                                                                                                                                                                                                                                                   |               15 |             45 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/current_read_info[write_miss]                                                                                                                           | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               16 |             46 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/n_0_m_payload_i[61]_i_1                                                                                                                      |                                                                                                                                                                                                                                                                                                   |               12 |             47 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                             |               11 |             47 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/n_0_storage_data1[60]_i_1                                                                                                              |                                                                                                                                                                                                                                                                                                   |               13 |             47 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O1[0]                                                                                                                                                                                                         |               18 |             48 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/O138                                                                                                                                                                        | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               16 |             48 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O4                                                                                                                | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/O19                                                                                                                                                       |               15 |             48 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/n_0_storage_data1[60]_i_1__0                                                                                                           |                                                                                                                                                                                                                                                                                                   |               14 |             48 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                   |                                                                                                                                                                                                                                                                                                   |                6 |             48 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O4                                                                                                                | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/O6                                                                                                                                                        |               32 |             48 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r0                                                                                                           |                                                                                                                                                                                                                                                                                                   |               12 |             48 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                         |               12 |             48 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                             |               17 |             48 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]    |                                                                                                                                                                                                                                                                                                   |               11 |             49 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O4[0]                                                                                                                                                                                                         |               14 |             49 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/O6[0]                                                                                                                                                                                                         |               15 |             49 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]    |                                                                                                                                                                                                                                                                                                   |               11 |             49 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0] |                                                                                                                                                                                                                                                                                                   |               10 |             52 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/O59[0]                                                                                                                                                                      | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               14 |             54 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/phy_rddata_en               |                                                                                                                                                                                                                                                                                                   |               35 |             56 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                   |                                                                                                                                                                                                                                                                                                   |                7 |             56 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                           |               16 |             57 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                                        | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               24 |             60 |
|  mb_ethernet_i/mdm_1/U0/Dbg_Clk_0                                                        | mb_ethernet_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |               18 |             61 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |               18 |             64 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r1                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |               17 |             64 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_mux_rd_valid_r_reg                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               16 |             64 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                    |                                                                                                                                                                                                                                                                                                   |               20 |             64 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/O1                                                                                                                                                                               | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                |               37 |             64 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O12                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                8 |             64 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               23 |             66 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/O1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |               17 |             66 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/O2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |               21 |             66 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               26 |             66 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                           | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                     |               19 |             75 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                         | mb_ethernet_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                     |               19 |             75 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/O3                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |               12 |             79 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] |                                                                                                                                                                                                                                                                                                   |               10 |             80 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__15                                                                                                                                                            |               38 |             84 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__16                                                                                                                                                            |               31 |             88 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]    |                                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]    |                                                                                                                                                                                                                                                                                                   |               11 |             88 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__14                                                                                                                                                            |               40 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__10                                                                                                                                                            |               36 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__8                                                                                                                                                             |               40 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__11                                                                                                                                                            |               36 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__12                                                                                                                                                            |               39 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                       |                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__13                                                                                                                                                            |               43 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                     | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__2                                                                                                                                                             |               47 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__9                                                                                                                                                             |               53 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                       |                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                     | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep                                                                                                                                                                |               51 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                     | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__0                                                                                                                                                             |               53 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                     | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__1                                                                                                                                                             |               50 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                       |                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                     | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__3                                                                                                                                                             |               48 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                       |                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__4                                                                                                                                                             |               31 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__7                                                                                                                                                             |               45 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__5                                                                                                                                                             |               35 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/n_0_ARESET_reg_rep__6                                                                                                                                                             |               38 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                       |                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                       |                                                                                                                                                                                                                                                                                                   |               12 |             96 |
|  mb_ethernet_i/mdm_1/U0/Dbg_Clk_0                                                        |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               38 |            102 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                       |                                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                       |                                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                   |                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                   |                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                   |                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                   |                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                   |                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                   |                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                   |                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                   |                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                   |                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[9]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               16 |            128 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Write_Req_Granted                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               33 |            132 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/O2                                                                                                                                                                                                                    |               69 |            139 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_52                                                                                                                                                              | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               59 |            176 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/O1                                                                                                                                                                   | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |               78 |            235 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/O4                                                                                                                | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/O6                                                                                                                                     |              108 |            240 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | mb_ethernet_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                        |              225 |            478 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/O1                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |              131 |            512 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s2                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |              117 |            514 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |              158 |            514 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_buf_we                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |               86 |            688 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               96 |            768 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/O1                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |              316 |           1088 |
|  mb_ethernet_i/mig_7series_0/u_mb_ethernet_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |             1526 |           5017 |
+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


