// Seed: 3946034537
module module_0 ();
  assign id_1 = 1;
  tri id_2;
  logic [7:0] id_3;
  assign id_2 = id_1 * id_2;
  assign id_1 = -1;
  id_4(
      .id_0(1),
      .id_1(),
      .id_2(id_3),
      .id_3(-1),
      .id_4(1),
      .id_5(id_2),
      .id_6(id_1),
      .id_7(id_3),
      .id_8(id_1),
      .id_9(id_1),
      .id_10(id_5),
      .id_11(id_2)
  );
  assign id_3[1 : 1] = |id_5[-1];
  wire id_6, id_7;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    output wire id_2
);
  wire id_4;
  module_0 modCall_1 ();
  wire id_5, id_6;
  wor id_7 = -1'b0;
endmodule
