# Verilog
FSM Based verilog coding
Cyclic_lamp
  src/
     └── Cyclic_lamp.v        // Main FSM design
  tb/
     └── Cyclic_lamp_TB.v     // Testbench for simulation

     

 
<img width="1491" height="228" alt="Screenshot 2025-12-02 095930" src="https://github.com/user-attachments/assets/99782560-0116-4d68-9a7e-9733b21cb7bc" />
