#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001947b00b9e0 .scope module, "Shift_Register_tb" "Shift_Register_tb" 2 3;
 .timescale -9 -9;
v000001947b04a1e0_0 .var "clk", 0 0;
v000001947b022d00_0 .var "reset", 0 0;
v000001947b022da0_0 .net "sr_o", 3 0, v000001947b04a0a0_0;  1 drivers
v000001947b022e40_0 .var "x_i", 0 0;
S_000001947b049e70 .scope module, "uut" "Shift_Register" 2 12, 3 1 0, S_000001947b00b9e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "x_i";
    .port_info 3 /OUTPUT 4 "sr_o";
v000001947b023e30_0 .net "clk", 0 0, v000001947b04a1e0_0;  1 drivers
v000001947b04a000_0 .net "reset", 0 0, v000001947b022d00_0;  1 drivers
v000001947b04a0a0_0 .var "sr_o", 3 0;
v000001947b04a140_0 .net "x_i", 0 0, v000001947b022e40_0;  1 drivers
E_000001947b0495f0 .event posedge, v000001947b04a000_0, v000001947b023e30_0;
    .scope S_000001947b049e70;
T_0 ;
    %wait E_000001947b0495f0;
    %load/vec4 v000001947b04a000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001947b04a0a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001947b04a0a0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000001947b04a140_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001947b04a0a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001947b00b9e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001947b04a1e0_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v000001947b04a1e0_0;
    %inv;
    %store/vec4 v000001947b04a1e0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000001947b00b9e0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001947b022d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001947b022e40_0, 0, 1;
    %vpi_call 2 32 "$display", "Time\011Reset\011x_i\011sr_o" {0 0 0};
    %vpi_call 2 33 "$display", "====\011=====\011===\011====" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001947b022d00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001947b022e40_0, 0, 1;
    %vpi_call 2 40 "$display", "%0t\011%b\011%b\011%b", $time, v000001947b022d00_0, v000001947b022e40_0, v000001947b022da0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001947b022e40_0, 0, 1;
    %vpi_call 2 41 "$display", "%0t\011%b\011%b\011%b", $time, v000001947b022d00_0, v000001947b022e40_0, v000001947b022da0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001947b022e40_0, 0, 1;
    %vpi_call 2 42 "$display", "%0t\011%b\011%b\011%b", $time, v000001947b022d00_0, v000001947b022e40_0, v000001947b022da0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001947b022e40_0, 0, 1;
    %vpi_call 2 43 "$display", "%0t\011%b\011%b\011%b", $time, v000001947b022d00_0, v000001947b022e40_0, v000001947b022da0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001947b022e40_0, 0, 1;
    %vpi_call 2 46 "$display", "%0t\011%b\011%b\011%b", $time, v000001947b022d00_0, v000001947b022e40_0, v000001947b022da0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001947b022e40_0, 0, 1;
    %vpi_call 2 47 "$display", "%0t\011%b\011%b\011%b", $time, v000001947b022d00_0, v000001947b022e40_0, v000001947b022da0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001947b022d00_0, 0, 1;
    %vpi_call 2 50 "$display", "%0t\011%b\011%b\011%b", $time, v000001947b022d00_0, v000001947b022e40_0, v000001947b022da0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001947b022d00_0, 0, 1;
    %vpi_call 2 51 "$display", "%0t\011%b\011%b\011%b", $time, v000001947b022d00_0, v000001947b022e40_0, v000001947b022da0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001947b022e40_0, 0, 1;
    %vpi_call 2 54 "$display", "%0t\011%b\011%b\011%b", $time, v000001947b022d00_0, v000001947b022e40_0, v000001947b022da0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001947b022e40_0, 0, 1;
    %vpi_call 2 55 "$display", "%0t\011%b\011%b\011%b", $time, v000001947b022d00_0, v000001947b022e40_0, v000001947b022da0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001947b022e40_0, 0, 1;
    %vpi_call 2 56 "$display", "%0t\011%b\011%b\011%b", $time, v000001947b022d00_0, v000001947b022e40_0, v000001947b022da0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001947b022e40_0, 0, 1;
    %vpi_call 2 57 "$display", "%0t\011%b\011%b\011%b", $time, v000001947b022d00_0, v000001947b022e40_0, v000001947b022da0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 61 "$display", "\012Testbench completed successfully!" {0 0 0};
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001947b00b9e0;
T_3 ;
    %vpi_call 2 67 "$dumpfile", "shift_register.vcd" {0 0 0};
    %vpi_call 2 68 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001947b00b9e0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Shift_register.v";
