/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
 * Copyright (c) 2015-2021, The Linux Foundation. All rights reserved.
 */

#ifndef _SDE_HW_CTL_H
#define _SDE_HW_CTL_H

#include "sde_hw_mdss.h"
#include "sde_hw_util.h"
#include "sde_hw_catalog.h"
#include "sde_hw_sspp.h"
#include "sde_fence.h"
#include "sde_cesta.h"

#define INVALID_CTL_STATUS 0xfffff88e
#define CTL_MAX_DSPP_COUNT (DSPP_MAX - DSPP_0)

/**
 * sde_ctl_mode_sel: Interface mode selection
 * SDE_CTL_MODE_SEL_VID:    Video mode interface
 * SDE_CTL_MODE_SEL_CMD:    Command mode interface
 */
enum sde_ctl_mode_sel {
	SDE_CTL_MODE_SEL_VID = 0,
	SDE_CTL_MODE_SEL_CMD
};

/**
 * sde_ctl_rot_op_mode - inline rotation mode
 * SDE_CTL_ROT_OP_MODE_OFFLINE: offline rotation
 * SDE_CTL_ROT_OP_MODE_RESERVED: reserved
 * SDE_CTL_ROT_OP_MODE_INLINE_SYNC: inline rotation synchronous mode
 * SDE_CTL_ROT_OP_MODE_INLINE_ASYNC: inline rotation asynchronous mode
 */
enum sde_ctl_rot_op_mode {
	SDE_CTL_ROT_OP_MODE_OFFLINE,
	SDE_CTL_ROT_OP_MODE_RESERVED,
	SDE_CTL_ROT_OP_MODE_INLINE_SYNC,
	SDE_CTL_ROT_OP_MODE_INLINE_ASYNC,
};

/**
 * ctl_hw_flush_type - active ctl hw types
 * SDE_HW_FLUSH_WB: WB block
 * SDE_HW_FLUSH_DSC: DSC block
 * SDE_HW_FLUSH_VDC: VDC bits of DSC block
 * SDE_HW_FLUSH_MERGE_3D: Merge 3D block
 * SDE_HW_FLUSH_CDM: CDM block
 * SDE_HW_FLUSH_CWB: CWB block
 * SDE_HW_FLUSH_PERIPH: Peripheral
 * SDE_HW_FLUSH_INTF: Interface
 */
enum ctl_hw_flush_type {
	SDE_HW_FLUSH_WB,
	SDE_HW_FLUSH_DSC,
	SDE_HW_FLUSH_VDC,
	SDE_HW_FLUSH_MERGE_3D,
	SDE_HW_FLUSH_CDM,
	SDE_HW_FLUSH_CWB,
	SDE_HW_FLUSH_PERIPH,
	SDE_HW_FLUSH_INTF,
	SDE_HW_FLUSH_MAX
};

struct sde_hw_ctl;

/**
 * struct sde_hw_intf_cfg :Describes how the SDE writes data to output interface
 * @intf :                 Interface id
 * @wb:                    Writeback id
 * @mode_3d:               3d mux configuration
 * @intf_mode_sel:         Interface mode, cmd / vid
 * @stream_sel:            Stream selection for multi-stream interfaces
 */
struct sde_hw_intf_cfg {
	enum sde_intf intf;
	enum sde_wb wb;
	enum sde_3d_blend_mode mode_3d;
	enum sde_ctl_mode_sel intf_mode_sel;
	int stream_sel;
};

/**
 * struct sde_hw_intf_cfg_v1 :Describes the data strcuture to configure the
 *                            output interfaces for a particular display on a
 *                            platform which supports ctl path version 1.
 * @intf_count:               No. of active interfaces for this display
 * @intf :                    Interface ids of active interfaces
 * @intf_mode_sel:            Interface mode, cmd / vid
 * @intf_master:              Master interface for split display
 * @wb_count:                 No. of active writebacks
 * @wb:                       Writeback ids of active writebacks
 * @merge_3d_count            No. of active merge_3d blocks
 * @merge_3d:                 Id of the active merge 3d blocks
 * @cwb_count:                No. of active concurrent writebacks
 * @cwb:                      Id of active cwb blocks
 * @cdm_count:                No. of active chroma down module
 * @cdm:                      Id of active cdm blocks
 * @dsc_count:                No. of active dsc blocks
 * @dsc:                      Id of active dsc blocks
 * @vdc_count:                No. of active vdc blocks
 * @vdc:                      Id of active vdc blocks
 * @dnsc_blur_count:          No. of active downscale blur blocks
 * @dnsc_blur:                Id of active downscale blur blocks
 */
struct sde_hw_intf_cfg_v1 {
	uint32_t intf_count;
	enum sde_intf intf[MAX_INTF_PER_CTL_V1];
	enum sde_ctl_mode_sel intf_mode_sel;
	enum sde_intf intf_master;

	uint32_t wb_count;
	enum sde_wb wb[MAX_WB_PER_CTL_V1];

	uint32_t merge_3d_count;
	enum sde_merge_3d merge_3d[MAX_MERGE_3D_PER_CTL_V1];

	uint32_t cwb_count;
	enum sde_cwb cwb[MAX_CWB_PER_CTL_V1];

	uint32_t cdm_count;
	enum sde_cdm cdm[MAX_CDM_PER_CTL_V1];

	uint32_t dsc_count;
	enum sde_dsc dsc[MAX_DSC_PER_CTL_V1];

	uint32_t vdc_count;
	enum sde_vdc vdc[MAX_VDC_PER_CTL_V1];

	uint32_t dnsc_blur_count;
	enum sde_dnsc_blur dnsc_blur[MAX_VDC_PER_CTL_V1];
};

/**
 * struct sde_ctl_flush_cfg - struct describing flush configuration managed
 * via set, trigger and clear ops.
 * set ops corresponding to the hw_block is called, when the block's
 * configuration is changed and needs to be committed on Hw. Flush mask caches
 * the different bits for the ongoing commit.
 * clear ops clears the bitmask and cancels the update to the corresponding
 * hw block.
 * trigger op will trigger the update on the hw for the blocks cached in the
 * pending flush mask.
 *
 * @pending_flush_mask: pending ctl_flush
 * CTL path version SDE_CTL_CFG_VERSION_1_0_0 has * two level flush mechanism
 * for lower pipe controls. individual control should be flushed before
 * exercising top level flush
 * @pending_hw_flush_mask: pending flush mask for each active HW blk
 * @pending_dspp_flush_masks: pending flush masks for sub-blks of each DSPP
 * @active_fetch_pipe_mask: active fetch pipes on this control path
 * @active_pipe_mask: active pipes on this control path
 * @active_lm_mask: active lms on this control path
 */
struct sde_ctl_flush_cfg {
	u32 pending_flush_mask;
	u32 pending_hw_flush_mask[SDE_HW_FLUSH_MAX];
	u32 pending_dspp_flush_masks[CTL_MAX_DSPP_COUNT];
	u32 active_fetch_pipe_mask;
	u32 active_pipe_mask;
	u32 active_lm_mask;
};

enum sde_ctl_cesta_flag {
	SDE_CTL_CESTA_SCC_WAIT = BIT(0),
	SDE_CTL_CESTA_CHN_WAIT = BIT(1),
	SDE_CTL_CESTA_SCC_FLUSH = BIT(2),
	SDE_CTL_CESTA_OVERRIDE_FLAG = BIT(3),
};

struct sde_ctl_cesta_cfg {
	u32 index;
	u32 flags;
	enum sde_cesta_vote_state vote_state;
};

/**
 * struct sde_hw_ctl_ops - Interface to the wb Hw driver functions
 * Assumption is these functions will be called after clocks are enabled
 */
struct sde_hw_ctl_ops {
	/**
	 * hw fence control
	 * @ctx            : ctl path ctx pointer
	 * @sw_set         : sw override to be set
	 * @sw_clear       : sw override to clear
	 * @mode           : HW fence enable
	 * @sw_avr_set     : AVR is enabled
	 * @sw_arp_set     : ARP mode is enabled
	 */
	void (*hw_fence_ctrl[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx, bool sw_set, bool sw_clear,
		u32 mode, bool sw_avr_set, bool sw_arp_set);

	/**
	 * override to trigger the signal for the output hw-fence
	 * @ctx         : ctl path ctx pointer
	 */
	void (*trigger_output_fence_override[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);

	/**
	 * trigger hw fence fence-ready sw override
	 * @ctx         : ctl path ctx pointer
	 */
	void (*hw_fence_trigger_sw_override[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);

	/**
	 * enable or clear hw fence output fence timestamps
	 * @ctx         : ctl path ctx pointer
	 * @enable      : indicates if timestamps should be enabled
	 * @clear       : indicates if timestamps should be cleared
	 */
	void (*hw_fence_output_timestamp_ctrl[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx, bool enable,
		bool clear);

	/**
	 * get hw fence output fence timestamps and clear them
	 * @ctx              : ctl path ctx pointer
	 * @val_start        : pointer to start timestamp value
	 * @val_end          : pointer to end timestamp value
	 * @Return: error code
	 */
	int (*hw_fence_output_status[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx, u64 *val_start,
		u64 *val_end);

	/**
	 * configure output hw fence trigger
	 * @ctx         : ctl path ctx pointer
	 * @trigger_sel : select upon which event the output trigger will happen
	 */
	void (*hw_fence_trigger_output_fence[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
		u32 trigger_sel);

	/**
	 * get hw fence status
	 * @ctx         : ctl path ctx pointer
	 * @Return: fence status
	 */
	int (*get_hw_fence_status[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);

	/**
	 * update output hw fence ipcc client_id and signal_id
	 * @ctx       : ctl path ctx pointer
	 * @client_id : value to write to update the client_id
	 * @signal_id : value to write to update the signal_id
	 */
	void (*hw_fence_update_output_fence[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx, u32 client_id,
		u32 signal_id);

	/**
	 * update address, data size, and mask values for output fence direct writes
	 * @ctx    : ctl path ctx pointer
	 * @addr   : address value to write
	 * @size   : size value to write
	 * @mask   : mask value to write
	 */
	void (*hw_fence_output_fence_dir_write_init[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
		u32 *addr, u32 size, u32 mask);
	/**
	 * update data value for output_fence direct writes
	 * @ctx     : ctl path ctx pointer
	 * @data    : data value to write
	 */
	void (*hw_fence_output_fence_dir_write_data[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
		u32 data);

	/**
	 * update input hw fence ipcc client_id and signal_id
	 * @ctx       : ctl path ctx pointer
	 * @client_id : value to write to update the client_id
	 * @signal_id : value to write to update the signal_id
	 */
	void (*hw_fence_update_input_fence[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx, u32 client_id,
		u32 signal_id);

	/**
	 * kickoff hw operation for Sw controlled interfaces
	 * DSI cmd mode and WB interface are SW controlled
	 * @ctx       : ctl path ctx pointer
	 * @Return: error code
	 */
	int (*trigger_start[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);

	/**
	 * kickoff prepare is in progress hw operation for sw
	 * controlled interfaces: DSI cmd mode and WB interface
	 * are SW controlled
	 * @ctx       : ctl path ctx pointer
	 * @Return: error code
	 */
	int (*trigger_pending[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);

	/**
	 * kickoff rotator operation for Sw controlled interfaces
	 * DSI cmd mode and WB interface are SW controlled
	 * @ctx       : ctl path ctx pointer
	 * @Return: error code
	 */
	int (*trigger_rot_start[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);

	/**
	 * enable/disable UIDLE feature
	 * @ctx       : ctl path ctx pointer
	 * @enable: true to enable the feature
	 */
	void (*uidle_enable[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx, bool enable);

	/**
	 * clear flush mask
	 * @ctx       : ctl path ctx pointer
	 * @clear     : true to clear the flush mask
	 */
	int (*clear_flush_mask[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx, bool clear);

	/**
	 * Clear the value of the cached pending_flush_mask
	 * No effect on hardware
	 * @ctx       : ctl path ctx pointer
	 * @Return: error code
	 */
	int (*clear_pending_flush[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);

	/**
	 * Query the value of the cached pending_flush_mask
	 * No effect on hardware
	 * @ctx       : ctl path ctx pointer
	 * @cfg       : current flush configuration
	 * @Return: error code
	 */
	int (*get_pending_flush[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
			struct sde_ctl_flush_cfg *cfg);

	/**
	 * OR in the given flushbits to the flush_cfg
	 * No effect on hardware
	 * @ctx       : ctl path ctx pointer
	 * @cfg     : flush configuration pointer
	 * @Return: error code
	 */
	int (*update_pending_flush[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
		struct sde_ctl_flush_cfg *cfg);

	/**
	 * Write the value of the pending_flush_mask to hardware
	 * @ctx       : ctl path ctx pointer
	 * @Return: error code
	 */
	int (*trigger_flush[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);

	/**
	 * Read the value of the flush register
	 * @ctx       : ctl path ctx pointer
	 * @Return: value of the ctl flush register.
	 */
	u32 (*get_flush_register[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);

	/**
	 * Setup ctl_path interface config
	 * @ctx
	 * @cfg    : interface config structure pointer
	 * @Return: error code
	 */
	int (*setup_intf_cfg[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
		struct sde_hw_intf_cfg *cfg);

	/**
	 * Reset ctl_path interface config
	 * @ctx   : ctl path ctx pointer
	 * @cfg    : interface config structure pointer
	 * @merge_3d_idx	: index of merge3d blk
	 * @Return: error code
	 */
	int (*reset_post_disable[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
		struct sde_hw_intf_cfg_v1 *cfg, u32 merge_3d_idx);

	/** update cwb  for ctl_path
	 * @ctx       : ctl path ctx pointer
	 * @cfg    : interface config structure pointer
	 * @enable    : enable/disable the dynamic sub-blocks in interface cfg
	 * @Return: error code
	 */
	int (*update_intf_cfg[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
		struct sde_hw_intf_cfg_v1 *cfg, bool enable);

	/**
	 * Setup ctl_path interface config for SDE_CTL_ACTIVE_CFG
	 * @ctx   : ctl path ctx pointer
	 * @cfg    : interface config structure pointer
	 * @Return: error code
	 */
	int (*setup_intf_cfg_v1[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
		struct sde_hw_intf_cfg_v1 *cfg);

	/**
	 * Update the interface selection with input WB config
	 * @ctx       : ctl path ctx pointer
	 * @cfg       : pointer to input wb config
	 * @enable    : set if true, clear otherwise
	 */
	void (*update_wb_cfg[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
		struct sde_hw_intf_cfg *cfg, bool enable);

	int (*reset[MSM_DISP_OP_MAX])(struct sde_hw_ctl *c);

	/**
	 * get_reset - check ctl reset status bit
	 * @ctx    : ctl path ctx pointer
	 * Returns: current value of ctl reset status
	 */
	u32 (*get_reset[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);

	/**
	 * get_scheduler_reset - check ctl scheduler status bit
	 * @ctx    : ctl path ctx pointer
	 * Returns: current value of ctl scheduler and idle status
	 */
	u32 (*get_scheduler_status[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);

	/**
	 * hard_reset - force reset on ctl_path
	 * @ctx    : ctl path ctx pointer
	 * @enable : whether to enable/disable hard reset
	 */
	void (*hard_reset[MSM_DISP_OP_MAX])(struct sde_hw_ctl *c, bool enable);

	/*
	 * wait_reset_status - checks ctl reset status
	 * @ctx       : ctl path ctx pointer
	 *
	 * This function checks the ctl reset status bit.
	 * If the reset bit is set, it keeps polling the status till the hw
	 * reset is complete.
	 * Returns: 0 on success or -error if reset incomplete within interval
	 */
	int (*wait_reset_status[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);

	/**
	 * update_bitmask_sspp: updates mask corresponding to sspp
	 * @blk               : blk id
	 * @enable            : true to enable, 0 to disable
	 */
	int (*update_bitmask_sspp[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
		enum sde_sspp blk, bool enable);

	/**
	 * update_bitmask_mixer: updates mask corresponding to mixer
	 * @blk               : blk id
	 * @enable            : true to enable, 0 to disable
	 */
	int (*update_bitmask_mixer[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
		enum sde_lm blk, bool enable);

	/**
	 * update_bitmask_dspp: updates mask corresponding to dspp
	 * @blk               : blk id
	 * @enable            : true to enable, 0 to disable
	 */
	int (*update_bitmask_dspp[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
		enum sde_dspp blk, bool enable);

	/**
	 * update_bitmask_dspp_pavlut: updates mask corresponding to dspp pav
	 * @blk               : blk id
	 * @enable            : true to enable, 0 to disable
	 */
	int (*update_bitmask_dspp_pavlut[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
		enum sde_dspp blk, bool enable);

	/**
	 * Program DSPP sub block specific bit of dspp flush register.
	 * @ctx       : ctl path ctx pointer
	 * @dspp      : HW block ID of dspp block
	 * @sub_blk   : enum of DSPP sub block to flush
	 * @enable    : true to enable, 0 to disable
	 *
	 * This API is for CTL with DSPP flush hierarchy registers.
	 */
	int (*update_bitmask_dspp_subblk[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
			enum sde_dspp dspp, u32 sub_blk, bool enable);

	/**
	 * update_bitmask_sspp: updates mask corresponding to sspp
	 * @blk               : blk id
	 * @enable            : true to enable, 0 to disable
	 */
	int (*update_bitmask_rot[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
		enum sde_rot blk, bool enable);

	/**
	 * update_bitmask: updates flush mask
	 * @type              : blk type to flush
	 * @blk_idx           : blk idx
	 * @enable            : true to enable, 0 to disable
	 */
	int (*update_bitmask[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
			enum ctl_hw_flush_type type, u32 blk_idx, bool enable);

	/**
	 * bitmask_has_bit: checks whether flush mask has given block set to flush
	 * @type              : blk type to test
	 * @blk_idx           : blk idx
	 */
	bool (*bitmask_has_bit[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
			enum ctl_hw_flush_type type, u32 blk_idx);

	/**
	 * update_dnsc_blur_bitmask: updates dnsc_blur flush mask
	 * @type              : blk type to flush
	 * @blk_idx           : blk idx
	 * @enable            : true to enable, 0 to disable
	 */
	void (*update_dnsc_blur_bitmask[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx, u32 blk_idx,
		bool enable);

	/**
	 * get interfaces for the active CTL .
	 * @ctx		: ctl path ctx pointer
	 * @return	: bit mask with the active interfaces for the CTL
	 */
	u32 (*get_ctl_intf[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);

	/**
	 * control the group setting in ctl_top.
	 * @ctx		: ctl path ctx pointer
	 * @enable	: flag to enable/disable group setting
	 */
	void (*update_ctl_top_group[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx, bool enable);

	/**
	 * read CTL layers register value and return
	 * the data.
	 * @ctx       : ctl path ctx pointer
	 * @index       : layer index for this ctl path
	 * @return	: CTL layers register value
	 */
	u32 (*read_ctl_layers[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx, int index);

	/**
	 * read active register configuration for this block
	 * @ctx       : ctl path ctx pointer
	 * @blk       : hw blk type, supported blocks are DSC, MERGE_3D, INTF,
	 *              CDM, WB
	 * @index     : blk index
	 * @return    : true if blk at idx is active or false
	 */
	bool (*read_active_status[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
			enum sde_hw_blk_type blk, int index);

	/**
	 * Set all blend stages to disabled
	 * @ctx       : ctl path ctx pointer
	 */
	void (*clear_all_blendstages[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);

	/**
	 * Configure layer mixer to pipe configuration
	 * @ctx           : ctl path ctx pointer
	 * @lm            : layer mixer enumeration
	 * @cfg           : blend stage configuration
	 * @disable_border: if true disable border, else enable border out
	 */
	void (*setup_blendstage[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
		enum sde_lm lm, struct sde_hw_stage_cfg *cfg,
		bool disable_border);

	/**
	 * Get all the sspp staged on a layer mixer
	 * @ctx       : ctl path ctx pointer
	 * @lm        : layer mixer enumeration
	 * @info      : structure to populate connected sspp index info
	 * @Return: count of sspps info elements populated
	 */
	u32 (*get_staged_sspp[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx, enum sde_lm lm,
		struct sde_sspp_index_info *info);

	/**
	 * Flush the reg dma by sending last command.
	 * @ctx       : ctl path ctx pointer
	 * @blocking  : if set to true api will block until flush is done
	 * @Return: error code
	 */
	int (*reg_dma_flush[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx, bool blocking);

	/**
	 * check if ctl start trigger state to confirm the frame pending
	 * status
	 * @ctx       : ctl path ctx pointer
	 * @Return: error code
	 */
	int (*get_start_state[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);

	/**
	 * set the active fetch pipes attached to this CTL
	 * @ctx         : ctl path ctx pointer
	 * @active_fetch_pipes: bitmap of enum sde_sspp pipes attached
	 */
	void (*set_active_fetch_pipes[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
			unsigned long *active_fetch_pipes);

	/**
	 * Get all the sspp marked for fetching on the control path.
	 * @ctx       : ctl path ctx pointer
	 * @Return: bitmap of enum sde_sspp pipes found
	 */
	u32 (*get_active_fetch_pipes[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);

	/**
	 * set the active pipes attached to this CTL
	 * @ctx         : ctl path ctx pointer
	 * @active_pipes: bitmap of enum sde_sspp pipes attached
	 */
	void (*set_active_pipes[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
			unsigned long *active_pipes);

	/**
	 * Get all the sspp marked for on the control path.
	 * @ctx       : ctl path ctx pointer
	 * @Return: bitmap of enum sde_sspp pipes found
	 */
	u32 (*get_active_pipes[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);

	/**
	 * set the active layer mixers attached to this CTL
	 * @ctx         : ctl path ctx pointer
	 * @active_lms: bitmap of enum sde_lm mixers attached
	 */
	void (*set_active_lms[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx,
			unsigned long *active_lms);

	/**
	 * Get all the active layer mixers marked on the control path.
	 * @ctx       : ctl path ctx pointer
	 * @Return: bitmap of enum sde_lm mixers found
	 */
	u32 (*get_active_lms[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);

	/**
	 * Setup Cesta flush
	 * @ctx: ctl path ctx pointer
	 * @cfg: Cesta flush config settings
	 */
	void (*cesta_flush[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx, struct sde_ctl_cesta_cfg *cfg);

	/**
	 * Reserve cesta for this ctl path
	 * @ctx: ctl path ctx pointer
	 * @scc_index: scc index
	 */
	void (*cesta_scc_reserve)(struct sde_hw_ctl *ctx, u32 scc_index);

	/**
	 * Reset Reservation cesta for all the CTL paths in VM
	 * @ctx: ctl path ctx pointer
	 * @ctl_count: ctl data path count
	 */
	void (*reset_cesta_reserve)(struct sde_hw_ctl *ctx, u32 ctl_count);

	/**
	 * setup flush sync mode for slave and master cores.
	 * @ctx       : ctl path ctx pointer
	 * @is_master : true for master, false for slave)
	 * @enable    : true to enable flush sync, false otherwise
	 */
	void (*setup_flush_sync[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx, bool is_master,
			bool enable);

	/**
	 * program sync or async mode for master and slave cores
	 * @ctx       : ctl path ctx pointer
	 * @async_en  : true to enable async, 0 to enable sync mode
	 */
	void (*enable_sync_mode[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx, bool async_en);

	/**
	 * get flush sync mode enabled for current commit
	 * @ctx       : ctl path ctx pointer
	 */
	bool (*get_flush_sync_mode[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);

	/**
	 * Set ctl_path INTF master
	 * @ctx          : ctl path ctx pointer
	 * @intf_master  : Master Interface idx
	 */
	int (*set_intf_master[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx, u32 intf_master);

	/**
	 * Get ctl_path INTF master
	 * @ctx   : ctl path ctx pointer
	 */
	int (*get_intf_master[MSM_DISP_OP_MAX])(struct sde_hw_ctl *ctx);
};

/**
 * struct sde_hw_ctl : CTL PATH driver object
 * @base: hardware block base structure
 * @hw: block register map object
 * @ctl_hyp_hw: ctl hyp block register map object
 * @idx: control path index
 * @caps: control path capabilities
 * @mixer_count: number of mixers
 * @mixer_hw_caps: mixer hardware capabilities
 * @flush: storage for pending ctl_flush managed via ops
 * @ops: operation list
 * @dpu_idx: dpu index
 */
struct sde_hw_ctl {
	struct sde_hw_blk_reg_map hw;

	struct sde_hw_blk_reg_map ctl_hyp_hw;
	/* ctl path */
	int idx;
	const struct sde_ctl_cfg *caps;
	int mixer_count;
	const struct sde_lm_cfg *mixer_hw_caps;
	struct sde_ctl_flush_cfg flush;

	/* hw fence */
	struct sde_hw_fence_data hwfence_data;

	/* ops */
	struct sde_hw_ctl_ops ops;

	u32 dpu_idx;
};

/**
 * to_sde_hw_ctl - convert base hw object to sde_hw_ctl container
 * @hw: Pointer to hardware block register map object
 * return: Pointer to hardware block container
 */
static inline struct sde_hw_ctl *to_sde_hw_ctl(struct sde_hw_blk_reg_map *hw)
{
	return container_of(hw, struct sde_hw_ctl, hw);
}

/**
 * sde_hw_ctl_init(): Initializes the ctl_path hw driver object.
 * should be called before accessing every ctl path registers.
 * @idx:  ctl_path index for which driver object is required
 * @addr: mapped register io address of MDP
 * @m :   pointer to mdss catalog data
 * @dpu_idx: dpu index
 * @hw_ctl_0: pointer to ctl0 hw block
 */
struct sde_hw_blk_reg_map *sde_hw_ctl_init(enum sde_ctl idx,
		void __iomem *addr,
		struct sde_mdss_cfg *m,
		u32 dpu_idx, struct sde_hw_ctl **hw_ctl_0);

/**
 * sde_hw_ctl_destroy(): Destroys ctl driver context
 * @hw: Pointer to hardware block register map object
 */
void sde_hw_ctl_destroy(struct sde_hw_blk_reg_map *hw);

#endif /*_SDE_HW_CTL_H */
