

================================================================
== Vitis HLS Report for 'multicast_int_2_s'
================================================================
* Date:           Mon Feb 10 13:35:46 2025

* Version:        2024.2.1 (Build 5263293 on Dec 12 2024)
* Project:        harness
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.03 ns|  1.879 ns|     0.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %multicastNumStream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %multicastNumStream_0, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numStream, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../src/harness.h:41]   --->   Operation 5 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_data = muxlogic"   --->   Operation 6 'muxlogic' 'muxLogicFIFOCE_to_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] ( I:1.12ns O:1.01ns )   --->   "%data = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %numStream" [../src/harness.h:43]   --->   Operation 7 'read' 'data' <Predicate = true> <Delay = 1.12> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8192> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln46 = muxlogic i32 %data"   --->   Operation 8 'muxlogic' 'muxLogicFIFOData_to_write_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] ( I:0.86ns O:0.86ns )   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %multicastNumStream_0, i32 %data" [../src/harness.h:46]   --->   Operation 9 'write' 'write_ln46' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln46 = muxlogic i32 %data"   --->   Operation 10 'muxlogic' 'muxLogicFIFOData_to_write_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] ( I:0.86ns O:0.86ns )   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %multicastNumStream_1, i32 %data" [../src/harness.h:46]   --->   Operation 11 'write' 'write_ln46' <Predicate = true> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [../src/harness.h:48]   --->   Operation 12 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ numStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ multicastNumStream_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ multicastNumStream_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0              (specinterface) [ 00]
specinterface_ln0              (specinterface) [ 00]
specinterface_ln0              (specinterface) [ 00]
specpipeline_ln41              (specpipeline ) [ 00]
muxLogicFIFOCE_to_data         (muxlogic     ) [ 00]
data                           (read         ) [ 00]
muxLogicFIFOData_to_write_ln46 (muxlogic     ) [ 00]
write_ln46                     (write        ) [ 00]
muxLogicFIFOData_to_write_ln46 (muxlogic     ) [ 00]
write_ln46                     (write        ) [ 00]
ret_ln48                       (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="numStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="multicastNumStream_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multicastNumStream_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="multicastNumStream_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multicastNumStream_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="data_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="write_ln46_write_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="0" index="2" bw="32" slack="0"/>
<pin id="34" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="write_ln46_write_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="32" slack="0"/>
<pin id="42" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="muxLogicFIFOCE_to_data_fu_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOCE_to_data/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="muxLogicFIFOData_to_write_ln46_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln46/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="muxLogicFIFOData_to_write_ln46_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln46/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="20" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="35"><net_src comp="22" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="24" pin="2"/><net_sink comp="30" pin=2"/></net>

<net id="43"><net_src comp="22" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="45"><net_src comp="24" pin="2"/><net_sink comp="38" pin=2"/></net>

<net id="51"><net_src comp="24" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="24" pin="2"/><net_sink comp="52" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: multicastNumStream_0 | {1 }
	Port: multicastNumStream_1 | {1 }
 - Input state : 
	Port: multicast<int, 2> : numStream | {1 }
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|
| Operation|            Functional Unit           |
|----------|--------------------------------------|
|   read   |            data_read_fu_24           |
|----------|--------------------------------------|
|   write  |        write_ln46_write_fu_30        |
|          |        write_ln46_write_fu_38        |
|----------|--------------------------------------|
|          |     muxLogicFIFOCE_to_data_fu_46     |
| muxlogic | muxLogicFIFOData_to_write_ln46_fu_48 |
|          | muxLogicFIFOData_to_write_ln46_fu_52 |
|----------|--------------------------------------|
|   Total  |                                      |
|----------|--------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
