# aclk {FREQ_HZ 100000000 CLK_DOMAIN design_1_CLK_COMMON_0_axi_periph_clk PHASE 0.0}
# Clock Domain: design_1_CLK_COMMON_0_axi_periph_clk
create_clock -name aclk -period 10.000 [get_ports aclk]
# Generated clocks
