From 33c85b2433349c2d56d8e8b8a8122ff8d8c11c42 Mon Sep 17 00:00:00 2001
From: Loc Vu <loc.vu.zn@renesas.com>
Date: Mon, 19 Mar 2018 20:47:42 +0700
Subject: [PATCH 055/475] ARM: dts: r8a7742: Add power-domains for all CPU
 cores

Signed-off-by: Binh Nguyen <binh.nguyen.uw@rvc.renesas.com>
Signed-off-by: Hao Bui <hao.bui.yg@renesas.com>
Signed-off-by: Loc Vu <loc.vu.zn@renesas.com>
---
 arch/arm/boot/dts/r8a7742.dtsi | 17 +++++++++--------
 1 file changed, 9 insertions(+), 8 deletions(-)

diff --git a/arch/arm/boot/dts/r8a7742.dtsi b/arch/arm/boot/dts/r8a7742.dtsi
index ab1bd79..7399e26 100644
--- a/arch/arm/boot/dts/r8a7742.dtsi
+++ b/arch/arm/boot/dts/r8a7742.dtsi
@@ -8,6 +8,7 @@
 #include <dt-bindings/interrupt-controller/arm-gic.h>
 #include <dt-bindings/interrupt-controller/irq.h>
 #include <dt-bindings/clock/r8a7742-clock.h>
+#include <dt-bindings/power/r8a7742-sysc.h>
 
 / {
 	compatible = "renesas,r8a7742";
@@ -432,7 +433,7 @@
 			reg = <0>;
 			clock-frequency = <1400000000>;
 			clocks = <&cpg_clocks R8A7742_CLK_Z>;
-			power-domains = <&cpg_clocks>;
+			power-domains = <&sysc R8A7742_PD_CA15_CPU0>;
 			next-level-cache = <&L2_CA15>;
 			capacity-dmips-mhz = <1024>;
 			voltage-tolerance = <1>; /* 1% */
@@ -453,7 +454,7 @@
 			reg = <1>;
 			clock-frequency = <1400000000>;
 			clocks = <&cpg_clocks R8A7742_CLK_Z>;
-			power-domains = <&cpg_clocks>;
+			power-domains = <&sysc R8A7742_PD_CA15_CPU1>;
 			next-level-cache = <&L2_CA15>;
 			capacity-dmips-mhz = <1024>;
 			voltage-tolerance = <1>; /* 1% */
@@ -474,7 +475,7 @@
 			reg = <2>;
 			clock-frequency = <1400000000>;
 			clocks = <&cpg_clocks R8A7742_CLK_Z>;
-			power-domains = <&cpg_clocks>;
+			power-domains = <&sysc R8A7742_PD_CA15_CPU2>;
 			next-level-cache = <&L2_CA15>;
 			capacity-dmips-mhz = <1024>;
 			voltage-tolerance = <1>; /* 1% */
@@ -495,7 +496,7 @@
 			reg = <3>;
 			clock-frequency = <1400000000>;
 			clocks = <&cpg_clocks R8A7742_CLK_Z>;
-			power-domains = <&cpg_clocks>;
+			power-domains = <&sysc R8A7742_PD_CA15_CPU3>;
 			next-level-cache = <&L2_CA15>;
 			capacity-dmips-mhz = <1024>;
 			voltage-tolerance = <1>; /* 1% */
@@ -516,7 +517,7 @@
 			reg = <0x100>;
 			clock-frequency = <780000000>;
 			clocks = <&cpg_clocks R8A7742_CLK_Z2>;
-			power-domains = <&cpg_clocks>;
+			power-domains = <&sysc R8A7742_PD_CA7_CPU0>;
 			next-level-cache = <&L2_CA7>;
 		};
 
@@ -526,7 +527,7 @@
 			reg = <0x101>;
 			clock-frequency = <780000000>;
 			clocks = <&cpg_clocks R8A7742_CLK_Z2>;
-			power-domains = <&cpg_clocks>;
+			power-domains = <&sysc R8A7742_PD_CA7_CPU1>;
 			next-level-cache = <&L2_CA7>;
 		};
 
@@ -536,7 +537,7 @@
 			reg = <0x102>;
 			clock-frequency = <780000000>;
 			clocks = <&cpg_clocks R8A7742_CLK_Z2>;
-			power-domains = <&cpg_clocks>;
+			power-domains = <&sysc R8A7742_PD_CA7_CPU2>;
 			next-level-cache = <&L2_CA7>;
 		};
 
@@ -546,7 +547,7 @@
 			reg = <0x103>;
 			clock-frequency = <780000000>;
 			clocks = <&cpg_clocks R8A7742_CLK_Z2>;
-			power-domains = <&cpg_clocks>;
+			power-domains = <&sysc R8A7742_PD_CA7_CPU3>;
 			next-level-cache = <&L2_CA7>;
 		};
 
-- 
2.7.4

