{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1521754160455 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "viterbi_decoder EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"viterbi_decoder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1521754160455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521754160486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521754160502 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1521754160570 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1521754160585 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521754161183 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521754161183 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1521754161183 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521754161183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521754161183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521754161183 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1521754161183 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 72 " "No exact pin location assignment(s) for 72 pins of 72 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_0\[0\] " "Pin mapped_0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_0[0] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_0\[1\] " "Pin mapped_0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_0[1] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_0\[2\] " "Pin mapped_0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_0[2] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_0\[3\] " "Pin mapped_0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_0[3] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_0\[4\] " "Pin mapped_0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_0[4] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_0\[5\] " "Pin mapped_0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_0[5] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_0\[6\] " "Pin mapped_0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_0[6] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_0\[7\] " "Pin mapped_0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_0[7] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_1\[0\] " "Pin mapped_1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_1[0] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_1\[1\] " "Pin mapped_1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_1[1] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_1\[2\] " "Pin mapped_1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_1[2] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_1\[3\] " "Pin mapped_1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_1[3] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_1\[4\] " "Pin mapped_1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_1[4] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_1\[5\] " "Pin mapped_1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_1[5] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_1\[6\] " "Pin mapped_1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_1[6] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_1\[7\] " "Pin mapped_1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_1[7] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_2\[0\] " "Pin mapped_2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_2[0] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_2\[1\] " "Pin mapped_2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_2[1] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_2\[2\] " "Pin mapped_2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_2[2] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_2\[3\] " "Pin mapped_2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_2[3] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_2\[4\] " "Pin mapped_2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_2[4] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_2\[5\] " "Pin mapped_2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_2[5] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_2\[6\] " "Pin mapped_2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_2[6] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_2\[7\] " "Pin mapped_2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_2[7] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_3\[0\] " "Pin mapped_3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_3[0] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_3\[1\] " "Pin mapped_3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_3[1] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_3\[2\] " "Pin mapped_3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_3[2] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_3\[3\] " "Pin mapped_3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_3[3] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_3\[4\] " "Pin mapped_3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_3[4] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_3\[5\] " "Pin mapped_3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_3[5] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_3\[6\] " "Pin mapped_3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_3[6] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_3\[7\] " "Pin mapped_3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_3[7] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_4\[0\] " "Pin mapped_4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_4[0] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_4\[1\] " "Pin mapped_4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_4[1] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_4\[2\] " "Pin mapped_4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_4[2] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_4\[3\] " "Pin mapped_4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_4[3] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_4\[4\] " "Pin mapped_4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_4[4] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_4\[5\] " "Pin mapped_4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_4[5] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_4\[6\] " "Pin mapped_4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_4[6] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_4\[7\] " "Pin mapped_4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_4[7] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_5\[0\] " "Pin mapped_5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_5[0] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_5\[1\] " "Pin mapped_5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_5[1] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_5\[2\] " "Pin mapped_5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_5[2] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_5\[3\] " "Pin mapped_5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_5[3] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_5\[4\] " "Pin mapped_5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_5[4] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_5\[5\] " "Pin mapped_5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_5[5] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_5\[6\] " "Pin mapped_5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_5[6] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_5\[7\] " "Pin mapped_5\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_5[7] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_6\[0\] " "Pin mapped_6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_6[0] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_6\[1\] " "Pin mapped_6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_6[1] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_6\[2\] " "Pin mapped_6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_6[2] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_6\[3\] " "Pin mapped_6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_6[3] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_6\[4\] " "Pin mapped_6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_6[4] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_6\[5\] " "Pin mapped_6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_6[5] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_6\[6\] " "Pin mapped_6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_6[6] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_6\[7\] " "Pin mapped_6\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_6[7] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_7\[0\] " "Pin mapped_7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_7[0] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_7\[1\] " "Pin mapped_7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_7[1] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_7\[2\] " "Pin mapped_7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_7[2] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_7\[3\] " "Pin mapped_7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_7[3] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_7\[4\] " "Pin mapped_7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_7[4] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_7\[5\] " "Pin mapped_7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_7[5] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_7\[6\] " "Pin mapped_7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_7[6] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mapped_7\[7\] " "Pin mapped_7\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mapped_7[7] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mapped_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codeword\[0\] " "Pin codeword\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { codeword[0] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codeword[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codeword\[1\] " "Pin codeword\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { codeword[1] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codeword[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codeword\[2\] " "Pin codeword\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { codeword[2] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codeword[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codeword\[3\] " "Pin codeword\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { codeword[3] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codeword[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codeword\[4\] " "Pin codeword\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { codeword[4] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codeword[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codeword\[5\] " "Pin codeword\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { codeword[5] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codeword[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codeword\[6\] " "Pin codeword\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { codeword[6] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codeword[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "codeword\[7\] " "Pin codeword\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { codeword[7] } } } { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/LUTable.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { codeword[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521754161292 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1521754161292 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "viterbi_decoder.sdc " "Synopsys Design Constraints File file not found: 'viterbi_decoder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1521754161417 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1521754161417 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1521754161417 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1521754161417 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1521754161417 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1521754161417 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521754161417 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521754161417 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521754161417 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521754161417 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1521754161417 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1521754161417 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1521754161417 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1521754161417 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1521754161417 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1521754161417 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "72 unused 3.3V 8 64 0 " "Number of I/O pins in group: 72 (unused VREF, 3.3V VCCIO, 8 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1521754161433 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1521754161433 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1521754161433 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521754161433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521754161433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521754161433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521754161433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521754161433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521754161433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521754161433 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521754161433 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1521754161433 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1521754161433 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521754161464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1521754162648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521754162710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1521754162726 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1521754162945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521754162945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1521754162992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1521754165092 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1521754165092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521754165174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1521754165174 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1521754165174 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1521754165174 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1521754165189 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521754165189 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_0\[0\] 0 " "Pin \"mapped_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_0\[1\] 0 " "Pin \"mapped_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_0\[2\] 0 " "Pin \"mapped_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_0\[3\] 0 " "Pin \"mapped_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_0\[4\] 0 " "Pin \"mapped_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_0\[5\] 0 " "Pin \"mapped_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_0\[6\] 0 " "Pin \"mapped_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_0\[7\] 0 " "Pin \"mapped_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_1\[0\] 0 " "Pin \"mapped_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_1\[1\] 0 " "Pin \"mapped_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_1\[2\] 0 " "Pin \"mapped_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_1\[3\] 0 " "Pin \"mapped_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_1\[4\] 0 " "Pin \"mapped_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_1\[5\] 0 " "Pin \"mapped_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_1\[6\] 0 " "Pin \"mapped_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_1\[7\] 0 " "Pin \"mapped_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_2\[0\] 0 " "Pin \"mapped_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_2\[1\] 0 " "Pin \"mapped_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_2\[2\] 0 " "Pin \"mapped_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_2\[3\] 0 " "Pin \"mapped_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_2\[4\] 0 " "Pin \"mapped_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_2\[5\] 0 " "Pin \"mapped_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_2\[6\] 0 " "Pin \"mapped_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_2\[7\] 0 " "Pin \"mapped_2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_3\[0\] 0 " "Pin \"mapped_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_3\[1\] 0 " "Pin \"mapped_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_3\[2\] 0 " "Pin \"mapped_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_3\[3\] 0 " "Pin \"mapped_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_3\[4\] 0 " "Pin \"mapped_3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_3\[5\] 0 " "Pin \"mapped_3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_3\[6\] 0 " "Pin \"mapped_3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_3\[7\] 0 " "Pin \"mapped_3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_4\[0\] 0 " "Pin \"mapped_4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_4\[1\] 0 " "Pin \"mapped_4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_4\[2\] 0 " "Pin \"mapped_4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_4\[3\] 0 " "Pin \"mapped_4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_4\[4\] 0 " "Pin \"mapped_4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_4\[5\] 0 " "Pin \"mapped_4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_4\[6\] 0 " "Pin \"mapped_4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_4\[7\] 0 " "Pin \"mapped_4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_5\[0\] 0 " "Pin \"mapped_5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_5\[1\] 0 " "Pin \"mapped_5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_5\[2\] 0 " "Pin \"mapped_5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_5\[3\] 0 " "Pin \"mapped_5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_5\[4\] 0 " "Pin \"mapped_5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_5\[5\] 0 " "Pin \"mapped_5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_5\[6\] 0 " "Pin \"mapped_5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_5\[7\] 0 " "Pin \"mapped_5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_6\[0\] 0 " "Pin \"mapped_6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_6\[1\] 0 " "Pin \"mapped_6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_6\[2\] 0 " "Pin \"mapped_6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_6\[3\] 0 " "Pin \"mapped_6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_6\[4\] 0 " "Pin \"mapped_6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_6\[5\] 0 " "Pin \"mapped_6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_6\[6\] 0 " "Pin \"mapped_6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_6\[7\] 0 " "Pin \"mapped_6\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_7\[0\] 0 " "Pin \"mapped_7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_7\[1\] 0 " "Pin \"mapped_7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_7\[2\] 0 " "Pin \"mapped_7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_7\[3\] 0 " "Pin \"mapped_7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_7\[4\] 0 " "Pin \"mapped_7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_7\[5\] 0 " "Pin \"mapped_7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_7\[6\] 0 " "Pin \"mapped_7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mapped_7\[7\] 0 " "Pin \"mapped_7\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521754165189 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1521754165189 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521754165267 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521754165283 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521754165361 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521754165674 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1521754165768 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/output_files/viterbi_decoder.fit.smsg " "Generated suppressed messages file C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 3/viterbi_decoder/output_files/viterbi_decoder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1521754165861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "967 " "Peak virtual memory: 967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521754166018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 22 17:29:26 2018 " "Processing ended: Thu Mar 22 17:29:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521754166018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521754166018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521754166018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1521754166018 ""}
