# system info nios_handshake on 2021.05.05.14:07:59
system_info:
name,value
DEVICE,EP4CE6E22C8
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1620234461
#
#
# Files generated for nios_handshake on 2021.05.05.14:07:59
files:
filepath,kind,attributes,module,is_top
simulation/nios_handshake.vhd,VHDL,,nios_handshake,true
simulation/nios_handshake_rst_controller.vhd,VHDL,,nios_handshake,false
simulation/nios_handshake_rst_controller_001.vhd,VHDL,,nios_handshake,false
simulation/submodules/nios_handshake_jtag_uart_0.v,VERILOG,,nios_handshake_jtag_uart_0,false
simulation/submodules/nios_handshake_nios2_qsys_0.v,VERILOG,,nios_handshake_nios2_qsys_0,false
simulation/submodules/nios_handshake_onchip_memory2_0.hex,HEX,,nios_handshake_onchip_memory2_0,false
simulation/submodules/nios_handshake_onchip_memory2_0.v,VERILOG,,nios_handshake_onchip_memory2_0,false
simulation/submodules/nios_handshake_mm_interconnect_0.v,VERILOG,,nios_handshake_mm_interconnect_0,false
simulation/submodules/nios_handshake_irq_mapper.sv,SYSTEM_VERILOG,,nios_handshake_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/nios_handshake_nios2_qsys_0_cpu.sdc,SDC,,nios_handshake_nios2_qsys_0_cpu,false
simulation/submodules/nios_handshake_nios2_qsys_0_cpu.v,VERILOG,,nios_handshake_nios2_qsys_0_cpu,false
simulation/submodules/nios_handshake_nios2_qsys_0_cpu_debug_slave_sysclk.v,VERILOG,,nios_handshake_nios2_qsys_0_cpu,false
simulation/submodules/nios_handshake_nios2_qsys_0_cpu_debug_slave_tck.v,VERILOG,,nios_handshake_nios2_qsys_0_cpu,false
simulation/submodules/nios_handshake_nios2_qsys_0_cpu_debug_slave_wrapper.v,VERILOG,,nios_handshake_nios2_qsys_0_cpu,false
simulation/submodules/nios_handshake_nios2_qsys_0_cpu_nios2_waves.do,OTHER,,nios_handshake_nios2_qsys_0_cpu,false
simulation/submodules/nios_handshake_nios2_qsys_0_cpu_ociram_default_contents.dat,DAT,,nios_handshake_nios2_qsys_0_cpu,false
simulation/submodules/nios_handshake_nios2_qsys_0_cpu_ociram_default_contents.hex,HEX,,nios_handshake_nios2_qsys_0_cpu,false
simulation/submodules/nios_handshake_nios2_qsys_0_cpu_ociram_default_contents.mif,MIF,,nios_handshake_nios2_qsys_0_cpu,false
simulation/submodules/nios_handshake_nios2_qsys_0_cpu_rf_ram_a.dat,DAT,,nios_handshake_nios2_qsys_0_cpu,false
simulation/submodules/nios_handshake_nios2_qsys_0_cpu_rf_ram_a.hex,HEX,,nios_handshake_nios2_qsys_0_cpu,false
simulation/submodules/nios_handshake_nios2_qsys_0_cpu_rf_ram_a.mif,MIF,,nios_handshake_nios2_qsys_0_cpu,false
simulation/submodules/nios_handshake_nios2_qsys_0_cpu_rf_ram_b.dat,DAT,,nios_handshake_nios2_qsys_0_cpu,false
simulation/submodules/nios_handshake_nios2_qsys_0_cpu_rf_ram_b.hex,HEX,,nios_handshake_nios2_qsys_0_cpu,false
simulation/submodules/nios_handshake_nios2_qsys_0_cpu_rf_ram_b.mif,MIF,,nios_handshake_nios2_qsys_0_cpu,false
simulation/submodules/nios_handshake_nios2_qsys_0_cpu_test_bench.v,VERILOG,,nios_handshake_nios2_qsys_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/nios_handshake_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,nios_handshake_mm_interconnect_0_router,false
simulation/submodules/nios_handshake_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,nios_handshake_mm_interconnect_0_router_001,false
simulation/submodules/nios_handshake_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,nios_handshake_mm_interconnect_0_router_002,false
simulation/submodules/nios_handshake_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,nios_handshake_mm_interconnect_0_router_003,false
simulation/submodules/nios_handshake_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,nios_handshake_mm_interconnect_0_cmd_demux,false
simulation/submodules/nios_handshake_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,nios_handshake_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/nios_handshake_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,nios_handshake_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_handshake_mm_interconnect_0_cmd_mux,false
simulation/submodules/nios_handshake_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,nios_handshake_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_handshake_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/nios_handshake_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,nios_handshake_mm_interconnect_0_rsp_demux,false
simulation/submodules/nios_handshake_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,nios_handshake_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_handshake_mm_interconnect_0_rsp_mux,false
simulation/submodules/nios_handshake_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,nios_handshake_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_handshake_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/nios_handshake_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,nios_handshake_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/nios_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,nios_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
nios_handshake.jtag_uart_0,nios_handshake_jtag_uart_0
nios_handshake.nios2_qsys_0,nios_handshake_nios2_qsys_0
nios_handshake.nios2_qsys_0.cpu,nios_handshake_nios2_qsys_0_cpu
nios_handshake.onchip_memory2_0,nios_handshake_onchip_memory2_0
nios_handshake.mm_interconnect_0,nios_handshake_mm_interconnect_0
nios_handshake.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
nios_handshake.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
nios_handshake.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
nios_handshake.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_translator,altera_merlin_slave_translator
nios_handshake.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
nios_handshake.mm_interconnect_0.nios2_qsys_0_data_master_agent,altera_merlin_master_agent
nios_handshake.mm_interconnect_0.nios2_qsys_0_instruction_master_agent,altera_merlin_master_agent
nios_handshake.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
nios_handshake.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_agent,altera_merlin_slave_agent
nios_handshake.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
nios_handshake.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios_handshake.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios_handshake.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios_handshake.mm_interconnect_0.router,nios_handshake_mm_interconnect_0_router
nios_handshake.mm_interconnect_0.router_001,nios_handshake_mm_interconnect_0_router_001
nios_handshake.mm_interconnect_0.router_002,nios_handshake_mm_interconnect_0_router_002
nios_handshake.mm_interconnect_0.router_003,nios_handshake_mm_interconnect_0_router_003
nios_handshake.mm_interconnect_0.router_004,nios_handshake_mm_interconnect_0_router_003
nios_handshake.mm_interconnect_0.cmd_demux,nios_handshake_mm_interconnect_0_cmd_demux
nios_handshake.mm_interconnect_0.cmd_demux_001,nios_handshake_mm_interconnect_0_cmd_demux_001
nios_handshake.mm_interconnect_0.rsp_demux_001,nios_handshake_mm_interconnect_0_cmd_demux_001
nios_handshake.mm_interconnect_0.rsp_demux_002,nios_handshake_mm_interconnect_0_cmd_demux_001
nios_handshake.mm_interconnect_0.cmd_mux,nios_handshake_mm_interconnect_0_cmd_mux
nios_handshake.mm_interconnect_0.cmd_mux_001,nios_handshake_mm_interconnect_0_cmd_mux_001
nios_handshake.mm_interconnect_0.cmd_mux_002,nios_handshake_mm_interconnect_0_cmd_mux_001
nios_handshake.mm_interconnect_0.rsp_demux,nios_handshake_mm_interconnect_0_rsp_demux
nios_handshake.mm_interconnect_0.rsp_mux,nios_handshake_mm_interconnect_0_rsp_mux
nios_handshake.mm_interconnect_0.rsp_mux_001,nios_handshake_mm_interconnect_0_rsp_mux_001
nios_handshake.mm_interconnect_0.avalon_st_adapter,nios_handshake_mm_interconnect_0_avalon_st_adapter
nios_handshake.mm_interconnect_0.avalon_st_adapter.error_adapter_0,nios_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios_handshake.mm_interconnect_0.avalon_st_adapter_001,nios_handshake_mm_interconnect_0_avalon_st_adapter
nios_handshake.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,nios_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios_handshake.mm_interconnect_0.avalon_st_adapter_002,nios_handshake_mm_interconnect_0_avalon_st_adapter
nios_handshake.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,nios_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios_handshake.irq_mapper,nios_handshake_irq_mapper
nios_handshake.rst_controller,altera_reset_controller
nios_handshake.rst_controller_001,altera_reset_controller
nios_handshake.rst_controller,altera_reset_controller
nios_handshake.rst_controller_001,altera_reset_controller
