-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity krnl_lstm_readVec2Stream_float_4u_147_W_hc_19_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of krnl_lstm_readVec2Stream_float_4u_147_W_hc_19_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00111101001010000111111110111010", 
    1 => "00111101000000110010010011110101", 
    2 => "00111101001010001110110010101101", 
    3 => "10111101000010101001100111000010", 
    4 => "00111101000111111110001001100001", 
    5 => "10111110111001101111111011010111", 
    6 => "00111101101100001000001100001010", 
    7 => "00111101001111100001100111010010", 
    8 => "10111101000110000011101011011111", 
    9 => "00111101001001101011100111101111", 
    10 => "00111100110011010110100111001000", 
    11 => "00111101001001111010011010011100", 
    12 => "10111101101001011000111010111101", 
    13 => "10111100101011101000101111110101", 
    14 => "00111110111000011100110101001001", 
    15 => "00111100101111010101101111110111", 
    16 => "10111011010110011000110001110101", 
    17 => "00111100110101100100101110000111", 
    18 => "00111100111101000010011101000111", 
    19 => "00111101000101000111001110000111", 
    20 => "00111100101000100010110011011110", 
    21 => "10111101001000100001010010110100", 
    22 => "10111101010100011001101010001011", 
    23 => "00111101000110001000010000100011", 
    24 => "10111101000100100110101110000111", 
    25 => "10111101001001101001001011011000", 
    26 => "00111101000101000000011110000011", 
    27 => "00111101000010111100010000011010", 
    28 => "10111100111110110010011000100111", 
    29 => "00111110101100111001001000100011", 
    30 => "00111101000111000111100111111001", 
    31 => "10111100110011101001111000011001", 
    32 => "00111101000011110011010000101011", 
    33 => "10111100111000111100001101010011", 
    34 => "00111101001010110111100001001011", 
    35 => "10111100100001011100010011111011", 
    36 => "00111110100000001110100111110101", 
    37 => "00111100111000001001001100110100", 
    38 => "10111101000101011011000000110000", 
    39 => "10111100111011101010011001111000", 
    40 => "00111101001010001010101000000000", 
    41 => "10111101001001111000111111100011", 
    42 => "10111100111011100110001000001010", 
    43 => "10111101001100110010110101010101", 
    44 => "00111101000010100011000100110110", 
    45 => "10111100111001001000111010111011", 
    46 => "00111101000101001010111100111001", 
    47 => "10111101000000110111100001110100", 
    48 => "10111101000001000101010001100000", 
    49 => "00111100101000110110010100101000", 
    50 => "00111110100100100111011011010010", 
    51 => "10111101100100011000111001010011", 
    52 => "10111100111100000000000100001100", 
    53 => "00111101000010001011100100110111", 
    54 => "00111101101001000111001000100000", 
    55 => "00111101001001111011110010100010", 
    56 => "00111100111100001011001010100011", 
    57 => "10111100111010010000100011111110", 
    58 => "00111101000111001100101100000000", 
    59 => "00111100111010110110100011010011", 
    60 => "10111101001101000110111000111010", 
    61 => "00111101000100011001101101111111", 
    62 => "10111101000100010110111100111101", 
    63 => "10111101010010000001111111011001" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity krnl_lstm_readVec2Stream_float_4u_147_W_hc_19 is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of krnl_lstm_readVec2Stream_float_4u_147_W_hc_19 is
    component krnl_lstm_readVec2Stream_float_4u_147_W_hc_19_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    krnl_lstm_readVec2Stream_float_4u_147_W_hc_19_rom_U :  component krnl_lstm_readVec2Stream_float_4u_147_W_hc_19_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


