// Seed: 1778888659
module module_0 (
    input id_0
    , id_4,
    input logic id_1,
    output logic id_2,
    input logic id_3
);
endmodule
module module_1 ();
  assign id_2[""] = 1 - id_0;
  tri1  id_4;
  logic id_5;
  always @(negedge 1) begin
    id_2 = id_4;
  end
endmodule
