--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml FA4b.twx FA4b.ncd -o FA4b.twr FA4b.pcf -ucf FA4b.ucf

Design file:              FA4b.ncd
Physical constraint file: FA4b.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Ain<0>         |Cout           |   10.898|
Ain<0>         |Qout<0>        |    6.952|
Ain<0>         |Qout<1>        |    7.676|
Ain<0>         |Qout<2>        |    7.689|
Ain<0>         |Qout<3>        |    8.966|
Ain<1>         |Cout           |   10.571|
Ain<1>         |Qout<1>        |    7.769|
Ain<1>         |Qout<2>        |    7.615|
Ain<1>         |Qout<3>        |    8.639|
Ain<2>         |Cout           |    8.707|
Ain<2>         |Qout<2>        |    9.158|
Ain<2>         |Qout<3>        |    7.998|
Ain<3>         |Cout           |    8.506|
Ain<3>         |Qout<3>        |   10.304|
Bin<0>         |Cout           |   11.132|
Bin<0>         |Qout<0>        |    7.892|
Bin<0>         |Qout<1>        |    8.164|
Bin<0>         |Qout<2>        |    8.619|
Bin<0>         |Qout<3>        |    9.200|
Bin<1>         |Cout           |   10.882|
Bin<1>         |Qout<1>        |    8.186|
Bin<1>         |Qout<2>        |    7.928|
Bin<1>         |Qout<3>        |    8.950|
Bin<2>         |Cout           |   10.115|
Bin<2>         |Qout<2>        |   10.571|
Bin<2>         |Qout<3>        |    8.353|
Bin<3>         |Cout           |    8.343|
Bin<3>         |Qout<3>        |   10.532|
---------------+---------------+---------+


Analysis completed Tue Sep 25 13:37:16 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 146 MB



