0.7
2020.2
May 22 2024
19:03:11
C:/Users/kevin/project_3/project_3.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/kevin/project_3/project_3.srcs/sim_1/new/testbench.v,1722965264,verilog,,,,testbench,,,,,,,,
C:/Users/kevin/project_3/project_3.srcs/sources_1/new/clock_divider.v,1722965892,verilog,,C:/Users/kevin/project_3/project_3.srcs/sim_1/new/testbench.v,,clock_divider,,,,,,,,
