<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Wed Dec  7 13:16:33 PST 2016</date>
  <user>vnandaku</user>
  <sip_name>31</sip_name>
  <sip_variation>147</sip_variation>
  <sip_variation_id>147</sip_variation_id>
  <sip_reldate>2016WW50</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr17</sip_relver>
  <sip_relname>ALL_2016WW50_R1p0_PICr17</sip_relname>
  <sip_owner>vnandaku</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
      <h2>RTL Updates:</h2>
      <dl>
         <dt>HSDs: <dt>
         <dd>
            1. <a href="https://hsdes.intel.com/appstore/article/#/1405420480/main">1405420480: "FWD (PCR) [TGL] IOSF Sideband: 99 percent Scan Coverage Requirement"</a>:
                Sideband Endpoint meets the TGL requirement of 99% scan coverage. EP stuckat is at 99.9% and atspeed is at 99.7%.
         </dd>
         <dd>                   
            2. <a href="https://hsdes.intel.com/appstore/article/#/1405328949/main">1405328949: "TFM: SBE ACE Visa Flow cleanup"</a>:
                Endpoint ACE files are now configured to generate the Visa inserted RTL. Customers will need to run the ACEVisa executable in the $IP_ROOT/tools directory (similar to running any other tool in standalone EP). The VISA inserted RTL and the test log files can be found in $IP_ROOT/GenRTL.
         </dd>
         <dd>                         
            3. <a href="https://hsdes.intel.com/appstore/article/#/1405328950/main">1405328950: "TFM: SBE Simbuild Spyglass LP"</a>:
                SBE now supports spyglass LP runs using the simbuild flow.
         </dd>
         <dd>                         
            4. <a href="https://hsdes.intel.com/appstore/article/#/1405402303/main">1405402303: "SBE add assertion to check the value of the parameter SIDE_CLKREQ_HYST_CNT (it shouldnt be set to 0)"</a>:
                Added an assertion to flag incorrect setting of the hysteresis counter in SBE. 
         </dd>
         <dd>                         
            5. <a href="https://hsdes.intel.com/appstore/article/#/1405400383/main">1405400383: "FWD iosf_sbc_ep_hdl.udf and empty space in hdl_list with proposed fix "</a>:
                Corrected hdl.udf file.
         </dd>
      </dl>      
      <h2>Backend Updates:</h2>
         <dt> General updates.</dt>
      <h2>Validation Updates:</h2>
         <dt> General updates.</dt>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
         <dt> None. </dt>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
      <h2>Integration Notes:</h2>
    <dt>NOTE: The first Sideband Fabric  release with support for parity pins is IOSF_Sideband_Fabric_Compiler_ALL_2014WW38_R1p0_v5</dt> ]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
      <ul>
         <li>This SBE release uses the "IOSF_SVC_2016WW50"  version of SVC in IRR</li>
         <li>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360">https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360</a></li>
         <li>Please note that Sideband Endpoint instantiations need to be uniquified in all IP's per the SEG POR instantiation and uniquification methodology to avoid module collisions with other instances of the endpoint with other IPs.</li>
         <li>Please read integration guide carefully for handling current clock request logic</li>
         <li>Please read integration guide carefully for conditions of locally clock gating the agent_clk in asynchronous endpoints.</li>
         <li>Please read integration guide carefully for any necessary power gating logic that may be needed.</li>
         <li>The Zircon scores are uploaded to the IPDS dashboard for the SBE IP at <a href="https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=12686&IP_id=17324&milestone_filter=4&Ver_id=all&App_id=1&showlatest=0">https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=12686&IP_id=17324&milestone_filter=4&Ver_id=all&App_id=1&showlatest=0</a></li>
      </ul>]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
