|top_level
clk => adc:ADC_INST.clk
clk => pwm:PWM_INST.clk
rst => adc:ADC_INST.rst
rst => pwm:PWM_INST.reset
data_adc => adc:ADC_INST.data_adc
bouton_g => pwm:PWM_INST.bouton_g
bouton_d => pwm:PWM_INST.bouton_d
bouton_m => ~NO_FANOUT~
clk_adc <= adc:ADC_INST.clk_adc
cs_n <= adc:ADC_INST.cs_n
pwm_out <= control_butee:gestion_butee.pwm_out
sens_out <= pwm:PWM_INST.sens
led_d <= led_d.DB_MAX_OUTPUT_PORT_TYPE
led_g <= led_g.DB_MAX_OUTPUT_PORT_TYPE
led_s <= led_s.DB_MAX_OUTPUT_PORT_TYPE
out_bip <= comb.DB_MAX_OUTPUT_PORT_TYPE
leds[0] <= adc:ADC_INST.angle_barre[4]
leds[1] <= adc:ADC_INST.angle_barre[5]
leds[2] <= adc:ADC_INST.angle_barre[6]
leds[3] <= adc:ADC_INST.angle_barre[7]
leds[4] <= adc:ADC_INST.angle_barre[8]
leds[5] <= adc:ADC_INST.angle_barre[9]
leds[6] <= adc:ADC_INST.angle_barre[10]
leds[7] <= adc:ADC_INST.angle_barre[11]


|top_level|adc:ADC_INST
clk => clk_adc_int.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => data_ready.CLK
clk => state.CLK
rst => angle_barre[0]~reg0.ACLR
rst => angle_barre[1]~reg0.ACLR
rst => angle_barre[2]~reg0.ACLR
rst => angle_barre[3]~reg0.ACLR
rst => angle_barre[4]~reg0.ACLR
rst => angle_barre[5]~reg0.ACLR
rst => angle_barre[6]~reg0.ACLR
rst => angle_barre[7]~reg0.ACLR
rst => angle_barre[8]~reg0.ACLR
rst => angle_barre[9]~reg0.ACLR
rst => angle_barre[10]~reg0.ACLR
rst => angle_barre[11]~reg0.ACLR
rst => data_int[0].ACLR
rst => data_int[1].ACLR
rst => data_int[2].ACLR
rst => data_int[3].ACLR
rst => data_int[4].ACLR
rst => data_int[5].ACLR
rst => data_int[6].ACLR
rst => data_int[7].ACLR
rst => data_int[8].ACLR
rst => data_int[9].ACLR
rst => data_int[10].ACLR
rst => data_int[11].ACLR
rst => clk_adc_int.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count_fronts[0].ACLR
rst => count_fronts[1].ACLR
rst => count_fronts[2].ACLR
rst => count_fronts[3].ACLR
rst => data_ready.ACLR
rst => state.ACLR
rst => cs_int.ENA
data_adc => data_int[0].DATAIN
clk_adc <= clk_adc_int.DB_MAX_OUTPUT_PORT_TYPE
cs_n <= cs_int.DB_MAX_OUTPUT_PORT_TYPE
angle_barre[0] <= angle_barre[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
angle_barre[1] <= angle_barre[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
angle_barre[2] <= angle_barre[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
angle_barre[3] <= angle_barre[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
angle_barre[4] <= angle_barre[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
angle_barre[5] <= angle_barre[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
angle_barre[6] <= angle_barre[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
angle_barre[7] <= angle_barre[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
angle_barre[8] <= angle_barre[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
angle_barre[9] <= angle_barre[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
angle_barre[10] <= angle_barre[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
angle_barre[11] <= angle_barre[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
go => state.OUTPUTSELECT
go => data_ready.OUTPUTSELECT
data_valid <= data_ready.DB_MAX_OUTPUT_PORT_TYPE


|top_level|pwm:PWM_INST
clk => enable.CLK
clk => sens_reg.CLK
clk => up.CLK
clk => triangle[0].CLK
clk => triangle[1].CLK
clk => triangle[2].CLK
clk => triangle[3].CLK
clk => triangle[4].CLK
clk => triangle[5].CLK
clk => triangle[6].CLK
clk => triangle[7].CLK
clk => triangle[8].CLK
clk => triangle[9].CLK
clk => triangle[10].CLK
clk => triangle[11].CLK
clk => triangle[12].CLK
clk => triangle[13].CLK
clk => triangle[14].CLK
clk => triangle[15].CLK
clk => triangle[16].CLK
clk => triangle[17].CLK
clk => triangle[18].CLK
clk => triangle[19].CLK
clk => triangle[20].CLK
clk => triangle[21].CLK
clk => triangle[22].CLK
clk => triangle[23].CLK
clk => triangle[24].CLK
clk => triangle[25].CLK
clk => triangle[26].CLK
clk => triangle[27].CLK
clk => triangle[28].CLK
clk => triangle[29].CLK
clk => triangle[30].CLK
clk => triangle[31].CLK
reset => up.PRESET
reset => triangle[0].ACLR
reset => triangle[1].ACLR
reset => triangle[2].ACLR
reset => triangle[3].ACLR
reset => triangle[4].ACLR
reset => triangle[5].ACLR
reset => triangle[6].ACLR
reset => triangle[7].ACLR
reset => triangle[8].ACLR
reset => triangle[9].ACLR
reset => triangle[10].ACLR
reset => triangle[11].ACLR
reset => triangle[12].ACLR
reset => triangle[13].ACLR
reset => triangle[14].ACLR
reset => triangle[15].ACLR
reset => triangle[16].ACLR
reset => triangle[17].ACLR
reset => triangle[18].ACLR
reset => triangle[19].ACLR
reset => triangle[20].ACLR
reset => triangle[21].ACLR
reset => triangle[22].ACLR
reset => triangle[23].ACLR
reset => triangle[24].ACLR
reset => triangle[25].ACLR
reset => triangle[26].ACLR
reset => triangle[27].ACLR
reset => triangle[28].ACLR
reset => triangle[29].ACLR
reset => triangle[30].ACLR
reset => triangle[31].ACLR
reset => enable.ACLR
reset => sens_reg.ACLR
freqIn[0] => LessThan0.IN32
freqIn[0] => Mult0.IN31
freqIn[1] => LessThan0.IN31
freqIn[1] => Mult0.IN30
freqIn[2] => LessThan0.IN30
freqIn[2] => Mult0.IN29
freqIn[3] => LessThan0.IN29
freqIn[3] => Mult0.IN28
freqIn[4] => LessThan0.IN28
freqIn[4] => Mult0.IN27
freqIn[5] => LessThan0.IN27
freqIn[5] => Mult0.IN26
freqIn[6] => LessThan0.IN26
freqIn[6] => Mult0.IN25
freqIn[7] => LessThan0.IN25
freqIn[7] => Mult0.IN24
freqIn[8] => LessThan0.IN24
freqIn[8] => Mult0.IN23
freqIn[9] => LessThan0.IN23
freqIn[9] => Mult0.IN22
freqIn[10] => LessThan0.IN22
freqIn[10] => Mult0.IN21
freqIn[11] => LessThan0.IN21
freqIn[11] => Mult0.IN20
freqIn[12] => LessThan0.IN20
freqIn[12] => Mult0.IN19
freqIn[13] => LessThan0.IN19
freqIn[13] => Mult0.IN18
freqIn[14] => LessThan0.IN18
freqIn[14] => Mult0.IN17
freqIn[15] => LessThan0.IN17
freqIn[15] => Mult0.IN16
freqIn[16] => LessThan0.IN16
freqIn[16] => Mult0.IN15
freqIn[17] => LessThan0.IN15
freqIn[17] => Mult0.IN14
freqIn[18] => LessThan0.IN14
freqIn[18] => Mult0.IN13
freqIn[19] => LessThan0.IN13
freqIn[19] => Mult0.IN12
freqIn[20] => LessThan0.IN12
freqIn[20] => Mult0.IN11
freqIn[21] => LessThan0.IN11
freqIn[21] => Mult0.IN10
freqIn[22] => LessThan0.IN10
freqIn[22] => Mult0.IN9
freqIn[23] => LessThan0.IN9
freqIn[23] => Mult0.IN8
freqIn[24] => LessThan0.IN8
freqIn[24] => Mult0.IN7
freqIn[25] => LessThan0.IN7
freqIn[25] => Mult0.IN6
freqIn[26] => LessThan0.IN6
freqIn[26] => Mult0.IN5
freqIn[27] => LessThan0.IN5
freqIn[27] => Mult0.IN4
freqIn[28] => LessThan0.IN4
freqIn[28] => Mult0.IN3
freqIn[29] => LessThan0.IN3
freqIn[29] => Mult0.IN2
freqIn[30] => LessThan0.IN2
freqIn[30] => Mult0.IN1
freqIn[31] => LessThan0.IN1
freqIn[31] => Mult0.IN0
dutyIn[0] => Mult0.IN63
dutyIn[1] => Mult0.IN62
dutyIn[2] => Mult0.IN61
dutyIn[3] => Mult0.IN60
dutyIn[4] => Mult0.IN59
dutyIn[5] => Mult0.IN58
dutyIn[6] => Mult0.IN57
dutyIn[7] => Mult0.IN56
dutyIn[8] => Mult0.IN55
dutyIn[9] => Mult0.IN54
dutyIn[10] => Mult0.IN53
dutyIn[11] => Mult0.IN52
dutyIn[12] => Mult0.IN51
dutyIn[13] => Mult0.IN50
dutyIn[14] => Mult0.IN49
dutyIn[15] => Mult0.IN48
dutyIn[16] => Mult0.IN47
dutyIn[17] => Mult0.IN46
dutyIn[18] => Mult0.IN45
dutyIn[19] => Mult0.IN44
dutyIn[20] => Mult0.IN43
dutyIn[21] => Mult0.IN42
dutyIn[22] => Mult0.IN41
dutyIn[23] => Mult0.IN40
dutyIn[24] => Mult0.IN39
dutyIn[25] => Mult0.IN38
dutyIn[26] => Mult0.IN37
dutyIn[27] => Mult0.IN36
dutyIn[28] => Mult0.IN35
dutyIn[29] => Mult0.IN34
dutyIn[30] => Mult0.IN33
dutyIn[31] => Mult0.IN32
bouton_g => sens_reg.OUTPUTSELECT
bouton_g => enable.OUTPUTSELECT
bouton_d => sens_reg.OUTPUTSELECT
bouton_d => enable.DATAA
sens <= sens_reg.DB_MAX_OUTPUT_PORT_TYPE
pwm_out <= pwm_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_butee:gestion_butee
angle_barre[0] => LessThan0.IN12
angle_barre[0] => LessThan1.IN12
angle_barre[1] => LessThan0.IN11
angle_barre[1] => LessThan1.IN11
angle_barre[2] => LessThan0.IN10
angle_barre[2] => LessThan1.IN10
angle_barre[3] => LessThan0.IN9
angle_barre[3] => LessThan1.IN9
angle_barre[4] => LessThan0.IN8
angle_barre[4] => LessThan1.IN8
angle_barre[5] => LessThan0.IN7
angle_barre[5] => LessThan1.IN7
angle_barre[6] => LessThan0.IN6
angle_barre[6] => LessThan1.IN6
angle_barre[7] => LessThan0.IN5
angle_barre[7] => LessThan1.IN5
angle_barre[8] => LessThan0.IN4
angle_barre[8] => LessThan1.IN4
angle_barre[9] => LessThan0.IN3
angle_barre[9] => LessThan1.IN3
angle_barre[10] => LessThan0.IN2
angle_barre[10] => LessThan1.IN2
angle_barre[11] => LessThan0.IN1
angle_barre[11] => LessThan1.IN1
butee_g[0] => LessThan0.IN24
butee_g[1] => LessThan0.IN23
butee_g[2] => LessThan0.IN22
butee_g[3] => LessThan0.IN21
butee_g[4] => LessThan0.IN20
butee_g[5] => LessThan0.IN19
butee_g[6] => LessThan0.IN18
butee_g[7] => LessThan0.IN17
butee_g[8] => LessThan0.IN16
butee_g[9] => LessThan0.IN15
butee_g[10] => LessThan0.IN14
butee_g[11] => LessThan0.IN13
butee_d[0] => LessThan1.IN24
butee_d[1] => LessThan1.IN23
butee_d[2] => LessThan1.IN22
butee_d[3] => LessThan1.IN21
butee_d[4] => LessThan1.IN20
butee_d[5] => LessThan1.IN19
butee_d[6] => LessThan1.IN18
butee_d[7] => LessThan1.IN17
butee_d[8] => LessThan1.IN16
butee_d[9] => LessThan1.IN15
butee_d[10] => LessThan1.IN14
butee_d[11] => LessThan1.IN13
pwm_signal => pwm_out.DATAA
sens_rotation => process_0.IN1
sens_rotation => process_0.IN1
fin_course_g <= process_0.DB_MAX_OUTPUT_PORT_TYPE
fin_course_d <= fin_course_d.DB_MAX_OUTPUT_PORT_TYPE
pwm_out <= pwm_out.DB_MAX_OUTPUT_PORT_TYPE


