ROOT_DIR = /import/programs/cadence/LIBERATE/current
exepath = /import/programs/cadence/LIBERATE/current/bin
Host : yukari.ecen.okstate.edu x86_64 Linux 3.10.0-1160.71.1.el7.x86_64
LIBERATE Library Characterization Platform (x86_64) 
Release 19.2.2.189, compiled by vficcm on Wed Nov 17 07:08:51 PST 2021


    ********************************************************************
    *   Copyright (c)  Cadence Design Systems, Inc.  2006 - 2022.      *
    *             All rights reserved.                                 *
    *                                                                  *
    *                                                                  *
    *                                                                  *
    * This program contains confidential and trade secret information  *
    * of Cadence Design Systems, Inc. and is protected by copyright    *
    * law and international treaties.  Any reproduction, use,          *
    * distribution or disclosure of this program or any portion of it, *
    * or any attempt to obtain a human-readable version of this        *
    * program, without the express, prior written consent of           *
    * Cadence Design Systems, Inc., is strictly prohibited.            *
    *                                                                  *
    *         Cadence Design Systems, Inc.                             *
    *           2655 Seely Avenue                                      *
    *           San Jose, CA 95134,  USA                               *
    *                                                                  *
    *                                                                  *
    ********************************************************************
    
    
    Copyright notices for Open Source and Third Party Tools used by this 
    software can be viewed at <cds_inst_dir>/doc/liberate/thirdpartyinfo/Notices.txt

LIBERATE started on yukari.ecen.okstate.edu at Mon Aug  1 14:53:08 2022

Command line arguments: '--trio char.tcl'.
ALTOSHOME set to '/import/programs/cadence/LIBERATE/current'.
Server ID : T20220801145308507664S0062723
LIBERATE parameter "max_transition" set to "1e-08"
LIBERATE parameter "parse_ignore_duplicate_subckt" set to "1"
LIBERATE parameter "spectre_pwr" set to "0"
LIBERATE parameter "simulator" set to "ski"
Start Characterizing Library at (Mon Aug  1 14:53:08 CDT 2022)

WARNING (LIB-380): (Aug  1 14:53:08): Ignoring the value of the param (bolt_set_active_pvts) as it is only enabled when packet_arc_job_manager = bolt.
*Info* (/import/programs/cadence/LIBERATE/current/bin/clean_sm.sh v2.2.2) Starting clean-up and resource checking
*Info* Removing all types
*Info* Max Shared Memory Segments : 4096
*Info* SMS in use: total=55
*Info* SMS in use: gnome-init=6; jstine=18; lrburle=31
*Info* No unattached Shared Memory Segments belonging to lrburle out of 55 total.
*Info* Max Semaphore Arrays : 128
*Info* SA in use: systotal=7 total=7
*Info* SA in use: lrburle=1; root=6
*Info* Max Message Queues : 32000
*Info* No Message Queues in use
*Info* No Zombie processes cleaned
*Info* (/import/programs/cadence/LIBERATE/current/bin/clean_sm.sh) Ending clean-up and resource checking
*Info* (/import/programs/cadence/LIBERATE/current/bin/clean_sm.sh) SKI environment clean.
WARNING (LIB-64): The 'auto_index' option is enabled but 'min_transition' is not defined. This parameter must be set to the design rule for this process when using Packet Mode. Set the appropriate value for this parameter in your Tcl script and rerun.
WARNING (LIB-64): The 'auto_index' option is enabled but 'min_output_cap' is not defined. This parameter must be set to the design rule for this process when using Packet Mode. Set the appropriate value for this parameter in your Tcl script and rerun.
WARNING (LIB-103): When using Spectre-SKI, runtime may significantly improve when using an extsim_model_include/define_leafcell flow.  This is needed to enable the Spectre modellib flow.
INFO (LIB-956): (read_spice): Reading file: '/import/yukari1/lrburle/OSU_180/char/liberate/MODELS/include.sp'.
INFO (LIB-956): (read_spice): Reading file: '/import/yukari1/lrburle/OSU_180/char/liberate/NETLIST/gf180mcu_osu_sc_12T_and2_1.spice'.
INFO (LIB-956): (read_spice): Reading file: '/import/yukari1/lrburle/OSU_180/char/liberate/NETLIST/gf180mcu_osu_sc_12T_aoi21_1.spice'.
INFO (LIB-956): (read_spice): Reading file: '/import/yukari1/lrburle/OSU_180/char/liberate/NETLIST/gf180mcu_osu_sc_12T_dff_1.spice'.
INFO (LIB-956): (read_spice): Reading file: '/import/yukari1/lrburle/OSU_180/char/liberate/NETLIST/gf180mcu_osu_sc_12T_dffn_1.spice'.
INFO (LIB-956): (read_spice): Reading file: '/import/yukari1/lrburle/OSU_180/char/liberate/NETLIST/gf180mcu_osu_sc_12T_dffsr_1.spice'.
INFO (LIB-956): (read_spice): Reading file: '/import/yukari1/lrburle/OSU_180/char/liberate/NETLIST/gf180mcu_osu_sc_12T_inv_1.spice'.
INFO (LIB-956): (read_spice): Reading file: '/import/yukari1/lrburle/OSU_180/char/liberate/NETLIST/gf180mcu_osu_sc_12T_nand2_1.spice'.
INFO (LIB-956): (read_spice): Reading file: '/import/yukari1/lrburle/OSU_180/char/liberate/NETLIST/gf180mcu_osu_sc_12T_nor2_1.spice'.
INFO (LIB-956): (read_spice): Reading file: '/import/yukari1/lrburle/OSU_180/char/liberate/NETLIST/gf180mcu_osu_sc_12T_oai21_1.spice'.
INFO (LIB-956): (read_spice): Reading file: '/import/yukari1/lrburle/OSU_180/char/liberate/NETLIST/gf180mcu_osu_sc_12T_or2_1.spice'.
INFO (LIB-956): (read_spice): Reading file: '/import/yukari1/lrburle/OSU_180/char/liberate/NETLIST/gf180mcu_osu_sc_12T_xnor2_1.spice'.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_3p3_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nplus_u_m1', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pmos_3p3_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pplus_u_m1', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_3p3_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nplus_u_m1', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pmos_3p3_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pplus_u_m1', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_6p0_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nplus_u_m2', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pmos_6p0_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pplus_u_m2', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_6p0_nat', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_3p3', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pmos_3p3', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_6p0', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pmos_6p0', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_3p3_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nplus_u_m1', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pmos_3p3_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pplus_u_m1', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_6p0_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nplus_u_m2', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pmos_6p0_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pplus_u_m2', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_6p0_nat', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_3p3', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pmos_3p3', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_6p0', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pmos_6p0', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_3p3_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nplus_u_m1', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pmos_3p3_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pplus_u_m1', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_6p0_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nplus_u_m2', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pmos_6p0_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pplus_u_m2', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_6p0_nat', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_3p3', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pmos_3p3', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_6p0', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pmos_6p0', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_3p3_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-955): (read_spice): Further occurrences of the preceding message will be suppressed.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nplus_u_m1', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-955): (read_spice): Further occurrences of the preceding message will be suppressed.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pmos_3p3_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-955): (read_spice): Further occurrences of the preceding message will be suppressed.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pplus_u_m1', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-955): (read_spice): Further occurrences of the preceding message will be suppressed.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_6p0_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nplus_u_m2', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pmos_6p0_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pplus_u_m2', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_6p0_nat', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_3p3', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pmos_3p3', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_6p0', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): IgnoriWARNING (LIB-933): To enable automatic leaf-cell recognition, the variable 'extsim_model_include' is required.
ng duplicate definition of subckt 'pmos_6p0', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_6p0_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-955): (read_spice): Further occurrences of the preceding message will be suppressed.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nplus_u_m2', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-955): (read_spice): Further occurrences of the preceding message will be suppressed.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pmos_6p0_sab', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-955): (read_spice): Further occurrences of the preceding message will be suppressed.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pplus_u_m2', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-955): (read_spice): Further occurrences of the preceding message will be suppressed.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_6p0_nat', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-955): (read_spice): Further occurrences of the preceding message will be suppressed.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_3p3', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-955): (read_spice): Further occurrences of the preceding message will be suppressed.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pmos_3p3', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-955): (read_spice): Further occurrences of the preceding message will be suppressed.
INFO (LIB-990): Ignoring duplicate definition of subckt 'nmos_6p0', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-955): (read_spice): Further occurrences of the preceding message will be suppressed.
INFO (LIB-990): Ignoring duplicate definition of subckt 'pmos_6p0', the first copy of this subcircuit will be used. The variable 'parse_ignore_duplicate_subckt' controls this behavior.
INFO (LIB-955): (read_spice): Further occurrences of the preceding message will be suppressed.
INFO (LIB-940): The parser has identified the following leaf cells. Review these for missing or incorrect settings and if needed, add them to your Tcl script and rerun.
INFO (LIB-906): (AUTO): define_leafcell -type npn -pin_position {0 1 2} nplus_u_m1
INFO (LIB-906): (AUTO): define_leafcell -type npn -pin_position {0 1 2} nplus_u_m2
INFO (LIB-906): (AUTO): define_leafcell -type pnp -pin_position {0 1 2} pplus_u_m1
INFO (LIB-906): (AUTO): define_leafcell -type pnp -pin_position {0 1 2} pplus_u_m2
INFO (LIB-943): Finished reading netlist(s) at Aug  1 14:53:10.
*Info* (char_library) : SKI process child signal handler enabled.

INFO (LIB-966): Using Spectre version 19.1.0.455.isr11 located at: /import/programs/cadence/LIBERATE/current/bin/spectre.
*Info* Use temporary directory '/import/yukari1/lrburle/OSU_180/char/liberate'.
LIBERATE parameter "extsim_deck_dir" defaulted to yukari.ecen.okstate.edu:/import/yukari1/lrburle/OSU_180/char/liberate/decks.yukari.ecen.okstate.edu.T20220801145308507664S0062723

*Info* : Initializing SKI environment...
Initializing Spice
*Info* Adding 36 global models to Spice.
Building library database
Processing cell: gf180mcu_osu_sc_12T_and2_1
WARNING (LIB-519): (char_library): The pin 'A0' is not defined for cell 'gf180mcu_osu_sc_12T_and2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'A1' is not defined for cell 'gf180mcu_osu_sc_12T_and2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'C' is not defined for cell 'gf180mcu_osu_sc_12T_and2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'CLK' is not defined for cell 'gf180mcu_osu_sc_12T_and2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'CLKN' is not defined for cell 'gf180mcu_osu_sc_12T_and2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'D' is not defined for cell 'gf180mcu_osu_sc_12T_and2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'Q' is not defined for cell 'gf180mcu_osu_sc_12T_and2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'QN' is not defined for cell 'gf180mcu_osu_sc_12T_and2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'RN' is not defined for cell 'gf180mcu_osu_sc_12T_and2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'SN' is not defined for cell 'gf180mcu_osu_sc_12T_and2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
(Aug  1 14:53:10) Finish building module.
Processing cell: gf180mcu_osu_sc_12T_aoi21_1
WARNING (LIB-519): (char_library): The pin 'A' is not defined for cell 'gf180mcu_osu_sc_12T_aoi21_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'C' is not defined for cell 'gf180mcu_osu_sc_12T_aoi21_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'CLK' is not defined for cell 'gf180mcu_osu_sc_12T_aoi21_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'CLKN' is not defined for cell 'gf180mcu_osu_sc_12T_aoi21_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'D' is not defined for cell 'gf180mcu_osu_sc_12T_aoi21_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'Q' is not defined for cell 'gf180mcu_osu_sc_12T_aoi21_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'QN' is not defined for cell 'gf180mcu_osu_sc_12T_aoi21_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'RN' is not defined for cell 'gf180mcu_osu_sc_12T_aoi21_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'SN' is not defined for cell 'gf180mcu_osu_sc_12T_aoi21_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
(Aug  1 14:53:11) Finish building module.
Processing cell: gf180mcu_osu_sc_12T_dff_1
WARNING (LIB-519): (char_library): The pin 'A' is not defined for cell 'gf180mcu_osu_sc_12T_dff_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'A0' is not defined for cell 'gf180mcu_osu_sc_12T_dff_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'A1' is not defined for cell 'gf180mcu_osu_sc_12T_dff_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'B' is not defined for cell 'gf180mcu_osu_sc_12T_dff_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'C' is not defined for cell 'gf180mcu_osu_sc_12T_dff_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'CLKN' is not defined for cell 'gf180mcu_osu_sc_12T_dff_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'RN' is not defined for cell 'gf180mcu_osu_sc_12T_dff_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'SN' is not defined for cell 'gf180mcu_osu_sc_12T_dff_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'Y' is not defined for cell 'gf180mcu_osu_sc_12T_dff_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
(Aug  1 14:53:11) Finish building module.
Processing cell: gf180mcu_osu_sc_12T_dffn_1
WARNING (LIB-519): (char_library): The pin 'A' is not defined for cell 'gf180mcu_osu_sc_12T_dffn_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'A0' is not defined for cell 'gf180mcu_osu_sc_12T_dffn_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'A1' is not defined for cell 'gf180mcu_osu_sc_12T_dffn_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'B' is not defined for cell 'gf180mcu_osu_sc_12T_dffn_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'C' is not defined for cell 'gf180mcu_osu_sc_12T_dffn_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'CLK' is not defined for cell 'gf180mcu_osu_sc_12T_dffn_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'RN' is not defined for cell 'gf180mcu_osu_sc_12T_dffn_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'SN' is not defined for cell 'gf180mcu_osu_sc_12T_dffn_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'Y' is not defined for cell 'gf180mcu_osu_sc_12T_dffn_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
(Aug  1 14:53:11) Finish building module.
Processing cell: gf180mcu_osu_sc_12T_dffsr_1
WARNING (LIB-519): (char_library): The pin 'A' is not defined for cell 'gf180mcu_osu_sc_12T_dffsr_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'A0' is not defined for cell 'gf180mcu_osu_sc_12T_dffsr_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'A1' is not defined for cell 'gf180mcu_osu_sc_12T_dffsr_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'B' is not defined for cell 'gf180mcu_osu_sc_12T_dffsr_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'C' is not defined for cell 'gf180mcu_osu_sc_12T_dffsr_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'CLKN' is not defined for cell 'gf180mcu_osu_sc_12T_dffsr_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'Y' is not defined for cell 'gf180mcu_osu_sc_12T_dffsr_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
(Aug  1 14:53:11) Finish building module.
WARNING (LIB-819): Omitting short-circuit vectors for cell 'gf180mcu_osu_sc_12T_dffsr_1', state 'D=0*RN=1*SN=0'. Check that the circuit and netlist are correct. To allow the short-circuit state to characterize set_var 'mega_short_circuit_mode' to '2' and rerun.
WARNING (LIB-819): Omitting short-circuit vectors for cell 'gf180mcu_osu_sc_12T_dffsr_1', state 'CLK=0*D=1*RN=1*SN=0'. Check that the circuit and netlist are correct. To allow the short-circuit state to characterize set_var 'mega_short_circuit_mode' to '2' and rerun.
Processing cell: gf180mcu_osu_sc_12T_inv_1
WARNING (LIB-519): (char_library): The pin 'A0' is not defined for cell 'gf180mcu_osu_sc_12T_inv_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'A1' is not defined for cell 'gf180mcu_osu_sc_12T_inv_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'B' is not defined for cell 'gf180mcu_osu_sc_12T_inv_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'C' is not defined for cell 'gf180mcu_osu_sc_12T_inv_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'CLK' is not defined for cell 'gf180mcu_osu_sc_12T_inv_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'CLKN' is not defined for cell 'gf180mcu_osu_sc_12T_inv_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'D' is not defined for cell 'gf180mcu_osu_sc_12T_inv_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'Q' is not defined for cell 'gf180mcu_osu_sc_12T_inv_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'QN' is not defined for cell 'gf180mcu_osu_sc_12T_inv_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'RN' is not defined for cell 'gf180mcu_osu_sc_12T_inv_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'SN' is not defined for cell 'gf180mcu_osu_sc_12T_inv_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
(Aug  1 14:53:11) Finish building module.
Processing cell: gf180mcu_osu_sc_12T_nand2_1
WARNING (LIB-519): (char_library): The pin 'A0' is not defined for cell 'gf180mcu_osu_sc_12T_nand2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'A1' is not defined for cell 'gf180mcu_osu_sc_12T_nand2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'C' is not defined for cell 'gf180mcu_osu_sc_12T_nand2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'CLK' is not defined for cell 'gf180mcu_osu_sc_12T_nand2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'CLKN' is not defined for cell 'gf180mcu_osu_sc_12T_nand2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'D' is not defined for cell 'gf180mcu_osu_sc_12T_nand2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'Q' is not defined for cell 'gf180mcu_osu_sc_12T_nand2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'QN' is not defined for cell 'gf180mcu_osu_sc_12T_nand2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'RN' is not defined for cell 'gf180mcu_osu_sc_12T_nand2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'SN' is not defined for cell 'gf180mcu_osu_sc_12T_nand2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
(Aug  1 14:53:11) Finish building module.
Processing cell: gf180mcu_osu_sc_12T_nor2_1
WARNING (LIB-519): (char_library): The pin 'A0' is not defined for cell 'gf180mcu_osu_sc_12T_nor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'A1' is not defined for cell 'gf180mcu_osu_sc_12T_nor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'C' is not defined for cell 'gf180mcu_osu_sc_12T_nor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'CLK' is not defined for cell 'gf180mcu_osu_sc_12T_nor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'CLKN' is not defined for cell 'gf180mcu_osu_sc_12T_nor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'D' is not defined for cell 'gf180mcu_osu_sc_12T_nor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'Q' is not defined for cell 'gf180mcu_osu_sc_12T_nor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'QN' is not defined for cell 'gf180mcu_osu_sc_12T_nor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'RN' is not defined for cell 'gf180mcu_osu_sc_12T_nor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'SN' is not defined for cell 'gf180mcu_osu_sc_12T_nor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
(Aug  1 14:53:11) Finish building module.
Processing cell: gf180mcu_osu_sc_12T_oai21_1
WARNING (LIB-519): (char_library): The pin 'A' is not defined for cell 'gf180mcu_osu_sc_12T_oai21_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'C' is not defined for cell 'gf180mcu_osu_sc_12T_oai21_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'CLK' is not defined for cell 'gf180mcu_osu_sc_12T_oai21_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'CLKN' is not defined for cell 'gf180mcu_osu_sc_12T_oai21_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'D' is not defined for cell 'gf180mcu_osu_sc_12T_oai21_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'Q' is not defined for cell 'gf180mcu_osu_sc_12T_oai21_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'QN' is not defined for cell 'gf180mcu_osu_sc_12T_oai21_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'RN' is not defined for cell 'gf180mcu_osu_sc_12T_oai21_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'SN' is not defined for cell 'gf180mcu_osu_sc_12T_oai21_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
(Aug  1 14:53:11) Finish building module.
Processing cell: gf180mcu_osu_sc_12T_or2_1
WARNING (LIB-519): (char_library): The pin 'A0' is not defined for cell 'gf180mcu_osu_sc_12T_or2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'A1' is not defined for cell 'gf180mcu_osu_sc_12T_or2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'C' is not defined for cell 'gf180mcu_osu_sc_12T_or2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'CLK' is not defined for cell 'gf180mcu_osu_sc_12T_or2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'CLKN' is not defined for cell 'gf180mcu_osu_sc_12T_or2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'D' is not defined for cell 'gf180mcu_osu_sc_12T_or2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'Q' is not defined for cell 'gf180mcu_osu_sc_12T_or2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'QN' is not defined for cell 'gf180mcu_osu_sc_12T_or2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'RN' is not defined for cell 'gf180mcu_osu_sc_12T_or2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'SN' is not defined for cell 'gf180mcu_osu_sc_12T_or2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
(Aug  1 14:53:11) Finish building module.
Processing cell: gf180mcu_osu_sc_12T_xnor2_1
WARNING (LIB-519): (char_library): The pin 'A0' is not defined for cell 'gf180mcu_osu_sc_12T_xnor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'A1' is not defined for cell 'gf180mcu_osu_sc_12T_xnor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'C' is not defined for cell 'gf180mcu_osu_sc_12T_xnor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'CLK' is not defined for cell 'gf180mcu_osu_sc_12T_xnor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'CLKN' is not defined for cell 'gf180mcu_osu_sc_12T_xnor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'D' is not defined for cell 'gf180mcu_osu_sc_12T_xnor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'Q' is not defined for cell 'gf180mcu_osu_sc_12T_xnor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'QN' is not defined for cell 'gf180mcu_osu_sc_12T_xnor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'RN' is not defined for cell 'gf180mcu_osu_sc_12T_xnor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
WARNING (LIB-519): (char_library): The pin 'SN' is not defined for cell 'gf180mcu_osu_sc_12T_xnor2_1'. Check the netlist and make sure it is consistent with 'define_cell' command.
(Aug  1 14:53:11) Finish building module.
---------- Entering compute template index ------------ Aug  1 14:53:11
Aug  1 14:53:11 Determining template indices...
.
Minimum transition index for the library: 3.68084e-11 sec
Maximum transition index for the library: 1e-08 sec
Minimum output capacitance index for the library: 3.44538e-15 F
Aug  1 14:53:22 Autoindex finished.
---------- Exiting compute template index ------------ Aug  1 14:53:22
  MEM=421 MB
  MEM=421 MB
(Aug  1 14:53:22) Generating vectors: gf180mcu_osu_sc_12T_and2_1
(Aug  1 14:53:22) Generating vectors: gf180mcu_osu_sc_12T_aoi21_1
(Aug  1 14:53:22) Generating vectors: gf180mcu_osu_sc_12T_dff_1
Constraint_map: Cell: gf180mcu_osu_sc_12T_dff_1; Type: min_pulse_width; Constraint: fall_constraint; Pin: CLK; Related: CLK; probe:CLK->Q; criteria: degradation
Constraint_map: Cell: gf180mcu_osu_sc_12T_dff_1; Type: min_pulse_width; Constraint: rise_constraint; Pin: CLK; Related: CLK; probe:CLK->Q; criteria: degradation
(Aug  1 14:53:22) Generating vectors: gf180mcu_osu_sc_12T_dffn_1
Constraint_map: Cell: gf180mcu_osu_sc_12T_dffn_1; Type: min_pulse_width; Constraint: fall_constraint; Pin: CLKN; Related: CLKN; probe:CLKN->Q; criteria: degradation
Constraint_map: Cell: gf180mcu_osu_sc_12T_dffn_1; Type: min_pulse_width; Constraint: rise_constraint; Pin: CLKN; Related: CLKN; probe:CLKN->Q; criteria: degradation
(Aug  1 14:53:22) Generating vectors: gf180mcu_osu_sc_12T_dffsr_1
INFO (LIB-10032): (cell: 'gf180mcu_osu_sc_12T_dffsr_1', pin:  'RN', related_pin: 'CLK', when: '(D * !SN)', type: 'recovery_falling', table: 'rise_constraint'): output pin Q is chosen as related_output_pin.
INFO (LIB-10032): (cell: 'gf180mcu_osu_sc_12T_dffsr_1', pin:  'RN', related_pin: 'CLK', when: '(!D * !SN)', type: 'recovery_falling', table: 'rise_constraint'): output pin Q is chosen as related_output_pin.
INFO (LIB-10032): (cell: 'gf180mcu_osu_sc_12T_dffsr_1', pin:  'RN', related_pin: 'CLK', when: '', type: 'recovery_falling', table: 'rise_constraint'): output pin Q is chosen as related_output_pin.
INFO (LIB-10032): (cell: 'gf180mcu_osu_sc_12T_dffsr_1', pin:  'RN', related_pin: 'SN', when: 'CLK', type: 'non_seq_setup_rising', table: 'rise_constraint'): output pin Q is chosen as related_output_pin.
INFO (LIB-10032): (cell: 'gf180mcu_osu_sc_12T_dffsr_1', pin:  'RN', related_pin: 'SN', when: '!CLK', type: 'non_seq_setup_rising', table: 'rise_constraint'): output pin Q is chosen as related_output_pin.
INFO (LIB-10032): (cell: 'gf180mcu_osu_sc_12T_dffsr_1', pin:  'RN', related_pin: 'SN', when: '', type: 'non_seq_setup_rising', table: 'rise_constraint'): output pin Q is chosen as related_output_pin.
INFO (LIB-10032): (cell: 'gf180mcu_osu_sc_12T_dffsr_1', pin:  'RN', related_pin: 'SN', when: 'CLK', type: 'non_seq_hold_rising', table: 'rise_constraint'): output pin Q is chosen as related_output_pin.
INFO (LIB-10032): (cell: 'gf180mcu_osu_sc_12T_dffsr_1', pin:  'RN', related_pin: 'SN', when: '!CLK', type: 'non_seq_hold_rising', table: 'rise_constraint'): output pin Q is chosen as related_output_pin.
INFO (LIB-10032): (cell: 'gf180mcu_osu_sc_12T_dffsr_1', pin:  'RN', related_pin: 'SN', when: '', type: 'non_seq_hold_rising', table: 'rise_constraint'): output pin Q is chosen as related_output_pin.
INFO (LIB-10032): (cell: 'gf180mcu_osu_sc_12T_dffsr_1', pin:  'SN', related_pin: 'CLK', when: '(!D * RN)', type: 'recovery_falling', table: 'fall_constraint'): output pin Q is chosen as related_output_pin.
INFO (LIB-10032): (cell: 'gf180mcu_osu_sc_12T_dffsr_1', pin:  'SN', related_pin: 'RN', when: 'D', type: 'non_seq_setup_rising', table: 'rise_constraint'): output pin Q is chosen as related_output_pin.
INFO (LIB-10032): (cell: 'gf180mcu_osu_sc_12T_dffsr_1', pin:  'SN', related_pin: 'RN', when: '(CLK * !D)', type: 'non_seq_setup_rising', table: 'rise_constraint'): output pin Q is chosen as related_output_pin.
INFO (LIB-10032): (cell: 'gf180mcu_osu_sc_12T_dffsr_1', pin:  'SN', related_pin: 'RN', when: '', type: 'non_seq_setup_rising', table: 'rise_constraint'): output pin Q is chosen as related_output_pin.
INFO (LIB-10032): (cell: 'gf180mcu_osu_sc_12T_dffsr_1', pin:  'SN', related_pin: 'RN', when: 'D', type: 'non_seq_hold_rising', table: 'rise_constraint'): output pin Q is chosen as related_output_pin.
INFO (LIB-10032): (cell: 'gf180mcu_osu_sc_12T_dffsr_1', pin:  'SN', related_pin: 'RN', when: '(CLK * !D)', type: 'non_seq_hold_rising', table: 'rise_constraint'): output pin Q is chosen as related_output_pin.
INFO (LIB-10032): (cell: 'gf180mcu_osu_sc_12T_dffsr_1', pin:  'SN', related_pin: 'RN', when: '', type: 'non_seq_hold_rising', table: 'rise_constraint'): output pin Q is chosen as related_output_pin.
Constraint_map: Cell: gf180mcu_osu_sc_12T_dffsr_1; Type: min_pulse_width; Constraint: fall_constraint; Pin: CLK; Related: CLK; probe:CLK->Q; criteria: degradation
Constraint_map: Cell: gf180mcu_osu_sc_12T_dffsr_1; Type: min_pulse_width; Constraint: rise_constraint; Pin: CLK; Related: CLK; probe:CLK->Q; criteria: degradation
Constraint_map: Cell: gf180mcu_osu_sc_12T_dffsr_1; Type: non_seq_hold_rising; Constraint: rise_constraint; Pin: RN; Related: SN; probe:a_n40_106; criteria: pass/fail
Constraint_map: Cell: gf180mcu_osu_sc_12T_dffsr_1; Type: non_seq_hold_rising; Constraint: rise_constraint; Pin: SN; Related: RN; probe:a_114_16; criteria: pass/fail
Constraint_map: Cell: gf180mcu_osu_sc_12T_dffsr_1; Type: non_seq_setup_rising; Constraint: rise_constraint; Pin: RN; Related: SN; probe:RN->a_n40_106; criteria: degradation
Constraint_map: Cell: gf180mcu_osu_sc_12T_dffsr_1; Type: non_seq_setup_rising; Constraint: rise_constraint; Pin: SN; Related: RN; probe:SN->a_114_16; criteria: degradation
Constraint_map: Cell: gf180mcu_osu_sc_12T_dffsr_1; Type: recovery_falling; Constraint: fall_constraint; Pin: SN; Related: CLK; probe:a_114_16; criteria: pass/fail
Constraint_map: Cell: gf180mcu_osu_sc_12T_dffsr_1; Type: recovery_falling; Constraint: rise_constraint; Pin: RN; Related: CLK; probe:a_114_16; criteria: pass/fail
(Aug  1 14:53:22) Generating vectors: gf180mcu_osu_sc_12T_inv_1
(Aug  1 14:53:22) Generating vectors: gf180mcu_osu_sc_12T_nand2_1
(Aug  1 14:53:22) Generating vectors: gf180mcu_osu_sc_12T_nor2_1
(Aug  1 14:53:22) Generating vectors: gf180mcu_osu_sc_12T_oai21_1
(Aug  1 14:53:22) Generating vectors: gf180mcu_osu_sc_12T_or2_1
(Aug  1 14:53:22) Generating vectors: gf180mcu_osu_sc_12T_xnor2_1
  MEM=426 MB

Aug  1 14:53:22 Thread 31: Cell=gf180mcu_osu_sc_12T_dffsr_1 (1%) Pin=Q    Related=QN   combinational  rise_transition 
Aug  1 14:53:23 Thread 0: Cell=gf180mcu_osu_sc_12T_dffsr_1 (3%) Pin=Q    Related=CLK  combinational  rise_transition 
Aug  1 14:53:33 Thread 1: Cell=gf180mcu_osu_sc_12T_dffsr_1 (4%) Pin=Q    Related=CLK  combinational  rise_transition 
Aug  1 14:53:33 Thread 2: Cell=gf180mcu_osu_sc_12T_dffsr_1 (7%) Pin=Q    Related=CLK  combinational  rise_transition 
Aug  1 14:53:33 Thread 4: Cell=gf180mcu_osu_sc_12T_dffsr_1 (9%) Pin=Q    Related=QN   combinational  fall_transition 
Aug  1 14:53:33 Thread 6: Cell=gf180mcu_osu_sc_12T_dffsr_1 (10%) Pin=Q    Related=CLK  combinational  fall_transition 
Aug  1 14:53:33 Thread 5: Cell=gf180mcu_osu_sc_12T_dffsr_1 (12%) Pin=Q    Related=CLK  combinational  fall_transition 
Aug  1 14:53:33 Thread 3: Cell=gf180mcu_osu_sc_12T_dffsr_1 (15%) Pin=Q    Related=CLK  combinational  fall_transition 
Aug  1 14:53:33 Thread 7: Cell=gf180mcu_osu_sc_12T_dffsr_1 (17%) Pin=QN   Related=CLK  combinational  rise_transition 
Aug  1 14:53:33 Thread 9: Cell=gf180mcu_osu_sc_12T_dffsr_1 (19%) Pin=QN   Related=CLK  combinational  rise_transition 
Aug  1 14:53:33 Thread 8: Cell=gf180mcu_osu_sc_12T_dffsr_1 (22%) Pin=QN   Related=CLK  combinational  rise_transition 
Aug  1 14:53:33 Thread 10: Cell=gf180mcu_osu_sc_12T_dffsr_1 (23%) Pin=QN   Related=CLK  combinational  fall_transition 
Aug  1 14:53:33 Thread 11: Cell=gf180mcu_osu_sc_12T_dffsr_1 (25%) Pin=QN   Related=CLK  combinational  fall_transition 
Aug  1 14:53:33 Thread 13: Cell=gf180mcu_osu_sc_12T_dffsr_1 (28%) Pin=QN   Related=CLK  combinational  fall_transition 
Aug  1 14:53:33 Thread 12: Cell=gf180mcu_osu_sc_12T_dffsr_1 (28%) Pin=D    Related=     rising_edge    rise_power     
Aug  1 14:53:33 Thread 14: Cell=gf180mcu_osu_sc_12T_dffsr_1 (29%) Pin=D    Related=     falling_edge   fall_power     
Aug  1 14:53:33 Thread 15: Cell=gf180mcu_osu_sc_12T_dffsr_1 (31%) Pin=RN   Related=CLK  recovery_falling rise_constraint 
Aug  1 14:53:33 Thread 17: Cell=gf180mcu_osu_sc_12T_dffsr_1 (32%) Pin=RN   Related=CLK  recovery_falling rise_constraint 
Aug  1 14:53:33 Thread 18: Cell=gf180mcu_osu_sc_12T_dffsr_1 (36%) Pin=RN   Related=CLK  recovery_falling rise_constraint 
Aug  1 14:53:33 Thread 16: Cell=gf180mcu_osu_sc_12T_dffsr_1 (40%) Pin=RN   Related=SN   non_seq_setup_rising rise_constraint 
Aug  1 14:53:33 Thread 19: Cell=gf180mcu_osu_sc_12T_dffsr_1 (44%) Pin=RN   Related=SN   non_seq_setup_rising rise_constraint 
Aug  1 14:53:33 Thread 22: Cell=gf180mcu_osu_sc_12T_dffsr_1 (50%) Pin=RN   Related=SN   non_seq_setup_rising rise_constraint 
Aug  1 14:53:33 Thread 20: Cell=gf180mcu_osu_sc_12T_dffsr_1 (54%) Pin=RN   Related=SN   non_seq_hold_rising rise_constraint 
Aug  1 14:53:33 Thread 23: Cell=gf180mcu_osu_sc_12T_dffsr_1 (58%) Pin=RN   Related=SN   non_seq_hold_rising rise_constraint 
Aug  1 14:53:33 Thread 21: Cell=gf180mcu_osu_sc_12T_dffsr_1 (65%) Pin=RN   Related=SN   non_seq_hold_rising rise_constraint 
Aug  1 14:53:33 Thread 26: Cell=gf180mcu_osu_sc_12T_dffsr_1 (65%) Pin=RN   Related=     rising_edge    rise_power     
Aug  1 14:53:33 Thread 24: Cell=gf180mcu_osu_sc_12T_dffsr_1 (66%) Pin=RN   Related=     falling_edge   fall_power     
Aug  1 14:53:33 Thread 27: Cell=gf180mcu_osu_sc_12T_dffsr_1 (66%) Pin=RN   Related=     rising_edge    rise_power     
Aug  1 14:53:33 Thread 25: Cell=gf180mcu_osu_sc_12T_dffsr_1 (66%) Pin=RN   Related=     falling_edge   fall_power     
Aug  1 14:53:33 Thread 29: Cell=gf180mcu_osu_sc_12T_dffsr_1 (67%) Pin=RN   Related=     rising_edge    rise_power     
Aug  1 14:53:33 Thread 28: Cell=gf180mcu_osu_sc_12T_dffsr_1 (67%) Pin=RN   Related=     falling_edge   fall_power     
Aug  1 14:53:33 Thread 30: Cell=gf180mcu_osu_sc_12T_dffsr_1 (68%) Pin=RN   Related=     rising_edge    rise_power     
Aug  1 14:53:33 Thread 3: Cell=gf180mcu_osu_sc_12T_dffsr_1 (69%) Pin=SN   Related=CLK  recovery_falling fall_constraint 
Aug  1 14:53:33 Thread 2: Cell=gf180mcu_osu_sc_12T_dffsr_1 (71%) Pin=SN   Related=RN   non_seq_setup_rising rise_constraint 
Aug  1 14:53:33 Thread 18: Cell=gf180mcu_osu_sc_12T_dffsr_1 (73%) Pin=SN   Related=RN   non_seq_setup_rising rise_constraint 
Aug  1 14:53:33 Thread 8: Cell=gf180mcu_osu_sc_12T_dffsr_1 (76%) Pin=SN   Related=RN   non_seq_setup_rising rise_constraint 
Aug  1 14:53:33 Thread 13: Cell=gf180mcu_osu_sc_12T_dffsr_1 (78%) Pin=SN   Related=RN   non_seq_hold_rising rise_constraint 
Aug  1 14:53:33 Thread 8: Cell=gf180mcu_osu_sc_12T_dffsr_1 (80%) Pin=SN   Related=RN   non_seq_hold_rising rise_constraint 
WARNING (LIB-970): The search bounds may be too small for an accurate solution of arc cell:'gf180mcu_osu_sc_12T_dffsr_1', r_pin:'RN', r_pin dir:'r', pin:'SN', pin dir:'r', type:'non_seq_setup_rising rise_constraint' when: D. Set constraint_search_bound_estimation_mode=3, set constraint_search_bound to increase the range, and rerun.
WARNING (LIB-970): The search bounds may be too small for an accurate solution of arc cell:'gf180mcu_osu_sc_12T_dffsr_1', r_pin:'RN', r_pin dir:'r', pin:'SN', pin dir:'r', type:'non_seq_setup_rising rise_constraint' when: D. Set constraint_search_bound_estimation_mode=3, set constraint_search_bound to increase the range, and rerun.
WARNING (LIB-426): (char_library): Spectre simulation (Thread 2) for arc (cell 'gf180mcu_osu_sc_12T_dffsr_1', pin 'SN', related_pin 'RN', when 'D') failed to complete after 1 tries. The arc has been marked as 'failed'. Check the simulation log in deck directory to debug the issue (see 'extsim_deck_dir', 'extsim_save_passed', 'extsim_save_failed').
WARNING (LIB-970): The search bounds may be too small for an accurate solution of arc cell:'gf180mcu_osu_sc_12T_dffsr_1', r_pin:'RN', r_pin dir:'r', pin:'SN', pin dir:'r', type:'non_seq_setup_rising rise_constraint' when: (CLK * !D). Set constraint_search_bound_estimation_mode=3, set constraint_search_bound to increase the range, and rerun.
WARNING (LIB-970): The search bounds may be too small for an accurate solution of arc cell:'gf180mcu_osu_sc_12T_dffsr_1', r_pin:'RN', r_pin dir:'r', pin:'SN', pin dir:'r', type:'non_seq_setup_rising rise_constraint' when: (CLK * !D). Set constraint_search_bound_estimation_mode=3, set constraint_search_bound to increase the range, and rerun.
WARNING (LIB-426): (char_library): Spectre simulation (Thread 18) for arc (cell 'gf180mcu_osu_sc_12T_dffsr_1', pin 'SN', related_pin 'RN', when '(CLK * !D)') failed to complete after 1 tries. The arc has been marked as 'failed'. Check the simulation log in deck directory to debug the issue (see 'extsim_deck_dir', 'extsim_save_passed', 'extsim_save_failed').
INFO (LIB-425): (char_library): Restarting Spectre simulation (Thread 2) for arc (cell 'gf180mcu_osu_sc_12T_dffsr_1', pin 'SN', related_pin 'RN', when 'D') at /import/yukari1/lrburle/OSU_180/char/liberate/altos.yukari.ecen.okstate.edu.T20220801145308507664S0062723.2.
INFO (LIB-425): (char_library): Restarting Spectre simulation (Thread 18) for arc (cell 'gf180mcu_osu_sc_12T_dffsr_1', pin 'SN', related_pin 'RN', when '(CLK * !D)') at /import/yukari1/lrburle/OSU_180/char/liberate/altos.yukari.ecen.okstate.edu.T20220801145308507664S0062723.18.
Aug  1 14:53:35 Thread 31: Cell=gf180mcu_osu_sc_12T_dffsr_1 (83%) Pin=SN   Related=RN   non_seq_hold_rising rise_constraint 
Aug  1 14:58:56 Thread 23: Cell=gf180mcu_osu_sc_12T_dffsr_1 (83%) Pin=SN   Related=     rising_edge    rise_power     
Aug  1 14:58:56 Thread 17: Cell=gf180mcu_osu_sc_12T_dffsr_1 (84%) Pin=SN   Related=     falling_edge   fall_power     
Aug  1 14:58:56 Thread 27: Cell=gf180mcu_osu_sc_12T_dffsr_1 (84%) Pin=SN   Related=     rising_edge    rise_power     
Aug  1 14:58:56 Thread 29: Cell=gf180mcu_osu_sc_12T_dffsr_1 (85%) Pin=SN   Related=     falling_edge   fall_power     
Aug  1 14:58:56 Thread 20: Cell=gf180mcu_osu_sc_12T_dffsr_1 (85%) Pin=SN   Related=     rising_edge    rise_power     
Aug  1 14:58:56 Thread 19: Cell=gf180mcu_osu_sc_12T_dffsr_1 (86%) Pin=SN   Related=     falling_edge   fall_power     
Aug  1 14:58:56 Thread 22: Cell=gf180mcu_osu_sc_12T_dffsr_1 (86%) Pin=SN   Related=     falling_edge   fall_power     
Aug  1 14:58:56 Thread 25: Cell=gf180mcu_osu_sc_12T_dffsr_1 (94%) Pin=CLK  Related=CLK  min_pulse_width fall_constraint 
Aug  1 14:58:56 Thread 16: Cell=gf180mcu_osu_sc_12T_dffsr_1 (100%) Pin=CLK  Related=CLK  min_pulse_width rise_constraint 
Aug  1 14:58:56 Thread 24: Cell=gf180mcu_osu_sc_12T_dffsr_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 14:58:56 Thread 21: Cell=gf180mcu_osu_sc_12T_dffsr_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 14:58:56 Thread 2: Cell=gf180mcu_osu_sc_12T_dffsr_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 14:58:56 Thread 3: Cell=gf180mcu_osu_sc_12T_dffsr_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 14:58:56 Thread 30: Cell=gf180mcu_osu_sc_12T_dffsr_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 14:58:56 Thread 26: Cell=gf180mcu_osu_sc_12T_dffsr_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 14:58:56 Thread 14: Cell=gf180mcu_osu_sc_12T_dffsr_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 14:58:56 Thread 18: Cell=gf180mcu_osu_sc_12T_dffsr_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 14:58:56 Thread 11: Cell=gf180mcu_osu_sc_12T_dffsr_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 14:58:56 Thread 4: Cell=gf180mcu_osu_sc_12T_dffsr_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 14:58:56 Thread 5: Cell=gf180mcu_osu_sc_12T_dffsr_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 14:58:56 Thread 1: Cell=gf180mcu_osu_sc_12T_dffsr_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 14:58:56 Thread 7: Cell=gf180mcu_osu_sc_12T_dffsr_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 14:58:56 Thread 13: Cell=gf180mcu_osu_sc_12T_dff_1 (8%) Pin=Q    Related=QN   combinational  rise_transition 
Aug  1 14:58:56 Thread 12: Cell=gf180mcu_osu_sc_12T_dff_1 (18%) Pin=Q    Related=CLK  combinational  rise_transition 
Aug  1 14:58:56 Thread 9: Cell=gf180mcu_osu_sc_12T_dff_1 (28%) Pin=Q    Related=QN   combinational  fall_transition 
Aug  1 14:58:56 Thread 6: Cell=gf180mcu_osu_sc_12T_dff_1 (39%) Pin=Q    Related=CLK  combinational  fall_transition 
Aug  1 14:58:56 Thread 8: Cell=gf180mcu_osu_sc_12T_dff_1 (50%) Pin=QN   Related=CLK  combinational  rise_transition 
Aug  1 14:58:56 Thread 0: Cell=gf180mcu_osu_sc_12T_dff_1 (59%) Pin=QN   Related=CLK  combinational  fall_transition 
Aug  1 14:58:56 Thread 28: Cell=gf180mcu_osu_sc_12T_dff_1 (62%) Pin=D    Related=     rising_edge    rise_power     
Aug  1 14:58:56 Thread 15: Cell=gf180mcu_osu_sc_12T_dff_1 (64%) Pin=D    Related=     falling_edge   fall_power     
Aug  1 14:58:56 Thread 31: Cell=gf180mcu_osu_sc_12T_dff_1 (85%) Pin=CLK  Related=CLK  min_pulse_width fall_constraint 
Aug  1 14:58:56 Thread 23: Cell=gf180mcu_osu_sc_12T_dff_1 (100%) Pin=CLK  Related=CLK  min_pulse_width rise_constraint 
Aug  1 15:01:12 Thread 28: Cell=gf180mcu_osu_sc_12T_dff_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:01:12 Thread 20: Cell=gf180mcu_osu_sc_12T_dff_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:01:12 Thread 27: Cell=gf180mcu_osu_sc_12T_dff_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:01:12 Thread 29: Cell=gf180mcu_osu_sc_12T_dff_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:01:12 Thread 19: Cell=gf180mcu_osu_sc_12T_dffn_1 (8%) Pin=Q    Related=QN   combinational  rise_transition 
Aug  1 15:01:12 Thread 15: Cell=gf180mcu_osu_sc_12T_dffn_1 (18%) Pin=Q    Related=CLKN combinational  rise_transition 
Aug  1 15:01:12 Thread 22: Cell=gf180mcu_osu_sc_12T_dffn_1 (28%) Pin=Q    Related=QN   combinational  fall_transition 
Aug  1 15:01:12 Thread 17: Cell=gf180mcu_osu_sc_12T_dffn_1 (39%) Pin=Q    Related=CLKN combinational  fall_transition 
Aug  1 15:01:12 Thread 31: Cell=gf180mcu_osu_sc_12T_dffn_1 (50%) Pin=QN   Related=CLKN combinational  rise_transition 
Aug  1 15:01:12 Thread 16: Cell=gf180mcu_osu_sc_12T_dffn_1 (59%) Pin=QN   Related=CLKN combinational  fall_transition 
Aug  1 15:01:12 Thread 13: Cell=gf180mcu_osu_sc_12T_dffn_1 (62%) Pin=D    Related=     rising_edge    rise_power     
Aug  1 15:01:12 Thread 25: Cell=gf180mcu_osu_sc_12T_dffn_1 (64%) Pin=D    Related=     falling_edge   fall_power     
Aug  1 15:01:12 Thread 12: Cell=gf180mcu_osu_sc_12T_dffn_1 (85%) Pin=CLKN Related=CLKN min_pulse_width fall_constraint 
Aug  1 15:01:12 Thread 9: Cell=gf180mcu_osu_sc_12T_dffn_1 (100%) Pin=CLKN Related=CLKN min_pulse_width rise_constraint 
Aug  1 15:01:12 Thread 0: Cell=gf180mcu_osu_sc_12T_dffn_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:01:12 Thread 8: Cell=gf180mcu_osu_sc_12T_dffn_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:01:12 Thread 10: Cell=gf180mcu_osu_sc_12T_dffn_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:01:12 Thread 6: Cell=gf180mcu_osu_sc_12T_dffn_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:01:12 Thread 5: Cell=gf180mcu_osu_sc_12T_xnor2_1 (12%) Pin=Y    Related=A    combinational  rise_transition 
Aug  1 15:01:12 Thread 3: Cell=gf180mcu_osu_sc_12T_xnor2_1 (25%) Pin=Y    Related=A    combinational  rise_transition 
Aug  1 15:01:12 Thread 26: Cell=gf180mcu_osu_sc_12T_xnor2_1 (37%) Pin=Y    Related=B    combinational  rise_transition 
Aug  1 15:01:12 Thread 30: Cell=gf180mcu_osu_sc_12T_xnor2_1 (50%) Pin=Y    Related=B    combinational  rise_transition 
Aug  1 15:01:12 Thread 1: Cell=gf180mcu_osu_sc_12T_xnor2_1 (62%) Pin=Y    Related=A    combinational  fall_transition 
Aug  1 15:01:12 Thread 14: Cell=gf180mcu_osu_sc_12T_xnor2_1 (75%) Pin=Y    Related=A    combinational  fall_transition 
Aug  1 15:01:12 Thread 7: Cell=gf180mcu_osu_sc_12T_xnor2_1 (87%) Pin=Y    Related=B    combinational  fall_transition 
Aug  1 15:01:12 Thread 2: Cell=gf180mcu_osu_sc_12T_xnor2_1 (100%) Pin=Y    Related=B    combinational  fall_transition 
Aug  1 15:01:12 Thread 18: Cell=gf180mcu_osu_sc_12T_xnor2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:01:12 Thread 24: Cell=gf180mcu_osu_sc_12T_xnor2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:01:12 Thread 4: Cell=gf180mcu_osu_sc_12T_xnor2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:01:12 Thread 21: Cell=gf180mcu_osu_sc_12T_xnor2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:01:12 Thread 21: Cell=gf180mcu_osu_sc_12T_aoi21_1 (6%) Pin=Y    Related=A0   combinational  rise_transition 
Performance statistics for gf180mcu_osu_sc_12T_dffsr_1: Spectre cpu time = 60.5 seconds, total cpu time = 145.1 seconds, wall clock time = 482.0 seconds.
ERROR (LIB-304): (char_library): Constraint search for arc gf180mcu_osu_sc_12T_dffsr_1, RN, r, SN, r, non_seq_setup_rising rise_constraint D probe=a_114_16 failed.  This cell is now marked as failed and should not be used.  Modify your define_arc command and rerun.
ERROR (LIB-304): (char_library): Constraint search for arc gf180mcu_osu_sc_12T_dffsr_1, RN, r, SN, r, non_seq_setup_rising rise_constraint (CLK * !D) probe=a_114_16 failed.  This cell is now marked as failed and should not be used.  Modify your define_arc command and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffsr_1, pin=Q, r_pin=CLK, when=(RN * SN), combinational, rise_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffsr_1, pin=Q, r_pin=CLK, when=(RN * SN), combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffsr_1, pin=Q, r_pin=CLK, when=(D * RN * !SN) + (D * !RN) + (!D * !RN), combinational, rise_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffsr_1, pin=Q, r_pin=CLK, when=(D * RN * !SN) + (D * !RN) + (!D * !RN), combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffsr_1, pin=QN, r_pin=CLK, when=(RN * SN), combinational, rise_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffsr_1, pin=QN, r_pin=CLK, when=(RN * SN), combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffsr_1, pin=QN, r_pin=CLK, when=(D * RN * !SN) + (D * !RN) + (!D * !RN), combinational, rise_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffsr_1, pin=QN, r_pin=CLK, when=(D * RN * !SN) + (D * !RN) + (!D * !RN), combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffsr_1, pin=RN, r_pin=, when=(CLK * SN), rising_edge, > are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffsr_1, pin=RN, r_pin=, when=(CLK * SN), falling_edge, > are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffsr_1, pin=RN, r_pin=, when=(CLK * !SN), rising_edge, > are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffsr_1, pin=RN, r_pin=, when=(CLK * !SN), falling_edge, > are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffsr_1, pin=SN, r_pin=, when=(CLK * RN), rising_edge, > are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffsr_1, pin=SN, r_pin=, when=(CLK * RN), falling_edge, > are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffsr_1, pin=SN, r_pin=, when=(CLK * !RN), rising_edge, > are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffsr_1, pin=SN, r_pin=, when=(CLK * !RN), falling_edge, > are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffsr_1, pin=SN, r_pin=, when=(!CLK * !RN), rising_edge, > are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
ERROR (LIB-52): The constraint search failed to find a solution within the search range for arc of cell:'gf180mcu_osu_sc_12T_dffsr_1', r_pin:'CLK', r_pin dir:'f', pin:'RN', pin dir:'r', type:'recovery_falling rise_constraint' when: (D * !SN), GLITCH_PROBE. This cell will be marked as failed and the constraint data will be set to: 1.0 (see constraint_failed_value). To debug, save and review the simulation results for deck: 'recover_17' using 'extsim_save_passed' and 'extsim_save_failed'. Possible causes include: 'constraint_glitch_peak' too small; 'constraint_check_final_state_threshold' too large; estimated search range too small (see constraint_search_bound). Modify the constraint parameters and rerun.
ERROR (LIB-52): The constraint search failed to find a solution within the search range for arc of cell:'gf180mcu_osu_sc_12T_dffsr_1', r_pin:'CLK', r_pin dir:'f', pin:'RN', pin dir:'r', type:'recovery_falling rise_constraint' when: (!D * !SN), GLITCH_PROBE. This cell will be marked as failed and the constraint data will be set to: 1.0 (see constraint_failed_value). To debug, save and review the simulation results for deck: 'recover_18' using 'extsim_save_passed' and 'extsim_save_failed'. Possible causes include: 'constraint_glitch_peak' too small; 'constraint_check_final_state_threshold' too large; estimated search range too small (see constraint_search_bound). Modify the constraint parameters and rerun.
ERROR (LIB-52): The constraint search failed to find a solution within the search range for arc of cell:'gf180mcu_osu_sc_12T_dffsr_1', r_pin:'CLK', r_pin dir:'f', pin:'SN', pin dir:'f', type:'recovery_falling fall_constraint' when: (!D * RN), GLITCH_PROBE. This cell will be marked as failed and the constraint data will be set to: 1.0 (see constraint_failed_value). To debug, save and review the simulation results for deck: 'recover_33' using 'extsim_save_passed' and 'extsim_save_failed'. Possible causes include: 'constraint_glitch_peak' too small; 'constraint_check_final_state_threshold' too large; estimated search range too small (see constraint_search_bound). Modify the constraint parameters and rerun.
ERROR (LIB-52): The constraint search failed to find a solution within the search range for arc of cell:'gf180mcu_osu_sc_12T_dffsr_1', r_pin:'RN', r_pin dir:'r', pin:'SN', pin dir:'r', type:'non_seq_setup_rising rise_constraint' when: D. This cell will be marked as failed and the constraint data will be set to: 1.0 (see constraint_failed_value). To debug, save and review the simulation results for deck: 'non_seq_setup_34' using 'extsim_save_passed' and 'extsim_save_failed'. Possible causes include: 'constraint_delay_degrade' too large; 'constraint_delay_degrade_abstol' too large; 'constraint_check_final_state_threshold' too large; estimated search range too small (see constraint_search_bound). Modify the constraint parameters and rerun.
ERROR (LIB-52): The constraint search failed to find a solution within the search range for arc of cell:'gf180mcu_osu_sc_12T_dffsr_1', r_pin:'RN', r_pin dir:'r', pin:'SN', pin dir:'r', type:'non_seq_setup_rising rise_constraint' when: (CLK * !D). This cell will be marked as failed and the constraint data will be set to: 1.0 (see constraint_failed_value). To debug, save and review the simulation results for deck: 'non_seq_setup_35' using 'extsim_save_passed' and 'extsim_save_failed'. Possible causes include: 'constraint_delay_degrade' too large; 'constraint_delay_degrade_abstol' too large; 'constraint_check_final_state_threshold' too large; estimated search range too small (see constraint_search_bound). Modify the constraint parameters and rerun.
ERROR (LIB-52): The constraint search failed to find a solution within the search range for arc of cell:'gf180mcu_osu_sc_12T_dffsr_1', r_pin:'RN', r_pin dir:'r', pin:'SN', pin dir:'r', type:'non_seq_hold_rising rise_constraint' when: D, GLITCH_PROBE. This cell will be marked as failed and the constraint data will be set to: 1.0 (see constraint_failed_value). To debug, save and review the simulation results for deck: 'non_seq_hold_37' using 'extsim_save_passed' and 'extsim_save_failed'. Possible causes include: 'constraint_glitch_peak' too small; 'constraint_check_final_state_threshold' too large; estimated search range too small (see constraint_search_bound). Modify the constraint parameters and rerun.
ERROR (LIB-52): The constraint search failed to find a solution within the search range for arc of cell:'gf180mcu_osu_sc_12T_dffsr_1', r_pin:'RN', r_pin dir:'r', pin:'SN', pin dir:'r', type:'non_seq_hold_rising rise_constraint' when: (CLK * !D), GLITCH_PROBE. This cell will be marked as failed and the constraint data will be set to: 1.0 (see constraint_failed_value). To debug, save and review the simulation results for deck: 'non_seq_hold_38' using 'extsim_save_passed' and 'extsim_save_failed'. Possible causes include: 'constraint_glitch_peak' too small; 'constraint_check_final_state_threshold' too large; estimated search range too small (see constraint_search_bound). Modify the constraint parameters and rerun.
Aug  1 15:01:33 Thread 24: Cell=gf180mcu_osu_sc_12T_aoi21_1 (13%) Pin=Y    Related=A1   combinational  rise_transition 
Performance statistics for gf180mcu_osu_sc_12T_dff_1: Spectre cpu time = 9.5 seconds, total cpu time = 23.8 seconds, wall clock time = 104.0 seconds.
Aug  1 15:03:59 Thread 18: Cell=gf180mcu_osu_sc_12T_aoi21_1 (20%) Pin=Y    Related=B    combinational  rise_transition 
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dff_1, pin=Q, r_pin=CLK, when=, combinational, rise_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dff_1, pin=Q, r_pin=CLK, when=, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dff_1, pin=QN, r_pin=CLK, when=, combinational, rise_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dff_1, pin=QN, r_pin=CLK, when=, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
Aug  1 15:04:09 Thread 4: Cell=gf180mcu_osu_sc_12T_aoi21_1 (27%) Pin=Y    Related=B    combinational  rise_transition 
Performance statistics for gf180mcu_osu_sc_12T_xnor2_1: Spectre cpu time = 2.3 seconds, total cpu time = 13.6 seconds, wall clock time = 73.0 seconds.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_xnor2_1, pin=Y, r_pin=A, when=B, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_xnor2_1, pin=Y, r_pin=A, when=!B, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_xnor2_1, pin=Y, r_pin=B, when=A, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_xnor2_1, pin=Y, r_pin=B, when=!A, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
Aug  1 15:04:20 Thread 11: Cell=gf180mcu_osu_sc_12T_aoi21_1 (34%) Pin=Y    Related=B    combinational  rise_transition 
Performance statistics for gf180mcu_osu_sc_12T_dffn_1: Spectre cpu time = 9.3 seconds, total cpu time = 22.8 seconds, wall clock time = 11.0 seconds.
Aug  1 15:04:30 Thread 13: Cell=gf180mcu_osu_sc_12T_aoi21_1 (43%) Pin=Y    Related=B    combinational  rise_transition 
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffn_1, pin=Q, r_pin=CLKN, when=, combinational, rise_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffn_1, pin=Q, r_pin=CLKN, when=, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffn_1, pin=QN, r_pin=CLKN, when=, combinational, rise_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_dffn_1, pin=QN, r_pin=CLKN, when=, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
Aug  1 15:04:41 Thread 25: Cell=gf180mcu_osu_sc_12T_aoi21_1 (50%) Pin=Y    Related=A0   combinational  fall_transition 
Aug  1 15:04:51 Thread 23: Cell=gf180mcu_osu_sc_12T_aoi21_1 (56%) Pin=Y    Related=A1   combinational  fall_transition 
Aug  1 15:04:51 Thread 9: Cell=gf180mcu_osu_sc_12T_aoi21_1 (63%) Pin=Y    Related=B    combinational  fall_transition 
Aug  1 15:04:51 Thread 12: Cell=gf180mcu_osu_sc_12T_aoi21_1 (70%) Pin=Y    Related=B    combinational  fall_transition 
Aug  1 15:04:51 Thread 19: Cell=gf180mcu_osu_sc_12T_aoi21_1 (77%) Pin=Y    Related=B    combinational  fall_transition 
Aug  1 15:04:51 Thread 22: Cell=gf180mcu_osu_sc_12T_aoi21_1 (86%) Pin=Y    Related=B    combinational  fall_transition 
Aug  1 15:04:51 Thread 16: Cell=gf180mcu_osu_sc_12T_aoi21_1 (87%) Pin=A0   Related=     rising_edge    rise_power     
Aug  1 15:04:51 Thread 15: Cell=gf180mcu_osu_sc_12T_aoi21_1 (88%) Pin=A0   Related=     falling_edge   fall_power     
Aug  1 15:04:51 Thread 31: Cell=gf180mcu_osu_sc_12T_aoi21_1 (89%) Pin=A0   Related=     rising_edge    rise_power     
Aug  1 15:04:51 Thread 17: Cell=gf180mcu_osu_sc_12T_aoi21_1 (90%) Pin=A0   Related=     falling_edge   fall_power     
Aug  1 15:04:51 Thread 28: Cell=gf180mcu_osu_sc_12T_aoi21_1 (92%) Pin=A0   Related=     rising_edge    rise_power     
Aug  1 15:04:51 Thread 29: Cell=gf180mcu_osu_sc_12T_aoi21_1 (93%) Pin=A0   Related=     falling_edge   fall_power     
Aug  1 15:04:51 Thread 5: Cell=gf180mcu_osu_sc_12T_aoi21_1 (94%) Pin=A1   Related=     rising_edge    rise_power     
Aug  1 15:04:51 Thread 14: Cell=gf180mcu_osu_sc_12T_aoi21_1 (95%) Pin=A1   Related=     falling_edge   fall_power     
Aug  1 15:04:51 Thread 7: Cell=gf180mcu_osu_sc_12T_aoi21_1 (96%) Pin=A1   Related=     rising_edge    rise_power     
Aug  1 15:04:51 Thread 27: Cell=gf180mcu_osu_sc_12T_aoi21_1 (97%) Pin=A1   Related=     falling_edge   fall_power     
Aug  1 15:04:51 Thread 2: Cell=gf180mcu_osu_sc_12T_aoi21_1 (98%) Pin=B    Related=     rising_edge    rise_power     
Aug  1 15:04:51 Thread 30: Cell=gf180mcu_osu_sc_12T_aoi21_1 (100%) Pin=B    Related=     falling_edge   fall_power     
Aug  1 15:04:51 Thread 3: Cell=gf180mcu_osu_sc_12T_aoi21_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:04:51 Thread 20: Cell=gf180mcu_osu_sc_12T_aoi21_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:04:51 Thread 26: Cell=gf180mcu_osu_sc_12T_aoi21_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:04:51 Thread 1: Cell=gf180mcu_osu_sc_12T_aoi21_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:04:51 Thread 0: Cell=gf180mcu_osu_sc_12T_aoi21_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:04:51 Thread 6: Cell=gf180mcu_osu_sc_12T_aoi21_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:04:51 Thread 8: Cell=gf180mcu_osu_sc_12T_aoi21_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:04:51 Thread 10: Cell=gf180mcu_osu_sc_12T_aoi21_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:04:51 Thread 21: Cell=gf180mcu_osu_sc_12T_oai21_1 (6%) Pin=Y    Related=A0   combinational  rise_transition 
Aug  1 15:04:51 Thread 24: Cell=gf180mcu_osu_sc_12T_oai21_1 (13%) Pin=Y    Related=A1   combinational  rise_transition 
Aug  1 15:04:51 Thread 18: Cell=gf180mcu_osu_sc_12T_oai21_1 (20%) Pin=Y    Related=B    combinational  rise_transition 
Aug  1 15:04:51 Thread 13: Cell=gf180mcu_osu_sc_12T_oai21_1 (27%) Pin=Y    Related=B    combinational  rise_transition 
Aug  1 15:04:51 Thread 4: Cell=gf180mcu_osu_sc_12T_oai21_1 (34%) Pin=Y    Related=B    combinational  rise_transition 
Aug  1 15:04:51 Thread 22: Cell=gf180mcu_osu_sc_12T_oai21_1 (43%) Pin=Y    Related=B    combinational  rise_transition 
Aug  1 15:04:51 Thread 22: Cell=gf180mcu_osu_sc_12T_oai21_1 (50%) Pin=Y    Related=A0   combinational  fall_transition 
Aug  1 15:04:51 Thread 0: Cell=gf180mcu_osu_sc_12T_oai21_1 (56%) Pin=Y    Related=A1   combinational  fall_transition 
Aug  1 15:05:12 Thread 8: Cell=gf180mcu_osu_sc_12T_oai21_1 (63%) Pin=Y    Related=B    combinational  fall_transition 
Aug  1 15:05:54 Thread 10: Cell=gf180mcu_osu_sc_12T_oai21_1 (70%) Pin=Y    Related=B    combinational  fall_transition 
Performance statistics for gf180mcu_osu_sc_12T_aoi21_1: Spectre cpu time = 2.6 seconds, total cpu time = 14.7 seconds, wall clock time = 94.0 seconds.
Aug  1 15:06:04 Thread 20: Cell=gf180mcu_osu_sc_12T_oai21_1 (77%) Pin=Y    Related=B    combinational  fall_transition 
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_aoi21_1, pin=Y, r_pin=A0, when=, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_aoi21_1, pin=Y, r_pin=A1, when=, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_aoi21_1, pin=Y, r_pin=B, when=(A0 * !A1), combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_aoi21_1, pin=Y, r_pin=B, when=(!A0 * A1), combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_aoi21_1, pin=Y, r_pin=B, when=(!A0 * !A1), combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_aoi21_1, pin=Y, r_pin=B, when=, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_aoi21_1, pin=A0, r_pin=, when=(A1 * B * !Y), rising_edge, > are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_aoi21_1, pin=A0, r_pin=, when=(!A1 * !B * Y), rising_edge, > are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_aoi21_1, pin=A1, r_pin=, when=(B * !Y), rising_edge, > are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
Aug  1 15:06:14 Thread 6: Cell=gf180mcu_osu_sc_12T_oai21_1 (86%) Pin=Y    Related=B    combinational  fall_transition 
Aug  1 15:06:25 Thread 17: Cell=gf180mcu_osu_sc_12T_oai21_1 (87%) Pin=A0   Related=     rising_edge    rise_power     
Aug  1 15:06:35 Thread 2: Cell=gf180mcu_osu_sc_12T_oai21_1 (88%) Pin=A0   Related=     falling_edge   fall_power     
Aug  1 15:06:35 Thread 30: Cell=gf180mcu_osu_sc_12T_oai21_1 (89%) Pin=A0   Related=     rising_edge    rise_power     
Aug  1 15:06:35 Thread 14: Cell=gf180mcu_osu_sc_12T_oai21_1 (90%) Pin=A0   Related=     falling_edge   fall_power     
Aug  1 15:06:35 Thread 15: Cell=gf180mcu_osu_sc_12T_oai21_1 (92%) Pin=A0   Related=     rising_edge    rise_power     
Aug  1 15:06:35 Thread 16: Cell=gf180mcu_osu_sc_12T_oai21_1 (93%) Pin=A0   Related=     falling_edge   fall_power     
Aug  1 15:06:35 Thread 5: Cell=gf180mcu_osu_sc_12T_oai21_1 (94%) Pin=A1   Related=     rising_edge    rise_power     
Aug  1 15:06:35 Thread 31: Cell=gf180mcu_osu_sc_12T_oai21_1 (95%) Pin=A1   Related=     falling_edge   fall_power     
Aug  1 15:06:35 Thread 7: Cell=gf180mcu_osu_sc_12T_oai21_1 (96%) Pin=A1   Related=     rising_edge    rise_power     
Aug  1 15:06:35 Thread 23: Cell=gf180mcu_osu_sc_12T_oai21_1 (97%) Pin=A1   Related=     falling_edge   fall_power     
Aug  1 15:06:35 Thread 24: Cell=gf180mcu_osu_sc_12T_oai21_1 (98%) Pin=B    Related=     rising_edge    rise_power     
Aug  1 15:06:35 Thread 19: Cell=gf180mcu_osu_sc_12T_oai21_1 (100%) Pin=B    Related=     falling_edge   fall_power     
Aug  1 15:06:35 Thread 18: Cell=gf180mcu_osu_sc_12T_oai21_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:06:35 Thread 22: Cell=gf180mcu_osu_sc_12T_oai21_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:06:35 Thread 9: Cell=gf180mcu_osu_sc_12T_oai21_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:06:35 Thread 25: Cell=gf180mcu_osu_sc_12T_oai21_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:06:35 Thread 13: Cell=gf180mcu_osu_sc_12T_oai21_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:06:35 Thread 12: Cell=gf180mcu_osu_sc_12T_oai21_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:06:35 Thread 21: Cell=gf180mcu_osu_sc_12T_oai21_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:06:35 Thread 11: Cell=gf180mcu_osu_sc_12T_oai21_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:06:35 Thread 4: Cell=gf180mcu_osu_sc_12T_and2_1 (21%) Pin=Y    Related=A    combinational  rise_transition 
Aug  1 15:06:35 Thread 3: Cell=gf180mcu_osu_sc_12T_and2_1 (42%) Pin=Y    Related=B    combinational  rise_transition 
Aug  1 15:06:35 Thread 29: Cell=gf180mcu_osu_sc_12T_and2_1 (64%) Pin=Y    Related=A    combinational  fall_transition 
Aug  1 15:06:35 Thread 1: Cell=gf180mcu_osu_sc_12T_and2_1 (85%) Pin=Y    Related=B    combinational  fall_transition 
Aug  1 15:06:35 Thread 26: Cell=gf180mcu_osu_sc_12T_and2_1 (89%) Pin=A    Related=     rising_edge    rise_power     
Aug  1 15:06:35 Thread 27: Cell=gf180mcu_osu_sc_12T_and2_1 (92%) Pin=A    Related=     falling_edge   fall_power     
Aug  1 15:06:35 Thread 28: Cell=gf180mcu_osu_sc_12T_and2_1 (96%) Pin=B    Related=     rising_edge    rise_power     
Aug  1 15:06:35 Thread 0: Cell=gf180mcu_osu_sc_12T_and2_1 (100%) Pin=B    Related=     falling_edge   fall_power     
Aug  1 15:06:35 Thread 8: Cell=gf180mcu_osu_sc_12T_and2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:06:35 Thread 6: Cell=gf180mcu_osu_sc_12T_and2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:06:35 Thread 10: Cell=gf180mcu_osu_sc_12T_and2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:06:35 Thread 19: Cell=gf180mcu_osu_sc_12T_and2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:09:02 Thread 14: Cell=gf180mcu_osu_sc_12T_or2_1 (21%) Pin=Y    Related=A    combinational  rise_transition 
Aug  1 15:09:02 Thread 30: Cell=gf180mcu_osu_sc_12T_or2_1 (42%) Pin=Y    Related=B    combinational  rise_transition 
Aug  1 15:09:02 Thread 23: Cell=gf180mcu_osu_sc_12T_or2_1 (64%) Pin=Y    Related=A    combinational  fall_transition 
Aug  1 15:09:02 Thread 5: Cell=gf180mcu_osu_sc_12T_or2_1 (85%) Pin=Y    Related=B    combinational  fall_transition 
Aug  1 15:09:02 Thread 27: Cell=gf180mcu_osu_sc_12T_or2_1 (89%) Pin=A    Related=     rising_edge    rise_power     
Aug  1 15:09:02 Thread 15: Cell=gf180mcu_osu_sc_12T_or2_1 (92%) Pin=A    Related=     falling_edge   fall_power     
Aug  1 15:09:02 Thread 16: Cell=gf180mcu_osu_sc_12T_or2_1 (96%) Pin=B    Related=     rising_edge    rise_power     
Aug  1 15:09:02 Thread 7: Cell=gf180mcu_osu_sc_12T_or2_1 (100%) Pin=B    Related=     falling_edge   fall_power     
Aug  1 15:09:02 Thread 0: Cell=gf180mcu_osu_sc_12T_or2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:09:02 Thread 2: Cell=gf180mcu_osu_sc_12T_or2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:09:02 Thread 28: Cell=gf180mcu_osu_sc_12T_or2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:09:02 Thread 17: Cell=gf180mcu_osu_sc_12T_or2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:09:02 Thread 24: Cell=gf180mcu_osu_sc_12T_nand2_1 (21%) Pin=Y    Related=A    combinational  rise_transition 
Aug  1 15:09:02 Thread 31: Cell=gf180mcu_osu_sc_12T_nand2_1 (42%) Pin=Y    Related=B    combinational  rise_transition 
Aug  1 15:09:02 Thread 20: Cell=gf180mcu_osu_sc_12T_nand2_1 (64%) Pin=Y    Related=A    combinational  fall_transition 
Aug  1 15:09:02 Thread 29: Cell=gf180mcu_osu_sc_12T_nand2_1 (85%) Pin=Y    Related=B    combinational  fall_transition 
Aug  1 15:09:02 Thread 4: Cell=gf180mcu_osu_sc_12T_nand2_1 (89%) Pin=A    Related=     rising_edge    rise_power     
Aug  1 15:09:02 Thread 18: Cell=gf180mcu_osu_sc_12T_nand2_1 (92%) Pin=A    Related=     falling_edge   fall_power     
Aug  1 15:09:02 Thread 1: Cell=gf180mcu_osu_sc_12T_nand2_1 (96%) Pin=B    Related=     rising_edge    rise_power     
Aug  1 15:09:02 Thread 9: Cell=gf180mcu_osu_sc_12T_nand2_1 (100%) Pin=B    Related=     falling_edge   fall_power     
Aug  1 15:09:02 Thread 21: Cell=gf180mcu_osu_sc_12T_nand2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:09:02 Thread 12: Cell=gf180mcu_osu_sc_12T_nand2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:09:02 Thread 13: Cell=gf180mcu_osu_sc_12T_nand2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:09:02 Thread 3: Cell=gf180mcu_osu_sc_12T_nand2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:09:02 Thread 8: Cell=gf180mcu_osu_sc_12T_nor2_1 (21%) Pin=Y    Related=A    combinational  rise_transition 
Aug  1 15:09:02 Thread 6: Cell=gf180mcu_osu_sc_12T_nor2_1 (42%) Pin=Y    Related=B    combinational  rise_transition 
Aug  1 15:09:02 Thread 11: Cell=gf180mcu_osu_sc_12T_nor2_1 (64%) Pin=Y    Related=A    combinational  fall_transition 
Aug  1 15:09:02 Thread 25: Cell=gf180mcu_osu_sc_12T_nor2_1 (85%) Pin=Y    Related=B    combinational  fall_transition 
Aug  1 15:09:02 Thread 10: Cell=gf180mcu_osu_sc_12T_nor2_1 (89%) Pin=A    Related=     rising_edge    rise_power     
Aug  1 15:09:02 Thread 26: Cell=gf180mcu_osu_sc_12T_nor2_1 (92%) Pin=A    Related=     falling_edge   fall_power     
Performance statistics for gf180mcu_osu_sc_12T_oai21_1: Spectre cpu time = 2.6 seconds, total cpu time = 12.9 seconds, wall clock time = 188.0 seconds.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_oai21_1, pin=Y, r_pin=A0, when=, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_oai21_1, pin=Y, r_pin=A1, when=, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_oai21_1, pin=Y, r_pin=B, when=(A0 * A1), combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_oai21_1, pin=Y, r_pin=B, when=(A0 * !A1), combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_oai21_1, pin=Y, r_pin=B, when=(!A0 * A1), combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_oai21_1, pin=Y, r_pin=B, when=, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_oai21_1, pin=A0, r_pin=, when=(A1 * B * !Y), rising_edge, > are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_oai21_1, pin=A0, r_pin=, when=(A1 * !B * Y), rising_edge, > are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_oai21_1, pin=A0, r_pin=, when=(!A1 * !B * Y), rising_edge, > are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_oai21_1, pin=A1, r_pin=, when=(!B * Y), rising_edge, > are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
Aug  1 15:09:22 Thread 22: Cell=gf180mcu_osu_sc_12T_nor2_1 (96%) Pin=B    Related=     rising_edge    rise_power     
Performance statistics for gf180mcu_osu_sc_12T_and2_1: Spectre cpu time = 1.1 seconds, total cpu time = 6.0 seconds, wall clock time = 20.0 seconds.
Aug  1 15:11:17 Thread 21: Cell=gf180mcu_osu_sc_12T_nor2_1 (100%) Pin=B    Related=     falling_edge   fall_power     
Aug  1 15:11:17 Thread 12: Cell=gf180mcu_osu_sc_12T_nor2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:11:17 Thread 13: Cell=gf180mcu_osu_sc_12T_nor2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:11:17 Thread 26: Cell=gf180mcu_osu_sc_12T_nor2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:11:17 Thread 27: Cell=gf180mcu_osu_sc_12T_nor2_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:11:17 Thread 1: Cell=gf180mcu_osu_sc_12T_inv_1 (50%) Pin=Y    Related=A    combinational  rise_transition 
Aug  1 15:11:17 Thread 15: Cell=gf180mcu_osu_sc_12T_inv_1 (100%) Pin=Y    Related=A    combinational  fall_transition 
Aug  1 15:11:17 Thread 4: Cell=gf180mcu_osu_sc_12T_inv_1 (100%) Pin=     Related=     combinational  leakage_power  
Aug  1 15:11:17 Thread 16: Cell=gf180mcu_osu_sc_12T_inv_1 (100%) Pin=     Related=     combinational  leakage_power  
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_and2_1, pin=Y, r_pin=A, when=, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_and2_1, pin=Y, r_pin=B, when=, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_and2_1, pin=B, r_pin=, when=(!A * !Y), rising_edge, > are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
Performance statistics for gf180mcu_osu_sc_12T_nand2_1: Spectre cpu time = 0.8 seconds, total cpu time = 5.7 seconds, wall clock time = 115.0 seconds.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_nand2_1, pin=Y, r_pin=A, when=, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_nand2_1, pin=Y, r_pin=B, when=, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
Performance statistics for gf180mcu_osu_sc_12T_or2_1: Spectre cpu time = 1.0 seconds, total cpu time = 6.7 seconds, wall clock time = 21.0 seconds.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_or2_1, pin=Y, r_pin=A, when=, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_or2_1, pin=Y, r_pin=B, when=, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_or2_1, pin=B, r_pin=, when=(A * Y), rising_edge, > are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
Performance statistics for gf180mcu_osu_sc_12T_nor2_1: Spectre cpu time = 0.9 seconds, total cpu time = 5.6 seconds, wall clock time = 42.0 seconds.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_nor2_1, pin=Y, r_pin=A, when=, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_nor2_1, pin=Y, r_pin=B, when=, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_nor2_1, pin=A, r_pin=, when=(B * !Y), rising_edge, > are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
Performance statistics for gf180mcu_osu_sc_12T_inv_1: Spectre cpu time = 0.3 seconds, total cpu time = 2.3 seconds, wall clock time = 0.0 seconds.
WARNING (LIB-5030): Negative internal power for <cell=gf180mcu_osu_sc_12T_inv_1, pin=Y, r_pin=A, when=, combinational, fall_power> are reset based on 'reset_negative_power' (='1'), to check all original negative value detail, set 'reset_negative_power_info' to '2' in the Tcl script and rerun.
*Info* (char_library) : SKI process child signal handler disabled.


  MEM=1151 MB

Characterization finished at Mon Aug  1 15:12:20 2022

Characterization statistics:

Number of cells to characterize =   11
Number of define_cell commands  =   11
Number of passing cells         =   10
Number of failing cells         =    1
WARNING (LIB-422): (char_library): 1 cells failed during characterization. Review the .log file for previous Warnings and Errors that could explain the failures. Update the Tcl script and rerun.
List of failing cells {
	gf180mcu_osu_sc_12T_dffsr_1
}
Performance statistics (32 thread(s)):
Spectre CPU time:     0.03 hours (1 minutes 30 seconds)
Total PreProcessing time:     0.00 hours (1.53 seconds)
Total cpu time:     0.07 hours (4 minutes 2 seconds)
Wall clock time:     0.32 hours (19 minutes 16 seconds)
Finished Liberate Execution.
LIBERATE parameter "write_library_path" set to ""
LIBERATE parameter "mx_format_expand_buses" set to "0"
WARNING (LIB-6025): (write_library): Unable to read -user_data file './12T_areaData.lib'. Correct the file path, provide the required file access privileges and rerun.
LIBERATE parameter "ecsm_multi_stage_cap_mode" set to "0"
LIBERATE parameter "ccs_post_ldb_smooth" set to "0"
LIBERATE parameter "ccs_current_replace_negative" set to "0"
LIBERATE parameter "ccsp_mode" set to "0"
LIBERATE parameter "ecsm_waveform_error_adjust" set to "0x2"
ERROR (LIB-632): (write_library) : The library will be incomplete because only failing characterization results exist for cell=gf180mcu_osu_sc_12T_dffsr_1, pin=RN, related_pin=CLK, timing_type=recovery_falling, rise_constraint. Check and fix the characterization errors, recharacterize the design, and rewrite the library.
ERROR (LIB-632): (write_library) : The library will be incomplete because only failing characterization results exist for cell=gf180mcu_osu_sc_12T_dffsr_1, pin=RN, related_pin=CLK, timing_type=recovery_falling, when=(!D * !SN), rise_constraint. Check and fix the characterization errors, recharacterize the design, and rewrite the library.
ERROR (LIB-632): (write_library) : The library will be incomplete because only failing characterization results exist for cell=gf180mcu_osu_sc_12T_dffsr_1, pin=RN, related_pin=CLK, timing_type=recovery_falling, when=(D * !SN), rise_constraint. Check and fix the characterization errors, recharacterize the design, and rewrite the library.
ERROR (LIB-632): (write_library) : The library will be incomplete because only failing characterization results exist for cell=gf180mcu_osu_sc_12T_dffsr_1, pin=SN, related_pin=CLK, timing_type=recovery_falling, when=(!D * RN), fall_constraint. Check and fix the characterization errors, recharacterize the design, and rewrite the library.
ERROR (LIB-632): (write_library) : The library will be incomplete because only failing characterization results exist for cell=gf180mcu_osu_sc_12T_dffsr_1, pin=SN, related_pin=RN, timing_type=non_seq_hold_rising, rise_constraint. Check and fix the characterization errors, recharacterize the design, and rewrite the library.
ERROR (LIB-632): (write_library) : The library will be incomplete because only failing characterization results exist for cell=gf180mcu_osu_sc_12T_dffsr_1, pin=SN, related_pin=RN, timing_type=non_seq_hold_rising, when=(CLK * !D), rise_constraint. Check and fix the characterization errors, recharacterize the design, and rewrite the library.
ERROR (LIB-632): (write_library) : The library will be incomplete because only failing characterization results exist for cell=gf180mcu_osu_sc_12T_dffsr_1, pin=SN, related_pin=RN, timing_type=non_seq_hold_rising, when=D, rise_constraint. Check and fix the characterization errors, recharacterize the design, and rewrite the library.
ERROR (LIB-632): (write_library) : The library will be incomplete because only failing characterization results exist for cell=gf180mcu_osu_sc_12T_dffsr_1, pin=SN, related_pin=RN, timing_type=non_seq_setup_rising, rise_constraint. Check and fix the characterization errors, recharacterize the design, and rewrite the library.
ERROR (LIB-632): (write_library) : The library will be incomplete because only failing characterization results exist for cell=gf180mcu_osu_sc_12T_dffsr_1, pin=SN, related_pin=RN, timing_type=non_seq_setup_rising, when=(CLK * !D), rise_constraint. Check and fix the characterization errors, recharacterize the design, and rewrite the library.
ERROR (LIB-632): (write_library) : The library will be incomplete because only failing characterization results exist for cell=gf180mcu_osu_sc_12T_dffsr_1, pin=SN, related_pin=RN, timing_type=non_seq_setup_rising, when=D, rise_constraint. Check and fix the characterization errors, recharacterize the design, and rewrite the library.
Writing library to gf180_12T_TT_3P3_25C.ccs.lib, started at Mon Aug  1 15:12:26 CDT 2022
Writing .lib for cell gf180mcu_osu_sc_12T_and2_1
Writing .lib for cell gf180mcu_osu_sc_12T_aoi21_1
Writing .lib for cell gf180mcu_osu_sc_12T_dff_1
Writing .lib for cell gf180mcu_osu_sc_12T_dffn_1
Writing .lib for cell gf180mcu_osu_sc_12T_dffsr_1
Writing .lib for cell gf180mcu_osu_sc_12T_inv_1
Writing .lib for cell gf180mcu_osu_sc_12T_nand2_1
Writing .lib for cell gf180mcu_osu_sc_12T_nor2_1
Writing .lib for cell gf180mcu_osu_sc_12T_oai21_1
Writing .lib for cell gf180mcu_osu_sc_12T_or2_1
Writing .lib for cell gf180mcu_osu_sc_12T_xnor2_1
LIBERATE parameter "ccsp_table_reduction" set to "1"
Number of passing cells = 10
Number of failing cells = 1
List of failing cells {gf180mcu_osu_sc_12T_dffsr_1}
Finished writing 11 cells to library gf180_12T_TT_3P3_25C.ccs.lib at Mon Aug  1 15:12:28 CDT 2022
LIBERATE parameter "write_sens_nochange" set to "1"
copying from previous ldb .... 
Updating library database /import/yukari1/lrburle/OSU_180/char/liberate/LDB/gf180_12T_TT_3P3_25C.ccs.ldb.10.gz
Memory usage: 512 Mbytes

Writing Verilog to /import/yukari1/lrburle/OSU_180/char/liberate/VERILOG/gf180_12T_TT_3P3_25C.ccs.v
Writing Verilog for cell gf180mcu_osu_sc_12T_and2_1
Writing Verilog for cell gf180mcu_osu_sc_12T_aoi21_1
Writing Verilog for cell gf180mcu_osu_sc_12T_dff_1
*Warning* (write_verilog) : No function written for pin Q of cell gf180mcu_osu_sc_12T_dff_1
*Warning* (write_verilog) : No function written for pin QN of cell gf180mcu_osu_sc_12T_dff_1
Writing Verilog for cell gf180mcu_osu_sc_12T_dffn_1
*Warning* (write_verilog) : No function written for pin Q of cell gf180mcu_osu_sc_12T_dffn_1
*Warning* (write_verilog) : No function written for pin QN of cell gf180mcu_osu_sc_12T_dffn_1
Writing Verilog for cell gf180mcu_osu_sc_12T_dffsr_1
*Warning* (write_verilog) : No function written for pin Q of cell gf180mcu_osu_sc_12T_dffsr_1
*Warning* (write_verilog) : No function written for pin QN of cell gf180mcu_osu_sc_12T_dffsr_1
Writing Verilog for cell gf180mcu_osu_sc_12T_inv_1
Writing Verilog for cell gf180mcu_osu_sc_12T_nand2_1
Writing Verilog for cell gf180mcu_osu_sc_12T_nor2_1
Writing Verilog for cell gf180mcu_osu_sc_12T_oai21_1
Writing Verilog for cell gf180mcu_osu_sc_12T_or2_1
Writing Verilog for cell gf180mcu_osu_sc_12T_xnor2_1
Writing datasheet for library gf180_12T_TT_3P3_25C.ccs in html format to directory /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_AND2_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_AOI21_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_DFFN_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_DFFSR_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_DFF_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_INV_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_NAND2_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_NOR2_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_OAI21_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_OR2_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_XNOR2_1.html
Writing datasheet for library gf180_12T_TT_3P3_25C.ccs in ps format to directory /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_AND2_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_AOI21_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_DFFN_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_DFFSR_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_DFF_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_INV_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_NAND2_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_NOR2_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_OAI21_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_OR2_1.html
Writing file /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/GF180MCU_OSU_SC_12T_XNOR2_1.html
*Info* (write_datasheet) : Converting HTML /import/yukari1/lrburle/OSU_180/char/liberate/DATASHEET/gf180_12T_TT_3P3_25C.ccs/celllist.html to Postscript...
Peak physical memory usage: 1.12 GB
Wall time      :    0.32 hours (19 minutes 24 seconds)
LIBERATE exited on yukari.ecen.okstate.edu at Mon Aug  1 15:12:32 2022

