/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.54
Hash     : 48b2de3
Date     : May 14 2024
Type     : Engineering
Log Time   : Tue May 14 10:44:40 2024 GMT
#Timing report of worst 67 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 4
# Timing Graph Levels: 8

#Path 1
Startpoint: wait_pll[5].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[5].D[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[5].C[0] (dffre)                                         0.779     0.779
wait_pll[5].Q[0] (dffre) [clock-to-output]                       0.029     0.808
$abc$1140$abc$687$li5_li5.in[0] (.names)                         0.066     0.874
$abc$1140$abc$687$li5_li5.out[0] (.names)                        0.017     0.892
wait_pll[5].D[0] (dffre)                                         0.000     0.892
data arrival time                                                          0.892

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[5].C[0] (dffre)                                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.892
--------------------------------------------------------------------------------
slack (MET)                                                                0.141


#Path 2
Startpoint: wait_pll[2].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[3].D[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[2].C[0] (dffre)                                         0.779     0.779
wait_pll[2].Q[0] (dffre) [clock-to-output]                       0.029     0.808
$abc$1140$abc$687$li3_li3.in[1] (.names)                         0.066     0.874
$abc$1140$abc$687$li3_li3.out[0] (.names)                        0.065     0.939
wait_pll[3].D[0] (dffre)                                         0.000     0.939
data arrival time                                                          0.939

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[3].C[0] (dffre)                                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.939
--------------------------------------------------------------------------------
slack (MET)                                                                0.188


#Path 3
Startpoint: wait_pll[4].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[4].D[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[4].C[0] (dffre)                                         0.779     0.779
wait_pll[4].Q[0] (dffre) [clock-to-output]                       0.029     0.808
$abc$1140$abc$687$li4_li4.in[0] (.names)                         0.066     0.874
$abc$1140$abc$687$li4_li4.out[0] (.names)                        0.065     0.939
wait_pll[4].D[0] (dffre)                                         0.000     0.939
data arrival time                                                          0.939

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[4].C[0] (dffre)                                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.939
--------------------------------------------------------------------------------
slack (MET)                                                                0.188


#Path 4
Startpoint: wait_pll[6].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[7].D[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[6].C[0] (dffre)                                         0.779     0.779
wait_pll[6].Q[0] (dffre) [clock-to-output]                       0.029     0.808
$abc$1140$abc$687$li7_li7.in[2] (.names)                         0.066     0.874
$abc$1140$abc$687$li7_li7.out[0] (.names)                        0.144     1.018
wait_pll[7].D[0] (dffre)                                         0.000     1.018
data arrival time                                                          1.018

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[7].C[0] (dffre)                                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.018
--------------------------------------------------------------------------------
slack (MET)                                                                0.267


#Path 5
Startpoint: wait_pll[6].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[6].D[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[6].C[0] (dffre)                                         0.779     0.779
wait_pll[6].Q[0] (dffre) [clock-to-output]                       0.029     0.808
$abc$1140$abc$687$li6_li6.in[1] (.names)                         0.066     0.874
$abc$1140$abc$687$li6_li6.out[0] (.names)                        0.144     1.018
wait_pll[6].D[0] (dffre)                                         0.000     1.018
data arrival time                                                          1.018

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[6].C[0] (dffre)                                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.018
--------------------------------------------------------------------------------
slack (MET)                                                                0.267


#Path 6
Startpoint: wait_pll[0].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[0].D[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[0].C[0] (dffre)                                         0.779     0.779
wait_pll[0].Q[0] (dffre) [clock-to-output]                       0.029     0.808
$abc$1140$abc$687$li0_li0.in[0] (.names)                         0.066     0.874
$abc$1140$abc$687$li0_li0.out[0] (.names)                        0.154     1.029
wait_pll[0].D[0] (dffre)                                         0.000     1.029
data arrival time                                                          1.029

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[0].C[0] (dffre)                                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.029
--------------------------------------------------------------------------------
slack (MET)                                                                0.278


#Path 7
Startpoint: wait_pll[0].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[1].D[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[0].C[0] (dffre)                                         0.779     0.779
wait_pll[0].Q[0] (dffre) [clock-to-output]                       0.029     0.808
$abc$1140$abc$687$li1_li1.in[1] (.names)                         0.228     1.036
$abc$1140$abc$687$li1_li1.out[0] (.names)                        0.099     1.135
wait_pll[1].D[0] (dffre)                                         0.000     1.135
data arrival time                                                          1.135

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[1].C[0] (dffre)                                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.135
--------------------------------------------------------------------------------
slack (MET)                                                                0.384


#Path 8
Startpoint: wait_pll[0].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[2].D[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[0].C[0] (dffre)                                         0.779     0.779
wait_pll[0].Q[0] (dffre) [clock-to-output]                       0.029     0.808
$abc$1140$abc$687$li2_li2.in[2] (.names)                         0.228     1.036
$abc$1140$abc$687$li2_li2.out[0] (.names)                        0.099     1.135
wait_pll[2].D[0] (dffre)                                         0.000     1.135
data arrival time                                                          1.135

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[2].C[0] (dffre)                                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.135
--------------------------------------------------------------------------------
slack (MET)                                                                0.384


#Path 9
Startpoint: data_i_serdes[6].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].D[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[6].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[6].D[0] (dffre)                                1.209     1.209
data arrival time                                                          1.209

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[6].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.209
--------------------------------------------------------------------------------
slack (MET)                                                                0.458


#Path 10
Startpoint: data_i_serdes[8].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].D[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[8].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[8].D[0] (dffre)                                1.225     1.225
data arrival time                                                          1.225

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[8].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.225
--------------------------------------------------------------------------------
slack (MET)                                                                0.474


#Path 11
Startpoint: data_i_serdes[1].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].D[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[1].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[1].D[0] (dffre)                                1.227     1.227
data arrival time                                                          1.227

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[1].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.227
--------------------------------------------------------------------------------
slack (MET)                                                                0.476


#Path 12
Startpoint: data_i_serdes[4].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].D[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[4].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[4].D[0] (dffre)                                1.227     1.227
data arrival time                                                          1.227

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[4].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.227
--------------------------------------------------------------------------------
slack (MET)                                                                0.476


#Path 13
Startpoint: data_i_serdes[9].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].D[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[9].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[9].D[0] (dffre)                                1.252     1.252
data arrival time                                                          1.252

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[9].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.252
--------------------------------------------------------------------------------
slack (MET)                                                                0.501


#Path 14
Startpoint: data_i_serdes[2].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].D[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[2].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[2].D[0] (dffre)                                1.280     1.280
data arrival time                                                          1.280

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[2].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.280
--------------------------------------------------------------------------------
slack (MET)                                                                0.530


#Path 15
Startpoint: data_i_serdes[3].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].D[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[3].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[3].D[0] (dffre)                                1.286     1.286
data arrival time                                                          1.286

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[3].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.286
--------------------------------------------------------------------------------
slack (MET)                                                                0.535


#Path 16
Startpoint: wait_pll[6].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[3].E[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[6].C[0] (dffre)                                                                                                                                                                                                                            0.779     0.779
wait_pll[6].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.029     0.808
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[2] (.names)                        0.066     0.874
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names)                       0.144     1.018
wait_pll[3].E[0] (dffre)                                                                                                                                                                                                                            0.286     1.304
data arrival time                                                                                                                                                                                                                                             1.304

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[3].C[0] (dffre)                                                                                                                                                                                                                            0.779     0.779
clock uncertainty                                                                                                                                                                                                                                   0.000     0.779
cell hold time                                                                                                                                                                                                                                     -0.028     0.751
data required time                                                                                                                                                                                                                                            0.751
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                           -0.751
data arrival time                                                                                                                                                                                                                                             1.304
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                   0.553


#Path 17
Startpoint: wait_pll[6].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[2].E[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[6].C[0] (dffre)                                                                                                                                                                                                                            0.779     0.779
wait_pll[6].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.029     0.808
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[2] (.names)                        0.066     0.874
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names)                       0.144     1.018
wait_pll[2].E[0] (dffre)                                                                                                                                                                                                                            0.286     1.304
data arrival time                                                                                                                                                                                                                                             1.304

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[2].C[0] (dffre)                                                                                                                                                                                                                            0.779     0.779
clock uncertainty                                                                                                                                                                                                                                   0.000     0.779
cell hold time                                                                                                                                                                                                                                     -0.028     0.751
data required time                                                                                                                                                                                                                                            0.751
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                           -0.751
data arrival time                                                                                                                                                                                                                                             1.304
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                   0.553


#Path 18
Startpoint: wait_pll[6].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[1].E[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[6].C[0] (dffre)                                                                                                                                                                                                                            0.779     0.779
wait_pll[6].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.029     0.808
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[2] (.names)                        0.066     0.874
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names)                       0.144     1.018
wait_pll[1].E[0] (dffre)                                                                                                                                                                                                                            0.286     1.304
data arrival time                                                                                                                                                                                                                                             1.304

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[1].C[0] (dffre)                                                                                                                                                                                                                            0.779     0.779
clock uncertainty                                                                                                                                                                                                                                   0.000     0.779
cell hold time                                                                                                                                                                                                                                     -0.028     0.751
data required time                                                                                                                                                                                                                                            0.751
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                           -0.751
data arrival time                                                                                                                                                                                                                                             1.304
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                   0.553


#Path 19
Startpoint: wait_pll[6].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[0].E[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[6].C[0] (dffre)                                                                                                                                                                                                                            0.779     0.779
wait_pll[6].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.029     0.808
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[2] (.names)                        0.066     0.874
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names)                       0.144     1.018
wait_pll[0].E[0] (dffre)                                                                                                                                                                                                                            0.286     1.304
data arrival time                                                                                                                                                                                                                                             1.304

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[0].C[0] (dffre)                                                                                                                                                                                                                            0.779     0.779
clock uncertainty                                                                                                                                                                                                                                   0.000     0.779
cell hold time                                                                                                                                                                                                                                     -0.028     0.751
data required time                                                                                                                                                                                                                                            0.751
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                           -0.751
data arrival time                                                                                                                                                                                                                                             1.304
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                   0.553


#Path 20
Startpoint: wait_pll[6].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[4].E[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[6].C[0] (dffre)                                                                                                                                                                                                                            0.779     0.779
wait_pll[6].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.029     0.808
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[2] (.names)                        0.066     0.874
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names)                       0.144     1.018
wait_pll[4].E[0] (dffre)                                                                                                                                                                                                                            0.286     1.304
data arrival time                                                                                                                                                                                                                                             1.304

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[4].C[0] (dffre)                                                                                                                                                                                                                            0.779     0.779
clock uncertainty                                                                                                                                                                                                                                   0.000     0.779
cell hold time                                                                                                                                                                                                                                     -0.028     0.751
data required time                                                                                                                                                                                                                                            0.751
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                           -0.751
data arrival time                                                                                                                                                                                                                                             1.304
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                   0.553


#Path 21
Startpoint: wait_pll[6].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[5].E[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[6].C[0] (dffre)                                                                                                                                                                                                                            0.779     0.779
wait_pll[6].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.029     0.808
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[2] (.names)                        0.066     0.874
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names)                       0.144     1.018
wait_pll[5].E[0] (dffre)                                                                                                                                                                                                                            0.286     1.304
data arrival time                                                                                                                                                                                                                                             1.304

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[5].C[0] (dffre)                                                                                                                                                                                                                            0.779     0.779
clock uncertainty                                                                                                                                                                                                                                   0.000     0.779
cell hold time                                                                                                                                                                                                                                     -0.028     0.751
data required time                                                                                                                                                                                                                                            0.751
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                           -0.751
data arrival time                                                                                                                                                                                                                                             1.304
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                   0.553


#Path 22
Startpoint: wait_pll[6].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[6].E[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[6].C[0] (dffre)                                                                                                                                                                                                                            0.779     0.779
wait_pll[6].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.029     0.808
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[2] (.names)                        0.066     0.874
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names)                       0.144     1.018
wait_pll[6].E[0] (dffre)                                                                                                                                                                                                                            0.286     1.304
data arrival time                                                                                                                                                                                                                                             1.304

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[6].C[0] (dffre)                                                                                                                                                                                                                            0.779     0.779
clock uncertainty                                                                                                                                                                                                                                   0.000     0.779
cell hold time                                                                                                                                                                                                                                     -0.028     0.751
data required time                                                                                                                                                                                                                                            0.751
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                           -0.751
data arrival time                                                                                                                                                                                                                                             1.304
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                   0.553


#Path 23
Startpoint: wait_pll[6].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[7].E[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[6].C[0] (dffre)                                                                                                                                                                                                                            0.779     0.779
wait_pll[6].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.029     0.808
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[2] (.names)                        0.066     0.874
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names)                       0.144     1.018
wait_pll[7].E[0] (dffre)                                                                                                                                                                                                                            0.286     1.304
data arrival time                                                                                                                                                                                                                                             1.304

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[7].C[0] (dffre)                                                                                                                                                                                                                            0.779     0.779
clock uncertainty                                                                                                                                                                                                                                   0.000     0.779
cell hold time                                                                                                                                                                                                                                     -0.028     0.751
data required time                                                                                                                                                                                                                                            0.751
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                           -0.751
data arrival time                                                                                                                                                                                                                                             1.304
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                   0.553


#Path 24
Startpoint: data_i_serdes[5].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].D[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[5].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[5].D[0] (dffre)                                1.341     1.341
data arrival time                                                          1.341

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[5].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.341
--------------------------------------------------------------------------------
slack (MET)                                                                0.591


#Path 25
Startpoint: data_i_serdes[7].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].D[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[7].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[7].D[0] (dffre)                                1.341     1.341
data arrival time                                                          1.341

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[7].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.341
--------------------------------------------------------------------------------
slack (MET)                                                                0.591


#Path 26
Startpoint: data_i_serdes[0].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].D[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[0].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[0].D[0] (dffre)                                1.450     1.450
data arrival time                                                          1.450

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[0].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.450
--------------------------------------------------------------------------------
slack (MET)                                                                0.699


#Path 27
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[7].R[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.187     1.187
reset_buf_n.out[0] (.names)                                      0.101     1.288
wait_pll[7].R[0] (dffre)                                         0.228     1.516
data arrival time                                                          1.516

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[7].C[0] (dffre)                                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.516
--------------------------------------------------------------------------------
slack (MET)                                                                0.765


#Path 28
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[6].R[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.187     1.187
reset_buf_n.out[0] (.names)                                      0.101     1.288
wait_pll[6].R[0] (dffre)                                         0.228     1.516
data arrival time                                                          1.516

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[6].C[0] (dffre)                                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.516
--------------------------------------------------------------------------------
slack (MET)                                                                0.765


#Path 29
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[5].R[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.187     1.187
reset_buf_n.out[0] (.names)                                      0.101     1.288
wait_pll[5].R[0] (dffre)                                         0.228     1.516
data arrival time                                                          1.516

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[5].C[0] (dffre)                                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.516
--------------------------------------------------------------------------------
slack (MET)                                                                0.765


#Path 30
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[4].R[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.187     1.187
reset_buf_n.out[0] (.names)                                      0.101     1.288
wait_pll[4].R[0] (dffre)                                         0.228     1.516
data arrival time                                                          1.516

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[4].C[0] (dffre)                                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.516
--------------------------------------------------------------------------------
slack (MET)                                                                0.765


#Path 31
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[0].R[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.187     1.187
reset_buf_n.out[0] (.names)                                      0.101     1.288
wait_pll[0].R[0] (dffre)                                         0.228     1.516
data arrival time                                                          1.516

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[0].C[0] (dffre)                                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.516
--------------------------------------------------------------------------------
slack (MET)                                                                0.765


#Path 32
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[1].R[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.187     1.187
reset_buf_n.out[0] (.names)                                      0.101     1.288
wait_pll[1].R[0] (dffre)                                         0.228     1.516
data arrival time                                                          1.516

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[1].C[0] (dffre)                                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.516
--------------------------------------------------------------------------------
slack (MET)                                                                0.765


#Path 33
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[2].R[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.187     1.187
reset_buf_n.out[0] (.names)                                      0.101     1.288
wait_pll[2].R[0] (dffre)                                         0.228     1.516
data arrival time                                                          1.516

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[2].C[0] (dffre)                                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.516
--------------------------------------------------------------------------------
slack (MET)                                                                0.765


#Path 34
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[3].R[0] (dffre clocked by clkGHz_clkbuf)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.187     1.187
reset_buf_n.out[0] (.names)                                      0.101     1.288
wait_pll[3].R[0] (dffre)                                         0.228     1.516
data arrival time                                                          1.516

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[3].C[0] (dffre)                                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.516
--------------------------------------------------------------------------------
slack (MET)                                                                0.765


#Path 35
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].R[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.187     1.187
reset_buf_n.out[0] (.names)                                      0.101     1.288
data_i_serdes_reg[2].R[0] (dffre)                                0.405     1.693
data arrival time                                                          1.693

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[2].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.693
--------------------------------------------------------------------------------
slack (MET)                                                                0.942


#Path 36
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].R[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.187     1.187
reset_buf_n.out[0] (.names)                                      0.101     1.288
data_i_serdes_reg[0].R[0] (dffre)                                0.405     1.693
data arrival time                                                          1.693

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[0].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.693
--------------------------------------------------------------------------------
slack (MET)                                                                0.942


#Path 37
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].R[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.187     1.187
reset_buf_n.out[0] (.names)                                      0.101     1.288
data_i_serdes_reg[8].R[0] (dffre)                                0.405     1.693
data arrival time                                                          1.693

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[8].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.693
--------------------------------------------------------------------------------
slack (MET)                                                                0.942


#Path 38
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].R[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.187     1.187
reset_buf_n.out[0] (.names)                                      0.101     1.288
data_i_serdes_reg[1].R[0] (dffre)                                0.405     1.693
data arrival time                                                          1.693

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[1].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.693
--------------------------------------------------------------------------------
slack (MET)                                                                0.942


#Path 39
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].R[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.187     1.187
reset_buf_n.out[0] (.names)                                      0.101     1.288
data_i_serdes_reg[3].R[0] (dffre)                                0.405     1.693
data arrival time                                                          1.693

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[3].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.693
--------------------------------------------------------------------------------
slack (MET)                                                                0.942


#Path 40
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].R[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.187     1.187
reset_buf_n.out[0] (.names)                                      0.101     1.288
data_i_serdes_reg[4].R[0] (dffre)                                0.405     1.693
data arrival time                                                          1.693

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[4].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.693
--------------------------------------------------------------------------------
slack (MET)                                                                0.942


#Path 41
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].R[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.187     1.187
reset_buf_n.out[0] (.names)                                      0.101     1.288
data_i_serdes_reg[9].R[0] (dffre)                                0.405     1.693
data arrival time                                                          1.693

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[9].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.693
--------------------------------------------------------------------------------
slack (MET)                                                                0.942


#Path 42
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].R[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.187     1.187
reset_buf_n.out[0] (.names)                                      0.101     1.288
data_i_serdes_reg[7].R[0] (dffre)                                0.405     1.693
data arrival time                                                          1.693

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[7].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.693
--------------------------------------------------------------------------------
slack (MET)                                                                0.942


#Path 43
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].R[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.187     1.187
reset_buf_n.out[0] (.names)                                      0.101     1.288
data_i_serdes_reg[6].R[0] (dffre)                                0.405     1.693
data arrival time                                                          1.693

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[6].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.693
--------------------------------------------------------------------------------
slack (MET)                                                                0.942


#Path 44
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].R[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.187     1.187
reset_buf_n.out[0] (.names)                                      0.101     1.288
data_i_serdes_reg[5].R[0] (dffre)                                0.405     1.693
data arrival time                                                          1.693

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[5].C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.693
--------------------------------------------------------------------------------
slack (MET)                                                                0.942


#Path 45
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].E[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.309     1.309
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.099     1.408
data_i_serdes_reg[4].E[0] (dffre)                                                                                                                                                                                    0.347     1.755
data arrival time                                                                                                                                                                                                              1.755

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[4].C[0] (dffre)                                                                                                                                                                                    0.779     0.779
clock uncertainty                                                                                                                                                                                                    0.000     0.779
cell hold time                                                                                                                                                                                                      -0.028     0.751
data required time                                                                                                                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                            -0.751
data arrival time                                                                                                                                                                                                              1.755
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                    1.004


#Path 46
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].E[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.309     1.309
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.099     1.408
data_i_serdes_reg[9].E[0] (dffre)                                                                                                                                                                                    0.347     1.755
data arrival time                                                                                                                                                                                                              1.755

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[9].C[0] (dffre)                                                                                                                                                                                    0.779     0.779
clock uncertainty                                                                                                                                                                                                    0.000     0.779
cell hold time                                                                                                                                                                                                      -0.028     0.751
data required time                                                                                                                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                            -0.751
data arrival time                                                                                                                                                                                                              1.755
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                    1.004


#Path 47
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].E[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.309     1.309
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.099     1.408
data_i_serdes_reg[8].E[0] (dffre)                                                                                                                                                                                    0.347     1.755
data arrival time                                                                                                                                                                                                              1.755

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[8].C[0] (dffre)                                                                                                                                                                                    0.779     0.779
clock uncertainty                                                                                                                                                                                                    0.000     0.779
cell hold time                                                                                                                                                                                                      -0.028     0.751
data required time                                                                                                                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                            -0.751
data arrival time                                                                                                                                                                                                              1.755
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                    1.004


#Path 48
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].E[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.309     1.309
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.099     1.408
data_i_serdes_reg[7].E[0] (dffre)                                                                                                                                                                                    0.347     1.755
data arrival time                                                                                                                                                                                                              1.755

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[7].C[0] (dffre)                                                                                                                                                                                    0.779     0.779
clock uncertainty                                                                                                                                                                                                    0.000     0.779
cell hold time                                                                                                                                                                                                      -0.028     0.751
data required time                                                                                                                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                            -0.751
data arrival time                                                                                                                                                                                                              1.755
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                    1.004


#Path 49
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].E[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.309     1.309
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.099     1.408
data_i_serdes_reg[6].E[0] (dffre)                                                                                                                                                                                    0.347     1.755
data arrival time                                                                                                                                                                                                              1.755

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[6].C[0] (dffre)                                                                                                                                                                                    0.779     0.779
clock uncertainty                                                                                                                                                                                                    0.000     0.779
cell hold time                                                                                                                                                                                                      -0.028     0.751
data required time                                                                                                                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                            -0.751
data arrival time                                                                                                                                                                                                              1.755
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                    1.004


#Path 50
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].E[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.309     1.309
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.099     1.408
data_i_serdes_reg[5].E[0] (dffre)                                                                                                                                                                                    0.347     1.755
data arrival time                                                                                                                                                                                                              1.755

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[5].C[0] (dffre)                                                                                                                                                                                    0.779     0.779
clock uncertainty                                                                                                                                                                                                    0.000     0.779
cell hold time                                                                                                                                                                                                      -0.028     0.751
data required time                                                                                                                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                            -0.751
data arrival time                                                                                                                                                                                                              1.755
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                    1.004


#Path 51
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].E[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.309     1.309
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.099     1.408
data_i_serdes_reg[3].E[0] (dffre)                                                                                                                                                                                    0.347     1.755
data arrival time                                                                                                                                                                                                              1.755

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[3].C[0] (dffre)                                                                                                                                                                                    0.779     0.779
clock uncertainty                                                                                                                                                                                                    0.000     0.779
cell hold time                                                                                                                                                                                                      -0.028     0.751
data required time                                                                                                                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                            -0.751
data arrival time                                                                                                                                                                                                              1.755
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                    1.004


#Path 52
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].E[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.309     1.309
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.099     1.408
data_i_serdes_reg[2].E[0] (dffre)                                                                                                                                                                                    0.347     1.755
data arrival time                                                                                                                                                                                                              1.755

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[2].C[0] (dffre)                                                                                                                                                                                    0.779     0.779
clock uncertainty                                                                                                                                                                                                    0.000     0.779
cell hold time                                                                                                                                                                                                      -0.028     0.751
data required time                                                                                                                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                            -0.751
data arrival time                                                                                                                                                                                                              1.755
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                    1.004


#Path 53
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].E[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.309     1.309
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.099     1.408
data_i_serdes_reg[1].E[0] (dffre)                                                                                                                                                                                    0.347     1.755
data arrival time                                                                                                                                                                                                              1.755

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[1].C[0] (dffre)                                                                                                                                                                                    0.779     0.779
clock uncertainty                                                                                                                                                                                                    0.000     0.779
cell hold time                                                                                                                                                                                                      -0.028     0.751
data required time                                                                                                                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                            -0.751
data arrival time                                                                                                                                                                                                              1.755
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                    1.004


#Path 54
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].E[0] (dffre clocked by fabric_clk_div)
Path Type : hold

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.309     1.309
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.099     1.408
data_i_serdes_reg[0].E[0] (dffre)                                                                                                                                                                                    0.347     1.755
data arrival time                                                                                                                                                                                                              1.755

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[0].C[0] (dffre)                                                                                                                                                                                    0.779     0.779
clock uncertainty                                                                                                                                                                                                    0.000     0.779
cell hold time                                                                                                                                                                                                      -0.028     0.751
data required time                                                                                                                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                            -0.751
data arrival time                                                                                                                                                                                                              1.755
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                    1.004


#Path 55
Startpoint: data_i_serdes_reg[5].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[5].outpad[0] (.output clocked by virtual_io_clock)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[5].C[0] (dffre)                                  0.779     0.779
data_i_serdes_reg[5].Q[0] (dffre) [clock-to-output]                0.029     0.808
out:data_i_serdes_reg[5].outpad[0] (.output)                       1.153     1.961
data arrival time                                                            1.961

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            1.961
----------------------------------------------------------------------------------
slack (MET)                                                                  1.961


#Path 56
Startpoint: data_i_serdes_reg[1].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[1].outpad[0] (.output clocked by virtual_io_clock)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[1].C[0] (dffre)                                  0.779     0.779
data_i_serdes_reg[1].Q[0] (dffre) [clock-to-output]                0.029     0.808
out:data_i_serdes_reg[1].outpad[0] (.output)                       1.153     1.961
data arrival time                                                            1.961

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            1.961
----------------------------------------------------------------------------------
slack (MET)                                                                  1.961


#Path 57
Startpoint: data_i_serdes_reg[2].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[2].outpad[0] (.output clocked by virtual_io_clock)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[2].C[0] (dffre)                                  0.779     0.779
data_i_serdes_reg[2].Q[0] (dffre) [clock-to-output]                0.029     0.808
out:data_i_serdes_reg[2].outpad[0] (.output)                       1.156     1.964
data arrival time                                                            1.964

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            1.964
----------------------------------------------------------------------------------
slack (MET)                                                                  1.964


#Path 58
Startpoint: data_i_serdes_reg[0].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[0].outpad[0] (.output clocked by virtual_io_clock)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[0].C[0] (dffre)                                  0.779     0.779
data_i_serdes_reg[0].Q[0] (dffre) [clock-to-output]                0.029     0.808
out:data_i_serdes_reg[0].outpad[0] (.output)                       1.156     1.964
data arrival time                                                            1.964

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            1.964
----------------------------------------------------------------------------------
slack (MET)                                                                  1.964


#Path 59
Startpoint: enable_buf_n.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : out:enable_buf.outpad[0] (.output clocked by virtual_io_clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
enable_buf_n.inpad[0] (.input)                                   0.000     0.000
enable_buf.in[0] (.names)                                        1.187     1.187
enable_buf.out[0] (.names)                                       0.101     1.288
out:enable_buf.outpad[0] (.output)                               0.735     2.023
data arrival time                                                          2.023

clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.023
--------------------------------------------------------------------------------
slack (MET)                                                                2.023


#Path 60
Startpoint: data_i_serdes_reg[3].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[3].outpad[0] (.output clocked by virtual_io_clock)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[3].C[0] (dffre)                                  0.779     0.779
data_i_serdes_reg[3].Q[0] (dffre) [clock-to-output]                0.029     0.808
out:data_i_serdes_reg[3].outpad[0] (.output)                       1.333     2.141
data arrival time                                                            2.141

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            2.141
----------------------------------------------------------------------------------
slack (MET)                                                                  2.141


#Path 61
Startpoint: data_i_serdes_reg[6].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[6].outpad[0] (.output clocked by virtual_io_clock)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[6].C[0] (dffre)                                  0.779     0.779
data_i_serdes_reg[6].Q[0] (dffre) [clock-to-output]                0.029     0.808
out:data_i_serdes_reg[6].outpad[0] (.output)                       1.452     2.260
data arrival time                                                            2.260

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            2.260
----------------------------------------------------------------------------------
slack (MET)                                                                  2.260


#Path 62
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : out:reset_buf_n.outpad[0] (.output clocked by virtual_io_clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.187     1.187
reset_buf_n.out[0] (.names)                                      0.101     1.288
out:reset_buf_n.outpad[0] (.output)                              0.976     2.264
data arrival time                                                          2.264

clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          2.264
--------------------------------------------------------------------------------
slack (MET)                                                                2.264


#Path 63
Startpoint: data_i_serdes_reg[9].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[9].outpad[0] (.output clocked by virtual_io_clock)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[9].C[0] (dffre)                                  0.779     0.779
data_i_serdes_reg[9].Q[0] (dffre) [clock-to-output]                0.029     0.808
out:data_i_serdes_reg[9].outpad[0] (.output)                       1.510     2.318
data arrival time                                                            2.318

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            2.318
----------------------------------------------------------------------------------
slack (MET)                                                                  2.318


#Path 64
Startpoint: data_i_serdes_reg[8].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[8].outpad[0] (.output clocked by virtual_io_clock)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[8].C[0] (dffre)                                  0.779     0.779
data_i_serdes_reg[8].Q[0] (dffre) [clock-to-output]                0.029     0.808
out:data_i_serdes_reg[8].outpad[0] (.output)                       1.513     2.321
data arrival time                                                            2.321

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            2.321
----------------------------------------------------------------------------------
slack (MET)                                                                  2.321


#Path 65
Startpoint: data_i_serdes_reg[7].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[7].outpad[0] (.output clocked by virtual_io_clock)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[7].C[0] (dffre)                                  0.779     0.779
data_i_serdes_reg[7].Q[0] (dffre) [clock-to-output]                0.029     0.808
out:data_i_serdes_reg[7].outpad[0] (.output)                       1.635     2.443
data arrival time                                                            2.443

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            2.443
----------------------------------------------------------------------------------
slack (MET)                                                                  2.443


#Path 66
Startpoint: data_i_serdes_reg[4].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[4].outpad[0] (.output clocked by virtual_io_clock)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[4].C[0] (dffre)                                  0.779     0.779
data_i_serdes_reg[4].Q[0] (dffre) [clock-to-output]                0.029     0.808
out:data_i_serdes_reg[4].outpad[0] (.output)                       1.991     2.799
data arrival time                                                            2.799

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                          -0.000
data arrival time                                                            2.799
----------------------------------------------------------------------------------
slack (MET)                                                                  2.799


#Path 67
Startpoint: wait_pll[6].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : out:ready_buf.outpad[0] (.output clocked by virtual_io_clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[6].C[0] (dffre)                                         0.779     0.779
wait_pll[6].Q[0] (dffre) [clock-to-output]                       0.029     0.808
ready_buf.in[2] (.names)                                         0.066     0.874
ready_buf.out[0] (.names)                                        0.144     1.018
out:ready_buf.outpad[0] (.output)                                2.049     3.067
data arrival time                                                          3.067

clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          3.067
--------------------------------------------------------------------------------
slack (MET)                                                                3.067


#End of timing report
