// Seed: 1844419654
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2,
    input logic id_3,
    output id_4,
    output logic id_5
);
  logic id_6;
  assign id_6 = 1 && id_3;
  logic id_7, id_8;
  assign id_4 = 1;
  logic id_9, id_10;
  logic id_11;
endmodule
`timescale 1ps / 1 ps
