-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@cparch23.ecn.purdue.edu                      
-- Generated date:           Tue Nov 09 15:16:59 EST 2021                        

Solution Settings: fir.v13
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          72      45         47            0  0          
    Design Total:                      72      45         47            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                        Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    ------------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_DIST]                                                                                 
    DIST_1R1W_RBW_rport(1,16,5,32,32,16)       0.000     0.000      0.000 2.000          1           0 
    DIST_1R1W_RBW_rwport(1,16,5,32,32,16)      0.000     0.000      0.000 2.000          1           0 
    [Lib: ccs_ioport]                                                                                  
    ccs_in(2,16)                               0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                              0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                                  
    mgc_add(1,0,1,0,2)                         2.500     0.000      2.500 0.914          0           1 
    mgc_add(2,0,1,0,2)                         3.000     0.000      3.000 1.227          2           0 
    mgc_add(2,0,1,0,3)                         3.000     0.000      3.000 1.227          0           1 
    mgc_add(2,0,2,1,3)                         3.000     0.000      3.000 1.291          1           0 
    mgc_add(3,0,1,0,4)                         3.500     0.000      3.500 1.410          0           1 
    mgc_add(3,0,2,1,4)                         3.500     0.000      3.500 1.474          1           0 
    mgc_add(30,0,30,0,30)                     17.000     0.000     17.000 2.548         13           7 
    mgc_add(5,0,1,0,5)                         4.500     0.000      4.500 1.642          0           5 
    mgc_add(5,0,1,0,6)                         4.500     0.000      4.500 1.642          0           1 
    mgc_add(5,0,2,1,5)                         4.500     0.000      4.500 1.652          7           0 
    mgc_add(5,0,2,1,6)                         4.500     0.000      4.500 1.706          1           0 
    mgc_and(1,2)                               0.354     0.000      0.354 1.279          0          10 
    mgc_and(1,3)                               0.559     0.000      0.559 1.279          0           9 
    mgc_and(1,4)                               0.764     0.000      0.764 1.279          0           9 
    mgc_and(1,5)                               0.969     0.000      0.969 1.279          0           2 
    mgc_and(1,6)                               1.174     0.000      1.174 1.496          0           2 
    mgc_and(30,2)                             10.631     0.000     10.631 1.279          0           1 
    mgc_mul(16,1,16,1,30)                    310.000     1.000      0.000 4.600          1           6 
    mgc_mux(1,1,2)                             0.508     0.000      0.508 1.312          0           1 
    mgc_mux(16,1,2)                            8.135     0.000      8.135 1.312          0          10 
    mgc_mux(16,2,4)                           18.692     0.000     18.692 1.695          1           0 
    mgc_mux(16,3,8)                           39.806     0.000     39.806 2.078          5           1 
    mgc_mux(16,4,16)                          82.034     0.000     82.034 2.461          1           0 
    mgc_mux(16,5,32)                         166.490     0.000    166.490 2.844          6           3 
    mgc_mux(2,1,2)                             1.017     0.000      1.017 1.312          0           1 
    mgc_mux(30,1,2)                           15.254     0.000     15.254 1.312          0           2 
    mgc_mux(5,1,2)                             2.542     0.000      2.542 1.312          0           4 
    mgc_mux1hot(1,10)                          3.847     0.000      3.847 2.332          0           1 
    mgc_mux1hot(1,12)                          4.694     0.000      4.694 2.460          0           1 
    mgc_mux1hot(1,9)                           3.424     0.000      3.424 2.258          0           1 
    mgc_mux1hot(16,3)                         14.122     0.000     14.122 1.485          0           1 
    mgc_mux1hot(16,4)                         20.898     0.000     20.898 1.687          0           2 
    mgc_mux1hot(16,6)                         34.449     0.000     34.449 1.972          0           1 
    mgc_mux1hot(16,7)                         41.225     0.000     41.225 2.081          0           1 
    mgc_mux1hot(2,11)                          8.541     0.000      8.541 2.399          0           1 
    mgc_mux1hot(30,4)                         39.183     0.000     39.183 1.687          0           2 
    mgc_mux1hot(30,6)                         64.592     0.000     64.592 1.972          0           1 
    mgc_nand(1,3)                              0.559     0.000      0.559 1.279          0           1 
    mgc_nand(1,4)                              0.764     0.000      0.764 1.279          0           1 
    mgc_nor(1,2)                               0.354     0.000      0.354 1.268          0          14 
    mgc_nor(1,3)                               0.559     0.000      0.559 1.268          0           3 
    mgc_nor(1,4)                               0.764     0.000      0.764 1.268          0           3 
    mgc_not(1)                                 0.000     0.000      0.000 0.000          0          73 
    mgc_or(1,2)                                0.354     0.000      0.354 1.268          0          16 
    mgc_or(1,3)                                0.559     0.000      0.559 1.268          0           3 
    mgc_or(1,4)                                0.764     0.000      0.764 1.268          0           3 
    mgc_or(1,6)                                1.174     0.000      1.174 1.487          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(1,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           8 
    mgc_reg_pos(16,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0          74 
    mgc_reg_pos(2,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(3,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,0,0)                0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0           4 
    mgc_reg_pos(5,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           5 
    [Lib: mgc_ioport]                                                                                  
    mgc_io_sync(0)                             0.000     0.000      0.000 0.000          3           3 
                                                                                                       
    TOTAL AREA (After Assignment):          3025.501     6.000   1166.000                              
    
  C++ to RTL Interface Mappings
    C++ Field RTL Range RTL Range Expression Expression Limits 
    --------- --------- -------------------- -----------------
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   1878.2          5497.3          3025.5        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           1878.2 (100%)   5497.3 (100%)   3025.5 (100%) 
      MUX:              1298.7  (69%)   1835.9  (33%)    957.9  (32%) 
      FUNC:              579.5  (31%)   3611.5  (66%)   2015.0  (67%) 
      LOGIC:               0.0            49.9   (1%)     52.6   (2%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC-10:mul.itm                          30                            MAC-10:mul.itm                                        
                                                                          MAC-12:mul.itm                                        
                                                                          MAC-1:mul.itm                                         
                                                                          MAC-5:mul.itm                                         
    MAC-11:mul.itm                          30         Y           Y      MAC-11:mul.itm                                        
                                                                          MAC-13:mul.itm                                        
                                                                          MAC-2:mul.itm                                         
                                                                          MAC-6:mul.itm                                         
                                                                          MAC-4:mul.itm                                         
                                                                          MAC-7:mul.itm                                         
                                                                          MAC-9:mul.itm                                         
    MAC-3:mul.itm                           30         Y           Y      MAC-3:mul.itm                                         
                                                                          MAC-8:mul.itm                                         
    MAC:acc#11.itm                          30         Y           Y      MAC:acc#11.itm                                        
                                                                          MAC:acc#15.itm                                        
                                                                          MAC:acc#9.itm                                         
                                                                          acc(32:3)#1.sva                                       
                                                                          acc(32:3)#7.sva                                       
    MAC:acc#14.itm                          30         Y           Y      MAC:acc#14.itm                                        
                                                                          MAC:acc#8.itm                                         
    MAC-11:MAC:mux.itm                      16         Y           Y      MAC-11:MAC:mux.itm                                    
                                                                          MAC:mux#1.itm                                         
    MAC-12:MAC:mux.itm                      16         Y           Y      MAC-12:MAC:mux.itm                                    
                                                                          MAC:mux#2.itm                                         
    MAC-13:MAC:mux.itm                      16         Y           Y      MAC-13:MAC:mux.itm                                    
    MAC-7:MAC:mux.itm                       16         Y           Y      MAC-7:MAC:mux.itm                                     
    MAC-8:MAC:mux.itm                       16         Y           Y      MAC-8:MAC:mux.itm                                     
    MAC-9:MAC:mux.itm                       16         Y           Y      MAC-9:MAC:mux.itm                                     
    MAC:mux#3.itm                           16         Y           Y      MAC:mux#3.itm                                         
    MAC:mux#4.itm                           16         Y           Y      MAC:mux#4.itm                                         
    MAC:mux#5.itm                           16         Y           Y      MAC:mux#5.itm                                         
    MAC:mux#6.itm                           16         Y           Y      MAC:mux#6.itm                                         
    MAC:mux.itm                             16         Y           Y      MAC:mux.itm                                           
    out1:rsci.idat                          16         Y           Y      out1:rsci.idat                                        
    regs(0).sva                             16         Y           Y      regs(0).sva                                           
    regs(0).sva#1                           16         Y           Y      regs(0).sva#1                                         
    regs(1).sva                             16         Y           Y      regs(1).sva                                           
    regs(1).sva#1                           16         Y           Y      regs(1).sva#1                                         
    regs(10).sva                            16         Y           Y      regs(10).sva                                          
    regs(10).sva#1                          16         Y           Y      regs(10).sva#1                                        
    regs(11).sva                            16         Y           Y      regs(11).sva                                          
    regs(11).sva#1                          16         Y           Y      regs(11).sva#1                                        
    regs(12).sva                            16         Y           Y      regs(12).sva                                          
    regs(12).sva#1                          16         Y           Y      regs(12).sva#1                                        
    regs(13).sva                            16         Y           Y      regs(13).sva                                          
    regs(13).sva#1                          16         Y           Y      regs(13).sva#1                                        
    regs(14).sva                            16         Y           Y      regs(14).sva                                          
    regs(14).sva#1                          16         Y           Y      regs(14).sva#1                                        
    regs(15).sva                            16         Y           Y      regs(15).sva                                          
    regs(15).sva#1                          16         Y           Y      regs(15).sva#1                                        
    regs(16).sva                            16         Y           Y      regs(16).sva                                          
    regs(16).sva#1                          16         Y           Y      regs(16).sva#1                                        
    regs(17).sva                            16         Y           Y      regs(17).sva                                          
    regs(17).sva#1                          16         Y           Y      regs(17).sva#1                                        
    regs(18).sva                            16         Y           Y      regs(18).sva                                          
    regs(18).sva#1                          16         Y           Y      regs(18).sva#1                                        
    regs(19).sva                            16         Y           Y      regs(19).sva                                          
    regs(19).sva#1                          16         Y           Y      regs(19).sva#1                                        
    regs(2).sva                             16         Y           Y      regs(2).sva                                           
    regs(2).sva#1                           16         Y           Y      regs(2).sva#1                                         
    regs(20).sva                            16         Y           Y      regs(20).sva                                          
    regs(20).sva#1                          16         Y           Y      regs(20).sva#1                                        
    regs(21).sva                            16         Y           Y      regs(21).sva                                          
    regs(21).sva#1                          16         Y           Y      regs(21).sva#1                                        
    regs(22).sva                            16         Y           Y      regs(22).sva                                          
    regs(22).sva#1                          16         Y           Y      regs(22).sva#1                                        
    regs(23).sva                            16         Y           Y      regs(23).sva                                          
    regs(23).sva#1                          16         Y           Y      regs(23).sva#1                                        
    regs(24).sva                            16         Y           Y      regs(24).sva                                          
    regs(24).sva#1                          16         Y           Y      regs(24).sva#1                                        
    regs(25).sva                            16         Y           Y      regs(25).sva                                          
    regs(25).sva#1                          16         Y           Y      regs(25).sva#1                                        
    regs(26).sva                            16         Y           Y      regs(26).sva                                          
    regs(26).sva#1                          16         Y           Y      regs(26).sva#1                                        
    regs(27).sva                            16         Y           Y      regs(27).sva                                          
    regs(27).sva#1                          16         Y           Y      regs(27).sva#1                                        
    regs(28).sva                            16         Y           Y      regs(28).sva                                          
    regs(28).sva#1                          16         Y           Y      regs(28).sva#1                                        
    regs(29).sva                            16         Y           Y      regs(29).sva                                          
    regs(29).sva#1                          16         Y           Y      regs(29).sva#1                                        
    regs(3).sva                             16         Y           Y      regs(3).sva                                           
    regs(3).sva#1                           16         Y           Y      regs(3).sva#1                                         
    regs(30).sva                            16         Y           Y      regs(30).sva                                          
    regs(30).sva#1                          16         Y           Y      regs(30).sva#1                                        
    regs(4).sva                             16         Y           Y      regs(4).sva                                           
    regs(4).sva#1                           16         Y           Y      regs(4).sva#1                                         
    regs(5).sva                             16         Y           Y      regs(5).sva                                           
    regs(5).sva#1                           16         Y           Y      regs(5).sva#1                                         
    regs(6).sva                             16         Y           Y      regs(6).sva                                           
    regs(6).sva#1                           16         Y           Y      regs(6).sva#1                                         
    regs(7).sva                             16         Y           Y      regs(7).sva                                           
    regs(7).sva#1                           16         Y           Y      regs(7).sva#1                                         
    regs(8).sva                             16         Y           Y      regs(8).sva                                           
    regs(8).sva#1                           16         Y           Y      regs(8).sva#1                                         
    regs(9).sva                             16         Y           Y      regs(9).sva                                           
    regs(9).sva#1                           16         Y           Y      regs(9).sva#1                                         
    MAC-10:acc#2.psp.sva                     5         Y           Y      MAC-10:acc#2.psp.sva                                  
                                                                          MAC-1:acc#2.psp.sva                                   
    MAC-11:acc#2.psp.sva                     5         Y           Y      MAC-11:acc#2.psp.sva                                  
    MAC-3:acc#2.psp.sva                      5         Y           Y      MAC-3:acc#2.psp.sva                                   
    MAC-4:acc#2.psp.sva                      5         Y           Y      MAC-4:acc#2.psp.sva                                   
    MAC-5:acc#2.psp.sva                      5         Y           Y      MAC-5:acc#2.psp.sva                                   
    MAC:i(5:0)#7.sva.rsp.2                   3         Y           Y      MAC:i(5:0)#7.sva.rsp.2                                
    MAC:acc#3.psp.sva                        2         Y           Y      MAC:acc#3.psp.sva                                     
    MAC:acc.psp.sva.rsp.0                    2         Y           Y      MAC:acc.psp.sva.rsp.0                                 
    MAC:i(5:0)#7.sva.rsp.0                   2         Y           Y      MAC:i(5:0)#7.sva.rsp.0                                
    MAC:acc#4.psp.sva.rsp.0                  1         Y           Y      MAC:acc#4.psp.sva.rsp.0                               
    MAC:acc#4.psp.sva.rsp.2                  1         Y           Y      MAC:acc#4.psp.sva.rsp.2                               
    MAC:acc#5.itm(0)                         1         Y           Y      MAC:acc#5.itm                                         
                                                                          MAC:i(1:0).sva                                        
    MAC:acc#5.itm(1)                         1         Y           Y      MAC:acc#5.itm                                         
                                                                          MAC:i(1:0).sva                                        
    MAC:acc.psp.sva.rsp.2                    1         Y           Y      MAC:acc.psp.sva.rsp.2                                 
    MAC:i(2).sva                             1         Y           Y      MAC:i(2).sva                                          
    MAC:i(3).sva                             1         Y           Y      MAC:i(3).sva                                          
    MAC:i(4).sva                             1         Y           Y      MAC:i(4).sva                                          
    reg(out1:rsc.triosy:obj.ld).cse          1                            reg(out1:rsc.triosy:obj.ld).cse                       
                                                                                                                                
    Total:                                1377           1346        1346 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.98) 
    
  Timing Report
    Critical Path
      Max Delay:  11.185795
      Slack:      -1.1857950000000006
      
      Path                                                Startpoint                      Endpoint                       Delay   Slack   
      --------------------------------------------------- ------------------------------- ------------------------------ ------- -------
      1                                                   fir:core/reg(MAC:i(4))          fir:core/reg(MAC-10:acc#2.psp) 11.1858 -1.1858 
                                                                                                                                         
        Instance                                          Component                                                      Delta   Delay   
        --------                                          ---------                                                      -----   -----   
        fir:core/reg(MAC:i(4))                            mgc_reg_pos_1_0_0_1_1_1_1                                      0.0000  0.0000  
        fir:core/MAC:i(4).sva                                                                                            0.0000  0.0000  
        fir:core/MAC:i:conc#27                                                                                           0.0000  0.0000  
        fir:core/MAC:i:conc#27.itm                                                                                       0.0000  0.0000  
        fir:core/MAC:mux#25                               mgc_mux_5_1_2                                                  1.3121  1.3121  
        fir:core/MAC:mux#25.itm                                                                                          0.0000  1.3121  
        fir:core/MAC-1:acc#2:rg                           mgc_addc_5_0_1_0_5                                             1.6417  2.9538  
        fir:core/z.out#2                                                                                                 0.0000  2.9538  
        fir:core/MAC:i:asn#6                                                                                             0.0000  2.9538  
        fir:core/MAC:i:asn#6.itm                                                                                         0.0000  2.9538  
        fir:core/MAC-6:acc#2                              mgc_addc_5_0_1_0_6                                             1.6417  4.5954  
        fir:core/MAC-6:acc#2.tmp                                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7.itm                                                                     0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3                      mgc_not_1                                                      0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3.itm                                                                                 0.0000  4.5954  
        fir:core/MAC:exs#13                                                                                              0.0000  4.5954  
        fir:core/MAC:exs#13.itm                                                                                          0.0000  4.5954  
        fir:core/MAC:conc#110                                                                                            0.0000  4.5954  
        fir:core/MAC:conc#110.itm                                                                                        0.0000  4.5954  
        fir:core/MAC:acc                                  mgc_addc_3_0_1_0_4                                             1.4102  6.0056  
        fir:core/MAC:acc.psp.sva#1                                                                                       0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(0)#3                                                                         0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(0)#3.itm                                                                     0.0000  6.0056  
        fir:core/MAC:acc#3                                mgc_addc_1_0_1_0_2                                             0.9143  6.9199  
        fir:core/MAC:acc#3.psp.sva#1                                                                                     0.0000  6.9199  
        fir:core/MAC:conc#109                                                                                            0.0000  6.9199  
        fir:core/MAC:conc#109.itm                                                                                        0.0000  6.9199  
        fir:core/MAC:mux#24                               mgc_mux_5_1_2                                                  1.3121  8.2320  
        fir:core/MAC:mux#24.itm                                                                                          0.0000  8.2320  
        fir:core/MAC-10:acc#2:rg                          mgc_addc_5_0_1_0_5                                             1.6417  9.8737  
        fir:core/z.out#1                                                                                                 0.0000  9.8737  
        fir:core/MAC:slc(MAC-10:acc#2.psp.sva#1)(4-2)                                                                    0.0000  9.8737  
        fir:core/MAC:slc(MAC-10:acc#2.psp.sva#1)(4-2).itm                                                                0.0000  9.8737  
        fir:core/MAC:conc#113                                                                                            0.0000  9.8737  
        fir:core/MAC:conc#113.itm                                                                                        0.0000  9.8737  
        fir:core/MAC:MAC:mux#2                            mgc_mux_5_1_2                                                  1.3121  11.1858 
        fir:core/MAC:MAC:mux#2.itm                                                                                       0.0000  11.1858 
        fir:core/reg(MAC-10:acc#2.psp)                    mgc_reg_pos_5_0_0_1_1_1_1                                      0.0000  11.1858 
                                                                                                                                         
      2                                                   fir:core/reg(MAC:i(4))          fir:core/reg(MAC-10:acc#2.psp) 11.1858 -1.1858 
                                                                                                                                         
        Instance                                          Component                                                      Delta   Delay   
        --------                                          ---------                                                      -----   -----   
        fir:core/reg(MAC:i(4))                            mgc_reg_pos_1_0_0_1_1_1_1                                      0.0000  0.0000  
        fir:core/MAC:i(4).sva                                                                                            0.0000  0.0000  
        fir:core/MAC:i:conc#27                                                                                           0.0000  0.0000  
        fir:core/MAC:i:conc#27.itm                                                                                       0.0000  0.0000  
        fir:core/MAC:mux#25                               mgc_mux_5_1_2                                                  1.3121  1.3121  
        fir:core/MAC:mux#25.itm                                                                                          0.0000  1.3121  
        fir:core/MAC-1:acc#2:rg                           mgc_addc_5_0_1_0_5                                             1.6417  2.9538  
        fir:core/z.out#2                                                                                                 0.0000  2.9538  
        fir:core/MAC:i:asn#6                                                                                             0.0000  2.9538  
        fir:core/MAC:i:asn#6.itm                                                                                         0.0000  2.9538  
        fir:core/MAC-6:acc#2                              mgc_addc_5_0_1_0_6                                             1.6417  4.5954  
        fir:core/MAC-6:acc#2.tmp                                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7.itm                                                                     0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3                      mgc_not_1                                                      0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3.itm                                                                                 0.0000  4.5954  
        fir:core/MAC:exs#13                                                                                              0.0000  4.5954  
        fir:core/MAC:exs#13.itm                                                                                          0.0000  4.5954  
        fir:core/MAC:conc#110                                                                                            0.0000  4.5954  
        fir:core/MAC:conc#110.itm                                                                                        0.0000  4.5954  
        fir:core/MAC:acc                                  mgc_addc_3_0_1_0_4                                             1.4102  6.0056  
        fir:core/MAC:acc.psp.sva#1                                                                                       0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(0)#3                                                                         0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(0)#3.itm                                                                     0.0000  6.0056  
        fir:core/MAC:acc#3                                mgc_addc_1_0_1_0_2                                             0.9143  6.9199  
        fir:core/MAC:acc#3.psp.sva#1                                                                                     0.0000  6.9199  
        fir:core/MAC:conc#109                                                                                            0.0000  6.9199  
        fir:core/MAC:conc#109.itm                                                                                        0.0000  6.9199  
        fir:core/MAC:mux#24                               mgc_mux_5_1_2                                                  1.3121  8.2320  
        fir:core/MAC:mux#24.itm                                                                                          0.0000  8.2320  
        fir:core/MAC-10:acc#2:rg                          mgc_addc_5_0_1_0_5                                             1.6417  9.8737  
        fir:core/z.out#1                                                                                                 0.0000  9.8737  
        fir:core/MAC:slc(MAC-10:acc#2.psp.sva#1)(0)                                                                      0.0000  9.8737  
        fir:core/MAC:slc(MAC-10:acc#2.psp.sva#1)(0).itm                                                                  0.0000  9.8737  
        fir:core/MAC:conc#113                                                                                            0.0000  9.8737  
        fir:core/MAC:conc#113.itm                                                                                        0.0000  9.8737  
        fir:core/MAC:MAC:mux#2                            mgc_mux_5_1_2                                                  1.3121  11.1858 
        fir:core/MAC:MAC:mux#2.itm                                                                                       0.0000  11.1858 
        fir:core/reg(MAC-10:acc#2.psp)                    mgc_reg_pos_5_0_0_1_1_1_1                                      0.0000  11.1858 
                                                                                                                                         
      3                                                   fir:core/reg(MAC:acc#5)#1       fir:core/reg(MAC-10:acc#2.psp) 11.1858 -1.1858 
                                                                                                                                         
        Instance                                          Component                                                      Delta   Delay   
        --------                                          ---------                                                      -----   -----   
        fir:core/reg(MAC:acc#5)#1                         mgc_reg_pos_1_0_0_1_1_1_1                                      0.0000  0.0000  
        fir:core/MAC:acc#5.itm(0)                                                                                        0.0000  0.0000  
        fir:core/MAC:i:conc#27                                                                                           0.0000  0.0000  
        fir:core/MAC:i:conc#27.itm                                                                                       0.0000  0.0000  
        fir:core/MAC:mux#25                               mgc_mux_5_1_2                                                  1.3121  1.3121  
        fir:core/MAC:mux#25.itm                                                                                          0.0000  1.3121  
        fir:core/MAC-1:acc#2:rg                           mgc_addc_5_0_1_0_5                                             1.6417  2.9538  
        fir:core/z.out#2                                                                                                 0.0000  2.9538  
        fir:core/MAC:i:asn#6                                                                                             0.0000  2.9538  
        fir:core/MAC:i:asn#6.itm                                                                                         0.0000  2.9538  
        fir:core/MAC-6:acc#2                              mgc_addc_5_0_1_0_6                                             1.6417  4.5954  
        fir:core/MAC-6:acc#2.tmp                                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7.itm                                                                     0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3                      mgc_not_1                                                      0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3.itm                                                                                 0.0000  4.5954  
        fir:core/MAC:exs#13                                                                                              0.0000  4.5954  
        fir:core/MAC:exs#13.itm                                                                                          0.0000  4.5954  
        fir:core/MAC:conc#110                                                                                            0.0000  4.5954  
        fir:core/MAC:conc#110.itm                                                                                        0.0000  4.5954  
        fir:core/MAC:acc                                  mgc_addc_3_0_1_0_4                                             1.4102  6.0056  
        fir:core/MAC:acc.psp.sva#1                                                                                       0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(0)#3                                                                         0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(0)#3.itm                                                                     0.0000  6.0056  
        fir:core/MAC:acc#3                                mgc_addc_1_0_1_0_2                                             0.9143  6.9199  
        fir:core/MAC:acc#3.psp.sva#1                                                                                     0.0000  6.9199  
        fir:core/MAC:conc#109                                                                                            0.0000  6.9199  
        fir:core/MAC:conc#109.itm                                                                                        0.0000  6.9199  
        fir:core/MAC:mux#24                               mgc_mux_5_1_2                                                  1.3121  8.2320  
        fir:core/MAC:mux#24.itm                                                                                          0.0000  8.2320  
        fir:core/MAC-10:acc#2:rg                          mgc_addc_5_0_1_0_5                                             1.6417  9.8737  
        fir:core/z.out#1                                                                                                 0.0000  9.8737  
        fir:core/MAC:slc(MAC-10:acc#2.psp.sva#1)(0)                                                                      0.0000  9.8737  
        fir:core/MAC:slc(MAC-10:acc#2.psp.sva#1)(0).itm                                                                  0.0000  9.8737  
        fir:core/MAC:conc#113                                                                                            0.0000  9.8737  
        fir:core/MAC:conc#113.itm                                                                                        0.0000  9.8737  
        fir:core/MAC:MAC:mux#2                            mgc_mux_5_1_2                                                  1.3121  11.1858 
        fir:core/MAC:MAC:mux#2.itm                                                                                       0.0000  11.1858 
        fir:core/reg(MAC-10:acc#2.psp)                    mgc_reg_pos_5_0_0_1_1_1_1                                      0.0000  11.1858 
                                                                                                                                         
      4                                                   fir:core/reg(MAC-4:acc#2.psp)   fir:core/reg(MAC-10:acc#2.psp) 11.1858 -1.1858 
                                                                                                                                         
        Instance                                          Component                                                      Delta   Delay   
        --------                                          ---------                                                      -----   -----   
        fir:core/reg(MAC-4:acc#2.psp)                     mgc_reg_pos_5_0_0_1_1_1_1                                      0.0000  0.0000  
        fir:core/MAC-4:acc#2.psp.sva                                                                                     0.0000  0.0000  
        fir:core/MAC:mux#25                               mgc_mux_5_1_2                                                  1.3121  1.3121  
        fir:core/MAC:mux#25.itm                                                                                          0.0000  1.3121  
        fir:core/MAC-1:acc#2:rg                           mgc_addc_5_0_1_0_5                                             1.6417  2.9538  
        fir:core/z.out#2                                                                                                 0.0000  2.9538  
        fir:core/MAC:i:asn#6                                                                                             0.0000  2.9538  
        fir:core/MAC:i:asn#6.itm                                                                                         0.0000  2.9538  
        fir:core/MAC-6:acc#2                              mgc_addc_5_0_1_0_6                                             1.6417  4.5954  
        fir:core/MAC-6:acc#2.tmp                                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7.itm                                                                     0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3                      mgc_not_1                                                      0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3.itm                                                                                 0.0000  4.5954  
        fir:core/MAC:exs#13                                                                                              0.0000  4.5954  
        fir:core/MAC:exs#13.itm                                                                                          0.0000  4.5954  
        fir:core/MAC:conc#110                                                                                            0.0000  4.5954  
        fir:core/MAC:conc#110.itm                                                                                        0.0000  4.5954  
        fir:core/MAC:acc                                  mgc_addc_3_0_1_0_4                                             1.4102  6.0056  
        fir:core/MAC:acc.psp.sva#1                                                                                       0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(0)#3                                                                         0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(0)#3.itm                                                                     0.0000  6.0056  
        fir:core/MAC:acc#3                                mgc_addc_1_0_1_0_2                                             0.9143  6.9199  
        fir:core/MAC:acc#3.psp.sva#1                                                                                     0.0000  6.9199  
        fir:core/MAC:conc#109                                                                                            0.0000  6.9199  
        fir:core/MAC:conc#109.itm                                                                                        0.0000  6.9199  
        fir:core/MAC:mux#24                               mgc_mux_5_1_2                                                  1.3121  8.2320  
        fir:core/MAC:mux#24.itm                                                                                          0.0000  8.2320  
        fir:core/MAC-10:acc#2:rg                          mgc_addc_5_0_1_0_5                                             1.6417  9.8737  
        fir:core/z.out#1                                                                                                 0.0000  9.8737  
        fir:core/MAC:slc(MAC-10:acc#2.psp.sva#1)(0)                                                                      0.0000  9.8737  
        fir:core/MAC:slc(MAC-10:acc#2.psp.sva#1)(0).itm                                                                  0.0000  9.8737  
        fir:core/MAC:conc#113                                                                                            0.0000  9.8737  
        fir:core/MAC:conc#113.itm                                                                                        0.0000  9.8737  
        fir:core/MAC:MAC:mux#2                            mgc_mux_5_1_2                                                  1.3121  11.1858 
        fir:core/MAC:MAC:mux#2.itm                                                                                       0.0000  11.1858 
        fir:core/reg(MAC-10:acc#2.psp)                    mgc_reg_pos_5_0_0_1_1_1_1                                      0.0000  11.1858 
                                                                                                                                         
      5                                                   fir:core/reg(MAC:acc#5)         fir:core/reg(MAC-10:acc#2.psp) 11.1858 -1.1858 
                                                                                                                                         
        Instance                                          Component                                                      Delta   Delay   
        --------                                          ---------                                                      -----   -----   
        fir:core/reg(MAC:acc#5)                           mgc_reg_pos_1_0_0_1_1_1_1                                      0.0000  0.0000  
        fir:core/MAC:acc#5.itm(1)                                                                                        0.0000  0.0000  
        fir:core/MAC:i:conc#27                                                                                           0.0000  0.0000  
        fir:core/MAC:i:conc#27.itm                                                                                       0.0000  0.0000  
        fir:core/MAC:mux#25                               mgc_mux_5_1_2                                                  1.3121  1.3121  
        fir:core/MAC:mux#25.itm                                                                                          0.0000  1.3121  
        fir:core/MAC-1:acc#2:rg                           mgc_addc_5_0_1_0_5                                             1.6417  2.9538  
        fir:core/z.out#2                                                                                                 0.0000  2.9538  
        fir:core/MAC:i:asn#6                                                                                             0.0000  2.9538  
        fir:core/MAC:i:asn#6.itm                                                                                         0.0000  2.9538  
        fir:core/MAC-6:acc#2                              mgc_addc_5_0_1_0_6                                             1.6417  4.5954  
        fir:core/MAC-6:acc#2.tmp                                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7.itm                                                                     0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3                      mgc_not_1                                                      0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3.itm                                                                                 0.0000  4.5954  
        fir:core/MAC:exs#13                                                                                              0.0000  4.5954  
        fir:core/MAC:exs#13.itm                                                                                          0.0000  4.5954  
        fir:core/MAC:conc#110                                                                                            0.0000  4.5954  
        fir:core/MAC:conc#110.itm                                                                                        0.0000  4.5954  
        fir:core/MAC:acc                                  mgc_addc_3_0_1_0_4                                             1.4102  6.0056  
        fir:core/MAC:acc.psp.sva#1                                                                                       0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(0)#3                                                                         0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(0)#3.itm                                                                     0.0000  6.0056  
        fir:core/MAC:acc#3                                mgc_addc_1_0_1_0_2                                             0.9143  6.9199  
        fir:core/MAC:acc#3.psp.sva#1                                                                                     0.0000  6.9199  
        fir:core/MAC:conc#109                                                                                            0.0000  6.9199  
        fir:core/MAC:conc#109.itm                                                                                        0.0000  6.9199  
        fir:core/MAC:mux#24                               mgc_mux_5_1_2                                                  1.3121  8.2320  
        fir:core/MAC:mux#24.itm                                                                                          0.0000  8.2320  
        fir:core/MAC-10:acc#2:rg                          mgc_addc_5_0_1_0_5                                             1.6417  9.8737  
        fir:core/z.out#1                                                                                                 0.0000  9.8737  
        fir:core/MAC:slc(MAC-10:acc#2.psp.sva#1)(0)                                                                      0.0000  9.8737  
        fir:core/MAC:slc(MAC-10:acc#2.psp.sva#1)(0).itm                                                                  0.0000  9.8737  
        fir:core/MAC:conc#113                                                                                            0.0000  9.8737  
        fir:core/MAC:conc#113.itm                                                                                        0.0000  9.8737  
        fir:core/MAC:MAC:mux#2                            mgc_mux_5_1_2                                                  1.3121  11.1858 
        fir:core/MAC:MAC:mux#2.itm                                                                                       0.0000  11.1858 
        fir:core/reg(MAC-10:acc#2.psp)                    mgc_reg_pos_5_0_0_1_1_1_1                                      0.0000  11.1858 
                                                                                                                                         
      6                                                   fir:core/reg(MAC:i(2))          fir:core/reg(MAC-10:acc#2.psp) 11.1858 -1.1858 
                                                                                                                                         
        Instance                                          Component                                                      Delta   Delay   
        --------                                          ---------                                                      -----   -----   
        fir:core/reg(MAC:i(2))                            mgc_reg_pos_1_0_0_1_1_1_1                                      0.0000  0.0000  
        fir:core/MAC:i(2).sva                                                                                            0.0000  0.0000  
        fir:core/MAC:i:conc#27                                                                                           0.0000  0.0000  
        fir:core/MAC:i:conc#27.itm                                                                                       0.0000  0.0000  
        fir:core/MAC:mux#25                               mgc_mux_5_1_2                                                  1.3121  1.3121  
        fir:core/MAC:mux#25.itm                                                                                          0.0000  1.3121  
        fir:core/MAC-1:acc#2:rg                           mgc_addc_5_0_1_0_5                                             1.6417  2.9538  
        fir:core/z.out#2                                                                                                 0.0000  2.9538  
        fir:core/MAC:i:asn#6                                                                                             0.0000  2.9538  
        fir:core/MAC:i:asn#6.itm                                                                                         0.0000  2.9538  
        fir:core/MAC-6:acc#2                              mgc_addc_5_0_1_0_6                                             1.6417  4.5954  
        fir:core/MAC-6:acc#2.tmp                                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7.itm                                                                     0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3                      mgc_not_1                                                      0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3.itm                                                                                 0.0000  4.5954  
        fir:core/MAC:exs#13                                                                                              0.0000  4.5954  
        fir:core/MAC:exs#13.itm                                                                                          0.0000  4.5954  
        fir:core/MAC:conc#110                                                                                            0.0000  4.5954  
        fir:core/MAC:conc#110.itm                                                                                        0.0000  4.5954  
        fir:core/MAC:acc                                  mgc_addc_3_0_1_0_4                                             1.4102  6.0056  
        fir:core/MAC:acc.psp.sva#1                                                                                       0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(0)#3                                                                         0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(0)#3.itm                                                                     0.0000  6.0056  
        fir:core/MAC:acc#3                                mgc_addc_1_0_1_0_2                                             0.9143  6.9199  
        fir:core/MAC:acc#3.psp.sva#1                                                                                     0.0000  6.9199  
        fir:core/MAC:conc#109                                                                                            0.0000  6.9199  
        fir:core/MAC:conc#109.itm                                                                                        0.0000  6.9199  
        fir:core/MAC:mux#24                               mgc_mux_5_1_2                                                  1.3121  8.2320  
        fir:core/MAC:mux#24.itm                                                                                          0.0000  8.2320  
        fir:core/MAC-10:acc#2:rg                          mgc_addc_5_0_1_0_5                                             1.6417  9.8737  
        fir:core/z.out#1                                                                                                 0.0000  9.8737  
        fir:core/MAC:slc(MAC-10:acc#2.psp.sva#1)(0)                                                                      0.0000  9.8737  
        fir:core/MAC:slc(MAC-10:acc#2.psp.sva#1)(0).itm                                                                  0.0000  9.8737  
        fir:core/MAC:conc#113                                                                                            0.0000  9.8737  
        fir:core/MAC:conc#113.itm                                                                                        0.0000  9.8737  
        fir:core/MAC:MAC:mux#2                            mgc_mux_5_1_2                                                  1.3121  11.1858 
        fir:core/MAC:MAC:mux#2.itm                                                                                       0.0000  11.1858 
        fir:core/reg(MAC-10:acc#2.psp)                    mgc_reg_pos_5_0_0_1_1_1_1                                      0.0000  11.1858 
                                                                                                                                         
      7                                                   fir:core/reg(MAC:i(3))          fir:core/reg(MAC-10:acc#2.psp) 11.1858 -1.1858 
                                                                                                                                         
        Instance                                          Component                                                      Delta   Delay   
        --------                                          ---------                                                      -----   -----   
        fir:core/reg(MAC:i(3))                            mgc_reg_pos_1_0_0_1_1_1_1                                      0.0000  0.0000  
        fir:core/MAC:i(3).sva                                                                                            0.0000  0.0000  
        fir:core/MAC:i:conc#27                                                                                           0.0000  0.0000  
        fir:core/MAC:i:conc#27.itm                                                                                       0.0000  0.0000  
        fir:core/MAC:mux#25                               mgc_mux_5_1_2                                                  1.3121  1.3121  
        fir:core/MAC:mux#25.itm                                                                                          0.0000  1.3121  
        fir:core/MAC-1:acc#2:rg                           mgc_addc_5_0_1_0_5                                             1.6417  2.9538  
        fir:core/z.out#2                                                                                                 0.0000  2.9538  
        fir:core/MAC:i:asn#6                                                                                             0.0000  2.9538  
        fir:core/MAC:i:asn#6.itm                                                                                         0.0000  2.9538  
        fir:core/MAC-6:acc#2                              mgc_addc_5_0_1_0_6                                             1.6417  4.5954  
        fir:core/MAC-6:acc#2.tmp                                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7.itm                                                                     0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3                      mgc_not_1                                                      0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3.itm                                                                                 0.0000  4.5954  
        fir:core/MAC:exs#13                                                                                              0.0000  4.5954  
        fir:core/MAC:exs#13.itm                                                                                          0.0000  4.5954  
        fir:core/MAC:conc#110                                                                                            0.0000  4.5954  
        fir:core/MAC:conc#110.itm                                                                                        0.0000  4.5954  
        fir:core/MAC:acc                                  mgc_addc_3_0_1_0_4                                             1.4102  6.0056  
        fir:core/MAC:acc.psp.sva#1                                                                                       0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(0)#3                                                                         0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(0)#3.itm                                                                     0.0000  6.0056  
        fir:core/MAC:acc#3                                mgc_addc_1_0_1_0_2                                             0.9143  6.9199  
        fir:core/MAC:acc#3.psp.sva#1                                                                                     0.0000  6.9199  
        fir:core/MAC:conc#109                                                                                            0.0000  6.9199  
        fir:core/MAC:conc#109.itm                                                                                        0.0000  6.9199  
        fir:core/MAC:mux#24                               mgc_mux_5_1_2                                                  1.3121  8.2320  
        fir:core/MAC:mux#24.itm                                                                                          0.0000  8.2320  
        fir:core/MAC-10:acc#2:rg                          mgc_addc_5_0_1_0_5                                             1.6417  9.8737  
        fir:core/z.out#1                                                                                                 0.0000  9.8737  
        fir:core/MAC:slc(MAC-10:acc#2.psp.sva#1)(0)                                                                      0.0000  9.8737  
        fir:core/MAC:slc(MAC-10:acc#2.psp.sva#1)(0).itm                                                                  0.0000  9.8737  
        fir:core/MAC:conc#113                                                                                            0.0000  9.8737  
        fir:core/MAC:conc#113.itm                                                                                        0.0000  9.8737  
        fir:core/MAC:MAC:mux#2                            mgc_mux_5_1_2                                                  1.3121  11.1858 
        fir:core/MAC:MAC:mux#2.itm                                                                                       0.0000  11.1858 
        fir:core/reg(MAC-10:acc#2.psp)                    mgc_reg_pos_5_0_0_1_1_1_1                                      0.0000  11.1858 
                                                                                                                                         
      8                                                   fir:core/fir:core_core:fsm:inst fir:core/reg(MAC-10:acc#2.psp) 11.1858 -1.1858 
                                                                                                                                         
        Instance                                          Component                                                      Delta   Delay   
        --------                                          ---------                                                      -----   -----   
        fir:core/fir:core_core:fsm:inst                   fir:core_core:fsm                                              0.0000  0.0000  
        fir:core/fsm_output                                                                                              0.0000  0.0000  
        fir:core/slc(fsm_output)(2)#16                                                                                   0.0000  0.0000  
        fir:core/slc(fsm_output)(2)#16.itm                                                                               0.0000  0.0000  
        fir:core/MAC:mux#25                               mgc_mux_5_1_2                                                  1.3121  1.3121  
        fir:core/MAC:mux#25.itm                                                                                          0.0000  1.3121  
        fir:core/MAC-1:acc#2:rg                           mgc_addc_5_0_1_0_5                                             1.6417  2.9538  
        fir:core/z.out#2                                                                                                 0.0000  2.9538  
        fir:core/MAC:i:asn#6                                                                                             0.0000  2.9538  
        fir:core/MAC:i:asn#6.itm                                                                                         0.0000  2.9538  
        fir:core/MAC-6:acc#2                              mgc_addc_5_0_1_0_6                                             1.6417  4.5954  
        fir:core/MAC-6:acc#2.tmp                                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7.itm                                                                     0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3                      mgc_not_1                                                      0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3.itm                                                                                 0.0000  4.5954  
        fir:core/MAC:exs#13                                                                                              0.0000  4.5954  
        fir:core/MAC:exs#13.itm                                                                                          0.0000  4.5954  
        fir:core/MAC:conc#110                                                                                            0.0000  4.5954  
        fir:core/MAC:conc#110.itm                                                                                        0.0000  4.5954  
        fir:core/MAC:acc                                  mgc_addc_3_0_1_0_4                                             1.4102  6.0056  
        fir:core/MAC:acc.psp.sva#1                                                                                       0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(0)#3                                                                         0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(0)#3.itm                                                                     0.0000  6.0056  
        fir:core/MAC:acc#3                                mgc_addc_1_0_1_0_2                                             0.9143  6.9199  
        fir:core/MAC:acc#3.psp.sva#1                                                                                     0.0000  6.9199  
        fir:core/MAC:conc#109                                                                                            0.0000  6.9199  
        fir:core/MAC:conc#109.itm                                                                                        0.0000  6.9199  
        fir:core/MAC:mux#24                               mgc_mux_5_1_2                                                  1.3121  8.2320  
        fir:core/MAC:mux#24.itm                                                                                          0.0000  8.2320  
        fir:core/MAC-10:acc#2:rg                          mgc_addc_5_0_1_0_5                                             1.6417  9.8737  
        fir:core/z.out#1                                                                                                 0.0000  9.8737  
        fir:core/MAC:slc(MAC-10:acc#2.psp.sva#1)(0)                                                                      0.0000  9.8737  
        fir:core/MAC:slc(MAC-10:acc#2.psp.sva#1)(0).itm                                                                  0.0000  9.8737  
        fir:core/MAC:conc#113                                                                                            0.0000  9.8737  
        fir:core/MAC:conc#113.itm                                                                                        0.0000  9.8737  
        fir:core/MAC:MAC:mux#2                            mgc_mux_5_1_2                                                  1.3121  11.1858 
        fir:core/MAC:MAC:mux#2.itm                                                                                       0.0000  11.1858 
        fir:core/reg(MAC-10:acc#2.psp)                    mgc_reg_pos_5_0_0_1_1_1_1                                      0.0000  11.1858 
                                                                                                                                         
      9                                                   fir:core/reg(MAC:i(4))          fir:core/reg(MAC-11:MAC:mux)   11.0830 -1.0830 
                                                                                                                                         
        Instance                                          Component                                                      Delta   Delay   
        --------                                          ---------                                                      -----   -----   
        fir:core/reg(MAC:i(4))                            mgc_reg_pos_1_0_0_1_1_1_1                                      0.0000  0.0000  
        fir:core/MAC:i(4).sva                                                                                            0.0000  0.0000  
        fir:core/MAC:i:conc#27                                                                                           0.0000  0.0000  
        fir:core/MAC:i:conc#27.itm                                                                                       0.0000  0.0000  
        fir:core/MAC:mux#25                               mgc_mux_5_1_2                                                  1.3121  1.3121  
        fir:core/MAC:mux#25.itm                                                                                          0.0000  1.3121  
        fir:core/MAC-1:acc#2:rg                           mgc_addc_5_0_1_0_5                                             1.6417  2.9538  
        fir:core/z.out#2                                                                                                 0.0000  2.9538  
        fir:core/MAC:i:asn#6                                                                                             0.0000  2.9538  
        fir:core/MAC:i:asn#6.itm                                                                                         0.0000  2.9538  
        fir:core/MAC-6:acc#2                              mgc_addc_5_0_1_0_6                                             1.6417  4.5954  
        fir:core/MAC-6:acc#2.tmp                                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7.itm                                                                     0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3                      mgc_not_1                                                      0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3.itm                                                                                 0.0000  4.5954  
        fir:core/MAC:exs#13                                                                                              0.0000  4.5954  
        fir:core/MAC:exs#13.itm                                                                                          0.0000  4.5954  
        fir:core/MAC:conc#110                                                                                            0.0000  4.5954  
        fir:core/MAC:conc#110.itm                                                                                        0.0000  4.5954  
        fir:core/MAC:acc                                  mgc_addc_3_0_1_0_4                                             1.4102  6.0056  
        fir:core/MAC:acc.psp.sva#1                                                                                       0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(3-2)#5                                                                       0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(3-2)#5.itm                                                                   0.0000  6.0056  
        fir:core/MAC:mux#27                               mgc_mux_2_1_2                                                  1.3121  7.3177  
        fir:core/MAC:mux#27.itm                                                                                          0.0000  7.3177  
        fir:core/MAC:conc#116                                                                                            0.0000  7.3177  
        fir:core/MAC:conc#116.itm                                                                                        0.0000  7.3177  
        fir:core/MAC-11:MAC:mux:rg                        mgc_mux_16_3_8                                                 2.0781  9.3959  
        fir:core/z.out#5                                                                                                 0.0000  9.3959  
        fir:core/MAC:mux1h#9                              mgc_mux1hot_16_4                                               1.6872  11.0830 
        fir:core/MAC:mux1h#9.itm                                                                                         0.0000  11.0830 
        fir:core/reg(MAC-11:MAC:mux)                      mgc_reg_pos_16_0_0_1_1_1_1                                     0.0000  11.0830 
                                                                                                                                         
      10                                                  fir:core/reg(MAC:i(4))          fir:core/reg(MAC-11:MAC:mux)   11.0830 -1.0830 
                                                                                                                                         
        Instance                                          Component                                                      Delta   Delay   
        --------                                          ---------                                                      -----   -----   
        fir:core/reg(MAC:i(4))                            mgc_reg_pos_1_0_0_1_1_1_1                                      0.0000  0.0000  
        fir:core/MAC:i(4).sva                                                                                            0.0000  0.0000  
        fir:core/MAC:i:conc#27                                                                                           0.0000  0.0000  
        fir:core/MAC:i:conc#27.itm                                                                                       0.0000  0.0000  
        fir:core/MAC:mux#25                               mgc_mux_5_1_2                                                  1.3121  1.3121  
        fir:core/MAC:mux#25.itm                                                                                          0.0000  1.3121  
        fir:core/MAC-1:acc#2:rg                           mgc_addc_5_0_1_0_5                                             1.6417  2.9538  
        fir:core/z.out#2                                                                                                 0.0000  2.9538  
        fir:core/MAC:i:asn#6                                                                                             0.0000  2.9538  
        fir:core/MAC:i:asn#6.itm                                                                                         0.0000  2.9538  
        fir:core/MAC-6:acc#2                              mgc_addc_5_0_1_0_6                                             1.6417  4.5954  
        fir:core/MAC-6:acc#2.tmp                                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7                                                                         0.0000  4.5954  
        fir:core/MAC:slc(MAC-6:acc#2.tmp)(2-0)#7.itm                                                                     0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3                      mgc_not_1                                                      0.0000  4.5954  
        fir:core/MAC:MAC:MAC:i:not#3.itm                                                                                 0.0000  4.5954  
        fir:core/MAC:exs#13                                                                                              0.0000  4.5954  
        fir:core/MAC:exs#13.itm                                                                                          0.0000  4.5954  
        fir:core/MAC:conc#110                                                                                            0.0000  4.5954  
        fir:core/MAC:conc#110.itm                                                                                        0.0000  4.5954  
        fir:core/MAC:acc                                  mgc_addc_3_0_1_0_4                                             1.4102  6.0056  
        fir:core/MAC:acc.psp.sva#1                                                                                       0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(0)#6                                                                         0.0000  6.0056  
        fir:core/MAC:slc(MAC:acc.psp.sva#1)(0)#6.itm                                                                     0.0000  6.0056  
        fir:core/MAC:mux#42                               mgc_mux_1_1_2                                                  1.3121  7.3177  
        fir:core/MAC:mux#42.itm                                                                                          0.0000  7.3177  
        fir:core/MAC:conc#116                                                                                            0.0000  7.3177  
        fir:core/MAC:conc#116.itm                                                                                        0.0000  7.3177  
        fir:core/MAC-11:MAC:mux:rg                        mgc_mux_16_3_8                                                 2.0781  9.3959  
        fir:core/z.out#5                                                                                                 0.0000  9.3959  
        fir:core/MAC:mux1h#9                              mgc_mux1hot_16_4                                               1.6872  11.0830 
        fir:core/MAC:mux1h#9.itm                                                                                         0.0000  11.0830 
        fir:core/reg(MAC-11:MAC:mux)                      mgc_reg_pos_16_0_0_1_1_1_1                                     0.0000  11.0830 
                                                                                                                                         
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                             Port                                    Slack (Delay) Messages                
      ------------------------------------ ------------------------------------- ------- ------- -----------------------
      fir:core/reg(out1:rsci.idat)         acc:slc(acc(32:3)#7.sva#1)(29-14).itm  2.3547  7.6453                         
      fir:core/reg(MAC:i(4))               MAC:i:MAC:i:MAC:i:and#1.itm            8.7210  1.2790                         
      fir:core/reg(MAC:i(3))               slc(fsm_output)(15)#6.itm             10.0000  0.0000                         
      fir:core/reg(MAC:i(2))               MAC:i:MAC:i:MAC:i:and.itm              8.7210  1.2790                         
      fir:core/reg(regs(4))                regs(4).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(17))               regs(17).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(30))               regs(30).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(3))                regs(3).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(16))               regs(16).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(29))               regs(29).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(2))                regs(2).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(15))               regs(15).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(28))               regs(28).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(1))                regs(1).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(14))               regs(14).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(27))               regs(27).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(0))                regs(0).sva#1                          7.1559  2.8441                         
      fir:core/reg(regs(13))               regs(13).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(26))               regs(26).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(0))#1              in1:rsci.idat                         10.0000  0.0000                         
      fir:core/reg(regs(5))                regs(5).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(7))                regs(7).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(8))                regs(8).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(9))                regs(9).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(11))               regs(11).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(12))               regs(12).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(19))               regs(19).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(20))               regs(20).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(21))               regs(21).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(23))               regs(23).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(24))               regs(24).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(25))               regs(25).sva#1                        10.0000  0.0000                         
      fir:core/reg(out1:rsc.triosy:obj.ld) reg(out1:out1:and.cse                  8.7210  1.2790                         
      fir:core/reg(regs(10))               regs(10).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(22))               regs(22).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(6))                regs(6).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(18))               regs(18).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(30))#1             regs(29).sva                           7.1559  2.8441                         
      fir:core/reg(regs(29))#1             regs(28).sva                           7.1559  2.8441                         
      fir:core/reg(regs(28))#1             regs(27).sva                           7.9191  2.0809                         
      fir:core/reg(regs(27))#1             regs(26).sva                           7.9191  2.0809                         
      fir:core/reg(regs(26))#1             regs(25).sva                           7.1559  2.8441                         
      fir:core/reg(regs(25))#1             regs(24).sva                           7.1559  2.8441                         
      fir:core/reg(regs(24))#1             regs(23).sva                           7.1559  2.8441                         
      fir:core/reg(regs(23))#1             regs(22).sva                           4.9226  5.0774                         
      fir:core/reg(regs(22))#1             regs(21).sva                           4.9226  5.0774                         
      fir:core/reg(regs(21))#1             regs(20).sva                           4.9226  5.0774                         
      fir:core/reg(regs(20))#1             regs(19).sva                           4.9226  5.0774                         
      fir:core/reg(regs(19))#1             regs(18).sva                           8.5152  1.4848                         
      fir:core/reg(regs(18))#1             regs(17).sva                           7.1559  2.8441                         
      fir:core/reg(regs(17))#1             regs(16).sva                           7.1559  2.8441                         
      fir:core/reg(regs(16))#1             regs(15).sva                           7.1559  2.8441                         
      fir:core/reg(regs(15))#1             regs(14).sva                           7.9191  2.0809                         
      fir:core/reg(regs(14))#1             regs(13).sva                           7.1559  2.8441                         
      fir:core/reg(regs(13))#1             regs(12).sva                           7.1559  2.8441                         
      fir:core/reg(regs(12))#1             regs(11).sva                           7.1559  2.8441                         
      fir:core/reg(regs(11))#1             regs(10).sva                           4.9226  5.0774                         
      fir:core/reg(regs(10))#1             regs(9).sva                            4.9226  5.0774                         
      fir:core/reg(regs(9))#1              regs(8).sva                            4.9226  5.0774                         
      fir:core/reg(regs(8))#1              regs(7).sva                            4.9226  5.0774                         
      fir:core/reg(regs(7))#1              regs(6).sva                            8.6879  1.3121                         
      fir:core/reg(regs(6))#1              regs(5).sva                            7.1559  2.8441                         
      fir:core/reg(regs(5))#1              regs(4).sva                            7.1559  2.8441                         
      fir:core/reg(regs(4))#1              regs(3).sva                            7.1559  2.8441                         
      fir:core/reg(regs(3))#1              regs(2).sva                            7.1559  2.8441                         
      fir:core/reg(regs(2))#1              regs(1).sva                            7.1559  2.8441                         
      fir:core/reg(regs(1))#1              regs(0).sva                            7.1559  2.8441                         
      fir:core/reg(MAC:acc#11)             acc:and.itm                           -0.6430 10.6430 (clock period exceeded) 
      fir:core/reg(MAC:acc#5)              MAC:i:MAC:i:and.itm                    5.8524  4.1476                         
      fir:core/reg(MAC:acc#5)#1            MAC:i:MAC:i:and#1.itm                  5.8524  4.1476                         
      fir:core/reg(MAC:mux#3)              z.out                                 -0.3933 10.3933 (clock period exceeded) 
      fir:core/reg(MAC-3:acc#2.psp)        MAC-3:acc#2.psp.sva:mx0w0             -0.5030 10.5030 (clock period exceeded) 
      fir:core/reg(MAC-4:acc#2.psp)        z.out#1                               -1.1858 11.1858 (clock period exceeded) 
      fir:core/reg(MAC:mux)                MAC:mux#7.itm                          7.1559  2.8441                         
      fir:core/reg(MAC-10:acc#2.psp)       MAC:MAC:mux#2.itm                     -1.1858 11.1858 (clock period exceeded) 
      fir:core/reg(MAC-11:MAC:mux)         MAC:mux1h#9.itm                       -1.0830 11.0830 (clock period exceeded) 
      fir:core/reg(MAC-12:MAC:mux)         MAC:mux1h#12.itm                       0.7769  9.2231                         
      fir:core/reg(MAC-3:mul)              MAC:MAC:mux.itm                        1.5079  8.4921                         
      fir:core/reg(MAC:mux#4)              z.out                                 -0.3933 10.3933 (clock period exceeded) 
      fir:core/reg(MAC:mux#5)              MAC:mux#11.itm                         4.2021  5.7979                         
      fir:core/reg(MAC-5:acc#2.psp)        z.out#2                               -1.1858 11.1858 (clock period exceeded) 
      fir:core/reg(MAC-9:MAC:mux)          z.out#5                               -1.0830 11.0830 (clock period exceeded) 
      fir:core/reg(MAC:acc#3.psp)          MAC:acc#3.psp.sva#1                   -1.1858 11.1858 (clock period exceeded) 
      fir:core/reg(MAC-7:MAC:mux)          MAC:MAC:mux1h#3.itm                    3.9198  6.0802                         
      fir:core/reg(MAC-8:MAC:mux)          MAC:MAC:MAC:mux.itm                    2.8246  7.1754                         
      fir:core/reg(MAC:mux#6)              MAC:MAC:mux1h#1.itm                    3.2080  6.7920                         
      fir:core/reg(MAC-13:MAC:mux)         MAC:MAC:mux1h.itm                      2.6121  7.3879                         
      fir:core/reg(MAC-11:acc#2.psp)       MAC-11:acc#2.psp.sva#1                 2.6121  7.3879                         
      fir:core/reg(MAC-11:mul)             MAC:mux1h#33.itm                       0.8476  9.1524                         
      fir:core/reg(MAC-10:mul)             MAC:mux1h#34.itm                       1.1328  8.8672                         
      fir:core/reg(MAC:acc#14)             z.out#4                               -0.6430 10.6430 (clock period exceeded) 
      fir:core/reg(MAC:i(5:0)#7)           MAC:slc(MAC-6:acc#2.tmp)(5-4)#8.itm    5.4046  4.5954                         
      fir:core/reg(MAC:i(5:0)#7)#2         MAC:slc(MAC-6:acc#2.tmp)(2-0)#6.itm    5.4046  4.5954                         
      fir:core/reg(MAC:acc.psp)            MAC:slc(MAC:acc.psp.sva#1)(3-2)#1.itm  3.9944  6.0056                         
      fir:core/reg(MAC:acc.psp)#2          MAC:slc(MAC:acc.psp.sva#1)(0)#1.itm    3.9944  6.0056                         
      fir:core/reg(MAC:acc#4.psp)          MAC:slc(MAC:acc#4.psp.sva#1)(2)#1.itm  7.1314  2.8686                         
      fir:core/reg(MAC:acc#4.psp)#2        MAC:slc(MAC:acc#4.psp.sva#1)(0)#1.itm  7.1314  2.8686                         
      fir                                  coeffs:rsc.radr                        0.0259  9.9741                         
      fir                                  coeffs:rsc.triosy.lz                  10.0000  0.0000                         
      fir                                  in1:rsc.triosy.lz                     10.0000  0.0000                         
      fir                                  out1:rsc.dat                          10.0000  0.0000                         
      fir                                  out1:rsc.triosy.lz                    10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    6     1 
    -                    5     5 
    -                    4     1 
    -                   30     7 
    -                    3     1 
    -                    2     1 
    and                          
    -                   30     1 
    -                    1    32 
    mul                          
    -                   30     6 
    mux                          
    -                    5     4 
    -                   30     2 
    -                    2     1 
    -                   16    14 
    -                    1     1 
    mux1h                        
    -                   30     3 
    -                    2     1 
    -                   16     5 
    -                    1     3 
    nand                         
    -                    1     2 
    nor                          
    -                    1    20 
    not                          
    -                    1    73 
    or                           
    -                    1    24 
    read_port                    
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    5     5 
    -                   30     5 
    -                    3     1 
    -                    2     3 
    -                   16    74 
    -                    1     9 
    write_port                   
    -                    0     1 
    
  End of Report
