{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697765854390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697765854391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 19:37:34 2023 " "Processing started: Thu Oct 19 19:37:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697765854391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765854391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica_minios -c practica_minios " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica_minios -c practica_minios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765854391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697765854805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697765854805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/first_system.v 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/first_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_system " "Found entity 1: first_system" {  } { { "first_system/synthesis/first_system.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/first_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "first_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "first_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/first_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_irq_mapper " "Found entity 1: first_system_irq_mapper" {  } { { "first_system/synthesis/submodules/first_system_irq_mapper.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/first_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_mm_interconnect_0 " "Found entity 1: first_system_mm_interconnect_0" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/first_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: first_system_mm_interconnect_0_avalon_st_adapter" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/first_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: first_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/first_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: first_system_mm_interconnect_0_rsp_mux_001" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "first_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861184 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "first_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/first_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_mm_interconnect_0_rsp_mux " "Found entity 1: first_system_mm_interconnect_0_rsp_mux" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/first_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_mm_interconnect_0_rsp_demux " "Found entity 1: first_system_mm_interconnect_0_rsp_demux" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/first_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: first_system_mm_interconnect_0_cmd_mux_001" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/first_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_mm_interconnect_0_cmd_mux " "Found entity 1: first_system_mm_interconnect_0_cmd_mux" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/first_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: first_system_mm_interconnect_0_cmd_demux_001" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/first_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_mm_interconnect_0_cmd_demux " "Found entity 1: first_system_mm_interconnect_0_cmd_demux" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861204 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at first_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697765861209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at first_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697765861209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_system/synthesis/submodules/first_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: first_system_mm_interconnect_0_router_003_default_decode" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861210 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_system_mm_interconnect_0_router_003 " "Found entity 2: first_system_mm_interconnect_0_router_003" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at first_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697765861213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at first_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697765861214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_system/synthesis/submodules/first_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: first_system_mm_interconnect_0_router_002_default_decode" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861215 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_system_mm_interconnect_0_router_002 " "Found entity 2: first_system_mm_interconnect_0_router_002" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at first_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697765861218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at first_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697765861219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_system/synthesis/submodules/first_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: first_system_mm_interconnect_0_router_001_default_decode" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861220 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_system_mm_interconnect_0_router_001 " "Found entity 2: first_system_mm_interconnect_0_router_001" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at first_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697765861223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at first_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697765861223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_system/synthesis/submodules/first_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_mm_interconnect_0_router_default_decode " "Found entity 1: first_system_mm_interconnect_0_router_default_decode" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861225 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_system_mm_interconnect_0_router " "Found entity 2: first_system_mm_interconnect_0_router" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "first_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "first_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "first_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "first_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "first_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "first_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/first_system_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_sys_clk_timer " "Found entity 1: first_system_sys_clk_timer" {  } { { "first_system/synthesis/submodules/first_system_sys_clk_timer.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/first_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_onchip_mem " "Found entity 1: first_system_onchip_mem" {  } { { "first_system/synthesis/submodules/first_system_onchip_mem.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/first_system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_leds " "Found entity 1: first_system_leds" {  } { { "first_system/synthesis/submodules/first_system_leds.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file first_system/synthesis/submodules/first_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_jtag_uart_sim_scfifo_w " "Found entity 1: first_system_jtag_uart_sim_scfifo_w" {  } { { "first_system/synthesis/submodules/first_system_jtag_uart.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861262 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_system_jtag_uart_scfifo_w " "Found entity 2: first_system_jtag_uart_scfifo_w" {  } { { "first_system/synthesis/submodules/first_system_jtag_uart.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861262 ""} { "Info" "ISGN_ENTITY_NAME" "3 first_system_jtag_uart_sim_scfifo_r " "Found entity 3: first_system_jtag_uart_sim_scfifo_r" {  } { { "first_system/synthesis/submodules/first_system_jtag_uart.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861262 ""} { "Info" "ISGN_ENTITY_NAME" "4 first_system_jtag_uart_scfifo_r " "Found entity 4: first_system_jtag_uart_scfifo_r" {  } { { "first_system/synthesis/submodules/first_system_jtag_uart.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861262 ""} { "Info" "ISGN_ENTITY_NAME" "5 first_system_jtag_uart " "Found entity 5: first_system_jtag_uart" {  } { { "first_system/synthesis/submodules/first_system_jtag_uart.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/first_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_cpu " "Found entity 1: first_system_cpu" {  } { { "first_system/synthesis/submodules/first_system_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file first_system/synthesis/submodules/first_system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_cpu_cpu_register_bank_a_module " "Found entity 1: first_system_cpu_cpu_register_bank_a_module" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_system_cpu_cpu_register_bank_b_module " "Found entity 2: first_system_cpu_cpu_register_bank_b_module" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "3 first_system_cpu_cpu_nios2_oci_debug " "Found entity 3: first_system_cpu_cpu_nios2_oci_debug" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "4 first_system_cpu_cpu_nios2_oci_break " "Found entity 4: first_system_cpu_cpu_nios2_oci_break" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "5 first_system_cpu_cpu_nios2_oci_xbrk " "Found entity 5: first_system_cpu_cpu_nios2_oci_xbrk" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "6 first_system_cpu_cpu_nios2_oci_dbrk " "Found entity 6: first_system_cpu_cpu_nios2_oci_dbrk" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "7 first_system_cpu_cpu_nios2_oci_itrace " "Found entity 7: first_system_cpu_cpu_nios2_oci_itrace" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "8 first_system_cpu_cpu_nios2_oci_td_mode " "Found entity 8: first_system_cpu_cpu_nios2_oci_td_mode" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "9 first_system_cpu_cpu_nios2_oci_dtrace " "Found entity 9: first_system_cpu_cpu_nios2_oci_dtrace" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "10 first_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: first_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "11 first_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: first_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "12 first_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: first_system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "13 first_system_cpu_cpu_nios2_oci_fifo " "Found entity 13: first_system_cpu_cpu_nios2_oci_fifo" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "14 first_system_cpu_cpu_nios2_oci_pib " "Found entity 14: first_system_cpu_cpu_nios2_oci_pib" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "15 first_system_cpu_cpu_nios2_oci_im " "Found entity 15: first_system_cpu_cpu_nios2_oci_im" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "16 first_system_cpu_cpu_nios2_performance_monitors " "Found entity 16: first_system_cpu_cpu_nios2_performance_monitors" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "17 first_system_cpu_cpu_nios2_avalon_reg " "Found entity 17: first_system_cpu_cpu_nios2_avalon_reg" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "18 first_system_cpu_cpu_ociram_sp_ram_module " "Found entity 18: first_system_cpu_cpu_ociram_sp_ram_module" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "19 first_system_cpu_cpu_nios2_ocimem " "Found entity 19: first_system_cpu_cpu_nios2_ocimem" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "20 first_system_cpu_cpu_nios2_oci " "Found entity 20: first_system_cpu_cpu_nios2_oci" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""} { "Info" "ISGN_ENTITY_NAME" "21 first_system_cpu_cpu " "Found entity 21: first_system_cpu_cpu" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_cpu_cpu_debug_slave_sysclk " "Found entity 1: first_system_cpu_cpu_debug_slave_sysclk" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_cpu_cpu_debug_slave_tck " "Found entity 1: first_system_cpu_cpu_debug_slave_tck" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_cpu_cpu_debug_slave_wrapper " "Found entity 1: first_system_cpu_cpu_debug_slave_wrapper" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_system/synthesis/submodules/first_system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file first_system/synthesis/submodules/first_system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_system_cpu_cpu_test_bench " "Found entity 1: first_system_cpu_cpu_test_bench" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu_test_bench.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica_minios.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica_minios.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica_minios " "Found entity 1: practica_minios" {  } { { "practica_minios.bdf" "" { Schematic "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/practica_minios.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica_minios " "Elaborating entity \"practica_minios\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697765861376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system first_system:inst " "Elaborating entity \"first_system\" for hierarchy \"first_system:inst\"" {  } { { "practica_minios.bdf" "inst" { Schematic "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/practica_minios.bdf" { { 144 480 960 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu first_system:inst\|first_system_cpu:cpu " "Elaborating entity \"first_system_cpu\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\"" {  } { { "first_system/synthesis/first_system.v" "cpu" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/first_system.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu " "Elaborating entity \"first_system_cpu_cpu\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\"" {  } { { "first_system/synthesis/submodules/first_system_cpu.v" "cpu" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_test_bench first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_test_bench:the_first_system_cpu_cpu_test_bench " "Elaborating entity \"first_system_cpu_cpu_test_bench\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_test_bench:the_first_system_cpu_cpu_test_bench\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_first_system_cpu_cpu_test_bench" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_register_bank_a_module first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_register_bank_a_module:first_system_cpu_cpu_register_bank_a " "Elaborating entity \"first_system_cpu_cpu_register_bank_a_module\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_register_bank_a_module:first_system_cpu_cpu_register_bank_a\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "first_system_cpu_cpu_register_bank_a" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_register_bank_a_module:first_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_register_bank_a_module:first_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_register_bank_a_module:first_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_register_bank_a_module:first_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_register_bank_a_module:first_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_register_bank_a_module:first_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861625 ""}  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697765861625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765861673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765861673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_register_bank_a_module:first_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_register_bank_a_module:first_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_register_bank_b_module first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_register_bank_b_module:first_system_cpu_cpu_register_bank_b " "Elaborating entity \"first_system_cpu_cpu_register_bank_b_module\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_register_bank_b_module:first_system_cpu_cpu_register_bank_b\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "first_system_cpu_cpu_register_bank_b" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_nios2_oci first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci " "Elaborating entity \"first_system_cpu_cpu_nios2_oci\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_first_system_cpu_cpu_nios2_oci" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_nios2_oci_debug first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_debug:the_first_system_cpu_cpu_nios2_oci_debug " "Elaborating entity \"first_system_cpu_cpu_nios2_oci_debug\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_debug:the_first_system_cpu_cpu_nios2_oci_debug\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_first_system_cpu_cpu_nios2_oci_debug" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_debug:the_first_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_debug:the_first_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_debug:the_first_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_debug:the_first_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_debug:the_first_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_debug:the_first_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861778 ""}  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697765861778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_nios2_oci_break first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_break:the_first_system_cpu_cpu_nios2_oci_break " "Elaborating entity \"first_system_cpu_cpu_nios2_oci_break\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_break:the_first_system_cpu_cpu_nios2_oci_break\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_first_system_cpu_cpu_nios2_oci_break" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_nios2_oci_xbrk first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_xbrk:the_first_system_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"first_system_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_xbrk:the_first_system_cpu_cpu_nios2_oci_xbrk\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_first_system_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_nios2_oci_dbrk first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_dbrk:the_first_system_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"first_system_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_dbrk:the_first_system_cpu_cpu_nios2_oci_dbrk\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_first_system_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_nios2_oci_itrace first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_itrace:the_first_system_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"first_system_cpu_cpu_nios2_oci_itrace\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_itrace:the_first_system_cpu_cpu_nios2_oci_itrace\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_first_system_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_nios2_oci_dtrace first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_dtrace:the_first_system_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"first_system_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_dtrace:the_first_system_cpu_cpu_nios2_oci_dtrace\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_first_system_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_nios2_oci_td_mode first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_dtrace:the_first_system_cpu_cpu_nios2_oci_dtrace\|first_system_cpu_cpu_nios2_oci_td_mode:first_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"first_system_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_dtrace:the_first_system_cpu_cpu_nios2_oci_dtrace\|first_system_cpu_cpu_nios2_oci_td_mode:first_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "first_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_nios2_oci_fifo first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_fifo:the_first_system_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"first_system_cpu_cpu_nios2_oci_fifo\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_fifo:the_first_system_cpu_cpu_nios2_oci_fifo\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_first_system_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_nios2_oci_compute_input_tm_cnt first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_fifo:the_first_system_cpu_cpu_nios2_oci_fifo\|first_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_first_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"first_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_fifo:the_first_system_cpu_cpu_nios2_oci_fifo\|first_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_first_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_first_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_nios2_oci_fifo_wrptr_inc first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_fifo:the_first_system_cpu_cpu_nios2_oci_fifo\|first_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_first_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"first_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_fifo:the_first_system_cpu_cpu_nios2_oci_fifo\|first_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_first_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_first_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_nios2_oci_fifo_cnt_inc first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_fifo:the_first_system_cpu_cpu_nios2_oci_fifo\|first_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_first_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"first_system_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_fifo:the_first_system_cpu_cpu_nios2_oci_fifo\|first_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_first_system_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_first_system_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_nios2_oci_pib first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_pib:the_first_system_cpu_cpu_nios2_oci_pib " "Elaborating entity \"first_system_cpu_cpu_nios2_oci_pib\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_pib:the_first_system_cpu_cpu_nios2_oci_pib\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_first_system_cpu_cpu_nios2_oci_pib" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_nios2_oci_im first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_im:the_first_system_cpu_cpu_nios2_oci_im " "Elaborating entity \"first_system_cpu_cpu_nios2_oci_im\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_oci_im:the_first_system_cpu_cpu_nios2_oci_im\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_first_system_cpu_cpu_nios2_oci_im" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_nios2_avalon_reg first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_avalon_reg:the_first_system_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"first_system_cpu_cpu_nios2_avalon_reg\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_avalon_reg:the_first_system_cpu_cpu_nios2_avalon_reg\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_first_system_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_nios2_ocimem first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_ocimem:the_first_system_cpu_cpu_nios2_ocimem " "Elaborating entity \"first_system_cpu_cpu_nios2_ocimem\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_ocimem:the_first_system_cpu_cpu_nios2_ocimem\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_first_system_cpu_cpu_nios2_ocimem" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_ociram_sp_ram_module first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_ocimem:the_first_system_cpu_cpu_nios2_ocimem\|first_system_cpu_cpu_ociram_sp_ram_module:first_system_cpu_cpu_ociram_sp_ram " "Elaborating entity \"first_system_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_ocimem:the_first_system_cpu_cpu_nios2_ocimem\|first_system_cpu_cpu_ociram_sp_ram_module:first_system_cpu_cpu_ociram_sp_ram\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "first_system_cpu_cpu_ociram_sp_ram" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_ocimem:the_first_system_cpu_cpu_nios2_ocimem\|first_system_cpu_cpu_ociram_sp_ram_module:first_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_ocimem:the_first_system_cpu_cpu_nios2_ocimem\|first_system_cpu_cpu_ociram_sp_ram_module:first_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_ocimem:the_first_system_cpu_cpu_nios2_ocimem\|first_system_cpu_cpu_ociram_sp_ram_module:first_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_ocimem:the_first_system_cpu_cpu_nios2_ocimem\|first_system_cpu_cpu_ociram_sp_ram_module:first_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765861985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_ocimem:the_first_system_cpu_cpu_nios2_ocimem\|first_system_cpu_cpu_ociram_sp_ram_module:first_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_ocimem:the_first_system_cpu_cpu_nios2_ocimem\|first_system_cpu_cpu_ociram_sp_ram_module:first_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765861985 ""}  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697765861985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765862024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765862024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_ocimem:the_first_system_cpu_cpu_nios2_ocimem\|first_system_cpu_cpu_ociram_sp_ram_module:first_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_nios2_ocimem:the_first_system_cpu_cpu_nios2_ocimem\|first_system_cpu_cpu_ociram_sp_ram_module:first_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765862024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_debug_slave_wrapper first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"first_system_cpu_cpu_debug_slave_wrapper\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "the_first_system_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765862040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_debug_slave_tck first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|first_system_cpu_cpu_debug_slave_tck:the_first_system_cpu_cpu_debug_slave_tck " "Elaborating entity \"first_system_cpu_cpu_debug_slave_tck\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|first_system_cpu_cpu_debug_slave_tck:the_first_system_cpu_cpu_debug_slave_tck\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_wrapper.v" "the_first_system_cpu_cpu_debug_slave_tck" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765862054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_cpu_cpu_debug_slave_sysclk first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|first_system_cpu_cpu_debug_slave_sysclk:the_first_system_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"first_system_cpu_cpu_debug_slave_sysclk\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|first_system_cpu_cpu_debug_slave_sysclk:the_first_system_cpu_cpu_debug_slave_sysclk\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_wrapper.v" "the_first_system_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765862110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_system_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_system_cpu_cpu_debug_slave_phy\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_wrapper.v" "first_system_cpu_cpu_debug_slave_phy" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765862153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_system_cpu_cpu_debug_slave_phy\"" {  } { { "first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765862159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_system_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_system_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765862159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765862159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765862159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765862159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765862159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765862159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765862159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765862159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765862159 ""}  } { { "first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697765862159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765862161 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_system_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765862167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765862699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"first_system:inst\|first_system_cpu:cpu\|first_system_cpu_cpu:cpu\|first_system_cpu_cpu_nios2_oci:the_first_system_cpu_cpu_nios2_oci\|first_system_cpu_cpu_debug_slave_wrapper:the_first_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765862833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_jtag_uart first_system:inst\|first_system_jtag_uart:jtag_uart " "Elaborating entity \"first_system_jtag_uart\" for hierarchy \"first_system:inst\|first_system_jtag_uart:jtag_uart\"" {  } { { "first_system/synthesis/first_system.v" "jtag_uart" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/first_system.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765862880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_jtag_uart_scfifo_w first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w " "Elaborating entity \"first_system_jtag_uart_scfifo_w\" for hierarchy \"first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w\"" {  } { { "first_system/synthesis/submodules/first_system_jtag_uart.v" "the_first_system_jtag_uart_scfifo_w" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765862894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "first_system/synthesis/submodules/first_system_jtag_uart.v" "wfifo" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "first_system/synthesis/submodules/first_system_jtag_uart.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863095 ""}  } { { "first_system/synthesis/submodules/first_system_jtag_uart.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697765863095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765863131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765863131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765863145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765863145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765863157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765863157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765863194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765863194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765863240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765863240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765863288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765863288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_w:the_first_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_jtag_uart_scfifo_r first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_r:the_first_system_jtag_uart_scfifo_r " "Elaborating entity \"first_system_jtag_uart_scfifo_r\" for hierarchy \"first_system:inst\|first_system_jtag_uart:jtag_uart\|first_system_jtag_uart_scfifo_r:the_first_system_jtag_uart_scfifo_r\"" {  } { { "first_system/synthesis/submodules/first_system_jtag_uart.v" "the_first_system_jtag_uart_scfifo_r" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic first_system:inst\|first_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"first_system:inst\|first_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "first_system/synthesis/submodules/first_system_jtag_uart.v" "first_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_system:inst\|first_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"first_system:inst\|first_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "first_system/synthesis/submodules/first_system_jtag_uart.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_system:inst\|first_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"first_system:inst\|first_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863525 ""}  } { { "first_system/synthesis/submodules/first_system_jtag_uart.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697765863525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter first_system:inst\|first_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"first_system:inst\|first_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl first_system:inst\|first_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"first_system:inst\|first_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_leds first_system:inst\|first_system_leds:leds " "Elaborating entity \"first_system_leds\" for hierarchy \"first_system:inst\|first_system_leds:leds\"" {  } { { "first_system/synthesis/first_system.v" "leds" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/first_system.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_onchip_mem first_system:inst\|first_system_onchip_mem:onchip_mem " "Elaborating entity \"first_system_onchip_mem\" for hierarchy \"first_system:inst\|first_system_onchip_mem:onchip_mem\"" {  } { { "first_system/synthesis/first_system.v" "onchip_mem" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/first_system.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_system:inst\|first_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_system:inst\|first_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "first_system/synthesis/submodules/first_system_onchip_mem.v" "the_altsyncram" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_system:inst\|first_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_system:inst\|first_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "first_system/synthesis/submodules/first_system_onchip_mem.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_system:inst\|first_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_system:inst\|first_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_system_onchip_mem.hex " "Parameter \"init_file\" = \"first_system_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697765863601 ""}  } { { "first_system/synthesis/submodules/first_system_onchip_mem.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697765863601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5h1 " "Found entity 1: altsyncram_s5h1" {  } { { "db/altsyncram_s5h1.tdf" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/altsyncram_s5h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765863636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765863636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s5h1 first_system:inst\|first_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s5h1:auto_generated " "Elaborating entity \"altsyncram_s5h1\" for hierarchy \"first_system:inst\|first_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s5h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_sys_clk_timer first_system:inst\|first_system_sys_clk_timer:sys_clk_timer " "Elaborating entity \"first_system_sys_clk_timer\" for hierarchy \"first_system:inst\|first_system_sys_clk_timer:sys_clk_timer\"" {  } { { "first_system/synthesis/first_system.v" "sys_clk_timer" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/first_system.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_mm_interconnect_0 first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"first_system_mm_interconnect_0\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "first_system/synthesis/first_system.v" "mm_interconnect_0" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/first_system.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765863991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "first_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_mm_interconnect_0_router first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_router:router " "Elaborating entity \"first_system_mm_interconnect_0_router\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_router:router\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "router" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 1665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_mm_interconnect_0_router_default_decode first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_router:router\|first_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"first_system_mm_interconnect_0_router_default_decode\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_router:router\|first_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_mm_interconnect_0_router_001 first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"first_system_mm_interconnect_0_router_001\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_router_001:router_001\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_mm_interconnect_0_router_001_default_decode first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_router_001:router_001\|first_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"first_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_router_001:router_001\|first_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_mm_interconnect_0_router_002 first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"first_system_mm_interconnect_0_router_002\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_router_002:router_002\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 1697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_mm_interconnect_0_router_002_default_decode first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_router_002:router_002\|first_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"first_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_router_002:router_002\|first_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_mm_interconnect_0_router_003 first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"first_system_mm_interconnect_0_router_003\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_router_003:router_003\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "router_003" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 1713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_mm_interconnect_0_router_003_default_decode first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_router_003:router_003\|first_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"first_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_router_003:router_003\|first_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_mm_interconnect_0_cmd_demux first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"first_system_mm_interconnect_0_cmd_demux\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_mm_interconnect_0_cmd_demux_001 first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"first_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 1825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_mm_interconnect_0_cmd_mux first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"first_system_mm_interconnect_0_cmd_mux\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 1842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_mm_interconnect_0_cmd_mux_001 first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"first_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "first_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_mm_interconnect_0_rsp_demux first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"first_system_mm_interconnect_0_rsp_demux\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_mm_interconnect_0_rsp_mux first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"first_system_mm_interconnect_0_rsp_mux\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "first_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_mm_interconnect_0_rsp_mux_001 first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"first_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_mm_interconnect_0_avalon_st_adapter first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"first_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|first_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"first_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"first_system:inst\|first_system_mm_interconnect_0:mm_interconnect_0\|first_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|first_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "first_system/synthesis/submodules/first_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_system_irq_mapper first_system:inst\|first_system_irq_mapper:irq_mapper " "Elaborating entity \"first_system_irq_mapper\" for hierarchy \"first_system:inst\|first_system_irq_mapper:irq_mapper\"" {  } { { "first_system/synthesis/first_system.v" "irq_mapper" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/first_system.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller first_system:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"first_system:inst\|altera_reset_controller:rst_controller\"" {  } { { "first_system/synthesis/first_system.v" "rst_controller" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/first_system.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer first_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"first_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "first_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer first_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"first_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "first_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765864450 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1697765865267 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.10.19.19:37:48 Progress: Loading sld068e17ee/alt_sld_fab_wrapper_hw.tcl " "2023.10.19.19:37:48 Progress: Loading sld068e17ee/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765868176 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765870262 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765870370 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765872501 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765872605 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765872700 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765872807 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765872812 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765872813 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1697765873527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld068e17ee/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld068e17ee/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld068e17ee/alt_sld_fab.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/ip/sld068e17ee/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765874080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765874080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765874307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765874307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765874337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765874337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765874457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765874457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765874648 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765874648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765874648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/db/ip/sld068e17ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697765874808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765874808 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1697765880994 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "first_system/synthesis/submodules/first_system_jtag_uart.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2899 -1 0 } } { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 3899 -1 0 } } { "first_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 3521 -1 0 } } { "first_system/synthesis/submodules/first_system_jtag_uart.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "first_system/synthesis/submodules/first_system_cpu_cpu.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_cpu_cpu.v" 2120 -1 0 } } { "first_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "first_system/synthesis/submodules/first_system_sys_clk_timer.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/first_system/synthesis/submodules/first_system_sys_clk_timer.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1697765881230 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1697765881230 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765883020 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697765886079 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/output_files/practica_minios.map.smsg " "Generated suppressed messages file C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/Practica5/output_files/practica_minios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765887077 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697765892582 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697765892582 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2130 " "Implemented 2130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697765893213 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697765893213 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1971 " "Implemented 1971 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697765893213 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1697765893213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697765893213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697765893348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 19:38:13 2023 " "Processing ended: Thu Oct 19 19:38:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697765893348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697765893348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697765893348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697765893348 ""}
