###############################################################
#  Generated by:      Cadence Innovus 17.13-s098_1
#  OS:                Linux x86_64(Host ID cadence212)
#  Generated on:      Wed Sep 11 20:04:41 2019
#  Design:            mtm_Alu
#  Command:           report_clock_trees -summary -out_file ./timingReports/07_clock_tree_summary.txt
###############################################################

Clock DAG stats:
================

-------------------------------------------------------------
Cell type                     Count    Area       Capacitance
-------------------------------------------------------------
Buffers                         9      821.146       0.118
Inverters                       0        0.000       0.000
Integrated Clock Gates          0        0.000       0.000
Non-Integrated Clock Gates      0        0.000       0.000
Clock Logic                     0        0.000       0.000
All                             9      821.146       0.118
-------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      596.190
Leaf      3923.840
Total     4520.030
--------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.118    0.075    0.192
Leaf     1.232    0.521    1.753
Total    1.350    0.595    1.945
--------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
 273     1.232     0.005       0.000      0.005    0.005
--------------------------------------------------------


Clock DAG net violations:
=========================

-------------------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
-------------------------------------------------------------------------------------------------------
Remaining Transition    ns         4       0.006       0.002      0.022    [0.007, 0.006, 0.006, 0.003]
-------------------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

-----------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                    Over Target
-----------------------------------------------------------------------------------------------------------------------
Trunk       0.300       2       0.224       0.034      0.200    0.248    {1 <= 0.240ns, 1 <= 0.300ns}          -
Leaf        0.300       8       0.301       0.005      0.292    0.307    {4 <= 0.300ns}                  {4 <= 0.315ns}
-----------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-------------------------------------------
Name          Type      Inst     Inst Area 
                        Count    (um^2)
-------------------------------------------
UCL_BUF8_2    buffer      9       821.146
-------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                                  Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                                                                                                  (Ohms)                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk            273         0        0       0           0           0        0       9       0        0         0          8        37    265.6     1461.64     821.146   0.595  1.350  clk
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees :
================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                                                                                                          (Ohms)                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   273         0        0       0           0           0        0       9       0        0         0          8        4.5       37    34.125   265.600    146.164     821.146   0.595  1.350
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)   72.590   159.875  265.600  53.482
Source-sink manhattan distance (um)  72.840   144.874  273.560  56.983
Source-sink resistance (Ohm)         25.565    96.160  146.164  32.166
-----------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0           145
---------------------------------------------------------------------------------------
Total               0                 0               0             0           145
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 145 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 10 violating pins:
======================================================================

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------
Half corner       Violation  Slew    Slew      Dont   Ideal  Target    Pin
                  amount     target  achieved  touch  net?   source    
                                               net?                    
---------------------------------------------------------------------------------------------------------------------
WC_dc:setup.late    0.007    0.300    0.307    N      N      explicit  u_mtm_Alu_serializer/internal_data_reg[12]/CLK
WC_dc:setup.late    0.007    0.300    0.307    N      N      explicit  u_mtm_Alu_serializer/internal_data_reg[26]/CLK
WC_dc:setup.late    0.007    0.300    0.307    N      N      explicit  u_mtm_Alu_serializer/internal_data_reg[3]/CLK
WC_dc:setup.late    0.007    0.300    0.307    N      N      explicit  u_mtm_Alu_serializer/internal_data_reg[11]/CLK
WC_dc:setup.late    0.007    0.300    0.307    N      N      explicit  u_mtm_Alu_serializer/internal_data_reg[13]/CLK
WC_dc:setup.late    0.007    0.300    0.307    N      N      explicit  u_mtm_Alu_serializer/internal_data_reg[18]/CLK
WC_dc:setup.late    0.007    0.300    0.307    N      N      explicit  u_mtm_Alu_serializer/internal_data_reg[25]/CLK
WC_dc:setup.late    0.007    0.300    0.307    N      N      explicit  u_mtm_Alu_core/Result_reg[18]/CLK
WC_dc:setup.late    0.007    0.300    0.307    N      N      explicit  u_mtm_Alu_core/Result_reg[25]/CLK
WC_dc:setup.late    0.007    0.300    0.307    N      N      explicit  u_mtm_Alu_core/Result_reg[26]/CLK
---------------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via cts_target_max_transition_time property.
pin explicit - target is explicitly set for this pin via cts_pin_target_max_transition_time property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

----------------------------------------------------------------------------------------------------------------------------------------
Clock tree  Timing Corner      Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                               Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
----------------------------------------------------------------------------------------------------------------------------------------
clk         WC_dc:setup.early     0.307          0.289         0.239          0.246      ignored          -      ignored          -
clk         WC_dc:setup.late      0.307          0.289         0.241          0.248      explicit     *0.300     explicit      0.300
clk         BC_dc:hold.early      0.182          0.149         0.200          0.200      ignored          -      ignored          -
clk         BC_dc:hold.late       0.181          0.149         0.200          0.200      ignored          -      ignored          -
----------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.022        0.022        -0.166        -0.014       0.006       0.006       0.002       0.007
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner WC_dc:setup.late

Top Overslews:

-----------------------------------------------------------------
Driving node                                        Overslew (ns)
-----------------------------------------------------------------
CTS_ccl_a_BUF_clk_G0_L2_6                               0.007
CTS_ccl_a_BUF_clk_G0_L2_4                               0.006
u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L2_5        0.006
u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L2_3        0.003
-----------------------------------------------------------------

Top Underslews:

------------------------------------------------------------------
Driving node                                        Underslew (ns)
------------------------------------------------------------------
clk                                                     -0.100
CTS_ccl_a_BUF_clk_G0_L1_1                               -0.052
u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk_G0_L2_1        -0.008
CTS_ccl_a_BUF_clk_G0_L2_2                               -0.003
CTS_ccl_a_BUF_clk_G0_L2_7                               -0.002
CTS_ccl_a_BUF_clk_G0_L2_8                               -0.001
------------------------------------------------------------------

