--------------------------------------------------------------------------------
Release 12.2 Trace  (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 5 -n 3
-fastpaths -xml gw_wrapper.twx gw_wrapper.ncd -o gw_wrapper.twr gw_wrapper.pcf

Design file:              gw_wrapper.ncd
Physical constraint file: gw_wrapper.pcf
Device,package,speed:     xc3s1400a,fg484,-5 (PRODUCTION 1.41 2010-06-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "L_WR_RDY<1>/L_WR_RDY_1_IBUF" MAXDELAY = 2 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "L_WR_RDY<1>/L_WR_RDY_1_IBUF" MAXDELAY = 2 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "L_WR_RDY<0>/L_WR_RDY_0_IBUF" MAXDELAY = 2 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "L_WR_RDY<0>/L_WR_RDY_0_IBUF" MAXDELAY = 2 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "L2P_RDY/L2P_RDY_IBUF" MAXDELAY = 2 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "P_RD_D_RDY<1>/P_RD_D_RDY_1_IBUF" MAXDELAY = 2 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "P_RD_D_RDY<0>/P_RD_D_RDY_0_IBUF" MAXDELAY = 2 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "VC_RDY<1>_IBUF" MAXDELAY = 2 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "VC_RDY<1>_IBUF" MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------
Slack:                  2.000ns VC_RDY<1>_IBUF
Report:    0.000ns delay meets   2.000ns timing constraint by 2.000ns
From                              To                                Delay(ns)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "VC_RDY<0>_IBUF" MAXDELAY = 2 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "VC_RDY<0>_IBUF" MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------
Slack:                  2.000ns VC_RDY<0>_IBUF
Report:    0.000ns delay meets   2.000ns timing constraint by 2.000ns
From                              To                                Delay(ns)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "cmp_gn4124_core/clk_n_buf" MAXDELAY = 0.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.022ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns cmp_gn4124_core/clk_n_buf
Report:    0.022ns delay meets   0.100ns timing constraint by 0.078ns
From                              To                                Delay(ns)
E12.I                             BUFGMUX_X2Y11.I0                      0.022  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "cmp_gn4124_core/clk_p_buf" MAXDELAY = 0.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.022ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns cmp_gn4124_core/clk_p_buf
Report:    0.022ns delay meets   0.100ns timing constraint by 0.078ns
From                              To                                Delay(ns)
C12.I                             BUFGMUX_X2Y10.I0                      0.022  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.946ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X67Y110.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.946ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y143.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X75Y120.G2     net (fanout=8)        2.260   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X75Y120.Y      Tilo                  0.561   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X67Y110.CE     net (fanout=7)        1.374   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X67Y110.CLK    Tceck                 0.155   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.946ns (1.312ns logic, 3.634ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X67Y110.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.946ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y143.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X75Y120.G2     net (fanout=8)        2.260   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X75Y120.Y      Tilo                  0.561   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X67Y110.CE     net (fanout=7)        1.374   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X67Y110.CLK    Tceck                 0.155   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.946ns (1.312ns logic, 3.634ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X68Y111.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y143.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X75Y120.G2     net (fanout=8)        2.260   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X75Y120.Y      Tilo                  0.561   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X68Y111.CE     net (fanout=7)        1.123   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X68Y111.CLK    Tceck                 0.155   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.695ns (1.312ns logic, 3.383ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X69Y126.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.952ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.952ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y143.YQ     Tcko                  0.477   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y126.SR     net (fanout=8)        1.185   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X69Y126.CLK    Tcksr       (-Th)    -0.290   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<1>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.952ns (0.767ns logic, 1.185ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X69Y126.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.952ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.952ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y143.YQ     Tcko                  0.477   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y126.SR     net (fanout=8)        1.185   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X69Y126.CLK    Tcksr       (-Th)    -0.290   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<1>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.952ns (0.767ns logic, 1.185ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X69Y127.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.952ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.952ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y143.YQ     Tcko                  0.477   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y127.SR     net (fanout=8)        1.185   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X69Y127.CLK    Tcksr       (-Th)    -0.290   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.952ns (0.767ns logic, 1.185ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.303ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X78Y143.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.303ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y143.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X78Y143.BY     net (fanout=8)        0.427   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X78Y143.CLK    Tdick                 0.280   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.303ns (0.876ns logic, 0.427ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X78Y143.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.955ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y143.YQ     Tcko                  0.477   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X78Y143.BY     net (fanout=8)        0.341   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X78Y143.CLK    Tckdi       (-Th)    -0.137   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.614ns logic, 0.341ns route)
                                                       (64.3% logic, 35.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 528 paths analyzed, 171 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[0].U_FDRE (SLICE_X51Y71.CE), 3 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.457ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[0].U_FDRE (FF)
  Data Path Delay:      6.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    cmp_gn4124_core/clk_p rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y72.COUT    Twosco                3.614   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLL.CE
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXH
    SLICE_X48Y71.F2      net (fanout=3)        1.084   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXH/O
    SLICE_X48Y71.X       Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/MCNT_en
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.I_MCNT_en_SRLC16.U_MCNT_en
    SLICE_X51Y71.CE      net (fanout=4)        1.003   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/MCNT_en
    SLICE_X51Y71.CLK     Tceck                 0.155   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/MCNT<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.457ns (4.370ns logic, 2.087ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.451ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLH (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[0].U_FDRE (FF)
  Data Path Delay:      6.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    cmp_gn4124_core/clk_p rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLH to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y72.COUT    Twosco                3.608   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLL.CE
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLH
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXH
    SLICE_X48Y71.F2      net (fanout=3)        1.084   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXH/O
    SLICE_X48Y71.X       Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/MCNT_en
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.I_MCNT_en_SRLC16.U_MCNT_en
    SLICE_X51Y71.CE      net (fanout=4)        1.003   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/MCNT_en
    SLICE_X51Y71.CLK     Tceck                 0.155   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/MCNT<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.451ns (4.364ns logic, 2.087ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.240ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.I_MCNT_en_SRLC16.U_MCNT_en (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[0].U_FDRE (FF)
  Data Path Delay:      4.240ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    cmp_gn4124_core/clk_p rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.I_MCNT_en_SRLC16.U_MCNT_en to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y71.X       Treg                  3.082   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/MCNT_en
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.I_MCNT_en_SRLC16.U_MCNT_en.CE
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.I_MCNT_en_SRLC16.U_MCNT_en
    SLICE_X51Y71.CE      net (fanout=4)        1.003   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/MCNT_en
    SLICE_X51Y71.CLK     Tceck                 0.155   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/MCNT<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.237ns logic, 1.003ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[1].U_FDRE (SLICE_X51Y71.CE), 3 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.457ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[1].U_FDRE (FF)
  Data Path Delay:      6.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    cmp_gn4124_core/clk_p rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y72.COUT    Twosco                3.614   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLL.CE
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXH
    SLICE_X48Y71.F2      net (fanout=3)        1.084   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXH/O
    SLICE_X48Y71.X       Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/MCNT_en
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.I_MCNT_en_SRLC16.U_MCNT_en
    SLICE_X51Y71.CE      net (fanout=4)        1.003   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/MCNT_en
    SLICE_X51Y71.CLK     Tceck                 0.155   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/MCNT<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.457ns (4.370ns logic, 2.087ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.451ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLH (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[1].U_FDRE (FF)
  Data Path Delay:      6.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    cmp_gn4124_core/clk_p rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLH to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y72.COUT    Twosco                3.608   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLL.CE
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLH
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXH
    SLICE_X48Y71.F2      net (fanout=3)        1.084   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXH/O
    SLICE_X48Y71.X       Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/MCNT_en
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.I_MCNT_en_SRLC16.U_MCNT_en
    SLICE_X51Y71.CE      net (fanout=4)        1.003   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/MCNT_en
    SLICE_X51Y71.CLK     Tceck                 0.155   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/MCNT<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.451ns (4.364ns logic, 2.087ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.240ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.I_MCNT_en_SRLC16.U_MCNT_en (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[1].U_FDRE (FF)
  Data Path Delay:      4.240ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    cmp_gn4124_core/clk_p rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.I_MCNT_en_SRLC16.U_MCNT_en to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y71.X       Treg                  3.082   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/MCNT_en
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.I_MCNT_en_SRLC16.U_MCNT_en.CE
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.I_MCNT_en_SRLC16.U_MCNT_en
    SLICE_X51Y71.CE      net (fanout=4)        1.003   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/MCNT_en
    SLICE_X51Y71.CLK     Tceck                 0.155   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/MCNT<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.U_MCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.237ns logic, 1.003ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_DOUT (SLICE_X61Y85.BY), 3 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.429ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_DOUT (FF)
  Data Path Delay:      6.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    cmp_gn4124_core/clk_p rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y78.COUT    Twosco                3.614   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLL.CE
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXH
    SLICE_X50Y78.G1      net (fanout=3)        0.904   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXH/O
    SLICE_X50Y78.Y       Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/DOUT_flag
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.I_DOUT_flag_SRLC16.U_DOUT_flag
    SLICE_X61Y85.BY      net (fanout=1)        1.048   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/DOUT_flag
    SLICE_X61Y85.CLK     Tdick                 0.247   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<4>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      6.429ns (4.477ns logic, 1.952ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.423ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLH (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_DOUT (FF)
  Data Path Delay:      6.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    cmp_gn4124_core/clk_p rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLH to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y78.COUT    Twosco                3.608   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLL.CE
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLH
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXH
    SLICE_X50Y78.G1      net (fanout=3)        0.904   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_GAND_MATCH/I_SRL16.U_GAND_SRL16/I_TW_GTE8.F_TW[0].I_YES_RPM.U_MUXH/O
    SLICE_X50Y78.Y       Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/DOUT_flag
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.I_DOUT_flag_SRLC16.U_DOUT_flag
    SLICE_X61Y85.BY      net (fanout=1)        1.048   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/DOUT_flag
    SLICE_X61Y85.CLK     Tdick                 0.247   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<4>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      6.423ns (4.471ns logic, 1.952ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.392ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.I_DOUT_flag_SRLC16.U_DOUT_flag (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_DOUT (FF)
  Data Path Delay:      4.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    cmp_gn4124_core/clk_p rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.I_DOUT_flag_SRLC16.U_DOUT_flag to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.Y       Treg                  3.097   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/DOUT_flag
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.I_DOUT_flag_SRLC16.U_DOUT_flag.CE
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/I_SRLT_NE_1.I_DOUT_flag_SRLC16.U_DOUT_flag
    SLICE_X61Y85.BY      net (fanout=1)        1.048   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/DOUT_flag
    SLICE_X61Y85.CLK     Tdick                 0.247   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<4>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_YES.U_MC/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      4.392ns (3.344ns logic, 1.048ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X59Y52.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Requirement:          -2147483.647ns
  Data Path Delay:      1.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    cmp_gn4124_core/clk_p rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y53.YQ      Tcko                  0.419   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X59Y52.G4      net (fanout=2)        0.258   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X59Y52.CLK     Tckg        (-Th)    -0.406   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.825ns logic, 0.258ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (SLICE_X59Y46.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (FF)
  Requirement:          -2147483.647ns
  Data Path Delay:      1.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    cmp_gn4124_core/clk_p rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y47.XQ      Tcko                  0.417   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X59Y46.G4      net (fanout=2)        0.290   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X59Y46.CLK     Tckg        (-Th)    -0.406   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<2>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.823ns logic, 0.290ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (SLICE_X58Y51.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (FF)
  Requirement:          -2147483.647ns
  Data Path Delay:      1.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    cmp_gn4124_core/clk_p rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y51.YQ      Tcko                  0.419   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<9>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL
    SLICE_X58Y51.G4      net (fanout=2)        0.299   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<9>
    SLICE_X58Y51.CLK     Tckg        (-Th)    -0.450   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<8>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.869ns logic, 0.299ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 663 paths analyzed, 468 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X65Y113.F2), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.193ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.193ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_gn4124_core/clk_p rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STATE1 to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.YQ      Tcko                  0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STATE1
    SLICE_X54Y68.F4      net (fanout=1)        0.300   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
    SLICE_X54Y68.X       Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
    SLICE_X65Y89.F3      net (fanout=1)        1.371   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
    SLICE_X65Y89.X       Tif5x                 0.791   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<15>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_G
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X65Y100.G3     net (fanout=1)        0.540   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X65Y100.X      Tif5x                 0.791   U_ila_pro_0/U0/iDATA<216>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X65Y113.F2     net (fanout=1)        0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X65Y113.CLK    Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O96
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.193ns (3.381ns logic, 2.812ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.169ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.169ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_gn4124_core/clk_p rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STATE0 to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y69.YQ      Tcko                  0.524   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_STATE0
    SLICE_X54Y68.F2      net (fanout=1)        0.348   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X54Y68.X       Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
    SLICE_X65Y89.F3      net (fanout=1)        1.371   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
    SLICE_X65Y89.X       Tif5x                 0.791   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<15>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_G
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X65Y100.G3     net (fanout=1)        0.540   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X65Y100.X      Tif5x                 0.791   U_ila_pro_0/U0/iDATA<216>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X65Y113.F2     net (fanout=1)        0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X65Y113.CLK    Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O96
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.169ns (3.309ns logic, 2.860ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.258ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.258ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_gn4124_core/clk_p rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.YQ      Tcko                  0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<2>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X59Y73.F1      net (fanout=1)        0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X59Y73.F5      Tif5                  0.688   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9_f5
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_101
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9_f5
    SLICE_X59Y72.FXINB   net (fanout=1)        0.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9_f5
    SLICE_X59Y72.Y       Tif6y                 0.239   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
    SLICE_X65Y100.F4     net (fanout=1)        1.140   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
    SLICE_X65Y100.X      Tif5x                 0.791   U_ila_pro_0/U0/iDATA<216>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_G
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X65Y113.F2     net (fanout=1)        0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X65Y113.CLK    Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O96
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.258ns (2.916ns logic, 2.342ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_NOLUT6.I_SRL_T2.U_SRLC16E (SLICE_X64Y85.G1), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.694ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_YES.U_MC/U_DOUT (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_NOLUT6.I_SRL_T2.U_SRLC16E (FF)
  Data Path Delay:      3.694ns (Levels of Logic = 2)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_YES.U_MC/U_DOUT to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_NOLUT6.I_SRL_T2.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y86.XQ      Tcko                  0.521   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_YES.U_MC/U_DOUT
    SLICE_X64Y89.G2      net (fanout=35)       1.039   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X64Y89.X       Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<42>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O_5_f5
    SLICE_X65Y87.F2      net (fanout=1)        0.314   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O_5_f5
    SLICE_X65Y87.X       Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<40>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<38>
    SLICE_X64Y85.G1      net (fanout=1)        0.405   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<12>
    -------------------------------------------------  ---------------------------
    Total                                      3.694ns (1.936ns logic, 1.758ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.607ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_DOUT (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_NOLUT6.I_SRL_T2.U_SRLC16E (FF)
  Data Path Delay:      3.607ns (Levels of Logic = 2)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_DOUT to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_NOLUT6.I_SRL_T2.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y86.YQ      Tcko                  0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_DOUT
    SLICE_X64Y89.F4      net (fanout=19)       0.877   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<2>
    SLICE_X64Y89.X       Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<42>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O_6
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O_5_f5
    SLICE_X65Y87.F2      net (fanout=1)        0.314   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O_5_f5
    SLICE_X65Y87.X       Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<40>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<38>
    SLICE_X64Y85.G1      net (fanout=1)        0.405   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<12>
    -------------------------------------------------  ---------------------------
    Total                                      3.607ns (2.011ns logic, 1.596ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.575ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_YES.U_MC/U_DOUT (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_NOLUT6.I_SRL_T2.U_SRLC16E (FF)
  Data Path Delay:      3.575ns (Levels of Logic = 2)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_YES.U_MC/U_DOUT to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_NOLUT6.I_SRL_T2.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y87.YQ      Tcko                  0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_YES.U_MC/U_DOUT
    SLICE_X64Y89.G3      net (fanout=19)       0.845   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X64Y89.X       Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<42>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O_5_f5
    SLICE_X65Y87.F2      net (fanout=1)        0.314   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O_5_f5
    SLICE_X65Y87.X       Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<40>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<38>
    SLICE_X64Y85.G1      net (fanout=1)        0.405   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<12>
    -------------------------------------------------  ---------------------------
    Total                                      3.575ns (2.011ns logic, 1.564ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_NOLUT6.I_SRL_T2.U_SRLC16E (SLICE_X54Y90.G1), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.685ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_DOUT (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_NOLUT6.I_SRL_T2.U_SRLC16E (FF)
  Data Path Delay:      3.685ns (Levels of Logic = 2)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_DOUT to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_NOLUT6.I_SRL_T2.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y86.YQ      Tcko                  0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_YES.U_MC/U_DOUT
    SLICE_X58Y88.F2      net (fanout=19)       0.714   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<2>
    SLICE_X58Y88.X       Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O_5_f5
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O_6
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O_5_f5
    SLICE_X58Y89.F1      net (fanout=1)        0.115   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O_5_f5
    SLICE_X58Y89.X       Tilo                  0.601   U_ila_pro_0/U0/iDATA<250>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<2>
    SLICE_X54Y90.G1      net (fanout=1)        0.806   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.685ns (2.050ns logic, 1.635ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.587ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_YES.U_MC/U_DOUT (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_NOLUT6.I_SRL_T2.U_SRLC16E (FF)
  Data Path Delay:      3.587ns (Levels of Logic = 2)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_YES.U_MC/U_DOUT to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_NOLUT6.I_SRL_T2.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y87.YQ      Tcko                  0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_YES.U_MC/U_DOUT
    SLICE_X58Y88.G4      net (fanout=19)       0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X58Y88.X       Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O_5_f5
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O_7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O_5_f5
    SLICE_X58Y89.F1      net (fanout=1)        0.115   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O_5_f5
    SLICE_X58Y89.X       Tilo                  0.601   U_ila_pro_0/U0/iDATA<250>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<2>
    SLICE_X54Y90.G1      net (fanout=1)        0.806   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.587ns (2.050ns logic, 1.537ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.468ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_YES.U_MC/U_DOUT (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_NOLUT6.I_SRL_T2.U_SRLC16E (FF)
  Data Path Delay:      3.468ns (Levels of Logic = 2)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_YES.U_MC/U_DOUT to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_NOLUT6.I_SRL_T2.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y86.XQ      Tcko                  0.521   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_YES.U_MC/U_DOUT
    SLICE_X58Y88.G2      net (fanout=35)       0.572   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X58Y88.X       Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O_5_f5
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O_7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O_5_f5
    SLICE_X58Y89.F1      net (fanout=1)        0.115   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I3.U_MUX8/Mmux_O_5_f5
    SLICE_X58Y89.X       Tilo                  0.601   U_ila_pro_0/U0/iDATA<250>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<2>
    SLICE_X54Y90.G1      net (fanout=1)        0.806   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.468ns (1.975ns logic, 1.493ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 5140 paths analyzed, 735 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.619ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X65Y113.F4), 795 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.619ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y121.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X72Y121.F3     net (fanout=2)        0.550   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X72Y121.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X57Y76.G2      net (fanout=32)       3.528   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X57Y76.Y       Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_5_TO_8.U_TCL/I_NMU_EQ2.U_iDOUT/iCFG_DIN
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_LCE
    SLICE_X65Y109.F1     net (fanout=12)       2.109   icon_control0<8>
    SLICE_X65Y109.COUT   Topcyf                1.026   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<2>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X65Y110.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X65Y110.COUT   Tbyp                  0.130   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X65Y111.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X65Y111.COUT   Tbyp                  0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X65Y112.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X65Y112.XB     Tcinxb                0.216   icon_control0<35>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X66Y116.F2     net (fanout=3)        0.569   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X66Y116.X      Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X68Y118.G2     net (fanout=1)        0.360   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X68Y118.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O48
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21
    SLICE_X68Y118.F4     net (fanout=1)        0.035   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21/O
    SLICE_X68Y118.X      Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O48
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O48
    SLICE_X65Y113.F4     net (fanout=1)        0.536   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O48
    SLICE_X65Y113.CLK    Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O96
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     13.619ns (5.932ns logic, 7.687ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.608ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y121.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X72Y121.F3     net (fanout=2)        0.550   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X72Y121.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X68Y74.G1      net (fanout=32)       4.054   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X68Y74.Y       Tilo                  0.616   cmp_gn4124_core/cmp_p2l_des/p2l_data_o<31>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X65Y108.G2     net (fanout=9)        1.404   icon_control0<14>
    SLICE_X65Y108.COUT   Topcyg                1.009   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X65Y109.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X65Y109.COUT   Tbyp                  0.130   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X65Y110.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X65Y110.COUT   Tbyp                  0.130   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X65Y111.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X65Y111.COUT   Tbyp                  0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X65Y112.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X65Y112.XB     Tcinxb                0.216   icon_control0<35>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X66Y116.F2     net (fanout=3)        0.569   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X66Y116.X      Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X68Y118.G2     net (fanout=1)        0.360   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X68Y118.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O48
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21
    SLICE_X68Y118.F4     net (fanout=1)        0.035   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21/O
    SLICE_X68Y118.X      Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O48
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O48
    SLICE_X65Y113.F4     net (fanout=1)        0.536   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O48
    SLICE_X65Y113.CLK    Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O96
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     13.608ns (6.100ns logic, 7.508ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.573ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y115.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X56Y92.F3      net (fanout=17)       3.069   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X56Y92.X       Tilo                  0.601   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X51Y75.G3      net (fanout=2)        1.248   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X51Y75.Y       Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X65Y108.G4     net (fanout=53)       1.711   icon_control0<9>
    SLICE_X65Y108.COUT   Topcyg                1.009   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X65Y109.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X65Y109.COUT   Tbyp                  0.130   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X65Y110.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X65Y110.COUT   Tbyp                  0.130   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X65Y111.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X65Y111.COUT   Tbyp                  0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X65Y112.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X65Y112.XB     Tcinxb                0.216   icon_control0<35>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X66Y116.F2     net (fanout=3)        0.569   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X66Y116.X      Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X68Y118.G2     net (fanout=1)        0.360   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X68Y118.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O48
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21
    SLICE_X68Y118.F4     net (fanout=1)        0.035   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21/O
    SLICE_X68Y118.X      Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O48
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O48
    SLICE_X65Y113.F4     net (fanout=1)        0.536   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O48
    SLICE_X65Y113.CLK    Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O96
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     13.573ns (6.045ns logic, 7.528ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X65Y113.F1), 354 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.989ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y121.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X72Y121.F3     net (fanout=2)        0.550   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X72Y121.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X57Y76.G2      net (fanout=32)       3.528   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X57Y76.Y       Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_5_TO_8.U_TCL/I_NMU_EQ2.U_iDOUT/iCFG_DIN
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_LCE
    SLICE_X65Y109.F1     net (fanout=12)       2.109   icon_control0<8>
    SLICE_X65Y109.COUT   Topcyf                1.026   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<2>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X65Y110.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X65Y110.COUT   Tbyp                  0.130   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X65Y111.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X65Y111.COUT   Tbyp                  0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X65Y112.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X65Y112.XB     Tcinxb                0.216   icon_control0<35>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X67Y117.F3     net (fanout=3)        0.539   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X67Y117.X      Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O2
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O2
    SLICE_X65Y113.F1     net (fanout=1)        0.839   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O2
    SLICE_X65Y113.CLK    Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O96
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     11.989ns (4.424ns logic, 7.565ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.978ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y121.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X72Y121.F3     net (fanout=2)        0.550   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X72Y121.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X68Y74.G1      net (fanout=32)       4.054   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X68Y74.Y       Tilo                  0.616   cmp_gn4124_core/cmp_p2l_des/p2l_data_o<31>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X65Y108.G2     net (fanout=9)        1.404   icon_control0<14>
    SLICE_X65Y108.COUT   Topcyg                1.009   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X65Y109.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X65Y109.COUT   Tbyp                  0.130   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X65Y110.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X65Y110.COUT   Tbyp                  0.130   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X65Y111.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X65Y111.COUT   Tbyp                  0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X65Y112.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X65Y112.XB     Tcinxb                0.216   icon_control0<35>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X67Y117.F3     net (fanout=3)        0.539   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X67Y117.X      Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O2
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O2
    SLICE_X65Y113.F1     net (fanout=1)        0.839   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O2
    SLICE_X65Y113.CLK    Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O96
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     11.978ns (4.592ns logic, 7.386ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.943ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y115.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X56Y92.F3      net (fanout=17)       3.069   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X56Y92.X       Tilo                  0.601   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X51Y75.G3      net (fanout=2)        1.248   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X51Y75.Y       Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X65Y108.G4     net (fanout=53)       1.711   icon_control0<9>
    SLICE_X65Y108.COUT   Topcyg                1.009   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X65Y109.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X65Y109.COUT   Tbyp                  0.130   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X65Y110.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X65Y110.COUT   Tbyp                  0.130   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X65Y111.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X65Y111.COUT   Tbyp                  0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X65Y112.CIN    net (fanout=1)        0.000   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X65Y112.XB     Tcinxb                0.216   icon_control0<35>
                                                       U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X67Y117.F3     net (fanout=3)        0.539   U_ila_pro_0/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X67Y117.X      Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O2
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O2
    SLICE_X65Y113.F1     net (fanout=1)        0.839   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O2
    SLICE_X65Y113.CLK    Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O96
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     11.943ns (4.537ns logic, 7.406ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X72Y117.G1), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.956ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOA0     Trcko_DOWA            2.107   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
    SLICE_X74Y71.G1      net (fanout=1)        2.552   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/localDOA<8>
    SLICE_X74Y71.F5      Tif5                  0.709   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_5_f7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_10
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_8_f5
    SLICE_X74Y70.FXINB   net (fanout=1)        0.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_8_f5
    SLICE_X74Y70.FX      Tinbfx                0.200   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_7_f5
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_6_f6
    SLICE_X74Y71.FXINA   net (fanout=1)        0.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_6_f6
    SLICE_X74Y71.Y       Tif6y                 0.315   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_5_f7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_5_f7
    SLICE_X68Y71.F2      net (fanout=1)        0.551   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_5_f7
    SLICE_X68Y71.X       Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/muxAddrFF<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/muxAddrFF<4>
    SLICE_X65Y96.F4      net (fanout=1)        1.094   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X65Y96.X       Tilo                  0.562   icon_control0<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X72Y117.G1     net (fanout=1)        1.357   icon_control0<3>
    SLICE_X72Y117.CLK    Tgck                  0.908   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     10.956ns (5.402ns logic, 5.554ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.922ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y15.DOA0    Trcko_DOWA            2.107   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
    SLICE_X75Y71.G1      net (fanout=1)        2.537   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/localDOA<0>
    SLICE_X75Y71.F5      Tif5                  0.688   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_9_f5
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_9_f5
    SLICE_X75Y70.FXINB   net (fanout=1)        0.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_9_f5
    SLICE_X75Y70.FX      Tinbfx                0.202   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_8_f51
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_7_f6
    SLICE_X74Y71.FXINB   net (fanout=1)        0.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_7_f6
    SLICE_X74Y71.Y       Tif6y                 0.315   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_5_f7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_5_f7
    SLICE_X68Y71.F2      net (fanout=1)        0.551   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_5_f7
    SLICE_X68Y71.X       Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/muxAddrFF<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/muxAddrFF<4>
    SLICE_X65Y96.F4      net (fanout=1)        1.094   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X65Y96.X       Tilo                  0.562   icon_control0<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X72Y117.G1     net (fanout=1)        1.357   icon_control0<3>
    SLICE_X72Y117.CLK    Tgck                  0.908   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     10.922ns (5.383ns logic, 5.539ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.409ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y13.DOA0    Trcko_DOWA            2.107   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
    SLICE_X75Y71.F4      net (fanout=1)        2.024   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/localDOA<2>
    SLICE_X75Y71.F5      Tif5                  0.688   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_9_f5
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_102
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_9_f5
    SLICE_X75Y70.FXINB   net (fanout=1)        0.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_9_f5
    SLICE_X75Y70.FX      Tinbfx                0.202   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_8_f51
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_7_f6
    SLICE_X74Y71.FXINB   net (fanout=1)        0.000   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_7_f6
    SLICE_X74Y71.Y       Tif6y                 0.315   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_5_f7
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_5_f7
    SLICE_X68Y71.F2      net (fanout=1)        0.551   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I5.U_MUX32/Mmux_O_5_f7
    SLICE_X68Y71.X       Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/muxAddrFF<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/muxAddrFF<4>
    SLICE_X65Y96.F4      net (fanout=1)        1.094   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X65Y96.X       Tilo                  0.562   icon_control0<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X72Y117.G1     net (fanout=1)        1.357   icon_control0<3>
    SLICE_X72Y117.CLK    Tgck                  0.908   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     10.409ns (5.383ns logic, 5.026ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X44Y33.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.602ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y33.YQ      Tcko                  0.419   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X44Y33.BY      net (fanout=1)        0.313   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X44Y33.CLK     Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.289ns logic, 0.313ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[46].U_REG (SLICE_X59Y92.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[47].U_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[46].U_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[47].U_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[46].U_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y91.XQ      Tcko                  0.396   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<47>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[47].U_REG
    SLICE_X59Y92.BX      net (fanout=2)        0.297   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<47>
    SLICE_X59Y92.CLK     Tckdi       (-Th)    -0.062   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<46>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[46].U_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.458ns logic, 0.297ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[30].U_REG (SLICE_X67Y91.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[31].U_REG (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[30].U_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[31].U_REG to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[30].U_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y91.YQ      Tcko                  0.419   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<30>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[31].U_REG
    SLICE_X67Y91.BX      net (fanout=3)        0.301   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<31>
    SLICE_X67Y91.CLK     Tckdi       (-Th)    -0.062   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<30>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[30].U_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.481ns logic, 0.301ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.237ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.763ns (361.925MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[9].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i/CLKA
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[9].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i/CLKA
  Location pin: RAMB16_X1Y1.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.237ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.763ns (361.925MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i/CLKA
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i/CLKA
  Location pin: RAMB16_X1Y0.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.237ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.763ns (361.925MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i/CLKA
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clkp = PERIOD TIMEGRP "p2l_clkp_grp" 5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clkp = PERIOD TIMEGRP "p2l_clkp_grp" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.500ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.500ns (222.222MHz) ()
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Location pin: RAMB16_X0Y5.CLKB
  Clock network: cmp_gn4124_core/clk_p
--------------------------------------------------------------------------------
Slack: 0.500ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.500ns (222.222MHz) ()
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: cmp_gn4124_core/clk_p
--------------------------------------------------------------------------------
Slack: 0.500ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.500ns (222.222MHz) ()
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: cmp_gn4124_core/clk_p
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clkn = PERIOD TIMEGRP "p2l_clkn_grp" 5 ns HIGH 50%;

 28469 paths analyzed, 8553 endpoints analyzed, 132 failing endpoints
 132 timing errors detected. (132 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.820ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_25 (SLICE_X24Y125.F3), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd7 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.737ns (Levels of Logic = 4)
  Clock Path Skew:      -0.083ns (0.475 - 0.558)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd7 to cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y114.XQ     Tcko                  0.521   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd7
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd7
    SLICE_X27Y107.F4     net (fanout=45)       0.972   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd7
    SLICE_X27Y107.X      Tilo                  0.562   cmp_gn4124_core/cmp_l2p_arbiter/arb_ldm_gnt
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_mux0000<10>1_SW1
    SLICE_X28Y117.G4     net (fanout=1)        0.858   N288
    SLICE_X28Y117.Y      Tilo                  0.616   N279
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_mux0000<10>1
    SLICE_X24Y125.G4     net (fanout=25)       0.915   cmp_gn4124_core/cmp_l2p_dma_master/N11
    SLICE_X24Y125.Y      Tilo                  0.616   cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l<25>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_mux0000<25>_SW0
    SLICE_X24Y125.F3     net (fanout=1)        0.021   cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_mux0000<25>_SW0/O
    SLICE_X24Y125.CLK    Tfck                  0.656   cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l<25>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_mux0000<25>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_25
    -------------------------------------------------  ---------------------------
    Total                                      5.737ns (2.971ns logic, 2.766ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.651ns (Levels of Logic = 5)
  Clock Path Skew:      -0.099ns (0.475 - 0.574)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3 to cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.YQ     Tcko                  0.596   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
    SLICE_X28Y116.G2     net (fanout=18)       0.848   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
    SLICE_X28Y116.Y      Tilo                  0.616   N287
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_last_packet_mux000111
    SLICE_X28Y116.F4     net (fanout=2)        0.045   cmp_gn4124_core/cmp_l2p_dma_master/N13
    SLICE_X28Y116.X      Tilo                  0.601   N287
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_mux0000<10>1_SW0
    SLICE_X28Y117.G1     net (fanout=1)        0.121   N287
    SLICE_X28Y117.Y      Tilo                  0.616   N279
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_mux0000<10>1
    SLICE_X24Y125.G4     net (fanout=25)       0.915   cmp_gn4124_core/cmp_l2p_dma_master/N11
    SLICE_X24Y125.Y      Tilo                  0.616   cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l<25>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_mux0000<25>_SW0
    SLICE_X24Y125.F3     net (fanout=1)        0.021   cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_mux0000<25>_SW0/O
    SLICE_X24Y125.CLK    Tfck                  0.656   cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l<25>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_mux0000<25>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_25
    -------------------------------------------------  ---------------------------
    Total                                      5.651ns (3.701ns logic, 1.950ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_dma_controller/dma_ctrl_start_l2p_o (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.404ns (Levels of Logic = 4)
  Clock Path Skew:      -0.122ns (0.475 - 0.597)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_gn4124_core/cmp_dma_controller/dma_ctrl_start_l2p_o to cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y106.YQ     Tcko                  0.524   cmp_gn4124_core/cmp_dma_controller/dma_ctrl_start_l2p_o
                                                       cmp_gn4124_core/cmp_dma_controller/dma_ctrl_start_l2p_o
    SLICE_X27Y107.F3     net (fanout=73)       0.636   cmp_gn4124_core/cmp_dma_controller/dma_ctrl_start_l2p_o
    SLICE_X27Y107.X      Tilo                  0.562   cmp_gn4124_core/cmp_l2p_arbiter/arb_ldm_gnt
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_mux0000<10>1_SW1
    SLICE_X28Y117.G4     net (fanout=1)        0.858   N288
    SLICE_X28Y117.Y      Tilo                  0.616   N279
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_mux0000<10>1
    SLICE_X24Y125.G4     net (fanout=25)       0.915   cmp_gn4124_core/cmp_l2p_dma_master/N11
    SLICE_X24Y125.Y      Tilo                  0.616   cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l<25>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_mux0000<25>_SW0
    SLICE_X24Y125.F3     net (fanout=1)        0.021   cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_mux0000<25>_SW0/O
    SLICE_X24Y125.CLK    Tfck                  0.656   cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l<25>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_mux0000<25>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_25
    -------------------------------------------------  ---------------------------
    Total                                      5.404ns (2.974ns logic, 2.430ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_11 (SLICE_X16Y126.F4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ldm_gnt (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.783ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.523 - 0.556)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_arbiter/arb_ldm_gnt to cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y107.YQ     Tcko                  0.524   cmp_gn4124_core/cmp_l2p_arbiter/arb_ldm_gnt
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ldm_gnt
    SLICE_X22Y116.G3     net (fanout=6)        1.051   cmp_gn4124_core/cmp_l2p_arbiter/arb_ldm_gnt
    SLICE_X22Y116.Y      Tilo                  0.616   cmp_gn4124_core/l_wr_rdy<1>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_req_o_mux0000121
    SLICE_X22Y117.G4     net (fanout=3)        0.105   cmp_gn4124_core/cmp_l2p_dma_master/N49
    SLICE_X22Y117.Y      Tilo                  0.616   cmp_gn4124_core/cmp_l2p_dma_master/N0
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<0>1_SW0
    SLICE_X22Y117.F3     net (fanout=1)        0.021   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<0>1_SW0/O
    SLICE_X22Y117.X      Tilo                  0.601   cmp_gn4124_core/cmp_l2p_dma_master/N0
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<0>1
    SLICE_X16Y126.G3     net (fanout=27)       0.942   cmp_gn4124_core/cmp_l2p_dma_master/N0
    SLICE_X16Y126.Y      Tilo                  0.616   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o<11>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<11>5
    SLICE_X16Y126.F4     net (fanout=1)        0.035   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<11>5/O
    SLICE_X16Y126.CLK    Tfck                  0.656   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o<11>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<11>14
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_11
    -------------------------------------------------  ---------------------------
    Total                                      5.783ns (3.629ns logic, 2.154ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd7 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.555ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.523 - 0.558)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd7 to cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y114.XQ     Tcko                  0.521   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd7
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd7
    SLICE_X22Y116.G2     net (fanout=45)       0.826   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd7
    SLICE_X22Y116.Y      Tilo                  0.616   cmp_gn4124_core/l_wr_rdy<1>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_req_o_mux0000121
    SLICE_X22Y117.G4     net (fanout=3)        0.105   cmp_gn4124_core/cmp_l2p_dma_master/N49
    SLICE_X22Y117.Y      Tilo                  0.616   cmp_gn4124_core/cmp_l2p_dma_master/N0
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<0>1_SW0
    SLICE_X22Y117.F3     net (fanout=1)        0.021   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<0>1_SW0/O
    SLICE_X22Y117.X      Tilo                  0.601   cmp_gn4124_core/cmp_l2p_dma_master/N0
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<0>1
    SLICE_X16Y126.G3     net (fanout=27)       0.942   cmp_gn4124_core/cmp_l2p_dma_master/N0
    SLICE_X16Y126.Y      Tilo                  0.616   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o<11>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<11>5
    SLICE_X16Y126.F4     net (fanout=1)        0.035   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<11>5/O
    SLICE_X16Y126.CLK    Tfck                  0.656   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o<11>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<11>14
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_11
    -------------------------------------------------  ---------------------------
    Total                                      5.555ns (3.626ns logic, 1.929ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/l_wr_rdy_1 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.229ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.523 - 0.519)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_gn4124_core/l_wr_rdy_1 to cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y116.YQ     Tcko                  0.596   cmp_gn4124_core/l_wr_rdy<1>
                                                       cmp_gn4124_core/l_wr_rdy_1
    SLICE_X22Y116.G1     net (fanout=2)        0.425   cmp_gn4124_core/l_wr_rdy<1>
    SLICE_X22Y116.Y      Tilo                  0.616   cmp_gn4124_core/l_wr_rdy<1>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_req_o_mux0000121
    SLICE_X22Y117.G4     net (fanout=3)        0.105   cmp_gn4124_core/cmp_l2p_dma_master/N49
    SLICE_X22Y117.Y      Tilo                  0.616   cmp_gn4124_core/cmp_l2p_dma_master/N0
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<0>1_SW0
    SLICE_X22Y117.F3     net (fanout=1)        0.021   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<0>1_SW0/O
    SLICE_X22Y117.X      Tilo                  0.601   cmp_gn4124_core/cmp_l2p_dma_master/N0
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<0>1
    SLICE_X16Y126.G3     net (fanout=27)       0.942   cmp_gn4124_core/cmp_l2p_dma_master/N0
    SLICE_X16Y126.Y      Tilo                  0.616   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o<11>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<11>5
    SLICE_X16Y126.F4     net (fanout=1)        0.035   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<11>5/O
    SLICE_X16Y126.CLK    Tfck                  0.656   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o<11>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<11>14
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_11
    -------------------------------------------------  ---------------------------
    Total                                      5.229ns (3.701ns logic, 1.528ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_26 (SLICE_X16Y127.F3), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ldm_gnt (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.769ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.523 - 0.556)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_arbiter/arb_ldm_gnt to cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y107.YQ     Tcko                  0.524   cmp_gn4124_core/cmp_l2p_arbiter/arb_ldm_gnt
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ldm_gnt
    SLICE_X22Y116.G3     net (fanout=6)        1.051   cmp_gn4124_core/cmp_l2p_arbiter/arb_ldm_gnt
    SLICE_X22Y116.Y      Tilo                  0.616   cmp_gn4124_core/l_wr_rdy<1>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_req_o_mux0000121
    SLICE_X22Y117.G4     net (fanout=3)        0.105   cmp_gn4124_core/cmp_l2p_dma_master/N49
    SLICE_X22Y117.Y      Tilo                  0.616   cmp_gn4124_core/cmp_l2p_dma_master/N0
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<0>1_SW0
    SLICE_X22Y117.F3     net (fanout=1)        0.021   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<0>1_SW0/O
    SLICE_X22Y117.X      Tilo                  0.601   cmp_gn4124_core/cmp_l2p_dma_master/N0
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<0>1
    SLICE_X16Y127.G3     net (fanout=27)       0.942   cmp_gn4124_core/cmp_l2p_dma_master/N0
    SLICE_X16Y127.Y      Tilo                  0.616   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o<26>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<26>5
    SLICE_X16Y127.F3     net (fanout=1)        0.021   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<26>5/O
    SLICE_X16Y127.CLK    Tfck                  0.656   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o<26>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<26>14
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_26
    -------------------------------------------------  ---------------------------
    Total                                      5.769ns (3.629ns logic, 2.140ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd7 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.541ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.523 - 0.558)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd7 to cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y114.XQ     Tcko                  0.521   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd7
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd7
    SLICE_X22Y116.G2     net (fanout=45)       0.826   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd7
    SLICE_X22Y116.Y      Tilo                  0.616   cmp_gn4124_core/l_wr_rdy<1>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_req_o_mux0000121
    SLICE_X22Y117.G4     net (fanout=3)        0.105   cmp_gn4124_core/cmp_l2p_dma_master/N49
    SLICE_X22Y117.Y      Tilo                  0.616   cmp_gn4124_core/cmp_l2p_dma_master/N0
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<0>1_SW0
    SLICE_X22Y117.F3     net (fanout=1)        0.021   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<0>1_SW0/O
    SLICE_X22Y117.X      Tilo                  0.601   cmp_gn4124_core/cmp_l2p_dma_master/N0
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<0>1
    SLICE_X16Y127.G3     net (fanout=27)       0.942   cmp_gn4124_core/cmp_l2p_dma_master/N0
    SLICE_X16Y127.Y      Tilo                  0.616   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o<26>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<26>5
    SLICE_X16Y127.F3     net (fanout=1)        0.021   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<26>5/O
    SLICE_X16Y127.CLK    Tfck                  0.656   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o<26>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<26>14
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_26
    -------------------------------------------------  ---------------------------
    Total                                      5.541ns (3.626ns logic, 1.915ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/l_wr_rdy_1 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.215ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.523 - 0.519)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cmp_gn4124_core/l_wr_rdy_1 to cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y116.YQ     Tcko                  0.596   cmp_gn4124_core/l_wr_rdy<1>
                                                       cmp_gn4124_core/l_wr_rdy_1
    SLICE_X22Y116.G1     net (fanout=2)        0.425   cmp_gn4124_core/l_wr_rdy<1>
    SLICE_X22Y116.Y      Tilo                  0.616   cmp_gn4124_core/l_wr_rdy<1>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_req_o_mux0000121
    SLICE_X22Y117.G4     net (fanout=3)        0.105   cmp_gn4124_core/cmp_l2p_dma_master/N49
    SLICE_X22Y117.Y      Tilo                  0.616   cmp_gn4124_core/cmp_l2p_dma_master/N0
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<0>1_SW0
    SLICE_X22Y117.F3     net (fanout=1)        0.021   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<0>1_SW0/O
    SLICE_X22Y117.X      Tilo                  0.601   cmp_gn4124_core/cmp_l2p_dma_master/N0
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<0>1
    SLICE_X16Y127.G3     net (fanout=27)       0.942   cmp_gn4124_core/cmp_l2p_dma_master/N0
    SLICE_X16Y127.Y      Tilo                  0.616   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o<26>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<26>5
    SLICE_X16Y127.F3     net (fanout=1)        0.021   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<26>5/O
    SLICE_X16Y127.CLK    Tfck                  0.656   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o<26>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_mux0000<26>14
                                                       cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_26
    -------------------------------------------------  ---------------------------
    Total                                      5.215ns (3.701ns logic, 1.514ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_p2l_clkn = PERIOD TIMEGRP "p2l_clkn_grp" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/p2l_data_o_1 (SLICE_X70Y98.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_1 (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_des/p2l_data_o_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.818ns (Levels of Logic = 0)
  Clock Path Skew:      0.481ns (2.894 - 2.413)
  Source Clock:         cmp_gn4124_core/clk_n rising at 5.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_1 to cmp_gn4124_core/cmp_p2l_des/p2l_data_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y98.YQ      Tcko                  0.419   cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l<1>
                                                       cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_1
    SLICE_X70Y98.BX      net (fanout=1)        0.297   cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l<1>
    SLICE_X70Y98.CLK     Tckdi       (-Th)    -0.102   cmp_gn4124_core/cmp_p2l_des/p2l_data_o<1>
                                                       cmp_gn4124_core/cmp_p2l_des/p2l_data_o_1
    -------------------------------------------------  ---------------------------
    Total                                      0.818ns (0.521ns logic, 0.297ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[178].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X72Y6.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[178].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[178].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.004 - 0.003)
  Source Clock:         cmp_gn4124_core/clk_p rising at 5.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[178].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[178].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y6.XQ       Tcko                  0.396   U_ila_pro_0/U0/iDATA<178>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[178].U_DQ
    SLICE_X72Y6.BX       net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<178>
    SLICE_X72Y6.CLK      Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<178>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[178].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[181].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X72Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[181].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[181].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.554ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.054 - 0.046)
  Source Clock:         cmp_gn4124_core/clk_p rising at 5.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[181].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[181].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y66.YQ      Tcko                  0.419   U_ila_pro_0/U0/iDATA<181>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[181].U_DQ
    SLICE_X72Y67.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<181>
    SLICE_X72Y67.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<181>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[181].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.554ns (0.267ns logic, 0.287ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clkn = PERIOD TIMEGRP "p2l_clkn_grp" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.500ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.500ns (222.222MHz) ()
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Location pin: RAMB16_X0Y5.CLKB
  Clock network: cmp_gn4124_core/clk_p
--------------------------------------------------------------------------------
Slack: 0.500ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.500ns (222.222MHz) ()
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: cmp_gn4124_core/clk_p
--------------------------------------------------------------------------------
Slack: 0.500ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.500ns (222.222MHz) ()
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: cmp_gn4124_core/clk_p
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_CLKn" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.263ns.
--------------------------------------------------------------------------------

Paths for end point L2P_CLKn (Y21.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.237ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/N/FF1 (FF)
  Destination:          L2P_CLKn (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.346ns (Levels of Logic = 0)
  Clock Path Delay:     2.917ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/N/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    Y21.OTCLK2           net (fanout=2809)     1.022   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.917ns (1.873ns logic, 1.044ns route)
                                                       (64.2% logic, 35.8% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/N/FF1 to L2P_CLKn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.PAD              Tiockp                3.346   L2P_CLKn
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/N/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/L2P_CLK_BUF/N
                                                       L2P_CLKn
    -------------------------------------------------  ---------------------------
    Total                                      3.346ns (3.346ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.239ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/N/FF0 (FF)
  Destination:          L2P_CLKn (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.346ns (Levels of Logic = 0)
  Clock Path Delay:     2.915ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/N/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    Y21.OTCLK1           net (fanout=50)       1.020   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (1.873ns logic, 1.042ns route)
                                                       (64.3% logic, 35.7% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/N/FF0 to L2P_CLKn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.PAD              Tiockp                3.346   L2P_CLKn
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/N/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/L2P_CLK_BUF/N
                                                       L2P_CLKn
    -------------------------------------------------  ---------------------------
    Total                                      3.346ns (3.346ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_CLKn" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_CLKn (Y21.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.247ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/N/FF1 (FF)
  Destination:          L2P_CLKn (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.773ns (Levels of Logic = 0)
  Clock Path Delay:     2.474ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/N/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    Y21.OTCLK2           net (fanout=2809)     0.869   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (1.588ns logic, 0.886ns route)
                                                       (64.2% logic, 35.8% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/N/FF1 to L2P_CLKn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.PAD              Tiockp                2.773   L2P_CLKn
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/N/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/L2P_CLK_BUF/N
                                                       L2P_CLKn
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (2.773ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.244ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/N/FF0 (FF)
  Destination:          L2P_CLKn (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.773ns (Levels of Logic = 0)
  Clock Path Delay:     2.471ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/N/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    Y21.OTCLK1           net (fanout=50)       0.867   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.471ns (1.587ns logic, 0.884ns route)
                                                       (64.2% logic, 35.8% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/N/FF0 to L2P_CLKn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y21.PAD              Tiockp                2.773   L2P_CLKn
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/N/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/L2P_CLK_BUF/N
                                                       L2P_CLKn
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (2.773ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_CLKp" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.263ns.
--------------------------------------------------------------------------------

Paths for end point L2P_CLKp (AA22.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.237ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/FF1 (FF)
  Destination:          L2P_CLKp (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.346ns (Levels of Logic = 0)
  Clock Path Delay:     2.917ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    AA22.OTCLK2          net (fanout=2809)     1.022   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.917ns (1.873ns logic, 1.044ns route)
                                                       (64.2% logic, 35.8% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/FF1 to L2P_CLKp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA22.PAD             Tiockp                3.346   L2P_CLKp
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/L2P_CLK_BUF
                                                       L2P_CLKp
    -------------------------------------------------  ---------------------------
    Total                                      3.346ns (3.346ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.239ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/FF0 (FF)
  Destination:          L2P_CLKp (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.346ns (Levels of Logic = 0)
  Clock Path Delay:     2.915ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    AA22.OTCLK1          net (fanout=50)       1.020   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (1.873ns logic, 1.042ns route)
                                                       (64.3% logic, 35.7% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/FF0 to L2P_CLKp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA22.PAD             Tiockp                3.346   L2P_CLKp
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/L2P_CLK_BUF
                                                       L2P_CLKp
    -------------------------------------------------  ---------------------------
    Total                                      3.346ns (3.346ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_CLKp" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_CLKp (AA22.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.246ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/FF1 (FF)
  Destination:          L2P_CLKp (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.773ns (Levels of Logic = 0)
  Clock Path Delay:     2.473ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    AA22.OTCLK2          net (fanout=2809)     0.869   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.473ns (1.587ns logic, 0.886ns route)
                                                       (64.2% logic, 35.8% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/FF1 to L2P_CLKp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA22.PAD             Tiockp                2.773   L2P_CLKp
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/L2P_CLK_BUF
                                                       L2P_CLKp
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (2.773ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.245ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/FF0 (FF)
  Destination:          L2P_CLKp (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.773ns (Levels of Logic = 0)
  Clock Path Delay:     2.472ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    AA22.OTCLK1          net (fanout=50)       0.867   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (1.588ns logic, 0.884ns route)
                                                       (64.2% logic, 35.8% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/FF0 to L2P_CLKp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA22.PAD             Tiockp                2.773   L2P_CLKp
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff.L2P_CLK_int/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/L2P_CLK_BUF
                                                       L2P_CLKp
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (2.773ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<0>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.170ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<0> (V22.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.330ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<0> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.913ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    V22.OTCLK2           net (fanout=2809)     1.018   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.873ns logic, 1.040ns route)
                                                       (64.3% logic, 35.7% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V22.PAD              Tiockp                3.257   L2P_DATA<0>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/OBUF1
                                                       L2P_DATA<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.333ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<0> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.910ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    V22.OTCLK1           net (fanout=50)       1.015   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (1.873ns logic, 1.037ns route)
                                                       (64.4% logic, 35.6% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V22.PAD              Tiockp                3.257   L2P_DATA<0>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/OBUF1
                                                       L2P_DATA<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<0>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<0> (V22.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.154ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<0> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.470ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    V22.OTCLK2           net (fanout=2809)     0.866   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.470ns (1.587ns logic, 0.883ns route)
                                                       (64.3% logic, 35.7% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V22.PAD              Tiockp                2.684   L2P_DATA<0>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/OBUF1
                                                       L2P_DATA<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.151ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<0> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.467ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    V22.OTCLK1           net (fanout=50)       0.862   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.467ns (1.588ns logic, 0.879ns route)
                                                       (64.4% logic, 35.6% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V22.PAD              Tiockp                2.684   L2P_DATA<0>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/OBUF1
                                                       L2P_DATA<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<0>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.170ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<0> (V22.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.330ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<0> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.913ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    V22.OTCLK2           net (fanout=2809)     1.018   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.873ns logic, 1.040ns route)
                                                       (64.3% logic, 35.7% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V22.PAD              Tiockp                3.257   L2P_DATA<0>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/OBUF1
                                                       L2P_DATA<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.333ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<0> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.910ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    V22.OTCLK1           net (fanout=50)       1.015   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (1.873ns logic, 1.037ns route)
                                                       (64.4% logic, 35.6% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V22.PAD              Tiockp                3.257   L2P_DATA<0>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/OBUF1
                                                       L2P_DATA<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<0>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<0> (V22.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.155ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<0> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.471ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    V22.OTCLK2           net (fanout=2809)     0.866   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.471ns (1.588ns logic, 0.883ns route)
                                                       (64.3% logic, 35.7% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V22.PAD              Tiockp                2.684   L2P_DATA<0>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/OBUF1
                                                       L2P_DATA<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.150ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<0> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.466ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    V22.OTCLK1           net (fanout=50)       0.862   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.466ns (1.587ns logic, 0.879ns route)
                                                       (64.4% logic, 35.6% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V22.PAD              Tiockp                2.684   L2P_DATA<0>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[0].U/OBUF1
                                                       L2P_DATA<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<10>" OFFSET = OUT 6.5 ns AFTER COMP 
"P2L_CLKp" HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.125ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<10> (R19.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.375ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<10> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.868ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    R19.OTCLK2           net (fanout=2809)     0.973   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (1.873ns logic, 0.995ns route)
                                                       (65.3% logic, 34.7% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.PAD              Tiockp                3.257   L2P_DATA<10>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/OBUF1
                                                       L2P_DATA<10>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.381ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<10> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.862ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    R19.OTCLK1           net (fanout=50)       0.967   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.862ns (1.873ns logic, 0.989ns route)
                                                       (65.4% logic, 34.6% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.PAD              Tiockp                3.257   L2P_DATA<10>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/OBUF1
                                                       L2P_DATA<10>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<10>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<10> (R19.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.115ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<10> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.431ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    R19.OTCLK2           net (fanout=2809)     0.827   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.431ns (1.587ns logic, 0.844ns route)
                                                       (65.3% logic, 34.7% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.PAD              Tiockp                2.684   L2P_DATA<10>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/OBUF1
                                                       L2P_DATA<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.111ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<10> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    R19.OTCLK1           net (fanout=50)       0.822   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (1.588ns logic, 0.839ns route)
                                                       (65.4% logic, 34.6% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.PAD              Tiockp                2.684   L2P_DATA<10>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/OBUF1
                                                       L2P_DATA<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<10>" OFFSET = OUT 6.5 ns AFTER COMP 
"P2L_CLKn" HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.125ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<10> (R19.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.375ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<10> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.868ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    R19.OTCLK2           net (fanout=2809)     0.973   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (1.873ns logic, 0.995ns route)
                                                       (65.3% logic, 34.7% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.PAD              Tiockp                3.257   L2P_DATA<10>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/OBUF1
                                                       L2P_DATA<10>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.381ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<10> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.862ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    R19.OTCLK1           net (fanout=50)       0.967   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.862ns (1.873ns logic, 0.989ns route)
                                                       (65.4% logic, 34.6% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.PAD              Tiockp                3.257   L2P_DATA<10>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/OBUF1
                                                       L2P_DATA<10>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<10>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<10> (R19.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.116ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<10> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    R19.OTCLK2           net (fanout=2809)     0.827   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.432ns (1.588ns logic, 0.844ns route)
                                                       (65.3% logic, 34.7% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.PAD              Tiockp                2.684   L2P_DATA<10>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/OBUF1
                                                       L2P_DATA<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.110ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<10> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.426ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    R19.OTCLK1           net (fanout=50)       0.822   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.426ns (1.587ns logic, 0.839ns route)
                                                       (65.4% logic, 34.6% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.PAD              Tiockp                2.684   L2P_DATA<10>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[10].U/OBUF1
                                                       L2P_DATA<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<11>" OFFSET = OUT 6.5 ns AFTER COMP 
"P2L_CLKp" HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.164ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<11> (N18.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.336ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<11> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.907ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    N18.OTCLK2           net (fanout=2809)     1.012   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (1.873ns logic, 1.034ns route)
                                                       (64.4% logic, 35.6% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N18.PAD              Tiockp                3.257   L2P_DATA<11>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/OBUF1
                                                       L2P_DATA<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.371ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<11> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.872ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    N18.OTCLK1           net (fanout=50)       0.977   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.872ns (1.873ns logic, 0.999ns route)
                                                       (65.2% logic, 34.8% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N18.PAD              Tiockp                3.257   L2P_DATA<11>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/OBUF1
                                                       L2P_DATA<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<11>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<11> (N18.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.148ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<11> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.464ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    N18.OTCLK2           net (fanout=2809)     0.860   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.464ns (1.587ns logic, 0.877ns route)
                                                       (64.4% logic, 35.6% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N18.PAD              Tiockp                2.684   L2P_DATA<11>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/OBUF1
                                                       L2P_DATA<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.120ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<11> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.436ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    N18.OTCLK1           net (fanout=50)       0.831   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (1.588ns logic, 0.848ns route)
                                                       (65.2% logic, 34.8% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N18.PAD              Tiockp                2.684   L2P_DATA<11>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/OBUF1
                                                       L2P_DATA<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<11>" OFFSET = OUT 6.5 ns AFTER COMP 
"P2L_CLKn" HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.164ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<11> (N18.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.336ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<11> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.907ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    N18.OTCLK2           net (fanout=2809)     1.012   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (1.873ns logic, 1.034ns route)
                                                       (64.4% logic, 35.6% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N18.PAD              Tiockp                3.257   L2P_DATA<11>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/OBUF1
                                                       L2P_DATA<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.371ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<11> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.872ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    N18.OTCLK1           net (fanout=50)       0.977   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.872ns (1.873ns logic, 0.999ns route)
                                                       (65.2% logic, 34.8% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N18.PAD              Tiockp                3.257   L2P_DATA<11>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/OBUF1
                                                       L2P_DATA<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<11>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<11> (N18.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.149ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<11> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.465ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    N18.OTCLK2           net (fanout=2809)     0.860   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (1.588ns logic, 0.877ns route)
                                                       (64.4% logic, 35.6% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N18.PAD              Tiockp                2.684   L2P_DATA<11>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/OBUF1
                                                       L2P_DATA<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.119ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<11> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.435ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    N18.OTCLK1           net (fanout=50)       0.831   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.435ns (1.587ns logic, 0.848ns route)
                                                       (65.2% logic, 34.8% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N18.PAD              Tiockp                2.684   L2P_DATA<11>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[11].U/OBUF1
                                                       L2P_DATA<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<12>" OFFSET = OUT 6.5 ns AFTER COMP 
"P2L_CLKp" HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.187ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<12> (U19.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.313ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<12> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.930ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    U19.OTCLK2           net (fanout=2809)     1.035   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (1.873ns logic, 1.057ns route)
                                                       (63.9% logic, 36.1% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U19.PAD              Tiockp                3.257   L2P_DATA<12>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/OBUF1
                                                       L2P_DATA<12>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.319ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<12> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.924ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    U19.OTCLK1           net (fanout=50)       1.029   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.924ns (1.873ns logic, 1.051ns route)
                                                       (64.1% logic, 35.9% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U19.PAD              Tiockp                3.257   L2P_DATA<12>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/OBUF1
                                                       L2P_DATA<12>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<12>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<12> (U19.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.168ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<12> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.484ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    U19.OTCLK2           net (fanout=2809)     0.880   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.484ns (1.587ns logic, 0.897ns route)
                                                       (63.9% logic, 36.1% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U19.PAD              Tiockp                2.684   L2P_DATA<12>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/OBUF1
                                                       L2P_DATA<12>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.164ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<12> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.480ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    U19.OTCLK1           net (fanout=50)       0.875   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.480ns (1.588ns logic, 0.892ns route)
                                                       (64.0% logic, 36.0% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U19.PAD              Tiockp                2.684   L2P_DATA<12>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/OBUF1
                                                       L2P_DATA<12>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<12>" OFFSET = OUT 6.5 ns AFTER COMP 
"P2L_CLKn" HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.187ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<12> (U19.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.313ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<12> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.930ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    U19.OTCLK2           net (fanout=2809)     1.035   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (1.873ns logic, 1.057ns route)
                                                       (63.9% logic, 36.1% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U19.PAD              Tiockp                3.257   L2P_DATA<12>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/OBUF1
                                                       L2P_DATA<12>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.319ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<12> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.924ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    U19.OTCLK1           net (fanout=50)       1.029   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.924ns (1.873ns logic, 1.051ns route)
                                                       (64.1% logic, 35.9% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U19.PAD              Tiockp                3.257   L2P_DATA<12>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/OBUF1
                                                       L2P_DATA<12>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<12>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<12> (U19.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.169ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<12> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.485ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    U19.OTCLK2           net (fanout=2809)     0.880   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (1.588ns logic, 0.897ns route)
                                                       (63.9% logic, 36.1% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U19.PAD              Tiockp                2.684   L2P_DATA<12>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/OBUF1
                                                       L2P_DATA<12>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.163ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<12> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.479ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    U19.OTCLK1           net (fanout=50)       0.875   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (1.587ns logic, 0.892ns route)
                                                       (64.0% logic, 36.0% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U19.PAD              Tiockp                2.684   L2P_DATA<12>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[12].U/OBUF1
                                                       L2P_DATA<12>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<13>" OFFSET = OUT 6.5 ns AFTER COMP 
"P2L_CLKp" HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.183ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<13> (U21.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.317ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<13> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.926ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    U21.OTCLK2           net (fanout=2809)     1.031   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.926ns (1.873ns logic, 1.053ns route)
                                                       (64.0% logic, 36.0% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U21.PAD              Tiockp                3.257   L2P_DATA<13>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/OBUF1
                                                       L2P_DATA<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.322ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<13> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.921ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    U21.OTCLK1           net (fanout=50)       1.026   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (1.873ns logic, 1.048ns route)
                                                       (64.1% logic, 35.9% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U21.PAD              Tiockp                3.257   L2P_DATA<13>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/OBUF1
                                                       L2P_DATA<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<13>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<13> (U21.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.165ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<13> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.481ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    U21.OTCLK2           net (fanout=2809)     0.877   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.481ns (1.587ns logic, 0.894ns route)
                                                       (64.0% logic, 36.0% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U21.PAD              Tiockp                2.684   L2P_DATA<13>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/OBUF1
                                                       L2P_DATA<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.161ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<13> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.477ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    U21.OTCLK1           net (fanout=50)       0.872   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.477ns (1.588ns logic, 0.889ns route)
                                                       (64.1% logic, 35.9% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U21.PAD              Tiockp                2.684   L2P_DATA<13>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/OBUF1
                                                       L2P_DATA<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<13>" OFFSET = OUT 6.5 ns AFTER COMP 
"P2L_CLKn" HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.183ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<13> (U21.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.317ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<13> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.926ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    U21.OTCLK2           net (fanout=2809)     1.031   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.926ns (1.873ns logic, 1.053ns route)
                                                       (64.0% logic, 36.0% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U21.PAD              Tiockp                3.257   L2P_DATA<13>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/OBUF1
                                                       L2P_DATA<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.322ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<13> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.921ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    U21.OTCLK1           net (fanout=50)       1.026   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (1.873ns logic, 1.048ns route)
                                                       (64.1% logic, 35.9% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U21.PAD              Tiockp                3.257   L2P_DATA<13>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/OBUF1
                                                       L2P_DATA<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<13>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<13> (U21.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.166ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<13> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.482ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    U21.OTCLK2           net (fanout=2809)     0.877   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.482ns (1.588ns logic, 0.894ns route)
                                                       (64.0% logic, 36.0% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U21.PAD              Tiockp                2.684   L2P_DATA<13>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/OBUF1
                                                       L2P_DATA<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.160ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<13> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.476ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    U21.OTCLK1           net (fanout=50)       0.872   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.476ns (1.587ns logic, 0.889ns route)
                                                       (64.1% logic, 35.9% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U21.PAD              Tiockp                2.684   L2P_DATA<13>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[13].U/OBUF1
                                                       L2P_DATA<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<14>" OFFSET = OUT 6.5 ns AFTER COMP 
"P2L_CLKp" HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.187ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<14> (U20.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.313ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<14> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.930ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    U20.OTCLK2           net (fanout=2809)     1.035   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (1.873ns logic, 1.057ns route)
                                                       (63.9% logic, 36.1% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U20.PAD              Tiockp                3.257   L2P_DATA<14>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/OBUF1
                                                       L2P_DATA<14>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.319ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<14> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.924ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    U20.OTCLK1           net (fanout=50)       1.029   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.924ns (1.873ns logic, 1.051ns route)
                                                       (64.1% logic, 35.9% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U20.PAD              Tiockp                3.257   L2P_DATA<14>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/OBUF1
                                                       L2P_DATA<14>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<14>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<14> (U20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.168ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<14> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.484ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    U20.OTCLK2           net (fanout=2809)     0.880   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.484ns (1.587ns logic, 0.897ns route)
                                                       (63.9% logic, 36.1% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U20.PAD              Tiockp                2.684   L2P_DATA<14>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/OBUF1
                                                       L2P_DATA<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.164ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<14> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.480ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    U20.OTCLK1           net (fanout=50)       0.875   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.480ns (1.588ns logic, 0.892ns route)
                                                       (64.0% logic, 36.0% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U20.PAD              Tiockp                2.684   L2P_DATA<14>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/OBUF1
                                                       L2P_DATA<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<14>" OFFSET = OUT 6.5 ns AFTER COMP 
"P2L_CLKn" HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.187ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<14> (U20.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.313ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<14> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.930ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    U20.OTCLK2           net (fanout=2809)     1.035   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (1.873ns logic, 1.057ns route)
                                                       (63.9% logic, 36.1% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U20.PAD              Tiockp                3.257   L2P_DATA<14>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/OBUF1
                                                       L2P_DATA<14>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.319ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<14> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.924ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    U20.OTCLK1           net (fanout=50)       1.029   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.924ns (1.873ns logic, 1.051ns route)
                                                       (64.1% logic, 35.9% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U20.PAD              Tiockp                3.257   L2P_DATA<14>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/OBUF1
                                                       L2P_DATA<14>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<14>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<14> (U20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.169ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<14> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.485ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    U20.OTCLK2           net (fanout=2809)     0.880   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (1.588ns logic, 0.897ns route)
                                                       (63.9% logic, 36.1% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U20.PAD              Tiockp                2.684   L2P_DATA<14>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/OBUF1
                                                       L2P_DATA<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.163ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<14> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.479ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    U20.OTCLK1           net (fanout=50)       0.875   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (1.587ns logic, 0.892ns route)
                                                       (64.0% logic, 36.0% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U20.PAD              Tiockp                2.684   L2P_DATA<14>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[14].U/OBUF1
                                                       L2P_DATA<14>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<15>" OFFSET = OUT 6.5 ns AFTER COMP 
"P2L_CLKp" HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.142ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<15> (N19.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.358ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<15> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.885ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    N19.OTCLK2           net (fanout=2809)     0.990   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.885ns (1.873ns logic, 1.012ns route)
                                                       (64.9% logic, 35.1% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N19.PAD              Tiockp                3.257   L2P_DATA<15>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/OBUF1
                                                       L2P_DATA<15>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.374ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<15> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.869ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    N19.OTCLK1           net (fanout=50)       0.974   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.869ns (1.873ns logic, 0.996ns route)
                                                       (65.3% logic, 34.7% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N19.PAD              Tiockp                3.257   L2P_DATA<15>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/OBUF1
                                                       L2P_DATA<15>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<15>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<15> (N19.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.130ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<15> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.446ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    N19.OTCLK2           net (fanout=2809)     0.842   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.446ns (1.587ns logic, 0.859ns route)
                                                       (64.9% logic, 35.1% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N19.PAD              Tiockp                2.684   L2P_DATA<15>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/OBUF1
                                                       L2P_DATA<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.117ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<15> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.433ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    N19.OTCLK1           net (fanout=50)       0.828   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.433ns (1.588ns logic, 0.845ns route)
                                                       (65.3% logic, 34.7% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N19.PAD              Tiockp                2.684   L2P_DATA<15>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/OBUF1
                                                       L2P_DATA<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<15>" OFFSET = OUT 6.5 ns AFTER COMP 
"P2L_CLKn" HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.142ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<15> (N19.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.358ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<15> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.885ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    N19.OTCLK2           net (fanout=2809)     0.990   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.885ns (1.873ns logic, 1.012ns route)
                                                       (64.9% logic, 35.1% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N19.PAD              Tiockp                3.257   L2P_DATA<15>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/OBUF1
                                                       L2P_DATA<15>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.374ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<15> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.869ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    N19.OTCLK1           net (fanout=50)       0.974   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.869ns (1.873ns logic, 0.996ns route)
                                                       (65.3% logic, 34.7% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N19.PAD              Tiockp                3.257   L2P_DATA<15>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/OBUF1
                                                       L2P_DATA<15>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<15>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<15> (N19.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.131ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<15> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.447ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    N19.OTCLK2           net (fanout=2809)     0.842   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.447ns (1.588ns logic, 0.859ns route)
                                                       (64.9% logic, 35.1% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N19.PAD              Tiockp                2.684   L2P_DATA<15>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/OBUF1
                                                       L2P_DATA<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.116ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<15> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.432ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    N19.OTCLK1           net (fanout=50)       0.828   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.432ns (1.587ns logic, 0.845ns route)
                                                       (65.3% logic, 34.7% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N19.PAD              Tiockp                2.684   L2P_DATA<15>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[15].U/OBUF1
                                                       L2P_DATA<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<1>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.170ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<1> (W22.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.330ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<1> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.913ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    W22.OTCLK2           net (fanout=2809)     1.018   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.873ns logic, 1.040ns route)
                                                       (64.3% logic, 35.7% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W22.PAD              Tiockp                3.257   L2P_DATA<1>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/OBUF1
                                                       L2P_DATA<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.333ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<1> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.910ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    W22.OTCLK1           net (fanout=50)       1.015   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (1.873ns logic, 1.037ns route)
                                                       (64.4% logic, 35.6% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W22.PAD              Tiockp                3.257   L2P_DATA<1>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/OBUF1
                                                       L2P_DATA<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<1>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<1> (W22.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.154ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<1> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.470ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    W22.OTCLK2           net (fanout=2809)     0.866   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.470ns (1.587ns logic, 0.883ns route)
                                                       (64.3% logic, 35.7% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W22.PAD              Tiockp                2.684   L2P_DATA<1>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/OBUF1
                                                       L2P_DATA<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.151ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<1> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.467ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    W22.OTCLK1           net (fanout=50)       0.862   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.467ns (1.588ns logic, 0.879ns route)
                                                       (64.4% logic, 35.6% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W22.PAD              Tiockp                2.684   L2P_DATA<1>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/OBUF1
                                                       L2P_DATA<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<1>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.170ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<1> (W22.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.330ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<1> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.913ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    W22.OTCLK2           net (fanout=2809)     1.018   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.873ns logic, 1.040ns route)
                                                       (64.3% logic, 35.7% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W22.PAD              Tiockp                3.257   L2P_DATA<1>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/OBUF1
                                                       L2P_DATA<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.333ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<1> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.910ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    W22.OTCLK1           net (fanout=50)       1.015   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (1.873ns logic, 1.037ns route)
                                                       (64.4% logic, 35.6% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W22.PAD              Tiockp                3.257   L2P_DATA<1>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/OBUF1
                                                       L2P_DATA<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<1>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<1> (W22.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.155ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<1> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.471ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    W22.OTCLK2           net (fanout=2809)     0.866   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.471ns (1.588ns logic, 0.883ns route)
                                                       (64.3% logic, 35.7% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W22.PAD              Tiockp                2.684   L2P_DATA<1>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/OBUF1
                                                       L2P_DATA<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.150ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<1> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.466ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    W22.OTCLK1           net (fanout=50)       0.862   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.466ns (1.587ns logic, 0.879ns route)
                                                       (64.4% logic, 35.6% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W22.PAD              Tiockp                2.684   L2P_DATA<1>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[1].U/OBUF1
                                                       L2P_DATA<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<2>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.159ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<2> (V20.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.341ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<2> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.902ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    V20.OTCLK2           net (fanout=2809)     1.007   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (1.873ns logic, 1.029ns route)
                                                       (64.5% logic, 35.5% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V20.PAD              Tiockp                3.257   L2P_DATA<2>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/OBUF1
                                                       L2P_DATA<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.343ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<2> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.900ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    V20.OTCLK1           net (fanout=50)       1.005   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.900ns (1.873ns logic, 1.027ns route)
                                                       (64.6% logic, 35.4% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V20.PAD              Tiockp                3.257   L2P_DATA<2>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/OBUF1
                                                       L2P_DATA<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<2>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<2> (V20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.144ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<2> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.460ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    V20.OTCLK2           net (fanout=2809)     0.856   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.460ns (1.587ns logic, 0.873ns route)
                                                       (64.5% logic, 35.5% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V20.PAD              Tiockp                2.684   L2P_DATA<2>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/OBUF1
                                                       L2P_DATA<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.143ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<2> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.459ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    V20.OTCLK1           net (fanout=50)       0.854   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.459ns (1.588ns logic, 0.871ns route)
                                                       (64.6% logic, 35.4% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V20.PAD              Tiockp                2.684   L2P_DATA<2>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/OBUF1
                                                       L2P_DATA<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<2>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.159ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<2> (V20.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.341ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<2> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.902ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    V20.OTCLK2           net (fanout=2809)     1.007   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (1.873ns logic, 1.029ns route)
                                                       (64.5% logic, 35.5% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V20.PAD              Tiockp                3.257   L2P_DATA<2>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/OBUF1
                                                       L2P_DATA<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.343ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<2> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.900ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    V20.OTCLK1           net (fanout=50)       1.005   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.900ns (1.873ns logic, 1.027ns route)
                                                       (64.6% logic, 35.4% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V20.PAD              Tiockp                3.257   L2P_DATA<2>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/OBUF1
                                                       L2P_DATA<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<2>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<2> (V20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.145ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<2> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.461ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    V20.OTCLK2           net (fanout=2809)     0.856   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.461ns (1.588ns logic, 0.873ns route)
                                                       (64.5% logic, 35.5% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V20.PAD              Tiockp                2.684   L2P_DATA<2>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/OBUF1
                                                       L2P_DATA<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.142ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<2> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.458ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    V20.OTCLK1           net (fanout=50)       0.854   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.458ns (1.587ns logic, 0.871ns route)
                                                       (64.6% logic, 35.4% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V20.PAD              Tiockp                2.684   L2P_DATA<2>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[2].U/OBUF1
                                                       L2P_DATA<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<3>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.159ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<3> (V19.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.341ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<3> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.902ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    V19.OTCLK2           net (fanout=2809)     1.007   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (1.873ns logic, 1.029ns route)
                                                       (64.5% logic, 35.5% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V19.PAD              Tiockp                3.257   L2P_DATA<3>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/OBUF1
                                                       L2P_DATA<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.343ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<3> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.900ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    V19.OTCLK1           net (fanout=50)       1.005   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.900ns (1.873ns logic, 1.027ns route)
                                                       (64.6% logic, 35.4% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V19.PAD              Tiockp                3.257   L2P_DATA<3>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/OBUF1
                                                       L2P_DATA<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<3>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<3> (V19.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.144ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<3> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.460ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    V19.OTCLK2           net (fanout=2809)     0.856   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.460ns (1.587ns logic, 0.873ns route)
                                                       (64.5% logic, 35.5% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V19.PAD              Tiockp                2.684   L2P_DATA<3>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/OBUF1
                                                       L2P_DATA<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.143ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<3> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.459ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    V19.OTCLK1           net (fanout=50)       0.854   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.459ns (1.588ns logic, 0.871ns route)
                                                       (64.6% logic, 35.4% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V19.PAD              Tiockp                2.684   L2P_DATA<3>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/OBUF1
                                                       L2P_DATA<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<3>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.159ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<3> (V19.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.341ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<3> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.902ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    V19.OTCLK2           net (fanout=2809)     1.007   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (1.873ns logic, 1.029ns route)
                                                       (64.5% logic, 35.5% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V19.PAD              Tiockp                3.257   L2P_DATA<3>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/OBUF1
                                                       L2P_DATA<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.343ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<3> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.900ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    V19.OTCLK1           net (fanout=50)       1.005   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.900ns (1.873ns logic, 1.027ns route)
                                                       (64.6% logic, 35.4% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V19.PAD              Tiockp                3.257   L2P_DATA<3>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/OBUF1
                                                       L2P_DATA<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<3>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<3> (V19.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.145ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<3> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.461ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    V19.OTCLK2           net (fanout=2809)     0.856   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.461ns (1.588ns logic, 0.873ns route)
                                                       (64.5% logic, 35.5% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V19.PAD              Tiockp                2.684   L2P_DATA<3>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/OBUF1
                                                       L2P_DATA<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.142ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<3> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.458ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    V19.OTCLK1           net (fanout=50)       0.854   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.458ns (1.587ns logic, 0.871ns route)
                                                       (64.6% logic, 35.4% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V19.PAD              Tiockp                2.684   L2P_DATA<3>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[3].U/OBUF1
                                                       L2P_DATA<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<4>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.148ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<4> (W21.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.352ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<4> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.891ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    W21.OTCLK2           net (fanout=2809)     0.996   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (1.873ns logic, 1.018ns route)
                                                       (64.8% logic, 35.2% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W21.PAD              Tiockp                3.257   L2P_DATA<4>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/OBUF1
                                                       L2P_DATA<4>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.353ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<4> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.890ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    W21.OTCLK1           net (fanout=50)       0.995   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (1.873ns logic, 1.017ns route)
                                                       (64.8% logic, 35.2% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W21.PAD              Tiockp                3.257   L2P_DATA<4>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/OBUF1
                                                       L2P_DATA<4>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<4>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<4> (W21.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.135ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<4> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.451ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    W21.OTCLK2           net (fanout=2809)     0.847   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.451ns (1.587ns logic, 0.864ns route)
                                                       (64.7% logic, 35.3% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W21.PAD              Tiockp                2.684   L2P_DATA<4>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/OBUF1
                                                       L2P_DATA<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.135ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<4> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.451ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    W21.OTCLK1           net (fanout=50)       0.846   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.451ns (1.588ns logic, 0.863ns route)
                                                       (64.8% logic, 35.2% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W21.PAD              Tiockp                2.684   L2P_DATA<4>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/OBUF1
                                                       L2P_DATA<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<4>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.148ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<4> (W21.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.352ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<4> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.891ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    W21.OTCLK2           net (fanout=2809)     0.996   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (1.873ns logic, 1.018ns route)
                                                       (64.8% logic, 35.2% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W21.PAD              Tiockp                3.257   L2P_DATA<4>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/OBUF1
                                                       L2P_DATA<4>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.353ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<4> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.890ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    W21.OTCLK1           net (fanout=50)       0.995   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (1.873ns logic, 1.017ns route)
                                                       (64.8% logic, 35.2% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W21.PAD              Tiockp                3.257   L2P_DATA<4>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/OBUF1
                                                       L2P_DATA<4>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<4>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<4> (W21.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.136ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<4> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.452ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    W21.OTCLK2           net (fanout=2809)     0.847   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (1.588ns logic, 0.864ns route)
                                                       (64.8% logic, 35.2% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W21.PAD              Tiockp                2.684   L2P_DATA<4>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/OBUF1
                                                       L2P_DATA<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.134ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<4> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.450ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    W21.OTCLK1           net (fanout=50)       0.846   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (1.587ns logic, 0.863ns route)
                                                       (64.8% logic, 35.2% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W21.PAD              Tiockp                2.684   L2P_DATA<4>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[4].U/OBUF1
                                                       L2P_DATA<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<5>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.148ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<5> (Y22.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.352ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<5> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.891ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    Y22.OTCLK2           net (fanout=2809)     0.996   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (1.873ns logic, 1.018ns route)
                                                       (64.8% logic, 35.2% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y22.PAD              Tiockp                3.257   L2P_DATA<5>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/OBUF1
                                                       L2P_DATA<5>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.353ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<5> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.890ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    Y22.OTCLK1           net (fanout=50)       0.995   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (1.873ns logic, 1.017ns route)
                                                       (64.8% logic, 35.2% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y22.PAD              Tiockp                3.257   L2P_DATA<5>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/OBUF1
                                                       L2P_DATA<5>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<5>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<5> (Y22.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.135ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<5> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.451ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    Y22.OTCLK2           net (fanout=2809)     0.847   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.451ns (1.587ns logic, 0.864ns route)
                                                       (64.7% logic, 35.3% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y22.PAD              Tiockp                2.684   L2P_DATA<5>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/OBUF1
                                                       L2P_DATA<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.135ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<5> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.451ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    Y22.OTCLK1           net (fanout=50)       0.846   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.451ns (1.588ns logic, 0.863ns route)
                                                       (64.8% logic, 35.2% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y22.PAD              Tiockp                2.684   L2P_DATA<5>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/OBUF1
                                                       L2P_DATA<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<5>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.148ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<5> (Y22.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.352ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<5> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.891ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    Y22.OTCLK2           net (fanout=2809)     0.996   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (1.873ns logic, 1.018ns route)
                                                       (64.8% logic, 35.2% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y22.PAD              Tiockp                3.257   L2P_DATA<5>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/OBUF1
                                                       L2P_DATA<5>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.353ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<5> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.890ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    Y22.OTCLK1           net (fanout=50)       0.995   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (1.873ns logic, 1.017ns route)
                                                       (64.8% logic, 35.2% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y22.PAD              Tiockp                3.257   L2P_DATA<5>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/OBUF1
                                                       L2P_DATA<5>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<5>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<5> (Y22.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.136ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<5> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.452ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    Y22.OTCLK2           net (fanout=2809)     0.847   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (1.588ns logic, 0.864ns route)
                                                       (64.8% logic, 35.2% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y22.PAD              Tiockp                2.684   L2P_DATA<5>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/OBUF1
                                                       L2P_DATA<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.134ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<5> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.450ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    Y22.OTCLK1           net (fanout=50)       0.846   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (1.587ns logic, 0.863ns route)
                                                       (64.8% logic, 35.2% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y22.PAD              Tiockp                2.684   L2P_DATA<5>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[5].U/OBUF1
                                                       L2P_DATA<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<6>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.163ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<6> (T18.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.337ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<6> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.906ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    T18.OTCLK2           net (fanout=2809)     1.011   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (1.873ns logic, 1.033ns route)
                                                       (64.5% logic, 35.5% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T18.PAD              Tiockp                3.257   L2P_DATA<6>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/OBUF1
                                                       L2P_DATA<6>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.339ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<6> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.904ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    T18.OTCLK1           net (fanout=50)       1.009   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.904ns (1.873ns logic, 1.031ns route)
                                                       (64.5% logic, 35.5% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T18.PAD              Tiockp                3.257   L2P_DATA<6>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/OBUF1
                                                       L2P_DATA<6>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<6>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<6> (T18.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.147ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<6> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.463ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    T18.OTCLK2           net (fanout=2809)     0.859   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (1.587ns logic, 0.876ns route)
                                                       (64.4% logic, 35.6% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T18.PAD              Tiockp                2.684   L2P_DATA<6>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/OBUF1
                                                       L2P_DATA<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.147ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<6> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.463ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    T18.OTCLK1           net (fanout=50)       0.858   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (1.588ns logic, 0.875ns route)
                                                       (64.5% logic, 35.5% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T18.PAD              Tiockp                2.684   L2P_DATA<6>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/OBUF1
                                                       L2P_DATA<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<6>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.163ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<6> (T18.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.337ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<6> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.906ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    T18.OTCLK2           net (fanout=2809)     1.011   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (1.873ns logic, 1.033ns route)
                                                       (64.5% logic, 35.5% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T18.PAD              Tiockp                3.257   L2P_DATA<6>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/OBUF1
                                                       L2P_DATA<6>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.339ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<6> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.904ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    T18.OTCLK1           net (fanout=50)       1.009   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.904ns (1.873ns logic, 1.031ns route)
                                                       (64.5% logic, 35.5% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T18.PAD              Tiockp                3.257   L2P_DATA<6>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/OBUF1
                                                       L2P_DATA<6>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<6>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<6> (T18.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.148ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<6> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.464ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    T18.OTCLK2           net (fanout=2809)     0.859   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.464ns (1.588ns logic, 0.876ns route)
                                                       (64.4% logic, 35.6% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T18.PAD              Tiockp                2.684   L2P_DATA<6>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/OBUF1
                                                       L2P_DATA<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.146ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<6> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.462ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    T18.OTCLK1           net (fanout=50)       0.858   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.462ns (1.587ns logic, 0.875ns route)
                                                       (64.5% logic, 35.5% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T18.PAD              Tiockp                2.684   L2P_DATA<6>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[6].U/OBUF1
                                                       L2P_DATA<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<7>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.163ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<7> (T17.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.337ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<7> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.906ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    T17.OTCLK2           net (fanout=2809)     1.011   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (1.873ns logic, 1.033ns route)
                                                       (64.5% logic, 35.5% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T17.PAD              Tiockp                3.257   L2P_DATA<7>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/OBUF1
                                                       L2P_DATA<7>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.339ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<7> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.904ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    T17.OTCLK1           net (fanout=50)       1.009   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.904ns (1.873ns logic, 1.031ns route)
                                                       (64.5% logic, 35.5% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T17.PAD              Tiockp                3.257   L2P_DATA<7>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/OBUF1
                                                       L2P_DATA<7>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<7>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<7> (T17.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.147ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<7> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.463ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    T17.OTCLK2           net (fanout=2809)     0.859   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (1.587ns logic, 0.876ns route)
                                                       (64.4% logic, 35.6% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T17.PAD              Tiockp                2.684   L2P_DATA<7>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/OBUF1
                                                       L2P_DATA<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.147ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<7> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.463ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    T17.OTCLK1           net (fanout=50)       0.858   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (1.588ns logic, 0.875ns route)
                                                       (64.5% logic, 35.5% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T17.PAD              Tiockp                2.684   L2P_DATA<7>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/OBUF1
                                                       L2P_DATA<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<7>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.163ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<7> (T17.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.337ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<7> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.906ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    T17.OTCLK2           net (fanout=2809)     1.011   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (1.873ns logic, 1.033ns route)
                                                       (64.5% logic, 35.5% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T17.PAD              Tiockp                3.257   L2P_DATA<7>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/OBUF1
                                                       L2P_DATA<7>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.339ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<7> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.904ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    T17.OTCLK1           net (fanout=50)       1.009   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.904ns (1.873ns logic, 1.031ns route)
                                                       (64.5% logic, 35.5% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T17.PAD              Tiockp                3.257   L2P_DATA<7>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/OBUF1
                                                       L2P_DATA<7>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<7>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<7> (T17.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.148ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<7> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.464ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    T17.OTCLK2           net (fanout=2809)     0.859   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.464ns (1.588ns logic, 0.876ns route)
                                                       (64.4% logic, 35.6% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T17.PAD              Tiockp                2.684   L2P_DATA<7>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/OBUF1
                                                       L2P_DATA<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.146ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<7> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.462ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    T17.OTCLK1           net (fanout=50)       0.858   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.462ns (1.587ns logic, 0.875ns route)
                                                       (64.5% logic, 35.5% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T17.PAD              Tiockp                2.684   L2P_DATA<7>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[7].U/OBUF1
                                                       L2P_DATA<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<8>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.170ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<8> (W20.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.330ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<8> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.913ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    W20.OTCLK2           net (fanout=2809)     1.018   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.873ns logic, 1.040ns route)
                                                       (64.3% logic, 35.7% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W20.PAD              Tiockp                3.257   L2P_DATA<8>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/OBUF1
                                                       L2P_DATA<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.332ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<8> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.911ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    W20.OTCLK1           net (fanout=50)       1.016   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (1.873ns logic, 1.038ns route)
                                                       (64.3% logic, 35.7% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W20.PAD              Tiockp                3.257   L2P_DATA<8>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/OBUF1
                                                       L2P_DATA<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<8>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<8> (W20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.153ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<8> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.469ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    W20.OTCLK2           net (fanout=2809)     0.865   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (1.587ns logic, 0.882ns route)
                                                       (64.3% logic, 35.7% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W20.PAD              Tiockp                2.684   L2P_DATA<8>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/OBUF1
                                                       L2P_DATA<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.153ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<8> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.469ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    W20.OTCLK1           net (fanout=50)       0.864   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (1.588ns logic, 0.881ns route)
                                                       (64.3% logic, 35.7% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W20.PAD              Tiockp                2.684   L2P_DATA<8>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/OBUF1
                                                       L2P_DATA<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<8>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.170ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<8> (W20.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.330ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<8> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.913ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    W20.OTCLK2           net (fanout=2809)     1.018   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.873ns logic, 1.040ns route)
                                                       (64.3% logic, 35.7% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W20.PAD              Tiockp                3.257   L2P_DATA<8>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/OBUF1
                                                       L2P_DATA<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.332ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<8> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.911ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    W20.OTCLK1           net (fanout=50)       1.016   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (1.873ns logic, 1.038ns route)
                                                       (64.3% logic, 35.7% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W20.PAD              Tiockp                3.257   L2P_DATA<8>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/OBUF1
                                                       L2P_DATA<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<8>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<8> (W20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.154ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<8> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.470ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    W20.OTCLK2           net (fanout=2809)     0.865   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.470ns (1.588ns logic, 0.882ns route)
                                                       (64.3% logic, 35.7% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W20.PAD              Tiockp                2.684   L2P_DATA<8>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/OBUF1
                                                       L2P_DATA<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.152ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<8> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.468ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    W20.OTCLK1           net (fanout=50)       0.864   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.468ns (1.587ns logic, 0.881ns route)
                                                       (64.3% logic, 35.7% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W20.PAD              Tiockp                2.684   L2P_DATA<8>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[8].U/OBUF1
                                                       L2P_DATA<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<9>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.170ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<9> (W19.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.330ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<9> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.913ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    W19.OTCLK2           net (fanout=2809)     1.018   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.873ns logic, 1.040ns route)
                                                       (64.3% logic, 35.7% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W19.PAD              Tiockp                3.257   L2P_DATA<9>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/OBUF1
                                                       L2P_DATA<9>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.332ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<9> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.911ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    W19.OTCLK1           net (fanout=50)       1.016   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (1.873ns logic, 1.038ns route)
                                                       (64.3% logic, 35.7% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W19.PAD              Tiockp                3.257   L2P_DATA<9>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/OBUF1
                                                       L2P_DATA<9>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<9>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<9> (W19.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.153ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<9> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.469ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    W19.OTCLK2           net (fanout=2809)     0.865   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (1.587ns logic, 0.882ns route)
                                                       (64.3% logic, 35.7% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W19.PAD              Tiockp                2.684   L2P_DATA<9>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/OBUF1
                                                       L2P_DATA<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.153ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<9> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.469ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    W19.OTCLK1           net (fanout=50)       0.864   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (1.588ns logic, 0.881ns route)
                                                       (64.3% logic, 35.7% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W19.PAD              Tiockp                2.684   L2P_DATA<9>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/OBUF1
                                                       L2P_DATA<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DATA<9>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" 
HIGH;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.170ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<9> (W19.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.330ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<9> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.913ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    W19.OTCLK2           net (fanout=2809)     1.018   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.873ns logic, 1.040ns route)
                                                       (64.3% logic, 35.7% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W19.PAD              Tiockp                3.257   L2P_DATA<9>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/OBUF1
                                                       L2P_DATA<9>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.332ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<9> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.911ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    W19.OTCLK1           net (fanout=50)       1.016   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (1.873ns logic, 1.038ns route)
                                                       (64.3% logic, 35.7% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W19.PAD              Tiockp                3.257   L2P_DATA<9>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/OBUF1
                                                       L2P_DATA<9>
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DATA<9>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DATA<9> (W19.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.154ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF1 (FF)
  Destination:          L2P_DATA<9> (PAD)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.470ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    W19.OTCLK2           net (fanout=2809)     0.865   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.470ns (1.588ns logic, 0.882ns route)
                                                       (64.3% logic, 35.7% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF1 to L2P_DATA<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W19.PAD              Tiockp                2.684   L2P_DATA<9>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF1
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/OBUF1
                                                       L2P_DATA<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.152ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF0 (FF)
  Destination:          L2P_DATA<9> (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.468ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    W19.OTCLK1           net (fanout=50)       0.864   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.468ns (1.587ns logic, 0.881ns route)
                                                       (64.3% logic, 35.7% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF0 to L2P_DATA<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W19.PAD              Tiockp                2.684   L2P_DATA<9>
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/FDDRRSE1/ODDR2/FF0
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff.DDROUT[9].U/OBUF1
                                                       L2P_DATA<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_DFRAME" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" 
HIGH;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.174ns.
--------------------------------------------------------------------------------

Paths for end point L2P_DFRAME (J22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.326ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/l2p_dframe_o (FF)
  Destination:          L2P_DFRAME (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.917ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/l2p_dframe_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    J22.OTCLK1           net (fanout=50)       1.022   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.917ns (1.873ns logic, 1.044ns route)
                                                       (64.2% logic, 35.8% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/l2p_dframe_o to L2P_DFRAME
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J22.PAD              Tiockp                3.257   L2P_DFRAME
                                                       cmp_gn4124_core/cmp_l2p_ser/l2p_dframe_o
                                                       L2P_DFRAME_OBUF
                                                       L2P_DFRAME
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_DFRAME" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_DFRAME (J22.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.157ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/l2p_dframe_o (FF)
  Destination:          L2P_DFRAME (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.473ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/l2p_dframe_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    J22.OTCLK1           net (fanout=50)       0.869   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.473ns (1.587ns logic, 0.886ns route)
                                                       (64.2% logic, 35.8% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/l2p_dframe_o to L2P_DFRAME
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J22.PAD              Tiockp                2.684   L2P_DFRAME
                                                       cmp_gn4124_core/cmp_l2p_ser/l2p_dframe_o
                                                       L2P_DFRAME_OBUF
                                                       L2P_DFRAME
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "L2P_VALID" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" 
HIGH;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.122ns.
--------------------------------------------------------------------------------

Paths for end point L2P_VALID (T19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.378ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_ser/l2p_valid_o (FF)
  Destination:          L2P_VALID (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          6.500ns
  Data Path Delay:      3.257ns (Levels of Logic = 0)
  Clock Path Delay:     2.865ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/l2p_valid_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    T19.OTCLK1           net (fanout=50)       0.970   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.865ns (1.873ns logic, 0.992ns route)
                                                       (65.4% logic, 34.6% route)

  Maximum Data Path: cmp_gn4124_core/cmp_l2p_ser/l2p_valid_o to L2P_VALID
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T19.PAD              Tiockp                3.257   L2P_VALID
                                                       cmp_gn4124_core/cmp_l2p_ser/l2p_valid_o
                                                       L2P_VALID_OBUF
                                                       L2P_VALID
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (3.257ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "L2P_VALID" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
--------------------------------------------------------------------------------

Paths for end point L2P_VALID (T19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.112ns (clock arrival + clock path + data path - uncertainty)
  Source:               cmp_gn4124_core/cmp_l2p_ser/l2p_valid_o (FF)
  Destination:          L2P_VALID (PAD)
  Source Clock:         cmp_gn4124_core/clk_n rising at 0.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Delay:     2.428ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_l2p_ser/l2p_valid_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    T19.OTCLK1           net (fanout=50)       0.824   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.428ns (1.587ns logic, 0.841ns route)
                                                       (65.4% logic, 34.6% route)

  Minimum Data Path: cmp_gn4124_core/cmp_l2p_ser/l2p_valid_o to L2P_VALID
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T19.PAD              Tiockp                2.684   L2P_VALID
                                                       cmp_gn4124_core/cmp_l2p_ser/l2p_valid_o
                                                       L2P_VALID_OBUF
                                                       L2P_VALID
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (2.684ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<0>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.792ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1 (E22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.408ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<0> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.458ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<0> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E22.ICLK2            Tiopickd              3.250   P2L_DATA<0>
                                                       P2L_DATA<0>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/IBUF1
                                                       P2L_DATA<0>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    E22.ICLK2            net (fanout=2809)     0.854   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.458ns (1.587ns logic, 0.871ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0 (E22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.409ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<0> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.459ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<0> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E22.ICLK1            Tiopickd              3.250   P2L_DATA<0>
                                                       P2L_DATA<0>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/IBUF1
                                                       P2L_DATA<0>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    E22.ICLK1            net (fanout=50)       0.854   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.459ns (1.588ns logic, 0.871ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<0>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0 (E22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<0> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.899ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<0> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E22.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<0>
                                                       P2L_DATA<0>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/IBUF1
                                                       P2L_DATA<0>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    E22.ICLK1            net (fanout=50)       1.004   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.899ns (1.873ns logic, 1.026ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1 (E22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<0> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.899ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<0> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E22.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<0>
                                                       P2L_DATA<0>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/IBUF1
                                                       P2L_DATA<0>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    E22.ICLK2            net (fanout=2809)     1.004   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.899ns (1.873ns logic, 1.026ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<0>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.792ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0 (E22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.408ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<0> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.458ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<0> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E22.ICLK1            Tiopickd              3.250   P2L_DATA<0>
                                                       P2L_DATA<0>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/IBUF1
                                                       P2L_DATA<0>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    E22.ICLK1            net (fanout=50)       0.854   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.458ns (1.587ns logic, 0.871ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1 (E22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.409ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<0> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.459ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<0> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E22.ICLK2            Tiopickd              3.250   P2L_DATA<0>
                                                       P2L_DATA<0>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/IBUF1
                                                       P2L_DATA<0>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    E22.ICLK2            net (fanout=2809)     0.854   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.459ns (1.588ns logic, 0.871ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<0>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0 (E22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<0> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.899ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<0> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E22.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<0>
                                                       P2L_DATA<0>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/IBUF1
                                                       P2L_DATA<0>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    E22.ICLK1            net (fanout=50)       1.004   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.899ns (1.873ns logic, 1.026ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1 (E22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<0> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.899ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<0> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E22.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<0>
                                                       P2L_DATA<0>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/IBUF1
                                                       P2L_DATA<0>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[0].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    E22.ICLK2            net (fanout=2809)     1.004   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.899ns (1.873ns logic, 1.026ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<10>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.779ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1 (K19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.421ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<10> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.471ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<10> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K19.ICLK2            Tiopickd              3.250   P2L_DATA<10>
                                                       P2L_DATA<10>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/IBUF1
                                                       P2L_DATA<10>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K19.ICLK2            net (fanout=2809)     0.867   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.471ns (1.587ns logic, 0.884ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0 (K19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.430ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<10> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.480ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<10> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K19.ICLK1            Tiopickd              3.250   P2L_DATA<10>
                                                       P2L_DATA<10>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/IBUF1
                                                       P2L_DATA<10>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K19.ICLK1            net (fanout=50)       0.875   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.480ns (1.588ns logic, 0.892ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<10>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0 (K19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<10> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.924ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<10> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K19.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<10>
                                                       P2L_DATA<10>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/IBUF1
                                                       P2L_DATA<10>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K19.ICLK1            net (fanout=50)       1.029   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.924ns (1.873ns logic, 1.051ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1 (K19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<10> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.916ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<10> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K19.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<10>
                                                       P2L_DATA<10>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/IBUF1
                                                       P2L_DATA<10>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K19.ICLK2            net (fanout=2809)     1.021   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.916ns (1.873ns logic, 1.043ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<10>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.778ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1 (K19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.422ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<10> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.472ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<10> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K19.ICLK2            Tiopickd              3.250   P2L_DATA<10>
                                                       P2L_DATA<10>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/IBUF1
                                                       P2L_DATA<10>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K19.ICLK2            net (fanout=2809)     0.867   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (1.588ns logic, 0.884ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0 (K19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.429ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<10> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.479ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<10> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K19.ICLK1            Tiopickd              3.250   P2L_DATA<10>
                                                       P2L_DATA<10>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/IBUF1
                                                       P2L_DATA<10>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K19.ICLK1            net (fanout=50)       0.875   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (1.587ns logic, 0.892ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<10>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0 (K19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<10> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.924ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<10> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K19.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<10>
                                                       P2L_DATA<10>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/IBUF1
                                                       P2L_DATA<10>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K19.ICLK1            net (fanout=50)       1.029   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.924ns (1.873ns logic, 1.051ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1 (K19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<10> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.916ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<10> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K19.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<10>
                                                       P2L_DATA<10>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/IBUF1
                                                       P2L_DATA<10>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[10].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K19.ICLK2            net (fanout=2809)     1.021   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.916ns (1.873ns logic, 1.043ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<11>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.775ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1 (M20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.425ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<11> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.475ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<11> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M20.ICLK2            Tiopickd              3.250   P2L_DATA<11>
                                                       P2L_DATA<11>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/IBUF1
                                                       P2L_DATA<11>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    M20.ICLK2            net (fanout=2809)     0.871   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.475ns (1.587ns logic, 0.888ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0 (M20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.433ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<11> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.483ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<11> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M20.ICLK1            Tiopickd              3.250   P2L_DATA<11>
                                                       P2L_DATA<11>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/IBUF1
                                                       P2L_DATA<11>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    M20.ICLK1            net (fanout=50)       0.878   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.483ns (1.588ns logic, 0.895ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<11>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0 (M20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<11> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.928ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<11> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M20.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<11>
                                                       P2L_DATA<11>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/IBUF1
                                                       P2L_DATA<11>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    M20.ICLK1            net (fanout=50)       1.033   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.928ns (1.873ns logic, 1.055ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1 (M20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<11> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.920ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<11> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M20.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<11>
                                                       P2L_DATA<11>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/IBUF1
                                                       P2L_DATA<11>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    M20.ICLK2            net (fanout=2809)     1.025   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (1.873ns logic, 1.047ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<11>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.774ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1 (M20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.426ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<11> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.476ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<11> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M20.ICLK2            Tiopickd              3.250   P2L_DATA<11>
                                                       P2L_DATA<11>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/IBUF1
                                                       P2L_DATA<11>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    M20.ICLK2            net (fanout=2809)     0.871   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.476ns (1.588ns logic, 0.888ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0 (M20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.432ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<11> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.482ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<11> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M20.ICLK1            Tiopickd              3.250   P2L_DATA<11>
                                                       P2L_DATA<11>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/IBUF1
                                                       P2L_DATA<11>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    M20.ICLK1            net (fanout=50)       0.878   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.482ns (1.587ns logic, 0.895ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<11>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0 (M20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<11> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.928ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<11> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M20.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<11>
                                                       P2L_DATA<11>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/IBUF1
                                                       P2L_DATA<11>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    M20.ICLK1            net (fanout=50)       1.033   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.928ns (1.873ns logic, 1.055ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1 (M20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<11> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.920ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<11> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M20.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<11>
                                                       P2L_DATA<11>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/IBUF1
                                                       P2L_DATA<11>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[11].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    M20.ICLK2            net (fanout=2809)     1.025   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (1.873ns logic, 1.047ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<12>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.815ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1 (G22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.385ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<12> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.435ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<12> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G22.ICLK2            Tiopickd              3.250   P2L_DATA<12>
                                                       P2L_DATA<12>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/IBUF1
                                                       P2L_DATA<12>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    G22.ICLK2            net (fanout=2809)     0.831   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.435ns (1.587ns logic, 0.848ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0 (G22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.388ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<12> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.438ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<12> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G22.ICLK1            Tiopickd              3.250   P2L_DATA<12>
                                                       P2L_DATA<12>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/IBUF1
                                                       P2L_DATA<12>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    G22.ICLK1            net (fanout=50)       0.833   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.438ns (1.588ns logic, 0.850ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<12>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0 (G22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.295ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<12> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.875ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<12> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G22.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<12>
                                                       P2L_DATA<12>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/IBUF1
                                                       P2L_DATA<12>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    G22.ICLK1            net (fanout=50)       0.980   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (1.873ns logic, 1.002ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1 (G22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.297ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<12> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.873ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<12> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G22.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<12>
                                                       P2L_DATA<12>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/IBUF1
                                                       P2L_DATA<12>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    G22.ICLK2            net (fanout=2809)     0.978   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.873ns (1.873ns logic, 1.000ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<12>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.814ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1 (G22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.386ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<12> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.436ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<12> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G22.ICLK2            Tiopickd              3.250   P2L_DATA<12>
                                                       P2L_DATA<12>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/IBUF1
                                                       P2L_DATA<12>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    G22.ICLK2            net (fanout=2809)     0.831   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (1.588ns logic, 0.848ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0 (G22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.387ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<12> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.437ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<12> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G22.ICLK1            Tiopickd              3.250   P2L_DATA<12>
                                                       P2L_DATA<12>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/IBUF1
                                                       P2L_DATA<12>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    G22.ICLK1            net (fanout=50)       0.833   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.437ns (1.587ns logic, 0.850ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<12>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0 (G22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.295ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<12> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.875ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<12> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G22.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<12>
                                                       P2L_DATA<12>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/IBUF1
                                                       P2L_DATA<12>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    G22.ICLK1            net (fanout=50)       0.980   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (1.873ns logic, 1.002ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1 (G22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.297ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<12> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.873ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<12> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G22.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<12>
                                                       P2L_DATA<12>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/IBUF1
                                                       P2L_DATA<12>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[12].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    G22.ICLK2            net (fanout=2809)     0.978   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.873ns (1.873ns logic, 1.000ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<13>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.800ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1 (L18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.400ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<13> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.450ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<13> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L18.ICLK2            Tiopickd              3.250   P2L_DATA<13>
                                                       P2L_DATA<13>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/IBUF1
                                                       P2L_DATA<13>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    L18.ICLK2            net (fanout=2809)     0.846   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (1.587ns logic, 0.863ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0 (L18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.405ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<13> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.455ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<13> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L18.ICLK1            Tiopickd              3.250   P2L_DATA<13>
                                                       P2L_DATA<13>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/IBUF1
                                                       P2L_DATA<13>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    L18.ICLK1            net (fanout=50)       0.850   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (1.588ns logic, 0.867ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<13>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0 (L18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<13> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.895ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<13> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L18.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<13>
                                                       P2L_DATA<13>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/IBUF1
                                                       P2L_DATA<13>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    L18.ICLK1            net (fanout=50)       1.000   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.895ns (1.873ns logic, 1.022ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1 (L18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.280ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<13> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.890ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<13> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L18.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<13>
                                                       P2L_DATA<13>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/IBUF1
                                                       P2L_DATA<13>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    L18.ICLK2            net (fanout=2809)     0.995   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (1.873ns logic, 1.017ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<13>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.799ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1 (L18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<13> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.451ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<13> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L18.ICLK2            Tiopickd              3.250   P2L_DATA<13>
                                                       P2L_DATA<13>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/IBUF1
                                                       P2L_DATA<13>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    L18.ICLK2            net (fanout=2809)     0.846   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.451ns (1.588ns logic, 0.863ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0 (L18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.404ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<13> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.454ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<13> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L18.ICLK1            Tiopickd              3.250   P2L_DATA<13>
                                                       P2L_DATA<13>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/IBUF1
                                                       P2L_DATA<13>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    L18.ICLK1            net (fanout=50)       0.850   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.454ns (1.587ns logic, 0.867ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<13>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0 (L18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<13> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.895ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<13> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L18.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<13>
                                                       P2L_DATA<13>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/IBUF1
                                                       P2L_DATA<13>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    L18.ICLK1            net (fanout=50)       1.000   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.895ns (1.873ns logic, 1.022ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1 (L18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.280ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<13> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.890ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<13> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L18.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<13>
                                                       P2L_DATA<13>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/IBUF1
                                                       P2L_DATA<13>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[13].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    L18.ICLK2            net (fanout=2809)     0.995   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (1.873ns logic, 1.017ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<14>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.775ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1 (M18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.425ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<14> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.475ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<14> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M18.ICLK2            Tiopickd              3.250   P2L_DATA<14>
                                                       P2L_DATA<14>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/IBUF1
                                                       P2L_DATA<14>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    M18.ICLK2            net (fanout=2809)     0.871   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.475ns (1.587ns logic, 0.888ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0 (M18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.433ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<14> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.483ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<14> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M18.ICLK1            Tiopickd              3.250   P2L_DATA<14>
                                                       P2L_DATA<14>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/IBUF1
                                                       P2L_DATA<14>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    M18.ICLK1            net (fanout=50)       0.878   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.483ns (1.588ns logic, 0.895ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<14>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0 (M18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<14> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.928ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<14> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M18.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<14>
                                                       P2L_DATA<14>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/IBUF1
                                                       P2L_DATA<14>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    M18.ICLK1            net (fanout=50)       1.033   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.928ns (1.873ns logic, 1.055ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1 (M18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<14> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.920ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<14> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M18.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<14>
                                                       P2L_DATA<14>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/IBUF1
                                                       P2L_DATA<14>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    M18.ICLK2            net (fanout=2809)     1.025   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (1.873ns logic, 1.047ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<14>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.774ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1 (M18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.426ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<14> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.476ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<14> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M18.ICLK2            Tiopickd              3.250   P2L_DATA<14>
                                                       P2L_DATA<14>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/IBUF1
                                                       P2L_DATA<14>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    M18.ICLK2            net (fanout=2809)     0.871   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.476ns (1.588ns logic, 0.888ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0 (M18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.432ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<14> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.482ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<14> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M18.ICLK1            Tiopickd              3.250   P2L_DATA<14>
                                                       P2L_DATA<14>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/IBUF1
                                                       P2L_DATA<14>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    M18.ICLK1            net (fanout=50)       0.878   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.482ns (1.587ns logic, 0.895ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<14>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0 (M18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<14> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.928ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<14> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M18.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<14>
                                                       P2L_DATA<14>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/IBUF1
                                                       P2L_DATA<14>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    M18.ICLK1            net (fanout=50)       1.033   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.928ns (1.873ns logic, 1.055ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1 (M18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<14> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.920ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<14> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M18.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<14>
                                                       P2L_DATA<14>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/IBUF1
                                                       P2L_DATA<14>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[14].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    M18.ICLK2            net (fanout=2809)     1.025   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (1.873ns logic, 1.047ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<15>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.779ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1 (K20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.421ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<15> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.471ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<15> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K20.ICLK2            Tiopickd              3.250   P2L_DATA<15>
                                                       P2L_DATA<15>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/IBUF1
                                                       P2L_DATA<15>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K20.ICLK2            net (fanout=2809)     0.867   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.471ns (1.587ns logic, 0.884ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0 (K20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.430ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<15> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.480ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<15> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K20.ICLK1            Tiopickd              3.250   P2L_DATA<15>
                                                       P2L_DATA<15>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/IBUF1
                                                       P2L_DATA<15>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K20.ICLK1            net (fanout=50)       0.875   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.480ns (1.588ns logic, 0.892ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<15>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0 (K20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<15> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.924ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<15> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K20.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<15>
                                                       P2L_DATA<15>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/IBUF1
                                                       P2L_DATA<15>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K20.ICLK1            net (fanout=50)       1.029   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.924ns (1.873ns logic, 1.051ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1 (K20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<15> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.916ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<15> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K20.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<15>
                                                       P2L_DATA<15>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/IBUF1
                                                       P2L_DATA<15>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K20.ICLK2            net (fanout=2809)     1.021   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.916ns (1.873ns logic, 1.043ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<15>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.778ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1 (K20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.422ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<15> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.472ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<15> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K20.ICLK2            Tiopickd              3.250   P2L_DATA<15>
                                                       P2L_DATA<15>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/IBUF1
                                                       P2L_DATA<15>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K20.ICLK2            net (fanout=2809)     0.867   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (1.588ns logic, 0.884ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0 (K20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.429ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<15> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.479ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<15> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K20.ICLK1            Tiopickd              3.250   P2L_DATA<15>
                                                       P2L_DATA<15>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/IBUF1
                                                       P2L_DATA<15>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K20.ICLK1            net (fanout=50)       0.875   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (1.587ns logic, 0.892ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<15>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0 (K20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<15> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.924ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<15> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K20.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<15>
                                                       P2L_DATA<15>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/IBUF1
                                                       P2L_DATA<15>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K20.ICLK1            net (fanout=50)       1.029   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.924ns (1.873ns logic, 1.051ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1 (K20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<15> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.916ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<15> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K20.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<15>
                                                       P2L_DATA<15>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/IBUF1
                                                       P2L_DATA<15>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[15].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K20.ICLK2            net (fanout=2809)     1.021   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.916ns (1.873ns logic, 1.043ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<1>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.765ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1 (J18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.435ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<1> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.485ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<1> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J18.ICLK2            Tiopickd              3.250   P2L_DATA<1>
                                                       P2L_DATA<1>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/IBUF1
                                                       P2L_DATA<1>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    J18.ICLK2            net (fanout=2809)     0.881   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (1.587ns logic, 0.898ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0 (J18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.436ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<1> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.486ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<1> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J18.ICLK1            Tiopickd              3.250   P2L_DATA<1>
                                                       P2L_DATA<1>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/IBUF1
                                                       P2L_DATA<1>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    J18.ICLK1            net (fanout=50)       0.881   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.486ns (1.588ns logic, 0.898ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<1>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0 (J18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<1> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.932ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<1> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J18.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<1>
                                                       P2L_DATA<1>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/IBUF1
                                                       P2L_DATA<1>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    J18.ICLK1            net (fanout=50)       1.037   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (1.873ns logic, 1.059ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1 (J18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<1> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.932ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<1> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J18.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<1>
                                                       P2L_DATA<1>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/IBUF1
                                                       P2L_DATA<1>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    J18.ICLK2            net (fanout=2809)     1.037   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (1.873ns logic, 1.059ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<1>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.765ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0 (J18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.435ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<1> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.485ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<1> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J18.ICLK1            Tiopickd              3.250   P2L_DATA<1>
                                                       P2L_DATA<1>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/IBUF1
                                                       P2L_DATA<1>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    J18.ICLK1            net (fanout=50)       0.881   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (1.587ns logic, 0.898ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1 (J18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.436ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<1> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.486ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<1> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J18.ICLK2            Tiopickd              3.250   P2L_DATA<1>
                                                       P2L_DATA<1>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/IBUF1
                                                       P2L_DATA<1>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    J18.ICLK2            net (fanout=2809)     0.881   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.486ns (1.588ns logic, 0.898ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<1>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0 (J18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<1> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.932ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<1> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J18.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<1>
                                                       P2L_DATA<1>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/IBUF1
                                                       P2L_DATA<1>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    J18.ICLK1            net (fanout=50)       1.037   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (1.873ns logic, 1.059ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1 (J18.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<1> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.932ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<1> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J18.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<1>
                                                       P2L_DATA<1>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/IBUF1
                                                       P2L_DATA<1>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[1].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    J18.ICLK2            net (fanout=2809)     1.037   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (1.873ns logic, 1.059ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<2>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.761ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1 (G19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.439ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<2> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.489ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<2> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G19.ICLK2            Tiopickd              3.250   P2L_DATA<2>
                                                       P2L_DATA<2>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/IBUF1
                                                       P2L_DATA<2>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    G19.ICLK2            net (fanout=2809)     0.885   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (1.587ns logic, 0.902ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0 (G19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.440ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<2> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.490ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<2> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G19.ICLK1            Tiopickd              3.250   P2L_DATA<2>
                                                       P2L_DATA<2>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/IBUF1
                                                       P2L_DATA<2>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    G19.ICLK1            net (fanout=50)       0.885   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (1.588ns logic, 0.902ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<2>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0 (G19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<2> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.936ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<2> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G19.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<2>
                                                       P2L_DATA<2>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/IBUF1
                                                       P2L_DATA<2>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    G19.ICLK1            net (fanout=50)       1.041   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (1.873ns logic, 1.063ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1 (G19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<2> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.936ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<2> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G19.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<2>
                                                       P2L_DATA<2>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/IBUF1
                                                       P2L_DATA<2>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    G19.ICLK2            net (fanout=2809)     1.041   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (1.873ns logic, 1.063ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<2>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.761ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0 (G19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.439ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<2> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.489ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<2> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G19.ICLK1            Tiopickd              3.250   P2L_DATA<2>
                                                       P2L_DATA<2>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/IBUF1
                                                       P2L_DATA<2>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    G19.ICLK1            net (fanout=50)       0.885   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (1.587ns logic, 0.902ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1 (G19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.440ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<2> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.490ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<2> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G19.ICLK2            Tiopickd              3.250   P2L_DATA<2>
                                                       P2L_DATA<2>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/IBUF1
                                                       P2L_DATA<2>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    G19.ICLK2            net (fanout=2809)     0.885   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (1.588ns logic, 0.902ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<2>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0 (G19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<2> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.936ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<2> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G19.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<2>
                                                       P2L_DATA<2>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/IBUF1
                                                       P2L_DATA<2>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    G19.ICLK1            net (fanout=50)       1.041   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (1.873ns logic, 1.063ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1 (G19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<2> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.936ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<2> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G19.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<2>
                                                       P2L_DATA<2>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/IBUF1
                                                       P2L_DATA<2>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[2].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    G19.ICLK2            net (fanout=2809)     1.041   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (1.873ns logic, 1.063ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<3>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.817ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1 (K15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<3> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.433ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<3> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.ICLK2            Tiopickd              3.250   P2L_DATA<3>
                                                       P2L_DATA<3>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/IBUF1
                                                       P2L_DATA<3>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K15.ICLK2            net (fanout=2809)     0.829   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.433ns (1.587ns logic, 0.846ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0 (K15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<3> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.434ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<3> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.ICLK1            Tiopickd              3.250   P2L_DATA<3>
                                                       P2L_DATA<3>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/IBUF1
                                                       P2L_DATA<3>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K15.ICLK1            net (fanout=50)       0.829   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.434ns (1.588ns logic, 0.846ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<3>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0 (K15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<3> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.871ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<3> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<3>
                                                       P2L_DATA<3>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/IBUF1
                                                       P2L_DATA<3>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K15.ICLK1            net (fanout=50)       0.976   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (1.873ns logic, 0.998ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1 (K15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<3> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.871ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<3> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<3>
                                                       P2L_DATA<3>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/IBUF1
                                                       P2L_DATA<3>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K15.ICLK2            net (fanout=2809)     0.976   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (1.873ns logic, 0.998ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<3>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.817ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0 (K15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<3> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.433ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<3> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.ICLK1            Tiopickd              3.250   P2L_DATA<3>
                                                       P2L_DATA<3>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/IBUF1
                                                       P2L_DATA<3>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K15.ICLK1            net (fanout=50)       0.829   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.433ns (1.587ns logic, 0.846ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1 (K15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<3> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.434ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<3> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.ICLK2            Tiopickd              3.250   P2L_DATA<3>
                                                       P2L_DATA<3>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/IBUF1
                                                       P2L_DATA<3>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K15.ICLK2            net (fanout=2809)     0.829   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.434ns (1.588ns logic, 0.846ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<3>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0 (K15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<3> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.871ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<3> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<3>
                                                       P2L_DATA<3>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/IBUF1
                                                       P2L_DATA<3>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K15.ICLK1            net (fanout=50)       0.976   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (1.873ns logic, 0.998ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1 (K15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<3> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.871ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<3> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<3>
                                                       P2L_DATA<3>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/IBUF1
                                                       P2L_DATA<3>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[3].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K15.ICLK2            net (fanout=2809)     0.976   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (1.873ns logic, 0.998ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<4>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.777ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1 (H17.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.423ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<4> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.473ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<4> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.ICLK2            Tiopickd              3.250   P2L_DATA<4>
                                                       P2L_DATA<4>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/IBUF1
                                                       P2L_DATA<4>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    H17.ICLK2            net (fanout=2809)     0.869   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.473ns (1.587ns logic, 0.886ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0 (H17.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.424ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<4> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.474ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<4> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.ICLK1            Tiopickd              3.250   P2L_DATA<4>
                                                       P2L_DATA<4>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/IBUF1
                                                       P2L_DATA<4>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    H17.ICLK1            net (fanout=50)       0.869   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (1.588ns logic, 0.886ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<4>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0 (H17.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.252ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<4> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.918ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<4> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<4>
                                                       P2L_DATA<4>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/IBUF1
                                                       P2L_DATA<4>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    H17.ICLK1            net (fanout=50)       1.023   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (1.873ns logic, 1.045ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1 (H17.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.252ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<4> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.918ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<4> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<4>
                                                       P2L_DATA<4>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/IBUF1
                                                       P2L_DATA<4>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    H17.ICLK2            net (fanout=2809)     1.023   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (1.873ns logic, 1.045ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<4>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.777ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0 (H17.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.423ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<4> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.473ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<4> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.ICLK1            Tiopickd              3.250   P2L_DATA<4>
                                                       P2L_DATA<4>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/IBUF1
                                                       P2L_DATA<4>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    H17.ICLK1            net (fanout=50)       0.869   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.473ns (1.587ns logic, 0.886ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1 (H17.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.424ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<4> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.474ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<4> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.ICLK2            Tiopickd              3.250   P2L_DATA<4>
                                                       P2L_DATA<4>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/IBUF1
                                                       P2L_DATA<4>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    H17.ICLK2            net (fanout=2809)     0.869   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (1.588ns logic, 0.886ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<4>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0 (H17.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.252ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<4> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.918ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<4> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<4>
                                                       P2L_DATA<4>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/IBUF1
                                                       P2L_DATA<4>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    H17.ICLK1            net (fanout=50)       1.023   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (1.873ns logic, 1.045ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1 (H17.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.252ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<4> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.918ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<4> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<4>
                                                       P2L_DATA<4>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/IBUF1
                                                       P2L_DATA<4>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[4].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    H17.ICLK2            net (fanout=2809)     1.023   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (1.873ns logic, 1.045ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<5>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.761ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1 (G20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.439ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<5> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.489ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<5> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G20.ICLK2            Tiopickd              3.250   P2L_DATA<5>
                                                       P2L_DATA<5>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/IBUF1
                                                       P2L_DATA<5>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    G20.ICLK2            net (fanout=2809)     0.885   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (1.587ns logic, 0.902ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0 (G20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.440ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<5> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.490ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<5> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G20.ICLK1            Tiopickd              3.250   P2L_DATA<5>
                                                       P2L_DATA<5>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/IBUF1
                                                       P2L_DATA<5>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    G20.ICLK1            net (fanout=50)       0.885   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (1.588ns logic, 0.902ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<5>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0 (G20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<5> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.936ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<5> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G20.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<5>
                                                       P2L_DATA<5>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/IBUF1
                                                       P2L_DATA<5>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    G20.ICLK1            net (fanout=50)       1.041   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (1.873ns logic, 1.063ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1 (G20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<5> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.936ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<5> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G20.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<5>
                                                       P2L_DATA<5>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/IBUF1
                                                       P2L_DATA<5>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    G20.ICLK2            net (fanout=2809)     1.041   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (1.873ns logic, 1.063ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<5>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.761ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0 (G20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.439ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<5> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.489ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<5> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G20.ICLK1            Tiopickd              3.250   P2L_DATA<5>
                                                       P2L_DATA<5>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/IBUF1
                                                       P2L_DATA<5>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    G20.ICLK1            net (fanout=50)       0.885   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (1.587ns logic, 0.902ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1 (G20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.440ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<5> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.490ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<5> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G20.ICLK2            Tiopickd              3.250   P2L_DATA<5>
                                                       P2L_DATA<5>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/IBUF1
                                                       P2L_DATA<5>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    G20.ICLK2            net (fanout=2809)     0.885   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (1.588ns logic, 0.902ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<5>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0 (G20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<5> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.936ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<5> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G20.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<5>
                                                       P2L_DATA<5>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/IBUF1
                                                       P2L_DATA<5>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    G20.ICLK1            net (fanout=50)       1.041   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (1.873ns logic, 1.063ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1 (G20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<5> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.936ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<5> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G20.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<5>
                                                       P2L_DATA<5>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/IBUF1
                                                       P2L_DATA<5>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[5].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    G20.ICLK2            net (fanout=2809)     1.041   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (1.873ns logic, 1.063ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<6>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.818ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1 (F22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.382ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<6> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.432ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<6> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F22.ICLK2            Tiopickd              3.250   P2L_DATA<6>
                                                       P2L_DATA<6>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/IBUF1
                                                       P2L_DATA<6>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    F22.ICLK2            net (fanout=2809)     0.828   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.432ns (1.587ns logic, 0.845ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0 (F22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<6> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.433ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<6> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F22.ICLK1            Tiopickd              3.250   P2L_DATA<6>
                                                       P2L_DATA<6>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/IBUF1
                                                       P2L_DATA<6>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    F22.ICLK1            net (fanout=50)       0.828   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.433ns (1.588ns logic, 0.845ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<6>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0 (F22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<6> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.869ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<6> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F22.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<6>
                                                       P2L_DATA<6>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/IBUF1
                                                       P2L_DATA<6>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    F22.ICLK1            net (fanout=50)       0.974   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.869ns (1.873ns logic, 0.996ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1 (F22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<6> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.869ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<6> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F22.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<6>
                                                       P2L_DATA<6>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/IBUF1
                                                       P2L_DATA<6>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    F22.ICLK2            net (fanout=2809)     0.974   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.869ns (1.873ns logic, 0.996ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<6>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.818ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0 (F22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.382ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<6> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.432ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<6> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F22.ICLK1            Tiopickd              3.250   P2L_DATA<6>
                                                       P2L_DATA<6>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/IBUF1
                                                       P2L_DATA<6>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    F22.ICLK1            net (fanout=50)       0.828   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.432ns (1.587ns logic, 0.845ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1 (F22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<6> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.433ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<6> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F22.ICLK2            Tiopickd              3.250   P2L_DATA<6>
                                                       P2L_DATA<6>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/IBUF1
                                                       P2L_DATA<6>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    F22.ICLK2            net (fanout=2809)     0.828   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.433ns (1.588ns logic, 0.845ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<6>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0 (F22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<6> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.869ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<6> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F22.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<6>
                                                       P2L_DATA<6>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/IBUF1
                                                       P2L_DATA<6>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    F22.ICLK1            net (fanout=50)       0.974   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.869ns (1.873ns logic, 0.996ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1 (F22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<6> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.869ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<6> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F22.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<6>
                                                       P2L_DATA<6>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/IBUF1
                                                       P2L_DATA<6>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[6].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    F22.ICLK2            net (fanout=2809)     0.974   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.869ns (1.873ns logic, 0.996ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<7>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.765ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1 (H19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.435ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<7> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.485ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<7> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H19.ICLK2            Tiopickd              3.250   P2L_DATA<7>
                                                       P2L_DATA<7>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/IBUF1
                                                       P2L_DATA<7>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    H19.ICLK2            net (fanout=2809)     0.881   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (1.587ns logic, 0.898ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0 (H19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.436ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<7> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.486ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<7> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H19.ICLK1            Tiopickd              3.250   P2L_DATA<7>
                                                       P2L_DATA<7>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/IBUF1
                                                       P2L_DATA<7>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    H19.ICLK1            net (fanout=50)       0.881   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.486ns (1.588ns logic, 0.898ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<7>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0 (H19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<7> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.932ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<7> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H19.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<7>
                                                       P2L_DATA<7>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/IBUF1
                                                       P2L_DATA<7>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    H19.ICLK1            net (fanout=50)       1.037   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (1.873ns logic, 1.059ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1 (H19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<7> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.932ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<7> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H19.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<7>
                                                       P2L_DATA<7>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/IBUF1
                                                       P2L_DATA<7>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    H19.ICLK2            net (fanout=2809)     1.037   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (1.873ns logic, 1.059ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<7>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.765ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0 (H19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.435ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<7> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.485ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<7> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H19.ICLK1            Tiopickd              3.250   P2L_DATA<7>
                                                       P2L_DATA<7>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/IBUF1
                                                       P2L_DATA<7>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    H19.ICLK1            net (fanout=50)       0.881   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (1.587ns logic, 0.898ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1 (H19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.436ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<7> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.486ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<7> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H19.ICLK2            Tiopickd              3.250   P2L_DATA<7>
                                                       P2L_DATA<7>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/IBUF1
                                                       P2L_DATA<7>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    H19.ICLK2            net (fanout=2809)     0.881   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.486ns (1.588ns logic, 0.898ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<7>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0 (H19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<7> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.932ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<7> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H19.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<7>
                                                       P2L_DATA<7>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/IBUF1
                                                       P2L_DATA<7>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    H19.ICLK1            net (fanout=50)       1.037   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (1.873ns logic, 1.059ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1 (H19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<7> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.932ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<7> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H19.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<7>
                                                       P2L_DATA<7>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/IBUF1
                                                       P2L_DATA<7>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[7].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    H19.ICLK2            net (fanout=2809)     1.037   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (1.873ns logic, 1.059ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<8>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.785ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1 (K22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.415ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<8> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.465ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<8> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K22.ICLK2            Tiopickd              3.250   P2L_DATA<8>
                                                       P2L_DATA<8>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/IBUF1
                                                       P2L_DATA<8>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K22.ICLK2            net (fanout=2809)     0.861   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (1.587ns logic, 0.878ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0 (K22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.424ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<8> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.474ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<8> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K22.ICLK1            Tiopickd              3.250   P2L_DATA<8>
                                                       P2L_DATA<8>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/IBUF1
                                                       P2L_DATA<8>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K22.ICLK1            net (fanout=50)       0.869   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (1.588ns logic, 0.886ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<8>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0 (K22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.253ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<8> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.917ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<8> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K22.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<8>
                                                       P2L_DATA<8>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/IBUF1
                                                       P2L_DATA<8>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K22.ICLK1            net (fanout=50)       1.022   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.917ns (1.873ns logic, 1.044ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1 (K22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<8> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.909ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<8> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K22.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<8>
                                                       P2L_DATA<8>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/IBUF1
                                                       P2L_DATA<8>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K22.ICLK2            net (fanout=2809)     1.014   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.909ns (1.873ns logic, 1.036ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<8>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.784ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1 (K22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.416ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<8> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.466ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<8> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K22.ICLK2            Tiopickd              3.250   P2L_DATA<8>
                                                       P2L_DATA<8>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/IBUF1
                                                       P2L_DATA<8>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K22.ICLK2            net (fanout=2809)     0.861   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.466ns (1.588ns logic, 0.878ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0 (K22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.423ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<8> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.473ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<8> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K22.ICLK1            Tiopickd              3.250   P2L_DATA<8>
                                                       P2L_DATA<8>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/IBUF1
                                                       P2L_DATA<8>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K22.ICLK1            net (fanout=50)       0.869   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.473ns (1.587ns logic, 0.886ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<8>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0 (K22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.253ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<8> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.917ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<8> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K22.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<8>
                                                       P2L_DATA<8>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/IBUF1
                                                       P2L_DATA<8>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K22.ICLK1            net (fanout=50)       1.022   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.917ns (1.873ns logic, 1.044ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1 (K22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<8> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.909ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<8> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K22.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<8>
                                                       P2L_DATA<8>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/IBUF1
                                                       P2L_DATA<8>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[8].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K22.ICLK2            net (fanout=2809)     1.014   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.909ns (1.873ns logic, 1.036ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<9>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.824ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1 (K17.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.376ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<9> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.426ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<9> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.ICLK2            Tiopickd              3.250   P2L_DATA<9>
                                                       P2L_DATA<9>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/IBUF1
                                                       P2L_DATA<9>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K17.ICLK2            net (fanout=2809)     0.822   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.426ns (1.587ns logic, 0.839ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0 (K17.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.377ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<9> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<9> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.ICLK1            Tiopickd              3.250   P2L_DATA<9>
                                                       P2L_DATA<9>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/IBUF1
                                                       P2L_DATA<9>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.733   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.738   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K17.ICLK1            net (fanout=50)       0.822   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (1.588ns logic, 0.839ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<9>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0 (K17.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<9> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.862ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<9> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<9>
                                                       P2L_DATA<9>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/IBUF1
                                                       P2L_DATA<9>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.PADOUT           Tiopp                 0.739   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    E12.I                Tdiffin               0.922   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K17.ICLK1            net (fanout=50)       0.967   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.862ns (1.873ns logic, 0.989ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1 (K17.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<9> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.862ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<9> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<9>
                                                       P2L_DATA<9>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/IBUF1
                                                       P2L_DATA<9>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K17.ICLK2            net (fanout=2809)     0.967   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.862ns (1.873ns logic, 0.989ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<9>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         HIGH;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.824ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0 (K17.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.376ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<9> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.426ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<9> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.ICLK1            Tiopickd              3.250   P2L_DATA<9>
                                                       P2L_DATA<9>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/IBUF1
                                                       P2L_DATA<9>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.470   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.117   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K17.ICLK1            net (fanout=50)       0.822   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.426ns (1.587ns logic, 0.839ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1 (K17.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.377ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<9> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Delay:     2.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DATA<9> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.ICLK2            Tiopickd              3.250   P2L_DATA<9>
                                                       P2L_DATA<9>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/IBUF1
                                                       P2L_DATA<9>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (3.250ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.733   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.738   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K17.ICLK2            net (fanout=2809)     0.822   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (1.588ns logic, 0.839ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<9>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0 (K17.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<9> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0 (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.862ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<9> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.ICLK1            Tioickpd    (-Th)    -2.770   P2L_DATA<9>
                                                       P2L_DATA<9>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/IBUF1
                                                       P2L_DATA<9>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.661   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       P2L_CLKn.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X2Y11.O      Tgi0o                 0.212   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLKn_bufg
    K17.ICLK1            net (fanout=50)       0.967   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      2.862ns (1.873ns logic, 0.989ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1 (K17.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<9> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.770ns (Levels of Logic = 0)
  Clock Path Delay:     2.862ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DATA<9> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.ICLK2            Tioickpd    (-Th)    -2.770   P2L_DATA<9>
                                                       P2L_DATA<9>
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/IBUF1
                                                       P2L_DATA<9>.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (2.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_D[9].U/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.PADOUT           Tiopp                 0.739   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.DIFFI_IN         net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    C12.I                Tdiffin               0.922   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    K17.ICLK2            net (fanout=2809)     0.967   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.862ns (1.873ns logic, 0.989ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DFRAME" OFFSET = IN 1.2 ns VALID 3 ns BEFORE COMP 
"P2L_CLKp" HIGH;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.024ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_F/FDRSE1 (L22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.176ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DFRAME (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_F/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      2.494ns (Levels of Logic = 0)
  Clock Path Delay:     2.470ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_DFRAME to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_F/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L22.ICLK1            Tiopickd              2.494   P2L_DFRAME
                                                       P2L_DFRAME
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_F/IBUF1
                                                       P2L_DFRAME.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_F/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.494ns (2.494ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_F/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    L22.ICLK1            net (fanout=2809)     0.866   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.470ns (1.587ns logic, 0.883ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DFRAME" OFFSET = IN 1.2 ns VALID 3 ns BEFORE COMP "P2L_CLKp" HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_F/FDRSE1 (L22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.198ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DFRAME (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_F/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.800ns
  Data Path Delay:      2.312ns (Levels of Logic = 0)
  Clock Path Delay:     2.914ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_DFRAME to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_F/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L22.ICLK1            Tioickpd    (-Th)    -2.312   P2L_DFRAME
                                                       P2L_DFRAME
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_F/IBUF1
                                                       P2L_DFRAME.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_F/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.312ns (2.312ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_F/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    L22.ICLK1            net (fanout=2809)     1.019   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (1.873ns logic, 1.041ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_VALID" OFFSET = IN 1.2 ns VALID 3 ns BEFORE COMP 
"P2L_CLKp" HIGH;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.024ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_V/FDRSE1 (M22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.176ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_VALID (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_V/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      2.494ns (Levels of Logic = 0)
  Clock Path Delay:     2.470ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P2L_VALID to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_V/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M22.ICLK1            Tiopickd              2.494   P2L_VALID
                                                       P2L_VALID
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_V/IBUF1
                                                       P2L_VALID.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_V/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.494ns (2.494ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_V/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.470   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.017   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.117   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    M22.ICLK1            net (fanout=2809)     0.866   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.470ns (1.587ns logic, 0.883ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_VALID" OFFSET = IN 1.2 ns VALID 3 ns BEFORE COMP "P2L_CLKp" HIGH;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_V/FDRSE1 (M22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.198ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_VALID (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_V/FDRSE1 (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.800ns
  Data Path Delay:      2.312ns (Levels of Logic = 0)
  Clock Path Delay:     2.914ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P2L_VALID to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_V/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M22.ICLK1            Tioickpd    (-Th)    -2.312   P2L_VALID
                                                       P2L_VALID
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_V/IBUF1
                                                       P2L_VALID.DELAY_ADJ
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_V/FDRSE1
    -------------------------------------------------  ---------------------------
    Total                                      2.312ns (2.312ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff.DDRFF_V/FDRSE1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C12.I                Tiopi                 1.661   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       P2L_CLKp.DELAY_ADJ
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.022   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X2Y10.O      Tgi0o                 0.212   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg.GCLKMUX
                                                       cmp_gn4124_core/CLK_bufg
    M22.ICLK1            net (fanout=2809)     1.019   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (1.873ns logic, 1.041ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock P2L_CLKn
------------+------------+------------+---------------------+--------+
            |Max Setup to|Max Hold to |                     | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)    | Phase  |
------------+------------+------------+---------------------+--------+
P2L_DATA<0> |    0.792(R)|    0.129(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.791(R)|    0.129(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<1> |    0.765(R)|    0.162(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.764(R)|    0.162(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<2> |    0.761(R)|    0.166(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.760(R)|    0.166(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<3> |    0.817(R)|    0.101(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.816(R)|    0.101(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<4> |    0.777(R)|    0.148(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.776(R)|    0.148(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<5> |    0.761(R)|    0.166(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.760(R)|    0.166(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<6> |    0.818(R)|    0.099(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.817(R)|    0.099(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<7> |    0.765(R)|    0.162(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.764(R)|    0.162(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<8> |    0.777(R)|    0.147(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.784(R)|    0.139(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<9> |    0.824(R)|    0.092(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.823(R)|    0.092(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<10>|    0.771(R)|    0.154(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.778(R)|    0.146(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<11>|    0.768(R)|    0.158(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.774(R)|    0.150(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<12>|    0.813(R)|    0.105(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.814(R)|    0.103(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<13>|    0.796(R)|    0.125(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.799(R)|    0.120(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<14>|    0.768(R)|    0.158(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.774(R)|    0.150(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<15>|    0.771(R)|    0.154(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.778(R)|    0.146(R)|cmp_gn4124_core/clk_p|   0.000|
------------+------------+------------+---------------------+--------+

Setup/Hold to clock P2L_CLKp
------------+------------+------------+---------------------+--------+
            |Max Setup to|Max Hold to |                     | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)    | Phase  |
------------+------------+------------+---------------------+--------+
P2L_DATA<0> |    0.791(R)|    0.129(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.792(R)|    0.129(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<1> |    0.764(R)|    0.162(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.765(R)|    0.162(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<2> |    0.760(R)|    0.166(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.761(R)|    0.166(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<3> |    0.816(R)|    0.101(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.817(R)|    0.101(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<4> |    0.776(R)|    0.148(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.777(R)|    0.148(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<5> |    0.760(R)|    0.166(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.761(R)|    0.166(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<6> |    0.817(R)|    0.099(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.818(R)|    0.099(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<7> |    0.764(R)|    0.162(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.765(R)|    0.162(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<8> |    0.776(R)|    0.147(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.785(R)|    0.139(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<9> |    0.823(R)|    0.092(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.824(R)|    0.092(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<10>|    0.770(R)|    0.154(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.779(R)|    0.146(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<11>|    0.767(R)|    0.158(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.775(R)|    0.150(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<12>|    0.812(R)|    0.105(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.815(R)|    0.103(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<13>|    0.795(R)|    0.125(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.800(R)|    0.120(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<14>|    0.767(R)|    0.158(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.775(R)|    0.150(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<15>|    0.770(R)|    0.154(R)|cmp_gn4124_core/clk_n|   0.000|
            |    0.779(R)|    0.146(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_DFRAME  |    0.024(R)|    0.602(R)|cmp_gn4124_core/clk_p|   0.000|
P2L_VALID   |    0.024(R)|    0.602(R)|cmp_gn4124_core/clk_p|   0.000|
------------+------------+------------+---------------------+--------+

Clock P2L_CLKn to Pad
------------+------------+---------------------+--------+
            | clk (edge) |                     | Clock  |
Destination |   to PAD   |Internal Clock(s)    | Phase  |
------------+------------+---------------------+--------+
L2P_CLKn    |    6.261(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.263(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<0> |    6.167(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.170(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<1> |    6.167(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.170(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<2> |    6.157(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.159(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<3> |    6.157(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.159(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<4> |    6.147(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.148(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<5> |    6.147(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.148(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<6> |    6.161(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.163(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<7> |    6.161(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.163(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<8> |    6.168(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.170(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<9> |    6.168(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.170(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<10>|    6.119(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.125(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<11>|    6.129(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.164(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<12>|    6.181(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.187(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<13>|    6.178(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.183(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<14>|    6.181(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.187(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<15>|    6.126(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.142(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DFRAME  |    6.174(R)|cmp_gn4124_core/clk_n|   0.000|
L2P_VALID   |    6.122(R)|cmp_gn4124_core/clk_n|   0.000|
------------+------------+---------------------+--------+

Clock P2L_CLKp to Pad
------------+------------+---------------------+--------+
            | clk (edge) |                     | Clock  |
Destination |   to PAD   |Internal Clock(s)    | Phase  |
------------+------------+---------------------+--------+
L2P_CLKp    |    6.261(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.263(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<0> |    6.167(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.170(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<1> |    6.167(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.170(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<2> |    6.157(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.159(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<3> |    6.157(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.159(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<4> |    6.147(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.148(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<5> |    6.147(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.148(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<6> |    6.161(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.163(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<7> |    6.161(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.163(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<8> |    6.168(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.170(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<9> |    6.168(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.170(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<10>|    6.119(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.125(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<11>|    6.129(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.164(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<12>|    6.181(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.187(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<13>|    6.178(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.183(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<14>|    6.181(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.187(R)|cmp_gn4124_core/clk_p|   0.000|
L2P_DATA<15>|    6.126(R)|cmp_gn4124_core/clk_n|   0.000|
            |    6.142(R)|cmp_gn4124_core/clk_p|   0.000|
------------+------------+---------------------+--------+

Clock to Setup on destination clock P2L_CLKn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
P2L_CLKn       |    5.820|         |         |         |
P2L_CLKp       |    5.820|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock P2L_CLKp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
P2L_CLKn       |    5.820|         |         |         |
P2L_CLKp       |    5.820|         |         |         |
---------------+---------+---------+---------+---------+

COMP "P2L_DATA<0>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         HIGH;
Worst Case Data Window 0.921; Ideal Clock Offset To Actual Clock -0.068; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<0>       |    0.791(R)|    0.129(R)|    0.409|    0.271|        0.069|
                  |    0.792(R)|    0.129(R)|    0.408|    0.271|        0.068|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.792|       0.129|    0.408|    0.271|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<0>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         HIGH;
Worst Case Data Window 0.921; Ideal Clock Offset To Actual Clock -0.068; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<0>       |    0.792(R)|    0.129(R)|    0.408|    0.271|        0.068|
                  |    0.791(R)|    0.129(R)|    0.409|    0.271|        0.069|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.792|       0.129|    0.408|    0.271|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<10>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         HIGH;
Worst Case Data Window 0.933; Ideal Clock Offset To Actual Clock -0.088; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<10>      |    0.770(R)|    0.154(R)|    0.430|    0.246|        0.092|
                  |    0.779(R)|    0.146(R)|    0.421|    0.254|        0.083|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.779|       0.154|    0.421|    0.246|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<10>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         HIGH;
Worst Case Data Window 0.932; Ideal Clock Offset To Actual Clock -0.088; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<10>      |    0.771(R)|    0.154(R)|    0.429|    0.246|        0.092|
                  |    0.778(R)|    0.146(R)|    0.422|    0.254|        0.084|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.778|       0.154|    0.422|    0.246|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<11>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         HIGH;
Worst Case Data Window 0.933; Ideal Clock Offset To Actual Clock -0.092; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<11>      |    0.767(R)|    0.158(R)|    0.433|    0.242|        0.096|
                  |    0.775(R)|    0.150(R)|    0.425|    0.250|        0.088|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.775|       0.158|    0.425|    0.242|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<11>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         HIGH;
Worst Case Data Window 0.932; Ideal Clock Offset To Actual Clock -0.092; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<11>      |    0.768(R)|    0.158(R)|    0.432|    0.242|        0.095|
                  |    0.774(R)|    0.150(R)|    0.426|    0.250|        0.088|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.774|       0.158|    0.426|    0.242|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<12>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         HIGH;
Worst Case Data Window 0.920; Ideal Clock Offset To Actual Clock -0.045; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<12>      |    0.812(R)|    0.105(R)|    0.388|    0.295|        0.047|
                  |    0.815(R)|    0.103(R)|    0.385|    0.297|        0.044|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.815|       0.105|    0.385|    0.295|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<12>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         HIGH;
Worst Case Data Window 0.919; Ideal Clock Offset To Actual Clock -0.046; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<12>      |    0.813(R)|    0.105(R)|    0.387|    0.295|        0.046|
                  |    0.814(R)|    0.103(R)|    0.386|    0.297|        0.045|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.814|       0.105|    0.386|    0.295|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<13>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         HIGH;
Worst Case Data Window 0.925; Ideal Clock Offset To Actual Clock -0.063; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<13>      |    0.795(R)|    0.125(R)|    0.405|    0.275|        0.065|
                  |    0.800(R)|    0.120(R)|    0.400|    0.280|        0.060|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.800|       0.125|    0.400|    0.275|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<13>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         HIGH;
Worst Case Data Window 0.924; Ideal Clock Offset To Actual Clock -0.063; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<13>      |    0.796(R)|    0.125(R)|    0.404|    0.275|        0.065|
                  |    0.799(R)|    0.120(R)|    0.401|    0.280|        0.061|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.799|       0.125|    0.401|    0.275|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<14>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         HIGH;
Worst Case Data Window 0.933; Ideal Clock Offset To Actual Clock -0.092; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<14>      |    0.767(R)|    0.158(R)|    0.433|    0.242|        0.096|
                  |    0.775(R)|    0.150(R)|    0.425|    0.250|        0.088|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.775|       0.158|    0.425|    0.242|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<14>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         HIGH;
Worst Case Data Window 0.932; Ideal Clock Offset To Actual Clock -0.092; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<14>      |    0.768(R)|    0.158(R)|    0.432|    0.242|        0.095|
                  |    0.774(R)|    0.150(R)|    0.426|    0.250|        0.088|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.774|       0.158|    0.426|    0.242|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<15>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         HIGH;
Worst Case Data Window 0.933; Ideal Clock Offset To Actual Clock -0.088; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<15>      |    0.770(R)|    0.154(R)|    0.430|    0.246|        0.092|
                  |    0.779(R)|    0.146(R)|    0.421|    0.254|        0.083|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.779|       0.154|    0.421|    0.246|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<15>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         HIGH;
Worst Case Data Window 0.932; Ideal Clock Offset To Actual Clock -0.088; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<15>      |    0.771(R)|    0.154(R)|    0.429|    0.246|        0.092|
                  |    0.778(R)|    0.146(R)|    0.422|    0.254|        0.084|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.778|       0.154|    0.422|    0.246|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<1>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         HIGH;
Worst Case Data Window 0.927; Ideal Clock Offset To Actual Clock -0.099; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<1>       |    0.764(R)|    0.162(R)|    0.436|    0.238|        0.099|
                  |    0.765(R)|    0.162(R)|    0.435|    0.238|        0.099|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.765|       0.162|    0.435|    0.238|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<1>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         HIGH;
Worst Case Data Window 0.927; Ideal Clock Offset To Actual Clock -0.099; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<1>       |    0.765(R)|    0.162(R)|    0.435|    0.238|        0.099|
                  |    0.764(R)|    0.162(R)|    0.436|    0.238|        0.099|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.765|       0.162|    0.435|    0.238|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<2>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         HIGH;
Worst Case Data Window 0.927; Ideal Clock Offset To Actual Clock -0.103; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<2>       |    0.760(R)|    0.166(R)|    0.440|    0.234|        0.103|
                  |    0.761(R)|    0.166(R)|    0.439|    0.234|        0.103|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.761|       0.166|    0.439|    0.234|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<2>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         HIGH;
Worst Case Data Window 0.927; Ideal Clock Offset To Actual Clock -0.103; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<2>       |    0.761(R)|    0.166(R)|    0.439|    0.234|        0.103|
                  |    0.760(R)|    0.166(R)|    0.440|    0.234|        0.103|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.761|       0.166|    0.439|    0.234|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<3>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         HIGH;
Worst Case Data Window 0.918; Ideal Clock Offset To Actual Clock -0.042; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<3>       |    0.816(R)|    0.101(R)|    0.384|    0.299|        0.043|
                  |    0.817(R)|    0.101(R)|    0.383|    0.299|        0.042|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.817|       0.101|    0.383|    0.299|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<3>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         HIGH;
Worst Case Data Window 0.918; Ideal Clock Offset To Actual Clock -0.042; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<3>       |    0.817(R)|    0.101(R)|    0.383|    0.299|        0.042|
                  |    0.816(R)|    0.101(R)|    0.384|    0.299|        0.043|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.817|       0.101|    0.383|    0.299|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<4>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         HIGH;
Worst Case Data Window 0.925; Ideal Clock Offset To Actual Clock -0.085; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<4>       |    0.776(R)|    0.148(R)|    0.424|    0.252|        0.086|
                  |    0.777(R)|    0.148(R)|    0.423|    0.252|        0.085|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.777|       0.148|    0.423|    0.252|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<4>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         HIGH;
Worst Case Data Window 0.925; Ideal Clock Offset To Actual Clock -0.085; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<4>       |    0.777(R)|    0.148(R)|    0.423|    0.252|        0.085|
                  |    0.776(R)|    0.148(R)|    0.424|    0.252|        0.086|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.777|       0.148|    0.423|    0.252|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<5>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         HIGH;
Worst Case Data Window 0.927; Ideal Clock Offset To Actual Clock -0.103; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<5>       |    0.760(R)|    0.166(R)|    0.440|    0.234|        0.103|
                  |    0.761(R)|    0.166(R)|    0.439|    0.234|        0.103|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.761|       0.166|    0.439|    0.234|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<5>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         HIGH;
Worst Case Data Window 0.927; Ideal Clock Offset To Actual Clock -0.103; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<5>       |    0.761(R)|    0.166(R)|    0.439|    0.234|        0.103|
                  |    0.760(R)|    0.166(R)|    0.440|    0.234|        0.103|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.761|       0.166|    0.439|    0.234|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<6>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         HIGH;
Worst Case Data Window 0.917; Ideal Clock Offset To Actual Clock -0.041; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<6>       |    0.817(R)|    0.099(R)|    0.383|    0.301|        0.041|
                  |    0.818(R)|    0.099(R)|    0.382|    0.301|        0.041|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.818|       0.099|    0.382|    0.301|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<6>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         HIGH;
Worst Case Data Window 0.917; Ideal Clock Offset To Actual Clock -0.041; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<6>       |    0.818(R)|    0.099(R)|    0.382|    0.301|        0.041|
                  |    0.817(R)|    0.099(R)|    0.383|    0.301|        0.041|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.818|       0.099|    0.382|    0.301|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<7>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         HIGH;
Worst Case Data Window 0.927; Ideal Clock Offset To Actual Clock -0.099; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<7>       |    0.764(R)|    0.162(R)|    0.436|    0.238|        0.099|
                  |    0.765(R)|    0.162(R)|    0.435|    0.238|        0.099|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.765|       0.162|    0.435|    0.238|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<7>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         HIGH;
Worst Case Data Window 0.927; Ideal Clock Offset To Actual Clock -0.099; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<7>       |    0.765(R)|    0.162(R)|    0.435|    0.238|        0.099|
                  |    0.764(R)|    0.162(R)|    0.436|    0.238|        0.099|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.765|       0.162|    0.435|    0.238|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<8>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         HIGH;
Worst Case Data Window 0.932; Ideal Clock Offset To Actual Clock -0.081; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<8>       |    0.776(R)|    0.147(R)|    0.424|    0.253|        0.085|
                  |    0.785(R)|    0.139(R)|    0.415|    0.261|        0.077|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.785|       0.147|    0.415|    0.253|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<8>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         HIGH;
Worst Case Data Window 0.931; Ideal Clock Offset To Actual Clock -0.081; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<8>       |    0.777(R)|    0.147(R)|    0.423|    0.253|        0.085|
                  |    0.784(R)|    0.139(R)|    0.416|    0.261|        0.077|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.784|       0.147|    0.416|    0.253|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<9>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         HIGH;
Worst Case Data Window 0.916; Ideal Clock Offset To Actual Clock -0.034; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<9>       |    0.823(R)|    0.092(R)|    0.377|    0.308|        0.035|
                  |    0.824(R)|    0.092(R)|    0.376|    0.308|        0.034|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.824|       0.092|    0.376|    0.308|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<9>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         HIGH;
Worst Case Data Window 0.916; Ideal Clock Offset To Actual Clock -0.034; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DATA<9>       |    0.824(R)|    0.092(R)|    0.376|    0.308|        0.034|
                  |    0.823(R)|    0.092(R)|    0.377|    0.308|        0.035|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.824|       0.092|    0.376|    0.308|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_DFRAME" OFFSET = IN 1.2 ns VALID 3 ns BEFORE COMP "P2L_CLKp" HIGH;
Worst Case Data Window 0.626; Ideal Clock Offset To Actual Clock 0.011; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_DFRAME        |    0.024(R)|    0.602(R)|    1.176|    1.198|       -0.011|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.024|       0.602|    1.176|    1.198|             |
------------------+------------+------------+---------+---------+-------------+

COMP "P2L_VALID" OFFSET = IN 1.2 ns VALID 3 ns BEFORE COMP "P2L_CLKp" HIGH;
Worst Case Data Window 0.626; Ideal Clock Offset To Actual Clock 0.011; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
P2L_VALID         |    0.024(R)|    0.602(R)|    1.176|    1.198|       -0.011|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.024|       0.602|    1.176|    1.198|             |
------------------+------------+------------+---------+---------+-------------+

COMP "L2P_CLKn" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_CLKn                                       |        6.263|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_CLKp" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_CLKp                                       |        6.263|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<0>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<0>                                    |        6.170|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<0>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<0>                                    |        6.170|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<10>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<10>                                   |        6.125|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<10>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<10>                                   |        6.125|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<11>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<11>                                   |        6.164|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<11>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<11>                                   |        6.164|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<12>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<12>                                   |        6.187|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<12>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<12>                                   |        6.187|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<13>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<13>                                   |        6.183|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<13>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<13>                                   |        6.183|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<14>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<14>                                   |        6.187|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<14>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<14>                                   |        6.187|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<15>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<15>                                   |        6.142|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<15>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<15>                                   |        6.142|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<1>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<1>                                    |        6.170|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<1>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<1>                                    |        6.170|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<2>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<2>                                    |        6.159|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<2>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<2>                                    |        6.159|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<3>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<3>                                    |        6.159|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<3>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<3>                                    |        6.159|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<4>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<4>                                    |        6.148|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<4>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<4>                                    |        6.148|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<5>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<5>                                    |        6.148|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<5>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<5>                                    |        6.148|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<6>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<6>                                    |        6.163|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<6>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<6>                                    |        6.163|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<7>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<7>                                    |        6.163|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<7>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<7>                                    |        6.163|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<8>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<8>                                    |        6.170|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<8>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<8>                                    |        6.170|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<9>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKp" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<9>                                    |        6.170|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DATA<9>" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DATA<9>                                    |        6.170|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_DFRAME" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_DFRAME                                     |        6.174|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "L2P_VALID" OFFSET = OUT 6.5 ns AFTER COMP "P2L_CLKn" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
L2P_VALID                                      |        6.122|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 132  Score: 37208  (Setup/Max: 37208, Hold: 0)

Constraints cover 34955 paths, 4 nets, and 14790 connections

Design statistics:
   Minimum period:  13.619ns{1}   (Maximum frequency:  73.427MHz)
   Maximum path delay from/to any node:   4.946ns
   Maximum net delay:   0.022ns
   Minimum input required time before clock:   0.824ns
   Minimum output required time after clock:   6.263ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 13 11:49:15 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 195 MB



