
swont_ide.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c18c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00009b10  0800c320  0800c320  0001c320  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015e30  08015e30  00030088  2**0
                  CONTENTS
  4 .ARM          00000008  08015e30  08015e30  00025e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015e38  08015e38  00030088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015e38  08015e38  00025e38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015e3c  08015e3c  00025e3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08015e40  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013700  20000088  08015ec8  00030088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20013788  08015ec8  00033788  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018077  00000000  00000000  000300b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039a0  00000000  00000000  0004812f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d8  00000000  00000000  0004bad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001230  00000000  00000000  0004cea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026c0e  00000000  00000000  0004e0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d9a6  00000000  00000000  00074ce6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d163d  00000000  00000000  0009268c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00163cc9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e68  00000000  00000000  00163d1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c304 	.word	0x0800c304

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	0800c304 	.word	0x0800c304

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b974 	b.w	8000f68 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	468e      	mov	lr, r1
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d14d      	bne.n	8000d42 <__udivmoddi4+0xaa>
 8000ca6:	428a      	cmp	r2, r1
 8000ca8:	4694      	mov	ip, r2
 8000caa:	d969      	bls.n	8000d80 <__udivmoddi4+0xe8>
 8000cac:	fab2 f282 	clz	r2, r2
 8000cb0:	b152      	cbz	r2, 8000cc8 <__udivmoddi4+0x30>
 8000cb2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cb6:	f1c2 0120 	rsb	r1, r2, #32
 8000cba:	fa20 f101 	lsr.w	r1, r0, r1
 8000cbe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cc2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cc6:	4094      	lsls	r4, r2
 8000cc8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ccc:	0c21      	lsrs	r1, r4, #16
 8000cce:	fbbe f6f8 	udiv	r6, lr, r8
 8000cd2:	fa1f f78c 	uxth.w	r7, ip
 8000cd6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cda:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cde:	fb06 f107 	mul.w	r1, r6, r7
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	d90a      	bls.n	8000cfc <__udivmoddi4+0x64>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cee:	f080 811f 	bcs.w	8000f30 <__udivmoddi4+0x298>
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	f240 811c 	bls.w	8000f30 <__udivmoddi4+0x298>
 8000cf8:	3e02      	subs	r6, #2
 8000cfa:	4463      	add	r3, ip
 8000cfc:	1a5b      	subs	r3, r3, r1
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d04:	fb08 3310 	mls	r3, r8, r0, r3
 8000d08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d0c:	fb00 f707 	mul.w	r7, r0, r7
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	d90a      	bls.n	8000d2a <__udivmoddi4+0x92>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1c:	f080 810a 	bcs.w	8000f34 <__udivmoddi4+0x29c>
 8000d20:	42a7      	cmp	r7, r4
 8000d22:	f240 8107 	bls.w	8000f34 <__udivmoddi4+0x29c>
 8000d26:	4464      	add	r4, ip
 8000d28:	3802      	subs	r0, #2
 8000d2a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d2e:	1be4      	subs	r4, r4, r7
 8000d30:	2600      	movs	r6, #0
 8000d32:	b11d      	cbz	r5, 8000d3c <__udivmoddi4+0xa4>
 8000d34:	40d4      	lsrs	r4, r2
 8000d36:	2300      	movs	r3, #0
 8000d38:	e9c5 4300 	strd	r4, r3, [r5]
 8000d3c:	4631      	mov	r1, r6
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d909      	bls.n	8000d5a <__udivmoddi4+0xc2>
 8000d46:	2d00      	cmp	r5, #0
 8000d48:	f000 80ef 	beq.w	8000f2a <__udivmoddi4+0x292>
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d52:	4630      	mov	r0, r6
 8000d54:	4631      	mov	r1, r6
 8000d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5a:	fab3 f683 	clz	r6, r3
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	d14a      	bne.n	8000df8 <__udivmoddi4+0x160>
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d302      	bcc.n	8000d6c <__udivmoddi4+0xd4>
 8000d66:	4282      	cmp	r2, r0
 8000d68:	f200 80f9 	bhi.w	8000f5e <__udivmoddi4+0x2c6>
 8000d6c:	1a84      	subs	r4, r0, r2
 8000d6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d72:	2001      	movs	r0, #1
 8000d74:	469e      	mov	lr, r3
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	d0e0      	beq.n	8000d3c <__udivmoddi4+0xa4>
 8000d7a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d7e:	e7dd      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000d80:	b902      	cbnz	r2, 8000d84 <__udivmoddi4+0xec>
 8000d82:	deff      	udf	#255	; 0xff
 8000d84:	fab2 f282 	clz	r2, r2
 8000d88:	2a00      	cmp	r2, #0
 8000d8a:	f040 8092 	bne.w	8000eb2 <__udivmoddi4+0x21a>
 8000d8e:	eba1 010c 	sub.w	r1, r1, ip
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f fe8c 	uxth.w	lr, ip
 8000d9a:	2601      	movs	r6, #1
 8000d9c:	0c20      	lsrs	r0, r4, #16
 8000d9e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000da2:	fb07 1113 	mls	r1, r7, r3, r1
 8000da6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000daa:	fb0e f003 	mul.w	r0, lr, r3
 8000dae:	4288      	cmp	r0, r1
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0x12c>
 8000db2:	eb1c 0101 	adds.w	r1, ip, r1
 8000db6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x12a>
 8000dbc:	4288      	cmp	r0, r1
 8000dbe:	f200 80cb 	bhi.w	8000f58 <__udivmoddi4+0x2c0>
 8000dc2:	4643      	mov	r3, r8
 8000dc4:	1a09      	subs	r1, r1, r0
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dcc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dd4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d908      	bls.n	8000dee <__udivmoddi4+0x156>
 8000ddc:	eb1c 0404 	adds.w	r4, ip, r4
 8000de0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000de4:	d202      	bcs.n	8000dec <__udivmoddi4+0x154>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f200 80bb 	bhi.w	8000f62 <__udivmoddi4+0x2ca>
 8000dec:	4608      	mov	r0, r1
 8000dee:	eba4 040e 	sub.w	r4, r4, lr
 8000df2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000df6:	e79c      	b.n	8000d32 <__udivmoddi4+0x9a>
 8000df8:	f1c6 0720 	rsb	r7, r6, #32
 8000dfc:	40b3      	lsls	r3, r6
 8000dfe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e02:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e06:	fa20 f407 	lsr.w	r4, r0, r7
 8000e0a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0e:	431c      	orrs	r4, r3
 8000e10:	40f9      	lsrs	r1, r7
 8000e12:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e16:	fa00 f306 	lsl.w	r3, r0, r6
 8000e1a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e1e:	0c20      	lsrs	r0, r4, #16
 8000e20:	fa1f fe8c 	uxth.w	lr, ip
 8000e24:	fb09 1118 	mls	r1, r9, r8, r1
 8000e28:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e2c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e30:	4288      	cmp	r0, r1
 8000e32:	fa02 f206 	lsl.w	r2, r2, r6
 8000e36:	d90b      	bls.n	8000e50 <__udivmoddi4+0x1b8>
 8000e38:	eb1c 0101 	adds.w	r1, ip, r1
 8000e3c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e40:	f080 8088 	bcs.w	8000f54 <__udivmoddi4+0x2bc>
 8000e44:	4288      	cmp	r0, r1
 8000e46:	f240 8085 	bls.w	8000f54 <__udivmoddi4+0x2bc>
 8000e4a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e4e:	4461      	add	r1, ip
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e58:	fb09 1110 	mls	r1, r9, r0, r1
 8000e5c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e60:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e64:	458e      	cmp	lr, r1
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x1e2>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e70:	d26c      	bcs.n	8000f4c <__udivmoddi4+0x2b4>
 8000e72:	458e      	cmp	lr, r1
 8000e74:	d96a      	bls.n	8000f4c <__udivmoddi4+0x2b4>
 8000e76:	3802      	subs	r0, #2
 8000e78:	4461      	add	r1, ip
 8000e7a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e7e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e82:	eba1 010e 	sub.w	r1, r1, lr
 8000e86:	42a1      	cmp	r1, r4
 8000e88:	46c8      	mov	r8, r9
 8000e8a:	46a6      	mov	lr, r4
 8000e8c:	d356      	bcc.n	8000f3c <__udivmoddi4+0x2a4>
 8000e8e:	d053      	beq.n	8000f38 <__udivmoddi4+0x2a0>
 8000e90:	b15d      	cbz	r5, 8000eaa <__udivmoddi4+0x212>
 8000e92:	ebb3 0208 	subs.w	r2, r3, r8
 8000e96:	eb61 010e 	sbc.w	r1, r1, lr
 8000e9a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e9e:	fa22 f306 	lsr.w	r3, r2, r6
 8000ea2:	40f1      	lsrs	r1, r6
 8000ea4:	431f      	orrs	r7, r3
 8000ea6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eaa:	2600      	movs	r6, #0
 8000eac:	4631      	mov	r1, r6
 8000eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb2:	f1c2 0320 	rsb	r3, r2, #32
 8000eb6:	40d8      	lsrs	r0, r3
 8000eb8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ebc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ec0:	4091      	lsls	r1, r2
 8000ec2:	4301      	orrs	r1, r0
 8000ec4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec8:	fa1f fe8c 	uxth.w	lr, ip
 8000ecc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ed0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ed4:	0c0b      	lsrs	r3, r1, #16
 8000ed6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eda:	fb00 f60e 	mul.w	r6, r0, lr
 8000ede:	429e      	cmp	r6, r3
 8000ee0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ee4:	d908      	bls.n	8000ef8 <__udivmoddi4+0x260>
 8000ee6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eea:	f100 38ff 	add.w	r8, r0, #4294967295
 8000eee:	d22f      	bcs.n	8000f50 <__udivmoddi4+0x2b8>
 8000ef0:	429e      	cmp	r6, r3
 8000ef2:	d92d      	bls.n	8000f50 <__udivmoddi4+0x2b8>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4463      	add	r3, ip
 8000ef8:	1b9b      	subs	r3, r3, r6
 8000efa:	b289      	uxth	r1, r1
 8000efc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f00:	fb07 3316 	mls	r3, r7, r6, r3
 8000f04:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f08:	fb06 f30e 	mul.w	r3, r6, lr
 8000f0c:	428b      	cmp	r3, r1
 8000f0e:	d908      	bls.n	8000f22 <__udivmoddi4+0x28a>
 8000f10:	eb1c 0101 	adds.w	r1, ip, r1
 8000f14:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f18:	d216      	bcs.n	8000f48 <__udivmoddi4+0x2b0>
 8000f1a:	428b      	cmp	r3, r1
 8000f1c:	d914      	bls.n	8000f48 <__udivmoddi4+0x2b0>
 8000f1e:	3e02      	subs	r6, #2
 8000f20:	4461      	add	r1, ip
 8000f22:	1ac9      	subs	r1, r1, r3
 8000f24:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f28:	e738      	b.n	8000d9c <__udivmoddi4+0x104>
 8000f2a:	462e      	mov	r6, r5
 8000f2c:	4628      	mov	r0, r5
 8000f2e:	e705      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000f30:	4606      	mov	r6, r0
 8000f32:	e6e3      	b.n	8000cfc <__udivmoddi4+0x64>
 8000f34:	4618      	mov	r0, r3
 8000f36:	e6f8      	b.n	8000d2a <__udivmoddi4+0x92>
 8000f38:	454b      	cmp	r3, r9
 8000f3a:	d2a9      	bcs.n	8000e90 <__udivmoddi4+0x1f8>
 8000f3c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f40:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f44:	3801      	subs	r0, #1
 8000f46:	e7a3      	b.n	8000e90 <__udivmoddi4+0x1f8>
 8000f48:	4646      	mov	r6, r8
 8000f4a:	e7ea      	b.n	8000f22 <__udivmoddi4+0x28a>
 8000f4c:	4620      	mov	r0, r4
 8000f4e:	e794      	b.n	8000e7a <__udivmoddi4+0x1e2>
 8000f50:	4640      	mov	r0, r8
 8000f52:	e7d1      	b.n	8000ef8 <__udivmoddi4+0x260>
 8000f54:	46d0      	mov	r8, sl
 8000f56:	e77b      	b.n	8000e50 <__udivmoddi4+0x1b8>
 8000f58:	3b02      	subs	r3, #2
 8000f5a:	4461      	add	r1, ip
 8000f5c:	e732      	b.n	8000dc4 <__udivmoddi4+0x12c>
 8000f5e:	4630      	mov	r0, r6
 8000f60:	e709      	b.n	8000d76 <__udivmoddi4+0xde>
 8000f62:	4464      	add	r4, ip
 8000f64:	3802      	subs	r0, #2
 8000f66:	e742      	b.n	8000dee <__udivmoddi4+0x156>

08000f68 <__aeabi_idiv0>:
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop

08000f6c <API_draw_line>:
 * 	bitmap:
 *
 */

int API_draw_line(uint16_t x_1, uint16_t y_1, uint16_t x_2, uint16_t y_2, uint8_t dikte, uint8_t color)
{
 8000f6c:	b590      	push	{r4, r7, lr}
 8000f6e:	b08d      	sub	sp, #52	; 0x34
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4604      	mov	r4, r0
 8000f74:	4608      	mov	r0, r1
 8000f76:	4611      	mov	r1, r2
 8000f78:	461a      	mov	r2, r3
 8000f7a:	4623      	mov	r3, r4
 8000f7c:	80fb      	strh	r3, [r7, #6]
 8000f7e:	4603      	mov	r3, r0
 8000f80:	80bb      	strh	r3, [r7, #4]
 8000f82:	460b      	mov	r3, r1
 8000f84:	807b      	strh	r3, [r7, #2]
 8000f86:	4613      	mov	r3, r2
 8000f88:	803b      	strh	r3, [r7, #0]
	int error = 0;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	61bb      	str	r3, [r7, #24]
	int dx = x_2 - x_1;
 8000f8e:	887a      	ldrh	r2, [r7, #2]
 8000f90:	88fb      	ldrh	r3, [r7, #6]
 8000f92:	1ad3      	subs	r3, r2, r3
 8000f94:	617b      	str	r3, [r7, #20]
	int dy = y_2 - y_1;
 8000f96:	883a      	ldrh	r2, [r7, #0]
 8000f98:	88bb      	ldrh	r3, [r7, #4]
 8000f9a:	1ad3      	subs	r3, r2, r3
 8000f9c:	613b      	str	r3, [r7, #16]
	int steps;
	if(dx>dy)
 8000f9e:	697a      	ldr	r2, [r7, #20]
 8000fa0:	693b      	ldr	r3, [r7, #16]
 8000fa2:	429a      	cmp	r2, r3
 8000fa4:	dd05      	ble.n	8000fb2 <API_draw_line+0x46>
	{
		steps = abs(dx);
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	bfb8      	it	lt
 8000fac:	425b      	neglt	r3, r3
 8000fae:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000fb0:	e023      	b.n	8000ffa <API_draw_line+0x8e>
	}
	else if(dy>dx)
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	429a      	cmp	r2, r3
 8000fb8:	dd05      	ble.n	8000fc6 <API_draw_line+0x5a>
	{
		steps = abs(dy);
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	bfb8      	it	lt
 8000fc0:	425b      	neglt	r3, r3
 8000fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000fc4:	e019      	b.n	8000ffa <API_draw_line+0x8e>
	}
	else if (dx == dy)
 8000fc6:	697a      	ldr	r2, [r7, #20]
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d105      	bne.n	8000fda <API_draw_line+0x6e>
	{
		steps = abs(dy);
 8000fce:	693b      	ldr	r3, [r7, #16]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	bfb8      	it	lt
 8000fd4:	425b      	neglt	r3, r3
 8000fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000fd8:	e00f      	b.n	8000ffa <API_draw_line+0x8e>
	}
	else if(abs(dx)==abs(dy))
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000fe0:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	bfb8      	it	lt
 8000fea:	425b      	neglt	r3, r3
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d104      	bne.n	8000ffa <API_draw_line+0x8e>
		steps = abs(dy);
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	bfb8      	it	lt
 8000ff6:	425b      	neglt	r3, r3
 8000ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
	float xIncrement = (float) dx / steps;
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	ee07 3a90 	vmov	s15, r3
 8001000:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001004:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001006:	ee07 3a90 	vmov	s15, r3
 800100a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800100e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001012:	edc7 7a03 	vstr	s15, [r7, #12]
	float yIncrement = (float) dy / steps;
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	ee07 3a90 	vmov	s15, r3
 800101c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001022:	ee07 3a90 	vmov	s15, r3
 8001026:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800102a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800102e:	edc7 7a02 	vstr	s15, [r7, #8]
	int i;

	// Set the pixels along the center line of the given thickness
	for (i = 0-abs(dikte/2); i <= abs(dikte/2); i++) {
 8001032:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001036:	085b      	lsrs	r3, r3, #1
 8001038:	b2db      	uxtb	r3, r3
 800103a:	425b      	negs	r3, r3
 800103c:	62bb      	str	r3, [r7, #40]	; 0x28
 800103e:	e053      	b.n	80010e8 <API_draw_line+0x17c>
		float x = x_1 + 0.5;
 8001040:	88fb      	ldrh	r3, [r7, #6]
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff fa7e 	bl	8000544 <__aeabi_i2d>
 8001048:	f04f 0200 	mov.w	r2, #0
 800104c:	4b2d      	ldr	r3, [pc, #180]	; (8001104 <API_draw_line+0x198>)
 800104e:	f7ff f92d 	bl	80002ac <__adddf3>
 8001052:	4602      	mov	r2, r0
 8001054:	460b      	mov	r3, r1
 8001056:	4610      	mov	r0, r2
 8001058:	4619      	mov	r1, r3
 800105a:	f7ff fdb5 	bl	8000bc8 <__aeabi_d2f>
 800105e:	4603      	mov	r3, r0
 8001060:	627b      	str	r3, [r7, #36]	; 0x24
		float y = y_1 + i + 0.5;
 8001062:	88ba      	ldrh	r2, [r7, #4]
 8001064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001066:	4413      	add	r3, r2
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff fa6b 	bl	8000544 <__aeabi_i2d>
 800106e:	f04f 0200 	mov.w	r2, #0
 8001072:	4b24      	ldr	r3, [pc, #144]	; (8001104 <API_draw_line+0x198>)
 8001074:	f7ff f91a 	bl	80002ac <__adddf3>
 8001078:	4602      	mov	r2, r0
 800107a:	460b      	mov	r3, r1
 800107c:	4610      	mov	r0, r2
 800107e:	4619      	mov	r1, r3
 8001080:	f7ff fda2 	bl	8000bc8 <__aeabi_d2f>
 8001084:	4603      	mov	r3, r0
 8001086:	623b      	str	r3, [r7, #32]
		int j;
		for (j = 0; j < steps; j++) {
 8001088:	2300      	movs	r3, #0
 800108a:	61fb      	str	r3, [r7, #28]
 800108c:	e025      	b.n	80010da <API_draw_line+0x16e>
			UB_VGA_SetPixel(x, y, color);
 800108e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001092:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001096:	ee17 3a90 	vmov	r3, s15
 800109a:	b29b      	uxth	r3, r3
 800109c:	edd7 7a08 	vldr	s15, [r7, #32]
 80010a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010a4:	ee17 2a90 	vmov	r2, s15
 80010a8:	b291      	uxth	r1, r2
 80010aa:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 80010ae:	4618      	mov	r0, r3
 80010b0:	f002 fa5a 	bl	8003568 <UB_VGA_SetPixel>
			x += xIncrement;
 80010b4:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80010b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80010bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010c0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			y += yIncrement;
 80010c4:	ed97 7a08 	vldr	s14, [r7, #32]
 80010c8:	edd7 7a02 	vldr	s15, [r7, #8]
 80010cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010d0:	edc7 7a08 	vstr	s15, [r7, #32]
		for (j = 0; j < steps; j++) {
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	3301      	adds	r3, #1
 80010d8:	61fb      	str	r3, [r7, #28]
 80010da:	69fa      	ldr	r2, [r7, #28]
 80010dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010de:	429a      	cmp	r2, r3
 80010e0:	dbd5      	blt.n	800108e <API_draw_line+0x122>
	for (i = 0-abs(dikte/2); i <= abs(dikte/2); i++) {
 80010e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010e4:	3301      	adds	r3, #1
 80010e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80010e8:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80010ec:	085b      	lsrs	r3, r3, #1
 80010ee:	b2db      	uxtb	r3, r3
 80010f0:	461a      	mov	r2, r3
 80010f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010f4:	4293      	cmp	r3, r2
 80010f6:	dda3      	ble.n	8001040 <API_draw_line+0xd4>
		}
	}
	return error;
 80010f8:	69bb      	ldr	r3, [r7, #24]
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3734      	adds	r7, #52	; 0x34
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd90      	pop	{r4, r7, pc}
 8001102:	bf00      	nop
 8001104:	3fe00000 	.word	0x3fe00000

08001108 <API_draw_rectangle>:
{
	UB_VGA_FillScreen(color);
}

int API_draw_rectangle(uint16_t x_lup, uint16_t y_lup, uint16_t breedte, uint16_t hoogte, uint8_t color, uint8_t gevuld)
{
 8001108:	b590      	push	{r4, r7, lr}
 800110a:	b085      	sub	sp, #20
 800110c:	af00      	add	r7, sp, #0
 800110e:	4604      	mov	r4, r0
 8001110:	4608      	mov	r0, r1
 8001112:	4611      	mov	r1, r2
 8001114:	461a      	mov	r2, r3
 8001116:	4623      	mov	r3, r4
 8001118:	80fb      	strh	r3, [r7, #6]
 800111a:	4603      	mov	r3, r0
 800111c:	80bb      	strh	r3, [r7, #4]
 800111e:	460b      	mov	r3, r1
 8001120:	807b      	strh	r3, [r7, #2]
 8001122:	4613      	mov	r3, r2
 8001124:	803b      	strh	r3, [r7, #0]
	int xp = 0;
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
	int yp = 0;
 800112a:	2300      	movs	r3, #0
 800112c:	60bb      	str	r3, [r7, #8]

	//draw lines along screen every y-value
	if(gevuld == 1)
 800112e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001132:	2b01      	cmp	r3, #1
 8001134:	d121      	bne.n	800117a <API_draw_rectangle+0x72>
	{
		for(yp = y_lup; yp < y_lup + hoogte; yp++)
 8001136:	88bb      	ldrh	r3, [r7, #4]
 8001138:	60bb      	str	r3, [r7, #8]
 800113a:	e017      	b.n	800116c <API_draw_rectangle+0x64>
		{
			for(xp = x_lup; xp < x_lup + breedte; xp++)
 800113c:	88fb      	ldrh	r3, [r7, #6]
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	e00b      	b.n	800115a <API_draw_rectangle+0x52>
			{
				UB_VGA_SetPixel(xp, yp, color);
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	b29b      	uxth	r3, r3
 8001146:	68ba      	ldr	r2, [r7, #8]
 8001148:	b291      	uxth	r1, r2
 800114a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800114e:	4618      	mov	r0, r3
 8001150:	f002 fa0a 	bl	8003568 <UB_VGA_SetPixel>
			for(xp = x_lup; xp < x_lup + breedte; xp++)
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	3301      	adds	r3, #1
 8001158:	60fb      	str	r3, [r7, #12]
 800115a:	88fa      	ldrh	r2, [r7, #6]
 800115c:	887b      	ldrh	r3, [r7, #2]
 800115e:	4413      	add	r3, r2
 8001160:	68fa      	ldr	r2, [r7, #12]
 8001162:	429a      	cmp	r2, r3
 8001164:	dbed      	blt.n	8001142 <API_draw_rectangle+0x3a>
		for(yp = y_lup; yp < y_lup + hoogte; yp++)
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	3301      	adds	r3, #1
 800116a:	60bb      	str	r3, [r7, #8]
 800116c:	88ba      	ldrh	r2, [r7, #4]
 800116e:	883b      	ldrh	r3, [r7, #0]
 8001170:	4413      	add	r3, r2
 8001172:	68ba      	ldr	r2, [r7, #8]
 8001174:	429a      	cmp	r2, r3
 8001176:	dbe1      	blt.n	800113c <API_draw_rectangle+0x34>
 8001178:	e042      	b.n	8001200 <API_draw_rectangle+0xf8>
			}
		}
	}

	else if(gevuld == 0)
 800117a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800117e:	2b00      	cmp	r3, #0
 8001180:	d13e      	bne.n	8001200 <API_draw_rectangle+0xf8>
	{

			for(yp = y_lup; yp <= y_lup + hoogte; yp++)
 8001182:	88bb      	ldrh	r3, [r7, #4]
 8001184:	60bb      	str	r3, [r7, #8]
 8001186:	e035      	b.n	80011f4 <API_draw_rectangle+0xec>
			{
				for(xp = x_lup; xp <= x_lup + breedte; xp++)
 8001188:	88fb      	ldrh	r3, [r7, #6]
 800118a:	60fb      	str	r3, [r7, #12]
 800118c:	e029      	b.n	80011e2 <API_draw_rectangle+0xda>
				{
					//draw lines along screen every y-value
					if ((yp == y_lup) || (yp == (y_lup + hoogte)))
 800118e:	88bb      	ldrh	r3, [r7, #4]
 8001190:	68ba      	ldr	r2, [r7, #8]
 8001192:	429a      	cmp	r2, r3
 8001194:	d005      	beq.n	80011a2 <API_draw_rectangle+0x9a>
 8001196:	88ba      	ldrh	r2, [r7, #4]
 8001198:	883b      	ldrh	r3, [r7, #0]
 800119a:	4413      	add	r3, r2
 800119c:	68ba      	ldr	r2, [r7, #8]
 800119e:	429a      	cmp	r2, r3
 80011a0:	d109      	bne.n	80011b6 <API_draw_rectangle+0xae>
					{
						UB_VGA_SetPixel(xp, yp, color);
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	68ba      	ldr	r2, [r7, #8]
 80011a8:	b291      	uxth	r1, r2
 80011aa:	f897 2020 	ldrb.w	r2, [r7, #32]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f002 f9da 	bl	8003568 <UB_VGA_SetPixel>
 80011b4:	e012      	b.n	80011dc <API_draw_rectangle+0xd4>
					}

					//Draw pixels along screen only at edges
					else if((xp == x_lup) || (xp == (x_lup + breedte)))
 80011b6:	88fb      	ldrh	r3, [r7, #6]
 80011b8:	68fa      	ldr	r2, [r7, #12]
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d005      	beq.n	80011ca <API_draw_rectangle+0xc2>
 80011be:	88fa      	ldrh	r2, [r7, #6]
 80011c0:	887b      	ldrh	r3, [r7, #2]
 80011c2:	4413      	add	r3, r2
 80011c4:	68fa      	ldr	r2, [r7, #12]
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d108      	bne.n	80011dc <API_draw_rectangle+0xd4>
					{
						UB_VGA_SetPixel(xp, yp, color);
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	68ba      	ldr	r2, [r7, #8]
 80011d0:	b291      	uxth	r1, r2
 80011d2:	f897 2020 	ldrb.w	r2, [r7, #32]
 80011d6:	4618      	mov	r0, r3
 80011d8:	f002 f9c6 	bl	8003568 <UB_VGA_SetPixel>
				for(xp = x_lup; xp <= x_lup + breedte; xp++)
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	3301      	adds	r3, #1
 80011e0:	60fb      	str	r3, [r7, #12]
 80011e2:	88fa      	ldrh	r2, [r7, #6]
 80011e4:	887b      	ldrh	r3, [r7, #2]
 80011e6:	4413      	add	r3, r2
 80011e8:	68fa      	ldr	r2, [r7, #12]
 80011ea:	429a      	cmp	r2, r3
 80011ec:	ddcf      	ble.n	800118e <API_draw_rectangle+0x86>
			for(yp = y_lup; yp <= y_lup + hoogte; yp++)
 80011ee:	68bb      	ldr	r3, [r7, #8]
 80011f0:	3301      	adds	r3, #1
 80011f2:	60bb      	str	r3, [r7, #8]
 80011f4:	88ba      	ldrh	r2, [r7, #4]
 80011f6:	883b      	ldrh	r3, [r7, #0]
 80011f8:	4413      	add	r3, r2
 80011fa:	68ba      	ldr	r2, [r7, #8]
 80011fc:	429a      	cmp	r2, r3
 80011fe:	ddc3      	ble.n	8001188 <API_draw_rectangle+0x80>
					}
				}
			}
	}
}
 8001200:	bf00      	nop
 8001202:	4618      	mov	r0, r3
 8001204:	3714      	adds	r7, #20
 8001206:	46bd      	mov	sp, r7
 8001208:	bd90      	pop	{r4, r7, pc}
 800120a:	0000      	movs	r0, r0
 800120c:	0000      	movs	r0, r0
	...

08001210 <API_draw_circle>:

int API_draw_circle(uint16_t x_c, uint16_t y_c, uint16_t radius, uint8_t color)
{
 8001210:	b5b0      	push	{r4, r5, r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0
 8001216:	4604      	mov	r4, r0
 8001218:	4608      	mov	r0, r1
 800121a:	4611      	mov	r1, r2
 800121c:	461a      	mov	r2, r3
 800121e:	4623      	mov	r3, r4
 8001220:	80fb      	strh	r3, [r7, #6]
 8001222:	4603      	mov	r3, r0
 8001224:	80bb      	strh	r3, [r7, #4]
 8001226:	460b      	mov	r3, r1
 8001228:	807b      	strh	r3, [r7, #2]
 800122a:	4613      	mov	r3, r2
 800122c:	707b      	strb	r3, [r7, #1]
    int i;
    int j;
    int rads;
    int rad = 0;
 800122e:	2300      	movs	r3, #0
 8001230:	60fb      	str	r3, [r7, #12]


    for (j = -radius; j <= radius; j++)
 8001232:	887b      	ldrh	r3, [r7, #2]
 8001234:	425b      	negs	r3, r3
 8001236:	613b      	str	r3, [r7, #16]
 8001238:	e056      	b.n	80012e8 <API_draw_circle+0xd8>
    {
        for (i = -radius; i <= radius; i++)
 800123a:	887b      	ldrh	r3, [r7, #2]
 800123c:	425b      	negs	r3, r3
 800123e:	617b      	str	r3, [r7, #20]
 8001240:	e04b      	b.n	80012da <API_draw_circle+0xca>
        {
            rads = (pow(i, 2) + pow(j, 2));
 8001242:	6978      	ldr	r0, [r7, #20]
 8001244:	f7ff f97e 	bl	8000544 <__aeabi_i2d>
 8001248:	4602      	mov	r2, r0
 800124a:	460b      	mov	r3, r1
 800124c:	ed9f 1b2c 	vldr	d1, [pc, #176]	; 8001300 <API_draw_circle+0xf0>
 8001250:	ec43 2b10 	vmov	d0, r2, r3
 8001254:	f00a f90e 	bl	800b474 <pow>
 8001258:	ec55 4b10 	vmov	r4, r5, d0
 800125c:	6938      	ldr	r0, [r7, #16]
 800125e:	f7ff f971 	bl	8000544 <__aeabi_i2d>
 8001262:	4602      	mov	r2, r0
 8001264:	460b      	mov	r3, r1
 8001266:	ed9f 1b26 	vldr	d1, [pc, #152]	; 8001300 <API_draw_circle+0xf0>
 800126a:	ec43 2b10 	vmov	d0, r2, r3
 800126e:	f00a f901 	bl	800b474 <pow>
 8001272:	ec53 2b10 	vmov	r2, r3, d0
 8001276:	4620      	mov	r0, r4
 8001278:	4629      	mov	r1, r5
 800127a:	f7ff f817 	bl	80002ac <__adddf3>
 800127e:	4602      	mov	r2, r0
 8001280:	460b      	mov	r3, r1
 8001282:	4610      	mov	r0, r2
 8001284:	4619      	mov	r1, r3
 8001286:	f7ff fc77 	bl	8000b78 <__aeabi_d2iz>
 800128a:	4603      	mov	r3, r0
 800128c:	60bb      	str	r3, [r7, #8]
            rad = sqrt(rads);
 800128e:	68b8      	ldr	r0, [r7, #8]
 8001290:	f7ff f958 	bl	8000544 <__aeabi_i2d>
 8001294:	4602      	mov	r2, r0
 8001296:	460b      	mov	r3, r1
 8001298:	ec43 2b10 	vmov	d0, r2, r3
 800129c:	f00a f95a 	bl	800b554 <sqrt>
 80012a0:	ec53 2b10 	vmov	r2, r3, d0
 80012a4:	4610      	mov	r0, r2
 80012a6:	4619      	mov	r1, r3
 80012a8:	f7ff fc66 	bl	8000b78 <__aeabi_d2iz>
 80012ac:	4603      	mov	r3, r0
 80012ae:	60fb      	str	r3, [r7, #12]

            if (rad == radius)
 80012b0:	887b      	ldrh	r3, [r7, #2]
 80012b2:	68fa      	ldr	r2, [r7, #12]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d10d      	bne.n	80012d4 <API_draw_circle+0xc4>
            {
                UB_VGA_SetPixel((x_c + i), (y_c + j), color);
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	b29a      	uxth	r2, r3
 80012bc:	88fb      	ldrh	r3, [r7, #6]
 80012be:	4413      	add	r3, r2
 80012c0:	b298      	uxth	r0, r3
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	b29a      	uxth	r2, r3
 80012c6:	88bb      	ldrh	r3, [r7, #4]
 80012c8:	4413      	add	r3, r2
 80012ca:	b29b      	uxth	r3, r3
 80012cc:	787a      	ldrb	r2, [r7, #1]
 80012ce:	4619      	mov	r1, r3
 80012d0:	f002 f94a 	bl	8003568 <UB_VGA_SetPixel>
        for (i = -radius; i <= radius; i++)
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	3301      	adds	r3, #1
 80012d8:	617b      	str	r3, [r7, #20]
 80012da:	887b      	ldrh	r3, [r7, #2]
 80012dc:	697a      	ldr	r2, [r7, #20]
 80012de:	429a      	cmp	r2, r3
 80012e0:	ddaf      	ble.n	8001242 <API_draw_circle+0x32>
    for (j = -radius; j <= radius; j++)
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	3301      	adds	r3, #1
 80012e6:	613b      	str	r3, [r7, #16]
 80012e8:	887b      	ldrh	r3, [r7, #2]
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	dda4      	ble.n	800123a <API_draw_circle+0x2a>
            }
        }
    }

}
 80012f0:	bf00      	nop
 80012f2:	4618      	mov	r0, r3
 80012f4:	3718      	adds	r7, #24
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bdb0      	pop	{r4, r5, r7, pc}
 80012fa:	bf00      	nop
 80012fc:	f3af 8000 	nop.w
 8001300:	00000000 	.word	0x00000000
 8001304:	40000000 	.word	0x40000000

08001308 <API_draw_text>:


int API_draw_text(uint16_t x, uint16_t y, uint8_t kleur, char* tekst, char* fontnaam,uint8_t fontgrootte,char* fontstijl)
{
 8001308:	b590      	push	{r4, r7, lr}
 800130a:	b08d      	sub	sp, #52	; 0x34
 800130c:	af04      	add	r7, sp, #16
 800130e:	607b      	str	r3, [r7, #4]
 8001310:	4603      	mov	r3, r0
 8001312:	81fb      	strh	r3, [r7, #14]
 8001314:	460b      	mov	r3, r1
 8001316:	81bb      	strh	r3, [r7, #12]
 8001318:	4613      	mov	r3, r2
 800131a:	72fb      	strb	r3, [r7, #11]
	uint8_t i;
	uint16_t xd = x;
 800131c:	89fb      	ldrh	r3, [r7, #14]
 800131e:	83bb      	strh	r3, [r7, #28]
	uint16_t yd = y;
 8001320:	89bb      	ldrh	r3, [r7, #12]
 8001322:	837b      	strh	r3, [r7, #26]
	uint16_t* cord_p;
	unsigned char letter_style;
	if(strcmp(fontnaam, "arial")  == 0)
 8001324:	4952      	ldr	r1, [pc, #328]	; (8001470 <API_draw_text+0x168>)
 8001326:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001328:	f7fe ff52 	bl	80001d0 <strcmp>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d102      	bne.n	8001338 <API_draw_text+0x30>
	{
		letter_style = ARIAL;
 8001332:	2301      	movs	r3, #1
 8001334:	74fb      	strb	r3, [r7, #19]
 8001336:	e00e      	b.n	8001356 <API_draw_text+0x4e>
	}
	else if(strcmp(fontnaam, "consolas")  == 0)
 8001338:	494e      	ldr	r1, [pc, #312]	; (8001474 <API_draw_text+0x16c>)
 800133a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800133c:	f7fe ff48 	bl	80001d0 <strcmp>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d102      	bne.n	800134c <API_draw_text+0x44>
	{
		letter_style = CONSOLAS;
 8001346:	2302      	movs	r3, #2
 8001348:	74fb      	strb	r3, [r7, #19]
 800134a:	e004      	b.n	8001356 <API_draw_text+0x4e>
	}
	else
	{
		API_err_handler(UNKNOWN_FONT);
 800134c:	2008      	movs	r0, #8
 800134e:	f000 fdad 	bl	8001eac <API_err_handler>
		return 0;
 8001352:	2300      	movs	r3, #0
 8001354:	e088      	b.n	8001468 <API_draw_text+0x160>
	}
	for(i = 0; tekst[i] != '\0'; i++)
 8001356:	2300      	movs	r3, #0
 8001358:	77fb      	strb	r3, [r7, #31]
 800135a:	e07d      	b.n	8001458 <API_draw_text+0x150>
	{
		if(tekst[i] < ASCII_START ||tekst[i] > 127)
 800135c:	7ffb      	ldrb	r3, [r7, #31]
 800135e:	687a      	ldr	r2, [r7, #4]
 8001360:	4413      	add	r3, r2
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	2b1f      	cmp	r3, #31
 8001366:	d906      	bls.n	8001376 <API_draw_text+0x6e>
 8001368:	7ffb      	ldrb	r3, [r7, #31]
 800136a:	687a      	ldr	r2, [r7, #4]
 800136c:	4413      	add	r3, r2
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	b25b      	sxtb	r3, r3
 8001372:	2b00      	cmp	r3, #0
 8001374:	da04      	bge.n	8001380 <API_draw_text+0x78>
		{
			API_err_handler(NOT_VALID_CHAR);
 8001376:	2010      	movs	r0, #16
 8001378:	f000 fd98 	bl	8001eac <API_err_handler>
			return 0;
 800137c:	2300      	movs	r3, #0
 800137e:	e073      	b.n	8001468 <API_draw_text+0x160>
		}
		switch(fontstijl[0])
 8001380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	2b76      	cmp	r3, #118	; 0x76
 8001386:	d023      	beq.n	80013d0 <API_draw_text+0xc8>
 8001388:	2b76      	cmp	r3, #118	; 0x76
 800138a:	dc5d      	bgt.n	8001448 <API_draw_text+0x140>
 800138c:	2b63      	cmp	r3, #99	; 0x63
 800138e:	d03d      	beq.n	800140c <API_draw_text+0x104>
 8001390:	2b6e      	cmp	r3, #110	; 0x6e
 8001392:	d159      	bne.n	8001448 <API_draw_text+0x140>
		{
		case 'n':
			cord_p = draw_normal_letter(tekst[i], letter_style, xd, yd, fontgrootte, kleur, cord_p);
 8001394:	7ffb      	ldrb	r3, [r7, #31]
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	4413      	add	r3, r2
 800139a:	7818      	ldrb	r0, [r3, #0]
 800139c:	8b7c      	ldrh	r4, [r7, #26]
 800139e:	8bba      	ldrh	r2, [r7, #28]
 80013a0:	7cf9      	ldrb	r1, [r7, #19]
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	9302      	str	r3, [sp, #8]
 80013a6:	7afb      	ldrb	r3, [r7, #11]
 80013a8:	9301      	str	r3, [sp, #4]
 80013aa:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80013ae:	9300      	str	r3, [sp, #0]
 80013b0:	4623      	mov	r3, r4
 80013b2:	f000 f861 	bl	8001478 <draw_normal_letter>
 80013b6:	6178      	str	r0, [r7, #20]
			if(cord_p == 0)
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d101      	bne.n	80013c2 <API_draw_text+0xba>
				return 0;
 80013be:	2300      	movs	r3, #0
 80013c0:	e052      	b.n	8001468 <API_draw_text+0x160>
			xd = cord_p[0];
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	881b      	ldrh	r3, [r3, #0]
 80013c6:	83bb      	strh	r3, [r7, #28]
			yd = cord_p[1];
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	885b      	ldrh	r3, [r3, #2]
 80013cc:	837b      	strh	r3, [r7, #26]
			break;
 80013ce:	e040      	b.n	8001452 <API_draw_text+0x14a>
		case 'v':
			cord_p = draw_fat_letter(tekst[i], letter_style, xd, yd, fontgrootte, kleur, cord_p);
 80013d0:	7ffb      	ldrb	r3, [r7, #31]
 80013d2:	687a      	ldr	r2, [r7, #4]
 80013d4:	4413      	add	r3, r2
 80013d6:	7818      	ldrb	r0, [r3, #0]
 80013d8:	8b7c      	ldrh	r4, [r7, #26]
 80013da:	8bba      	ldrh	r2, [r7, #28]
 80013dc:	7cf9      	ldrb	r1, [r7, #19]
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	9302      	str	r3, [sp, #8]
 80013e2:	7afb      	ldrb	r3, [r7, #11]
 80013e4:	9301      	str	r3, [sp, #4]
 80013e6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80013ea:	9300      	str	r3, [sp, #0]
 80013ec:	4623      	mov	r3, r4
 80013ee:	f000 fa5d 	bl	80018ac <draw_fat_letter>
 80013f2:	6178      	str	r0, [r7, #20]
			if(cord_p == 0)
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d101      	bne.n	80013fe <API_draw_text+0xf6>
				return 0;
 80013fa:	2300      	movs	r3, #0
 80013fc:	e034      	b.n	8001468 <API_draw_text+0x160>
			xd = cord_p[0];
 80013fe:	697b      	ldr	r3, [r7, #20]
 8001400:	881b      	ldrh	r3, [r3, #0]
 8001402:	83bb      	strh	r3, [r7, #28]
			yd = cord_p[1];
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	885b      	ldrh	r3, [r3, #2]
 8001408:	837b      	strh	r3, [r7, #26]
			break;
 800140a:	e022      	b.n	8001452 <API_draw_text+0x14a>
		case 'c':
			cord_p = draw_cursive_letter(tekst[i], letter_style, xd, yd, fontgrootte, kleur, cord_p);
 800140c:	7ffb      	ldrb	r3, [r7, #31]
 800140e:	687a      	ldr	r2, [r7, #4]
 8001410:	4413      	add	r3, r2
 8001412:	7818      	ldrb	r0, [r3, #0]
 8001414:	8b7c      	ldrh	r4, [r7, #26]
 8001416:	8bba      	ldrh	r2, [r7, #28]
 8001418:	7cf9      	ldrb	r1, [r7, #19]
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	9302      	str	r3, [sp, #8]
 800141e:	7afb      	ldrb	r3, [r7, #11]
 8001420:	9301      	str	r3, [sp, #4]
 8001422:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001426:	9300      	str	r3, [sp, #0]
 8001428:	4623      	mov	r3, r4
 800142a:	f000 f929 	bl	8001680 <draw_cursive_letter>
 800142e:	6178      	str	r0, [r7, #20]
			if(cord_p == 0)
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d101      	bne.n	800143a <API_draw_text+0x132>
				return 0;
 8001436:	2300      	movs	r3, #0
 8001438:	e016      	b.n	8001468 <API_draw_text+0x160>
			xd = cord_p[0];
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	881b      	ldrh	r3, [r3, #0]
 800143e:	83bb      	strh	r3, [r7, #28]
			yd = cord_p[1];
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	885b      	ldrh	r3, [r3, #2]
 8001444:	837b      	strh	r3, [r7, #26]
			break;
 8001446:	e004      	b.n	8001452 <API_draw_text+0x14a>
		default:
			API_err_handler(UNKNOWN_FONT_STYLE);
 8001448:	200a      	movs	r0, #10
 800144a:	f000 fd2f 	bl	8001eac <API_err_handler>
			return 0;
 800144e:	2300      	movs	r3, #0
 8001450:	e00a      	b.n	8001468 <API_draw_text+0x160>
	for(i = 0; tekst[i] != '\0'; i++)
 8001452:	7ffb      	ldrb	r3, [r7, #31]
 8001454:	3301      	adds	r3, #1
 8001456:	77fb      	strb	r3, [r7, #31]
 8001458:	7ffb      	ldrb	r3, [r7, #31]
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	4413      	add	r3, r2
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b00      	cmp	r3, #0
 8001462:	f47f af7b 	bne.w	800135c <API_draw_text+0x54>
			break;
		}
	}
	return 0;
 8001466:	2300      	movs	r3, #0
}
 8001468:	4618      	mov	r0, r3
 800146a:	3724      	adds	r7, #36	; 0x24
 800146c:	46bd      	mov	sp, r7
 800146e:	bd90      	pop	{r4, r7, pc}
 8001470:	0800c320 	.word	0x0800c320
 8001474:	0800c328 	.word	0x0800c328

08001478 <draw_normal_letter>:

uint16_t * draw_normal_letter(unsigned char letter, unsigned char letter_type, uint16_t xd, uint16_t yd,uint8_t fontgrootte, uint8_t kleur, uint16_t* cord_p)
{
 8001478:	b590      	push	{r4, r7, lr}
 800147a:	b08d      	sub	sp, #52	; 0x34
 800147c:	af00      	add	r7, sp, #0
 800147e:	4604      	mov	r4, r0
 8001480:	4608      	mov	r0, r1
 8001482:	4611      	mov	r1, r2
 8001484:	461a      	mov	r2, r3
 8001486:	4623      	mov	r3, r4
 8001488:	71fb      	strb	r3, [r7, #7]
 800148a:	4603      	mov	r3, r0
 800148c:	71bb      	strb	r3, [r7, #6]
 800148e:	460b      	mov	r3, r1
 8001490:	80bb      	strh	r3, [r7, #4]
 8001492:	4613      	mov	r3, r2
 8001494:	807b      	strh	r3, [r7, #2]
    uint16_t end_cords[2];
    uint16_t begin_x = xd;
 8001496:	88bb      	ldrh	r3, [r7, #4]
 8001498:	85fb      	strh	r3, [r7, #46]	; 0x2e
    int y_counter;
    int width;
    const uint8_t* glyph;
    int start_letter;
	uint8_t bitmap_height;
	if(letter_type == ARIAL)
 800149a:	79bb      	ldrb	r3, [r7, #6]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d134      	bne.n	800150a <draw_normal_letter+0x92>
	{
		if(fontgrootte == SIZE_1)
 80014a0:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80014a4:	2b01      	cmp	r3, #1
 80014a6:	d113      	bne.n	80014d0 <draw_normal_letter+0x58>
		{
			start_letter= arial_24_glyph_dsc[letter-ASCII_START][1];
 80014a8:	79fb      	ldrb	r3, [r7, #7]
 80014aa:	3b20      	subs	r3, #32
 80014ac:	4a6c      	ldr	r2, [pc, #432]	; (8001660 <draw_normal_letter+0x1e8>)
 80014ae:	00db      	lsls	r3, r3, #3
 80014b0:	4413      	add	r3, r2
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	613b      	str	r3, [r7, #16]
			glyph = &arial_24_glyph_bitmap[start_letter];
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	4a6a      	ldr	r2, [pc, #424]	; (8001664 <draw_normal_letter+0x1ec>)
 80014ba:	4413      	add	r3, r2
 80014bc:	61fb      	str	r3, [r7, #28]
			width = arial_24_glyph_dsc[letter-ASCII_START][0];
 80014be:	79fb      	ldrb	r3, [r7, #7]
 80014c0:	3b20      	subs	r3, #32
 80014c2:	4a67      	ldr	r2, [pc, #412]	; (8001660 <draw_normal_letter+0x1e8>)
 80014c4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80014c8:	623b      	str	r3, [r7, #32]
			bitmap_height = LETTER_SIZE_1_HEIGHT;
 80014ca:	2318      	movs	r3, #24
 80014cc:	76fb      	strb	r3, [r7, #27]
 80014ce:	e054      	b.n	800157a <draw_normal_letter+0x102>
		}
		else if(fontgrootte == SIZE_2)
 80014d0:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	d113      	bne.n	8001500 <draw_normal_letter+0x88>
		{
			start_letter= arial_glyph_dsc[letter-32][1];
 80014d8:	79fb      	ldrb	r3, [r7, #7]
 80014da:	3b20      	subs	r3, #32
 80014dc:	4a62      	ldr	r2, [pc, #392]	; (8001668 <draw_normal_letter+0x1f0>)
 80014de:	00db      	lsls	r3, r3, #3
 80014e0:	4413      	add	r3, r2
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	613b      	str	r3, [r7, #16]
			glyph = &arial_glyph_bitmap[start_letter];
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	4a60      	ldr	r2, [pc, #384]	; (800166c <draw_normal_letter+0x1f4>)
 80014ea:	4413      	add	r3, r2
 80014ec:	61fb      	str	r3, [r7, #28]
			width = arial_glyph_dsc[letter-32][0];
 80014ee:	79fb      	ldrb	r3, [r7, #7]
 80014f0:	3b20      	subs	r3, #32
 80014f2:	4a5d      	ldr	r2, [pc, #372]	; (8001668 <draw_normal_letter+0x1f0>)
 80014f4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80014f8:	623b      	str	r3, [r7, #32]
			bitmap_height = LETTER_SIZE_2_HEIGHT;
 80014fa:	2330      	movs	r3, #48	; 0x30
 80014fc:	76fb      	strb	r3, [r7, #27]
 80014fe:	e03c      	b.n	800157a <draw_normal_letter+0x102>
		}
		else
		{
			API_err_handler(UNKNOWN_FONT_SIZE);
 8001500:	2009      	movs	r0, #9
 8001502:	f000 fcd3 	bl	8001eac <API_err_handler>
			return 0;
 8001506:	2300      	movs	r3, #0
 8001508:	e0a5      	b.n	8001656 <draw_normal_letter+0x1de>
		}
	}
	else if(letter_type == CONSOLAS)
 800150a:	79bb      	ldrb	r3, [r7, #6]
 800150c:	2b02      	cmp	r3, #2
 800150e:	d134      	bne.n	800157a <draw_normal_letter+0x102>
	{
		if(fontgrootte == SIZE_1)
 8001510:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001514:	2b01      	cmp	r3, #1
 8001516:	d113      	bne.n	8001540 <draw_normal_letter+0xc8>
		{
			start_letter= consolas_24_glyph_dsc[letter-32][1];
 8001518:	79fb      	ldrb	r3, [r7, #7]
 800151a:	3b20      	subs	r3, #32
 800151c:	4a54      	ldr	r2, [pc, #336]	; (8001670 <draw_normal_letter+0x1f8>)
 800151e:	00db      	lsls	r3, r3, #3
 8001520:	4413      	add	r3, r2
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	613b      	str	r3, [r7, #16]
			glyph = &consolas_24_glyph_bitmap[start_letter];
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	4a52      	ldr	r2, [pc, #328]	; (8001674 <draw_normal_letter+0x1fc>)
 800152a:	4413      	add	r3, r2
 800152c:	61fb      	str	r3, [r7, #28]
			width = consolas_24_glyph_dsc[letter-32][0];
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	3b20      	subs	r3, #32
 8001532:	4a4f      	ldr	r2, [pc, #316]	; (8001670 <draw_normal_letter+0x1f8>)
 8001534:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001538:	623b      	str	r3, [r7, #32]
			bitmap_height = LETTER_SIZE_1_HEIGHT;
 800153a:	2318      	movs	r3, #24
 800153c:	76fb      	strb	r3, [r7, #27]
 800153e:	e01c      	b.n	800157a <draw_normal_letter+0x102>
		}
		else if(fontgrootte == SIZE_2)
 8001540:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001544:	2b02      	cmp	r3, #2
 8001546:	d113      	bne.n	8001570 <draw_normal_letter+0xf8>
		{
			start_letter= consolas_glyph_dsc[letter-32][1];
 8001548:	79fb      	ldrb	r3, [r7, #7]
 800154a:	3b20      	subs	r3, #32
 800154c:	4a4a      	ldr	r2, [pc, #296]	; (8001678 <draw_normal_letter+0x200>)
 800154e:	00db      	lsls	r3, r3, #3
 8001550:	4413      	add	r3, r2
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	613b      	str	r3, [r7, #16]
			glyph = &consolas_glyph_bitmap[start_letter];
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	4a48      	ldr	r2, [pc, #288]	; (800167c <draw_normal_letter+0x204>)
 800155a:	4413      	add	r3, r2
 800155c:	61fb      	str	r3, [r7, #28]
			width = consolas_glyph_dsc[letter-32][0];
 800155e:	79fb      	ldrb	r3, [r7, #7]
 8001560:	3b20      	subs	r3, #32
 8001562:	4a45      	ldr	r2, [pc, #276]	; (8001678 <draw_normal_letter+0x200>)
 8001564:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001568:	623b      	str	r3, [r7, #32]
			bitmap_height = LETTER_SIZE_2_HEIGHT;
 800156a:	2330      	movs	r3, #48	; 0x30
 800156c:	76fb      	strb	r3, [r7, #27]
 800156e:	e004      	b.n	800157a <draw_normal_letter+0x102>
		}
		else
		{
			API_err_handler(UNKNOWN_FONT_SIZE);
 8001570:	2009      	movs	r0, #9
 8001572:	f000 fc9b 	bl	8001eac <API_err_handler>
			return 0;
 8001576:	2300      	movs	r3, #0
 8001578:	e06d      	b.n	8001656 <draw_normal_letter+0x1de>
		}
	}
	if(xd+width >= VGA_DISPLAY_X)
 800157a:	88ba      	ldrh	r2, [r7, #4]
 800157c:	6a3b      	ldr	r3, [r7, #32]
 800157e:	4413      	add	r3, r2
 8001580:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001584:	db06      	blt.n	8001594 <draw_normal_letter+0x11c>
	{
		yd+=bitmap_height;
 8001586:	7efb      	ldrb	r3, [r7, #27]
 8001588:	b29a      	uxth	r2, r3
 800158a:	887b      	ldrh	r3, [r7, #2]
 800158c:	4413      	add	r3, r2
 800158e:	807b      	strh	r3, [r7, #2]
		begin_x=5;//sets x value to the left +5 pixels
 8001590:	2305      	movs	r3, #5
 8001592:	85fb      	strh	r3, [r7, #46]	; 0x2e
	}
	if(yd >= VGA_DISPLAY_Y)
 8001594:	887b      	ldrh	r3, [r7, #2]
 8001596:	2bef      	cmp	r3, #239	; 0xef
 8001598:	d904      	bls.n	80015a4 <draw_normal_letter+0x12c>
	{
		API_err_handler(Y_TO_HIGH);
 800159a:	200c      	movs	r0, #12
 800159c:	f000 fc86 	bl	8001eac <API_err_handler>
		return 0;
 80015a0:	2300      	movs	r3, #0
 80015a2:	e058      	b.n	8001656 <draw_normal_letter+0x1de>
	}
    if(width%8)
 80015a4:	6a3b      	ldr	r3, [r7, #32]
 80015a6:	f003 0307 	and.w	r3, r3, #7
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d002      	beq.n	80015b4 <draw_normal_letter+0x13c>
    	width += 8;
 80015ae:	6a3b      	ldr	r3, [r7, #32]
 80015b0:	3308      	adds	r3, #8
 80015b2:	623b      	str	r3, [r7, #32]
    width = (width/8);
 80015b4:	6a3b      	ldr	r3, [r7, #32]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	da00      	bge.n	80015bc <draw_normal_letter+0x144>
 80015ba:	3307      	adds	r3, #7
 80015bc:	10db      	asrs	r3, r3, #3
 80015be:	623b      	str	r3, [r7, #32]


    for (y_counter = 0; y_counter < bitmap_height; y_counter++) //goes trough every vertical layer of the bitmap
 80015c0:	2300      	movs	r3, #0
 80015c2:	627b      	str	r3, [r7, #36]	; 0x24
 80015c4:	e037      	b.n	8001636 <draw_normal_letter+0x1be>
    {
        xd = begin_x;
 80015c6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80015c8:	80bb      	strh	r3, [r7, #4]
        for (x_counter = 0; x_counter < width; x_counter++) //goes trough every horizontal layer of the bitmap
 80015ca:	2300      	movs	r3, #0
 80015cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80015ce:	e028      	b.n	8001622 <draw_normal_letter+0x1aa>
        {
        	for (int i = 7; i >= 0; i--)
 80015d0:	2307      	movs	r3, #7
 80015d2:	617b      	str	r3, [r7, #20]
 80015d4:	e01f      	b.n	8001616 <draw_normal_letter+0x19e>
        	{
				if ((glyph[((y_counter+1)*width)+x_counter] >> i) & 1)
 80015d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d8:	3301      	adds	r3, #1
 80015da:	6a3a      	ldr	r2, [r7, #32]
 80015dc:	fb03 f202 	mul.w	r2, r3, r2
 80015e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015e2:	4413      	add	r3, r2
 80015e4:	461a      	mov	r2, r3
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	4413      	add	r3, r2
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	461a      	mov	r2, r3
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	fa42 f303 	asr.w	r3, r2, r3
 80015f4:	f003 0301 	and.w	r3, r3, #1
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d006      	beq.n	800160a <draw_normal_letter+0x192>
					UB_VGA_SetPixel(xd, yd, kleur);
 80015fc:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 8001600:	8879      	ldrh	r1, [r7, #2]
 8001602:	88bb      	ldrh	r3, [r7, #4]
 8001604:	4618      	mov	r0, r3
 8001606:	f001 ffaf 	bl	8003568 <UB_VGA_SetPixel>
				xd++;
 800160a:	88bb      	ldrh	r3, [r7, #4]
 800160c:	3301      	adds	r3, #1
 800160e:	80bb      	strh	r3, [r7, #4]
        	for (int i = 7; i >= 0; i--)
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	3b01      	subs	r3, #1
 8001614:	617b      	str	r3, [r7, #20]
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	2b00      	cmp	r3, #0
 800161a:	dadc      	bge.n	80015d6 <draw_normal_letter+0x15e>
        for (x_counter = 0; x_counter < width; x_counter++) //goes trough every horizontal layer of the bitmap
 800161c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800161e:	3301      	adds	r3, #1
 8001620:	62bb      	str	r3, [r7, #40]	; 0x28
 8001622:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001624:	6a3b      	ldr	r3, [r7, #32]
 8001626:	429a      	cmp	r2, r3
 8001628:	dbd2      	blt.n	80015d0 <draw_normal_letter+0x158>
        	}
        }
        yd++;
 800162a:	887b      	ldrh	r3, [r7, #2]
 800162c:	3301      	adds	r3, #1
 800162e:	807b      	strh	r3, [r7, #2]
    for (y_counter = 0; y_counter < bitmap_height; y_counter++) //goes trough every vertical layer of the bitmap
 8001630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001632:	3301      	adds	r3, #1
 8001634:	627b      	str	r3, [r7, #36]	; 0x24
 8001636:	7efb      	ldrb	r3, [r7, #27]
 8001638:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800163a:	429a      	cmp	r2, r3
 800163c:	dbc3      	blt.n	80015c6 <draw_normal_letter+0x14e>
    }
    end_cords[0] = xd;
 800163e:	88bb      	ldrh	r3, [r7, #4]
 8001640:	81bb      	strh	r3, [r7, #12]
    end_cords[1] = yd-bitmap_height;
 8001642:	7efb      	ldrb	r3, [r7, #27]
 8001644:	b29b      	uxth	r3, r3
 8001646:	887a      	ldrh	r2, [r7, #2]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	b29b      	uxth	r3, r3
 800164c:	81fb      	strh	r3, [r7, #14]
    cord_p = end_cords;
 800164e:	f107 030c 	add.w	r3, r7, #12
 8001652:	64bb      	str	r3, [r7, #72]	; 0x48
    return cord_p;
 8001654:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001656:	4618      	mov	r0, r3
 8001658:	3734      	adds	r7, #52	; 0x34
 800165a:	46bd      	mov	sp, r7
 800165c:	bd90      	pop	{r4, r7, pc}
 800165e:	bf00      	nop
 8001660:	08010d90 	.word	0x08010d90
 8001664:	0800fe18 	.word	0x0800fe18
 8001668:	0800fb20 	.word	0x0800fb20
 800166c:	0800c7c0 	.word	0x0800c7c0
 8001670:	080157d0 	.word	0x080157d0
 8001674:	08014780 	.word	0x08014780
 8001678:	08014480 	.word	0x08014480
 800167c:	08011090 	.word	0x08011090

08001680 <draw_cursive_letter>:

uint16_t * draw_cursive_letter(unsigned char letter, unsigned char letter_type, uint16_t xd, uint16_t yd,uint8_t fontgrootte, uint8_t kleur, uint16_t* cord_p)
{
 8001680:	b590      	push	{r4, r7, lr}
 8001682:	b08d      	sub	sp, #52	; 0x34
 8001684:	af00      	add	r7, sp, #0
 8001686:	4604      	mov	r4, r0
 8001688:	4608      	mov	r0, r1
 800168a:	4611      	mov	r1, r2
 800168c:	461a      	mov	r2, r3
 800168e:	4623      	mov	r3, r4
 8001690:	71fb      	strb	r3, [r7, #7]
 8001692:	4603      	mov	r3, r0
 8001694:	71bb      	strb	r3, [r7, #6]
 8001696:	460b      	mov	r3, r1
 8001698:	80bb      	strh	r3, [r7, #4]
 800169a:	4613      	mov	r3, r2
 800169c:	807b      	strh	r3, [r7, #2]
	uint16_t end_cords[2];
	uint16_t begin_x = xd;
 800169e:	88bb      	ldrh	r3, [r7, #4]
 80016a0:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int width;
	const uint8_t* glyph;
	int start_letter;
	int angle;
	uint8_t bitmap_height;
	if(letter_type == ARIAL)
 80016a2:	79bb      	ldrb	r3, [r7, #6]
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	d134      	bne.n	8001712 <draw_cursive_letter+0x92>
	{
		if(fontgrootte == SIZE_1)
 80016a8:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d113      	bne.n	80016d8 <draw_cursive_letter+0x58>
		{
			start_letter= arial_24_glyph_dsc[letter-32][1];
 80016b0:	79fb      	ldrb	r3, [r7, #7]
 80016b2:	3b20      	subs	r3, #32
 80016b4:	4a75      	ldr	r2, [pc, #468]	; (800188c <draw_cursive_letter+0x20c>)
 80016b6:	00db      	lsls	r3, r3, #3
 80016b8:	4413      	add	r3, r2
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	60fb      	str	r3, [r7, #12]
			glyph = &arial_24_glyph_bitmap[start_letter];
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	4a73      	ldr	r2, [pc, #460]	; (8001890 <draw_cursive_letter+0x210>)
 80016c2:	4413      	add	r3, r2
 80016c4:	61fb      	str	r3, [r7, #28]
			width = arial_24_glyph_dsc[letter-32][0];
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	3b20      	subs	r3, #32
 80016ca:	4a70      	ldr	r2, [pc, #448]	; (800188c <draw_cursive_letter+0x20c>)
 80016cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80016d0:	623b      	str	r3, [r7, #32]
			bitmap_height = LETTER_SIZE_1_HEIGHT;
 80016d2:	2318      	movs	r3, #24
 80016d4:	75fb      	strb	r3, [r7, #23]
 80016d6:	e054      	b.n	8001782 <draw_cursive_letter+0x102>
		}
		else if(fontgrootte == SIZE_2)
 80016d8:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d113      	bne.n	8001708 <draw_cursive_letter+0x88>
		{
			start_letter= arial_glyph_dsc[letter-32][1];
 80016e0:	79fb      	ldrb	r3, [r7, #7]
 80016e2:	3b20      	subs	r3, #32
 80016e4:	4a6b      	ldr	r2, [pc, #428]	; (8001894 <draw_cursive_letter+0x214>)
 80016e6:	00db      	lsls	r3, r3, #3
 80016e8:	4413      	add	r3, r2
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	60fb      	str	r3, [r7, #12]
			glyph = &arial_glyph_bitmap[start_letter];
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	4a69      	ldr	r2, [pc, #420]	; (8001898 <draw_cursive_letter+0x218>)
 80016f2:	4413      	add	r3, r2
 80016f4:	61fb      	str	r3, [r7, #28]
			width = arial_glyph_dsc[letter-32][0];
 80016f6:	79fb      	ldrb	r3, [r7, #7]
 80016f8:	3b20      	subs	r3, #32
 80016fa:	4a66      	ldr	r2, [pc, #408]	; (8001894 <draw_cursive_letter+0x214>)
 80016fc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001700:	623b      	str	r3, [r7, #32]
			bitmap_height = LETTER_SIZE_2_HEIGHT;
 8001702:	2330      	movs	r3, #48	; 0x30
 8001704:	75fb      	strb	r3, [r7, #23]
 8001706:	e03c      	b.n	8001782 <draw_cursive_letter+0x102>
		}
		else
		{
			API_err_handler(UNKNOWN_FONT_SIZE);
 8001708:	2009      	movs	r0, #9
 800170a:	f000 fbcf 	bl	8001eac <API_err_handler>
			return 0;
 800170e:	2300      	movs	r3, #0
 8001710:	e0b8      	b.n	8001884 <draw_cursive_letter+0x204>
		}
	}
	else if(letter_type == CONSOLAS)
 8001712:	79bb      	ldrb	r3, [r7, #6]
 8001714:	2b02      	cmp	r3, #2
 8001716:	d134      	bne.n	8001782 <draw_cursive_letter+0x102>
	{
		if(fontgrootte == SIZE_1)
 8001718:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800171c:	2b01      	cmp	r3, #1
 800171e:	d113      	bne.n	8001748 <draw_cursive_letter+0xc8>
		{
			start_letter= consolas_24_glyph_dsc[letter-32][1];
 8001720:	79fb      	ldrb	r3, [r7, #7]
 8001722:	3b20      	subs	r3, #32
 8001724:	4a5d      	ldr	r2, [pc, #372]	; (800189c <draw_cursive_letter+0x21c>)
 8001726:	00db      	lsls	r3, r3, #3
 8001728:	4413      	add	r3, r2
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	60fb      	str	r3, [r7, #12]
			glyph = &consolas_24_glyph_bitmap[start_letter];
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	4a5b      	ldr	r2, [pc, #364]	; (80018a0 <draw_cursive_letter+0x220>)
 8001732:	4413      	add	r3, r2
 8001734:	61fb      	str	r3, [r7, #28]
			width = consolas_24_glyph_dsc[letter-32][0];
 8001736:	79fb      	ldrb	r3, [r7, #7]
 8001738:	3b20      	subs	r3, #32
 800173a:	4a58      	ldr	r2, [pc, #352]	; (800189c <draw_cursive_letter+0x21c>)
 800173c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001740:	623b      	str	r3, [r7, #32]
			bitmap_height = LETTER_SIZE_1_HEIGHT;
 8001742:	2318      	movs	r3, #24
 8001744:	75fb      	strb	r3, [r7, #23]
 8001746:	e01c      	b.n	8001782 <draw_cursive_letter+0x102>
		}
		else if(fontgrootte == SIZE_2)
 8001748:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800174c:	2b02      	cmp	r3, #2
 800174e:	d113      	bne.n	8001778 <draw_cursive_letter+0xf8>
		{
			start_letter= consolas_glyph_dsc[letter-32][1];
 8001750:	79fb      	ldrb	r3, [r7, #7]
 8001752:	3b20      	subs	r3, #32
 8001754:	4a53      	ldr	r2, [pc, #332]	; (80018a4 <draw_cursive_letter+0x224>)
 8001756:	00db      	lsls	r3, r3, #3
 8001758:	4413      	add	r3, r2
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	60fb      	str	r3, [r7, #12]
			glyph = &consolas_glyph_bitmap[start_letter];
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	4a51      	ldr	r2, [pc, #324]	; (80018a8 <draw_cursive_letter+0x228>)
 8001762:	4413      	add	r3, r2
 8001764:	61fb      	str	r3, [r7, #28]
			width = consolas_glyph_dsc[letter-32][0];
 8001766:	79fb      	ldrb	r3, [r7, #7]
 8001768:	3b20      	subs	r3, #32
 800176a:	4a4e      	ldr	r2, [pc, #312]	; (80018a4 <draw_cursive_letter+0x224>)
 800176c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001770:	623b      	str	r3, [r7, #32]
			bitmap_height = LETTER_SIZE_2_HEIGHT;
 8001772:	2330      	movs	r3, #48	; 0x30
 8001774:	75fb      	strb	r3, [r7, #23]
 8001776:	e004      	b.n	8001782 <draw_cursive_letter+0x102>
		}
		else
		{
			API_err_handler(UNKNOWN_FONT_SIZE);
 8001778:	2009      	movs	r0, #9
 800177a:	f000 fb97 	bl	8001eac <API_err_handler>
			return 0;
 800177e:	2300      	movs	r3, #0
 8001780:	e080      	b.n	8001884 <draw_cursive_letter+0x204>
		}
	}
	if(xd+width*2 >= VGA_DISPLAY_X)
 8001782:	88ba      	ldrh	r2, [r7, #4]
 8001784:	6a3b      	ldr	r3, [r7, #32]
 8001786:	005b      	lsls	r3, r3, #1
 8001788:	4413      	add	r3, r2
 800178a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800178e:	db06      	blt.n	800179e <draw_cursive_letter+0x11e>
	{
		yd+=bitmap_height;
 8001790:	7dfb      	ldrb	r3, [r7, #23]
 8001792:	b29a      	uxth	r2, r3
 8001794:	887b      	ldrh	r3, [r7, #2]
 8001796:	4413      	add	r3, r2
 8001798:	807b      	strh	r3, [r7, #2]
		begin_x=5;//sets x value to the left +5 pixels
 800179a:	2305      	movs	r3, #5
 800179c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	}
	if(yd >= VGA_DISPLAY_Y)
 800179e:	887b      	ldrh	r3, [r7, #2]
 80017a0:	2bef      	cmp	r3, #239	; 0xef
 80017a2:	d904      	bls.n	80017ae <draw_cursive_letter+0x12e>
	{
		API_err_handler(Y_TO_HIGH);
 80017a4:	200c      	movs	r0, #12
 80017a6:	f000 fb81 	bl	8001eac <API_err_handler>
		return 0;
 80017aa:	2300      	movs	r3, #0
 80017ac:	e06a      	b.n	8001884 <draw_cursive_letter+0x204>
	}
	if(width%8)
 80017ae:	6a3b      	ldr	r3, [r7, #32]
 80017b0:	f003 0307 	and.w	r3, r3, #7
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d002      	beq.n	80017be <draw_cursive_letter+0x13e>
		width += 8;
 80017b8:	6a3b      	ldr	r3, [r7, #32]
 80017ba:	3308      	adds	r3, #8
 80017bc:	623b      	str	r3, [r7, #32]
	angle = width; //sets angle offset for cursive letter
 80017be:	6a3b      	ldr	r3, [r7, #32]
 80017c0:	61bb      	str	r3, [r7, #24]
	if(fontgrootte == SIZE_1)
 80017c2:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d104      	bne.n	80017d4 <draw_cursive_letter+0x154>
		angle = angle/2;
 80017ca:	69bb      	ldr	r3, [r7, #24]
 80017cc:	0fda      	lsrs	r2, r3, #31
 80017ce:	4413      	add	r3, r2
 80017d0:	105b      	asrs	r3, r3, #1
 80017d2:	61bb      	str	r3, [r7, #24]
	width = (width/8);
 80017d4:	6a3b      	ldr	r3, [r7, #32]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	da00      	bge.n	80017dc <draw_cursive_letter+0x15c>
 80017da:	3307      	adds	r3, #7
 80017dc:	10db      	asrs	r3, r3, #3
 80017de:	623b      	str	r3, [r7, #32]
	for(y_counter = 0; y_counter < bitmap_height; y_counter++)
 80017e0:	2300      	movs	r3, #0
 80017e2:	627b      	str	r3, [r7, #36]	; 0x24
 80017e4:	e03e      	b.n	8001864 <draw_cursive_letter+0x1e4>
	{
		xd = begin_x;
 80017e6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80017e8:	80bb      	strh	r3, [r7, #4]
		for(x_counter = 0; x_counter < width; x_counter++)
 80017ea:	2300      	movs	r3, #0
 80017ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80017ee:	e02c      	b.n	800184a <draw_cursive_letter+0x1ca>
		{
			for (int i = 7; i >= 0; i--)
 80017f0:	2307      	movs	r3, #7
 80017f2:	613b      	str	r3, [r7, #16]
 80017f4:	e023      	b.n	800183e <draw_cursive_letter+0x1be>
			{
				if ((glyph[((y_counter+1)*width)+x_counter] >> i) & 1)
 80017f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f8:	3301      	adds	r3, #1
 80017fa:	6a3a      	ldr	r2, [r7, #32]
 80017fc:	fb03 f202 	mul.w	r2, r3, r2
 8001800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001802:	4413      	add	r3, r2
 8001804:	461a      	mov	r2, r3
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	4413      	add	r3, r2
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	461a      	mov	r2, r3
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	fa42 f303 	asr.w	r3, r2, r3
 8001814:	f003 0301 	and.w	r3, r3, #1
 8001818:	2b00      	cmp	r3, #0
 800181a:	d00a      	beq.n	8001832 <draw_cursive_letter+0x1b2>
					UB_VGA_SetPixel(xd+angle, yd, kleur);
 800181c:	69bb      	ldr	r3, [r7, #24]
 800181e:	b29a      	uxth	r2, r3
 8001820:	88bb      	ldrh	r3, [r7, #4]
 8001822:	4413      	add	r3, r2
 8001824:	b29b      	uxth	r3, r3
 8001826:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 800182a:	8879      	ldrh	r1, [r7, #2]
 800182c:	4618      	mov	r0, r3
 800182e:	f001 fe9b 	bl	8003568 <UB_VGA_SetPixel>
				xd++;
 8001832:	88bb      	ldrh	r3, [r7, #4]
 8001834:	3301      	adds	r3, #1
 8001836:	80bb      	strh	r3, [r7, #4]
			for (int i = 7; i >= 0; i--)
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	3b01      	subs	r3, #1
 800183c:	613b      	str	r3, [r7, #16]
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	2b00      	cmp	r3, #0
 8001842:	dad8      	bge.n	80017f6 <draw_cursive_letter+0x176>
		for(x_counter = 0; x_counter < width; x_counter++)
 8001844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001846:	3301      	adds	r3, #1
 8001848:	62bb      	str	r3, [r7, #40]	; 0x28
 800184a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800184c:	6a3b      	ldr	r3, [r7, #32]
 800184e:	429a      	cmp	r2, r3
 8001850:	dbce      	blt.n	80017f0 <draw_cursive_letter+0x170>
			}
		}
		angle--; //decreases offset for each y layer to create an angle
 8001852:	69bb      	ldr	r3, [r7, #24]
 8001854:	3b01      	subs	r3, #1
 8001856:	61bb      	str	r3, [r7, #24]
		yd++;
 8001858:	887b      	ldrh	r3, [r7, #2]
 800185a:	3301      	adds	r3, #1
 800185c:	807b      	strh	r3, [r7, #2]
	for(y_counter = 0; y_counter < bitmap_height; y_counter++)
 800185e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001860:	3301      	adds	r3, #1
 8001862:	627b      	str	r3, [r7, #36]	; 0x24
 8001864:	7dfb      	ldrb	r3, [r7, #23]
 8001866:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001868:	429a      	cmp	r2, r3
 800186a:	dbbc      	blt.n	80017e6 <draw_cursive_letter+0x166>
	}
	end_cords[0] = xd;
 800186c:	88bb      	ldrh	r3, [r7, #4]
 800186e:	813b      	strh	r3, [r7, #8]
    end_cords[1] = yd-bitmap_height;
 8001870:	7dfb      	ldrb	r3, [r7, #23]
 8001872:	b29b      	uxth	r3, r3
 8001874:	887a      	ldrh	r2, [r7, #2]
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	b29b      	uxth	r3, r3
 800187a:	817b      	strh	r3, [r7, #10]
    cord_p = end_cords;
 800187c:	f107 0308 	add.w	r3, r7, #8
 8001880:	64bb      	str	r3, [r7, #72]	; 0x48
    return cord_p;
 8001882:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001884:	4618      	mov	r0, r3
 8001886:	3734      	adds	r7, #52	; 0x34
 8001888:	46bd      	mov	sp, r7
 800188a:	bd90      	pop	{r4, r7, pc}
 800188c:	08010d90 	.word	0x08010d90
 8001890:	0800fe18 	.word	0x0800fe18
 8001894:	0800fb20 	.word	0x0800fb20
 8001898:	0800c7c0 	.word	0x0800c7c0
 800189c:	080157d0 	.word	0x080157d0
 80018a0:	08014780 	.word	0x08014780
 80018a4:	08014480 	.word	0x08014480
 80018a8:	08011090 	.word	0x08011090

080018ac <draw_fat_letter>:


uint16_t * draw_fat_letter(unsigned char letter, unsigned char letter_type, uint16_t xd, uint16_t yd,uint8_t fontgrootte, uint8_t kleur, uint16_t* cord_p)
{
 80018ac:	b590      	push	{r4, r7, lr}
 80018ae:	b08d      	sub	sp, #52	; 0x34
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	4604      	mov	r4, r0
 80018b4:	4608      	mov	r0, r1
 80018b6:	4611      	mov	r1, r2
 80018b8:	461a      	mov	r2, r3
 80018ba:	4623      	mov	r3, r4
 80018bc:	71fb      	strb	r3, [r7, #7]
 80018be:	4603      	mov	r3, r0
 80018c0:	71bb      	strb	r3, [r7, #6]
 80018c2:	460b      	mov	r3, r1
 80018c4:	80bb      	strh	r3, [r7, #4]
 80018c6:	4613      	mov	r3, r2
 80018c8:	807b      	strh	r3, [r7, #2]
	uint16_t end_cords[2];
	uint16_t begin_x = xd;
 80018ca:	88bb      	ldrh	r3, [r7, #4]
 80018cc:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int width;
	const uint8_t* glyph;
	int start_letter;
	uint8_t bitmap_height;

	if(letter_type == ARIAL)
 80018ce:	79bb      	ldrb	r3, [r7, #6]
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d134      	bne.n	800193e <draw_fat_letter+0x92>
	{
		if(fontgrootte == SIZE_1)
 80018d4:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80018d8:	2b01      	cmp	r3, #1
 80018da:	d113      	bne.n	8001904 <draw_fat_letter+0x58>
		{
			start_letter= arial_24_glyph_dsc[letter-32][1];
 80018dc:	79fb      	ldrb	r3, [r7, #7]
 80018de:	3b20      	subs	r3, #32
 80018e0:	4a7a      	ldr	r2, [pc, #488]	; (8001acc <draw_fat_letter+0x220>)
 80018e2:	00db      	lsls	r3, r3, #3
 80018e4:	4413      	add	r3, r2
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	613b      	str	r3, [r7, #16]
			glyph = &arial_24_glyph_bitmap[start_letter];
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	4a78      	ldr	r2, [pc, #480]	; (8001ad0 <draw_fat_letter+0x224>)
 80018ee:	4413      	add	r3, r2
 80018f0:	61fb      	str	r3, [r7, #28]
			width = arial_24_glyph_dsc[letter-32][0];
 80018f2:	79fb      	ldrb	r3, [r7, #7]
 80018f4:	3b20      	subs	r3, #32
 80018f6:	4a75      	ldr	r2, [pc, #468]	; (8001acc <draw_fat_letter+0x220>)
 80018f8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80018fc:	623b      	str	r3, [r7, #32]
			bitmap_height = LETTER_SIZE_1_HEIGHT;
 80018fe:	2318      	movs	r3, #24
 8001900:	76fb      	strb	r3, [r7, #27]
 8001902:	e054      	b.n	80019ae <draw_fat_letter+0x102>
		}
		else if(fontgrootte == SIZE_2)
 8001904:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001908:	2b02      	cmp	r3, #2
 800190a:	d113      	bne.n	8001934 <draw_fat_letter+0x88>
		{
			start_letter= arial_glyph_dsc[letter-32][1];
 800190c:	79fb      	ldrb	r3, [r7, #7]
 800190e:	3b20      	subs	r3, #32
 8001910:	4a70      	ldr	r2, [pc, #448]	; (8001ad4 <draw_fat_letter+0x228>)
 8001912:	00db      	lsls	r3, r3, #3
 8001914:	4413      	add	r3, r2
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	613b      	str	r3, [r7, #16]
			glyph = &arial_glyph_bitmap[start_letter];
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	4a6e      	ldr	r2, [pc, #440]	; (8001ad8 <draw_fat_letter+0x22c>)
 800191e:	4413      	add	r3, r2
 8001920:	61fb      	str	r3, [r7, #28]
			width = arial_glyph_dsc[letter-32][0];
 8001922:	79fb      	ldrb	r3, [r7, #7]
 8001924:	3b20      	subs	r3, #32
 8001926:	4a6b      	ldr	r2, [pc, #428]	; (8001ad4 <draw_fat_letter+0x228>)
 8001928:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800192c:	623b      	str	r3, [r7, #32]
			bitmap_height = LETTER_SIZE_2_HEIGHT;
 800192e:	2330      	movs	r3, #48	; 0x30
 8001930:	76fb      	strb	r3, [r7, #27]
 8001932:	e03c      	b.n	80019ae <draw_fat_letter+0x102>
		}
		else
		{
			API_err_handler(UNKNOWN_FONT_SIZE);
 8001934:	2009      	movs	r0, #9
 8001936:	f000 fab9 	bl	8001eac <API_err_handler>
			return 0;
 800193a:	2300      	movs	r3, #0
 800193c:	e0c2      	b.n	8001ac4 <draw_fat_letter+0x218>
		}
	}
	else if(letter_type == CONSOLAS)
 800193e:	79bb      	ldrb	r3, [r7, #6]
 8001940:	2b02      	cmp	r3, #2
 8001942:	d134      	bne.n	80019ae <draw_fat_letter+0x102>
	{
		if(fontgrootte == SIZE_1)
 8001944:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001948:	2b01      	cmp	r3, #1
 800194a:	d113      	bne.n	8001974 <draw_fat_letter+0xc8>
		{
			start_letter= consolas_24_glyph_dsc[letter-32][1];
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	3b20      	subs	r3, #32
 8001950:	4a62      	ldr	r2, [pc, #392]	; (8001adc <draw_fat_letter+0x230>)
 8001952:	00db      	lsls	r3, r3, #3
 8001954:	4413      	add	r3, r2
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	613b      	str	r3, [r7, #16]
			glyph = &consolas_24_glyph_bitmap[start_letter];
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	4a60      	ldr	r2, [pc, #384]	; (8001ae0 <draw_fat_letter+0x234>)
 800195e:	4413      	add	r3, r2
 8001960:	61fb      	str	r3, [r7, #28]
			width = consolas_24_glyph_dsc[letter-32][0];
 8001962:	79fb      	ldrb	r3, [r7, #7]
 8001964:	3b20      	subs	r3, #32
 8001966:	4a5d      	ldr	r2, [pc, #372]	; (8001adc <draw_fat_letter+0x230>)
 8001968:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800196c:	623b      	str	r3, [r7, #32]
			bitmap_height = LETTER_SIZE_1_HEIGHT;
 800196e:	2318      	movs	r3, #24
 8001970:	76fb      	strb	r3, [r7, #27]
 8001972:	e01c      	b.n	80019ae <draw_fat_letter+0x102>
		}
		else if(fontgrootte == SIZE_2)
 8001974:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001978:	2b02      	cmp	r3, #2
 800197a:	d113      	bne.n	80019a4 <draw_fat_letter+0xf8>
		{
			start_letter= consolas_glyph_dsc[letter-32][1];
 800197c:	79fb      	ldrb	r3, [r7, #7]
 800197e:	3b20      	subs	r3, #32
 8001980:	4a58      	ldr	r2, [pc, #352]	; (8001ae4 <draw_fat_letter+0x238>)
 8001982:	00db      	lsls	r3, r3, #3
 8001984:	4413      	add	r3, r2
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	613b      	str	r3, [r7, #16]
			glyph = &consolas_glyph_bitmap[start_letter];
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	4a56      	ldr	r2, [pc, #344]	; (8001ae8 <draw_fat_letter+0x23c>)
 800198e:	4413      	add	r3, r2
 8001990:	61fb      	str	r3, [r7, #28]
			width = consolas_glyph_dsc[letter-32][0];
 8001992:	79fb      	ldrb	r3, [r7, #7]
 8001994:	3b20      	subs	r3, #32
 8001996:	4a53      	ldr	r2, [pc, #332]	; (8001ae4 <draw_fat_letter+0x238>)
 8001998:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800199c:	623b      	str	r3, [r7, #32]
			bitmap_height = LETTER_SIZE_2_HEIGHT;
 800199e:	2330      	movs	r3, #48	; 0x30
 80019a0:	76fb      	strb	r3, [r7, #27]
 80019a2:	e004      	b.n	80019ae <draw_fat_letter+0x102>
		}
		else
		{
			API_err_handler(UNKNOWN_FONT_SIZE);
 80019a4:	2009      	movs	r0, #9
 80019a6:	f000 fa81 	bl	8001eac <API_err_handler>
			return 0;
 80019aa:	2300      	movs	r3, #0
 80019ac:	e08a      	b.n	8001ac4 <draw_fat_letter+0x218>
		}
	}
	if(xd+width+THICKNESS >= VGA_DISPLAY_X)
 80019ae:	88ba      	ldrh	r2, [r7, #4]
 80019b0:	6a3b      	ldr	r3, [r7, #32]
 80019b2:	4413      	add	r3, r2
 80019b4:	f5b3 7f9e 	cmp.w	r3, #316	; 0x13c
 80019b8:	dd06      	ble.n	80019c8 <draw_fat_letter+0x11c>
	{
		yd+=bitmap_height;
 80019ba:	7efb      	ldrb	r3, [r7, #27]
 80019bc:	b29a      	uxth	r2, r3
 80019be:	887b      	ldrh	r3, [r7, #2]
 80019c0:	4413      	add	r3, r2
 80019c2:	807b      	strh	r3, [r7, #2]
		begin_x=5;//sets x value to the left +5 pixels
 80019c4:	2305      	movs	r3, #5
 80019c6:	85fb      	strh	r3, [r7, #46]	; 0x2e
	}
	if(yd >= VGA_DISPLAY_Y)
 80019c8:	887b      	ldrh	r3, [r7, #2]
 80019ca:	2bef      	cmp	r3, #239	; 0xef
 80019cc:	d904      	bls.n	80019d8 <draw_fat_letter+0x12c>
	{
		API_err_handler(Y_TO_HIGH);
 80019ce:	200c      	movs	r0, #12
 80019d0:	f000 fa6c 	bl	8001eac <API_err_handler>
		return 0;
 80019d4:	2300      	movs	r3, #0
 80019d6:	e075      	b.n	8001ac4 <draw_fat_letter+0x218>
	}
	if(width%8)
 80019d8:	6a3b      	ldr	r3, [r7, #32]
 80019da:	f003 0307 	and.w	r3, r3, #7
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d002      	beq.n	80019e8 <draw_fat_letter+0x13c>
		width += 8;
 80019e2:	6a3b      	ldr	r3, [r7, #32]
 80019e4:	3308      	adds	r3, #8
 80019e6:	623b      	str	r3, [r7, #32]
	width = (width/8);
 80019e8:	6a3b      	ldr	r3, [r7, #32]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	da00      	bge.n	80019f0 <draw_fat_letter+0x144>
 80019ee:	3307      	adds	r3, #7
 80019f0:	10db      	asrs	r3, r3, #3
 80019f2:	623b      	str	r3, [r7, #32]
	if(width == 0)
 80019f4:	6a3b      	ldr	r3, [r7, #32]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d102      	bne.n	8001a00 <draw_fat_letter+0x154>
		width++;
 80019fa:	6a3b      	ldr	r3, [r7, #32]
 80019fc:	3301      	adds	r3, #1
 80019fe:	623b      	str	r3, [r7, #32]

	for (y_counter = 0; y_counter < bitmap_height; y_counter++) //goes trough every vertical layer of the bitmap
 8001a00:	2300      	movs	r3, #0
 8001a02:	627b      	str	r3, [r7, #36]	; 0x24
 8001a04:	e04e      	b.n	8001aa4 <draw_fat_letter+0x1f8>
	{
		xd = begin_x;
 8001a06:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001a08:	80bb      	strh	r3, [r7, #4]
		for (x_counter = 0; x_counter < width; x_counter++) //goes trough every horizontal layer of the bitmap
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a0e:	e03f      	b.n	8001a90 <draw_fat_letter+0x1e4>
		{
			for (int i = 7; i >= 0; i--)
 8001a10:	2307      	movs	r3, #7
 8001a12:	617b      	str	r3, [r7, #20]
 8001a14:	e036      	b.n	8001a84 <draw_fat_letter+0x1d8>
			{
				if ((glyph[((y_counter+1)*width)+x_counter] >> i) & 1)
 8001a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a18:	3301      	adds	r3, #1
 8001a1a:	6a3a      	ldr	r2, [r7, #32]
 8001a1c:	fb03 f202 	mul.w	r2, r3, r2
 8001a20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a22:	4413      	add	r3, r2
 8001a24:	461a      	mov	r2, r3
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	4413      	add	r3, r2
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	fa42 f303 	asr.w	r3, r2, r3
 8001a34:	f003 0301 	and.w	r3, r3, #1
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d01d      	beq.n	8001a78 <draw_fat_letter+0x1cc>
				{
					UB_VGA_SetPixel(xd, yd, kleur);
 8001a3c:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 8001a40:	8879      	ldrh	r1, [r7, #2]
 8001a42:	88bb      	ldrh	r3, [r7, #4]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f001 fd8f 	bl	8003568 <UB_VGA_SetPixel>
					xd++;
 8001a4a:	88bb      	ldrh	r3, [r7, #4]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	80bb      	strh	r3, [r7, #4]
					UB_VGA_SetPixel(xd, yd, kleur);
 8001a50:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 8001a54:	8879      	ldrh	r1, [r7, #2]
 8001a56:	88bb      	ldrh	r3, [r7, #4]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f001 fd85 	bl	8003568 <UB_VGA_SetPixel>
					xd++;
 8001a5e:	88bb      	ldrh	r3, [r7, #4]
 8001a60:	3301      	adds	r3, #1
 8001a62:	80bb      	strh	r3, [r7, #4]
					UB_VGA_SetPixel(xd, yd, kleur);
 8001a64:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 8001a68:	8879      	ldrh	r1, [r7, #2]
 8001a6a:	88bb      	ldrh	r3, [r7, #4]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f001 fd7b 	bl	8003568 <UB_VGA_SetPixel>
					xd-=2;
 8001a72:	88bb      	ldrh	r3, [r7, #4]
 8001a74:	3b02      	subs	r3, #2
 8001a76:	80bb      	strh	r3, [r7, #4]
				}
				xd++;
 8001a78:	88bb      	ldrh	r3, [r7, #4]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	80bb      	strh	r3, [r7, #4]
			for (int i = 7; i >= 0; i--)
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	3b01      	subs	r3, #1
 8001a82:	617b      	str	r3, [r7, #20]
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	dac5      	bge.n	8001a16 <draw_fat_letter+0x16a>
		for (x_counter = 0; x_counter < width; x_counter++) //goes trough every horizontal layer of the bitmap
 8001a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a90:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a92:	6a3b      	ldr	r3, [r7, #32]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	dbbb      	blt.n	8001a10 <draw_fat_letter+0x164>
			}
		}
		yd++;
 8001a98:	887b      	ldrh	r3, [r7, #2]
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	807b      	strh	r3, [r7, #2]
	for (y_counter = 0; y_counter < bitmap_height; y_counter++) //goes trough every vertical layer of the bitmap
 8001a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	627b      	str	r3, [r7, #36]	; 0x24
 8001aa4:	7efb      	ldrb	r3, [r7, #27]
 8001aa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	dbac      	blt.n	8001a06 <draw_fat_letter+0x15a>
	}
	end_cords[0] = xd;
 8001aac:	88bb      	ldrh	r3, [r7, #4]
 8001aae:	81bb      	strh	r3, [r7, #12]
    end_cords[1] = yd-bitmap_height;
 8001ab0:	7efb      	ldrb	r3, [r7, #27]
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	887a      	ldrh	r2, [r7, #2]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	b29b      	uxth	r3, r3
 8001aba:	81fb      	strh	r3, [r7, #14]
    cord_p = end_cords;
 8001abc:	f107 030c 	add.w	r3, r7, #12
 8001ac0:	64bb      	str	r3, [r7, #72]	; 0x48
	return cord_p;
 8001ac2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3734      	adds	r7, #52	; 0x34
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd90      	pop	{r4, r7, pc}
 8001acc:	08010d90 	.word	0x08010d90
 8001ad0:	0800fe18 	.word	0x0800fe18
 8001ad4:	0800fb20 	.word	0x0800fb20
 8001ad8:	0800c7c0 	.word	0x0800c7c0
 8001adc:	080157d0 	.word	0x080157d0
 8001ae0:	08014780 	.word	0x08014780
 8001ae4:	08014480 	.word	0x08014480
 8001ae8:	08011090 	.word	0x08011090

08001aec <API_read_bitmap_SD>:
 *
 * @return Returns an error if error or returns nothing
 *
 *****************************************************************************/
int API_read_bitmap_SD(char *nr, uint16_t x_lup, uint16_t y_lup)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	f5ad 6d97 	sub.w	sp, sp, #1208	; 0x4b8
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8001af8:	f2a3 43b4 	subw	r3, r3, #1204	; 0x4b4
 8001afc:	6018      	str	r0, [r3, #0]
 8001afe:	4608      	mov	r0, r1
 8001b00:	4611      	mov	r1, r2
 8001b02:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8001b06:	f2a3 43b6 	subw	r3, r3, #1206	; 0x4b6
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	801a      	strh	r2, [r3, #0]
 8001b0e:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8001b12:	f5a3 6397 	sub.w	r3, r3, #1208	; 0x4b8
 8001b16:	460a      	mov	r2, r1
 8001b18:	801a      	strh	r2, [r3, #0]

	// Fatfs variables
	FATFS FatFs;
    FIL fil; 		//File handle
    FRESULT fres; 	//Result after operations
    UINT SizeofBuffer = 30;
 8001b1a:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8001b1e:	f5a3 6391 	sub.w	r3, r3, #1160	; 0x488
 8001b22:	221e      	movs	r2, #30
 8001b24:	601a      	str	r2, [r3, #0]

    //Reading buffer
    uint k = 0; // kijken welk variable we zijn
 8001b26:	2300      	movs	r3, #0
 8001b28:	f8c7 34b4 	str.w	r3, [r7, #1204]	; 0x4b4

    //Position vga
    uint16_t xp,yp,xp2,yp2;

    xp2 = 0;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	f8a7 34ae 	strh.w	r3, [r7, #1198]	; 0x4ae
    yp2 = 0;
 8001b32:	2300      	movs	r3, #0
 8001b34:	f8a7 34ac 	strh.w	r3, [r7, #1196]	; 0x4ac

    //Information from file system
    unsigned int Height,Width;

    //Creating decimal shift register
	unsigned int ColourFile = 0;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	f8c7 34a0 	str.w	r3, [r7, #1184]	; 0x4a0
	unsigned int DecimalshiftBuff = 0;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	f8c7 3498 	str.w	r3, [r7, #1176]	; 0x498

	unsigned char i;

	char readBuf[30];

	TCHAR File[] = "00.txt";
 8001b44:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8001b48:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 8001b4c:	4a8a      	ldr	r2, [pc, #552]	; (8001d78 <API_read_bitmap_SD+0x28c>)
 8001b4e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b52:	6018      	str	r0, [r3, #0]
 8001b54:	3304      	adds	r3, #4
 8001b56:	8019      	strh	r1, [r3, #0]
 8001b58:	3302      	adds	r3, #2
 8001b5a:	0c0a      	lsrs	r2, r1, #16
 8001b5c:	701a      	strb	r2, [r3, #0]

	File[0] = nr[0];		// checked
 8001b5e:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8001b62:	f2a3 43b4 	subw	r3, r3, #1204	; 0x4b4
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	781a      	ldrb	r2, [r3, #0]
 8001b6a:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8001b6e:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 8001b72:	701a      	strb	r2, [r3, #0]
	File[1] = nr[1];
 8001b74:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8001b78:	f2a3 43b4 	subw	r3, r3, #1204	; 0x4b4
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	785a      	ldrb	r2, [r3, #1]
 8001b80:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8001b84:	f5a3 6396 	sub.w	r3, r3, #1200	; 0x4b0
 8001b88:	705a      	strb	r2, [r3, #1]

	xp = x_lup;
 8001b8a:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8001b8e:	f2a3 43b6 	subw	r3, r3, #1206	; 0x4b6
 8001b92:	881b      	ldrh	r3, [r3, #0]
 8001b94:	f8a7 34b2 	strh.w	r3, [r7, #1202]	; 0x4b2
	yp = y_lup;
 8001b98:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8001b9c:	f5a3 6397 	sub.w	r3, r3, #1208	; 0x4b8
 8001ba0:	881b      	ldrh	r3, [r3, #0]
 8001ba2:	f8a7 34b0 	strh.w	r3, [r7, #1200]	; 0x4b0


    fres = f_mount(&FatFs, "", 1); //1=mount now
 8001ba6:	f507 7319 	add.w	r3, r7, #612	; 0x264
 8001baa:	2201      	movs	r2, #1
 8001bac:	4973      	ldr	r1, [pc, #460]	; (8001d7c <API_read_bitmap_SD+0x290>)
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f008 f84a 	bl	8009c48 <f_mount>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	f887 3497 	strb.w	r3, [r7, #1175]	; 0x497
    if (fres != FR_OK)
 8001bba:	f897 3497 	ldrb.w	r3, [r7, #1175]	; 0x497
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d004      	beq.n	8001bcc <API_read_bitmap_SD+0xe0>
    {
    	API_err_handler(NO_SD_CARD_DETECTED);
 8001bc2:	200e      	movs	r0, #14
 8001bc4:	f000 f972 	bl	8001eac <API_err_handler>
    	return 0; //error
 8001bc8:	2300      	movs	r3, #0
 8001bca:	e0cf      	b.n	8001d6c <API_read_bitmap_SD+0x280>
    }

	fres = f_open(&fil, File, FA_READ);
 8001bcc:	f107 0108 	add.w	r1, r7, #8
 8001bd0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f008 f87c 	bl	8009cd4 <f_open>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	f887 3497 	strb.w	r3, [r7, #1175]	; 0x497
	if (fres != FR_OK)
 8001be2:	f897 3497 	ldrb.w	r3, [r7, #1175]	; 0x497
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	f000 80ad 	beq.w	8001d46 <API_read_bitmap_SD+0x25a>
	{
		API_err_handler(UNKNOWN_BITMAP);
 8001bec:	2007      	movs	r0, #7
 8001bee:	f000 f95d 	bl	8001eac <API_err_handler>
		return 0; //error
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	e0ba      	b.n	8001d6c <API_read_bitmap_SD+0x280>
	}


	while (SizeofBuffer == 30)
	{
		f_read(&fil,(void*)readBuf, 30, &SizeofBuffer);
 8001bf6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001bfa:	f107 0110 	add.w	r1, r7, #16
 8001bfe:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8001c02:	221e      	movs	r2, #30
 8001c04:	f008 fa24 	bl	800a050 <f_read>
		for (i=0; i<SizeofBuffer; i++)
 8001c08:	2300      	movs	r3, #0
 8001c0a:	f887 349f 	strb.w	r3, [r7, #1183]	; 0x49f
 8001c0e:	e090      	b.n	8001d32 <API_read_bitmap_SD+0x246>
		{

			if (readBuf[i] != 32)
 8001c10:	f897 349f 	ldrb.w	r3, [r7, #1183]	; 0x49f
 8001c14:	f507 6297 	add.w	r2, r7, #1208	; 0x4b8
 8001c18:	f5a2 6295 	sub.w	r2, r2, #1192	; 0x4a8
 8001c1c:	5cd3      	ldrb	r3, [r2, r3]
 8001c1e:	2b20      	cmp	r3, #32
 8001c20:	d019      	beq.n	8001c56 <API_read_bitmap_SD+0x16a>
			{
				DecimalshiftBuff = readBuf[i]-'0';
 8001c22:	f897 349f 	ldrb.w	r3, [r7, #1183]	; 0x49f
 8001c26:	f507 6297 	add.w	r2, r7, #1208	; 0x4b8
 8001c2a:	f5a2 6295 	sub.w	r2, r2, #1192	; 0x4a8
 8001c2e:	5cd3      	ldrb	r3, [r2, r3]
 8001c30:	3b30      	subs	r3, #48	; 0x30
 8001c32:	f8c7 3498 	str.w	r3, [r7, #1176]	; 0x498
				ColourFile *= 10;
 8001c36:	f8d7 24a0 	ldr.w	r2, [r7, #1184]	; 0x4a0
 8001c3a:	4613      	mov	r3, r2
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	4413      	add	r3, r2
 8001c40:	005b      	lsls	r3, r3, #1
 8001c42:	f8c7 34a0 	str.w	r3, [r7, #1184]	; 0x4a0
				ColourFile += DecimalshiftBuff;
 8001c46:	f8d7 24a0 	ldr.w	r2, [r7, #1184]	; 0x4a0
 8001c4a:	f8d7 3498 	ldr.w	r3, [r7, #1176]	; 0x498
 8001c4e:	4413      	add	r3, r2
 8001c50:	f8c7 34a0 	str.w	r3, [r7, #1184]	; 0x4a0
 8001c54:	e068      	b.n	8001d28 <API_read_bitmap_SD+0x23c>
			}

			else if(readBuf[i] == 32)
 8001c56:	f897 349f 	ldrb.w	r3, [r7, #1183]	; 0x49f
 8001c5a:	f507 6297 	add.w	r2, r7, #1208	; 0x4b8
 8001c5e:	f5a2 6295 	sub.w	r2, r2, #1192	; 0x4a8
 8001c62:	5cd3      	ldrb	r3, [r2, r3]
 8001c64:	2b20      	cmp	r3, #32
 8001c66:	d15f      	bne.n	8001d28 <API_read_bitmap_SD+0x23c>
			{
				if (k > 1)
 8001c68:	f8d7 34b4 	ldr.w	r3, [r7, #1204]	; 0x4b4
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d942      	bls.n	8001cf6 <API_read_bitmap_SD+0x20a>
				{
					if (xp < VGA_DISPLAY_X && yp < VGA_DISPLAY_Y)
 8001c70:	f8b7 34b2 	ldrh.w	r3, [r7, #1202]	; 0x4b2
 8001c74:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001c78:	d212      	bcs.n	8001ca0 <API_read_bitmap_SD+0x1b4>
 8001c7a:	f8b7 34b0 	ldrh.w	r3, [r7, #1200]	; 0x4b0
 8001c7e:	2bef      	cmp	r3, #239	; 0xef
 8001c80:	d80e      	bhi.n	8001ca0 <API_read_bitmap_SD+0x1b4>
					{
						VGA_RAM1[(yp * (VGA_DISPLAY_X + 1)) + xp] = ColourFile;
 8001c82:	f8b7 24b0 	ldrh.w	r2, [r7, #1200]	; 0x4b0
 8001c86:	4613      	mov	r3, r2
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	4413      	add	r3, r2
 8001c8c:	019b      	lsls	r3, r3, #6
 8001c8e:	441a      	add	r2, r3
 8001c90:	f8b7 34b2 	ldrh.w	r3, [r7, #1202]	; 0x4b2
 8001c94:	4413      	add	r3, r2
 8001c96:	f8d7 24a0 	ldr.w	r2, [r7, #1184]	; 0x4a0
 8001c9a:	b2d1      	uxtb	r1, r2
 8001c9c:	4a38      	ldr	r2, [pc, #224]	; (8001d80 <API_read_bitmap_SD+0x294>)
 8001c9e:	54d1      	strb	r1, [r2, r3]
					}
					xp++;
 8001ca0:	f8b7 34b2 	ldrh.w	r3, [r7, #1202]	; 0x4b2
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	f8a7 34b2 	strh.w	r3, [r7, #1202]	; 0x4b2
					xp2++;
 8001caa:	f8b7 34ae 	ldrh.w	r3, [r7, #1198]	; 0x4ae
 8001cae:	3301      	adds	r3, #1
 8001cb0:	f8a7 34ae 	strh.w	r3, [r7, #1198]	; 0x4ae
					if (xp2 >= Width)
 8001cb4:	f8b7 34ae 	ldrh.w	r3, [r7, #1198]	; 0x4ae
 8001cb8:	f8d7 24a4 	ldr.w	r2, [r7, #1188]	; 0x4a4
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d813      	bhi.n	8001ce8 <API_read_bitmap_SD+0x1fc>
					{
						yp++;
 8001cc0:	f8b7 34b0 	ldrh.w	r3, [r7, #1200]	; 0x4b0
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	f8a7 34b0 	strh.w	r3, [r7, #1200]	; 0x4b0
						yp2++;
 8001cca:	f8b7 34ac 	ldrh.w	r3, [r7, #1196]	; 0x4ac
 8001cce:	3301      	adds	r3, #1
 8001cd0:	f8a7 34ac 	strh.w	r3, [r7, #1196]	; 0x4ac
						xp = x_lup;
 8001cd4:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8001cd8:	f2a3 43b6 	subw	r3, r3, #1206	; 0x4b6
 8001cdc:	881b      	ldrh	r3, [r3, #0]
 8001cde:	f8a7 34b2 	strh.w	r3, [r7, #1202]	; 0x4b2
						xp2 = 0;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	f8a7 34ae 	strh.w	r3, [r7, #1198]	; 0x4ae
					}
					if (yp2 == Height)
 8001ce8:	f8b7 34ac 	ldrh.w	r3, [r7, #1196]	; 0x4ac
 8001cec:	f8d7 24a8 	ldr.w	r2, [r7, #1192]	; 0x4a8
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d111      	bne.n	8001d18 <API_read_bitmap_SD+0x22c>
					{
						break;
 8001cf4:	e027      	b.n	8001d46 <API_read_bitmap_SD+0x25a>
					}
				}
				else if (k == 0) // Hoogte van de bit map
 8001cf6:	f8d7 34b4 	ldr.w	r3, [r7, #1204]	; 0x4b4
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d104      	bne.n	8001d08 <API_read_bitmap_SD+0x21c>
				{
					Height = ColourFile;
 8001cfe:	f8d7 34a0 	ldr.w	r3, [r7, #1184]	; 0x4a0
 8001d02:	f8c7 34a8 	str.w	r3, [r7, #1192]	; 0x4a8
 8001d06:	e007      	b.n	8001d18 <API_read_bitmap_SD+0x22c>
				}
				else if (k == 1)
 8001d08:	f8d7 34b4 	ldr.w	r3, [r7, #1204]	; 0x4b4
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d103      	bne.n	8001d18 <API_read_bitmap_SD+0x22c>
				{
					Width = ColourFile;
 8001d10:	f8d7 34a0 	ldr.w	r3, [r7, #1184]	; 0x4a0
 8001d14:	f8c7 34a4 	str.w	r3, [r7, #1188]	; 0x4a4
				}

				k++;
 8001d18:	f8d7 34b4 	ldr.w	r3, [r7, #1204]	; 0x4b4
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	f8c7 34b4 	str.w	r3, [r7, #1204]	; 0x4b4
				ColourFile = 0;
 8001d22:	2300      	movs	r3, #0
 8001d24:	f8c7 34a0 	str.w	r3, [r7, #1184]	; 0x4a0
		for (i=0; i<SizeofBuffer; i++)
 8001d28:	f897 349f 	ldrb.w	r3, [r7, #1183]	; 0x49f
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	f887 349f 	strb.w	r3, [r7, #1183]	; 0x49f
 8001d32:	f897 249f 	ldrb.w	r2, [r7, #1183]	; 0x49f
 8001d36:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8001d3a:	f5a3 6391 	sub.w	r3, r3, #1160	; 0x488
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	f4ff af65 	bcc.w	8001c10 <API_read_bitmap_SD+0x124>
	while (SizeofBuffer == 30)
 8001d46:	f507 6397 	add.w	r3, r7, #1208	; 0x4b8
 8001d4a:	f5a3 6391 	sub.w	r3, r3, #1160	; 0x488
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2b1e      	cmp	r3, #30
 8001d52:	f43f af50 	beq.w	8001bf6 <API_read_bitmap_SD+0x10a>
			}

		}
	}

	f_close(&fil);
 8001d56:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f008 fb35 	bl	800a3ca <f_close>

    f_mount(NULL, "", 0);
 8001d60:	2200      	movs	r2, #0
 8001d62:	4906      	ldr	r1, [pc, #24]	; (8001d7c <API_read_bitmap_SD+0x290>)
 8001d64:	2000      	movs	r0, #0
 8001d66:	f007 ff6f 	bl	8009c48 <f_mount>

	return 0;
 8001d6a:	2300      	movs	r3, #0
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f507 6797 	add.w	r7, r7, #1208	; 0x4b8
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	0800c338 	.word	0x0800c338
 8001d7c:	0800c334 	.word	0x0800c334
 8001d80:	20000a30 	.word	0x20000a30

08001d84 <API_blur_screen>:
 *
 * @return Returns an error if error or returns nothing
 *
 *****************************************************************************/
int API_blur_screen()
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
	uint16_t xp, yp;
	uint16_t xp_2, yp_2;
	uint16_t sum = 0;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	80fb      	strh	r3, [r7, #6]
	int i = 0;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	603b      	str	r3, [r7, #0]
	for (yp = 0; yp < VGA_DISPLAY_Y; yp++)
 8001d92:	2300      	movs	r3, #0
 8001d94:	81bb      	strh	r3, [r7, #12]
 8001d96:	e06d      	b.n	8001e74 <API_blur_screen+0xf0>
	{
	  for (xp = 0; xp < VGA_DISPLAY_X; xp++)
 8001d98:	2300      	movs	r3, #0
 8001d9a:	81fb      	strh	r3, [r7, #14]
 8001d9c:	e063      	b.n	8001e66 <API_blur_screen+0xe2>
	  {
	    sum = 0;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	80fb      	strh	r3, [r7, #6]
	    i = 0;
 8001da2:	2300      	movs	r3, #0
 8001da4:	603b      	str	r3, [r7, #0]
	    for (yp_2 = yp; yp_2 < yp + 3 && yp_2 < VGA_DISPLAY_Y; yp_2++)
 8001da6:	89bb      	ldrh	r3, [r7, #12]
 8001da8:	813b      	strh	r3, [r7, #8]
 8001daa:	e022      	b.n	8001df2 <API_blur_screen+0x6e>
	    {
	      for (xp_2 = xp; xp_2 < xp + 3 && xp_2 < VGA_DISPLAY_X; xp_2++)
 8001dac:	89fb      	ldrh	r3, [r7, #14]
 8001dae:	817b      	strh	r3, [r7, #10]
 8001db0:	e013      	b.n	8001dda <API_blur_screen+0x56>
	      {
	        sum += VGA_RAM1[(yp_2 * (VGA_DISPLAY_X + 1)) + xp_2];
 8001db2:	893a      	ldrh	r2, [r7, #8]
 8001db4:	4613      	mov	r3, r2
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	4413      	add	r3, r2
 8001dba:	019b      	lsls	r3, r3, #6
 8001dbc:	441a      	add	r2, r3
 8001dbe:	897b      	ldrh	r3, [r7, #10]
 8001dc0:	4413      	add	r3, r2
 8001dc2:	4a31      	ldr	r2, [pc, #196]	; (8001e88 <API_blur_screen+0x104>)
 8001dc4:	5cd3      	ldrb	r3, [r2, r3]
 8001dc6:	b29a      	uxth	r2, r3
 8001dc8:	88fb      	ldrh	r3, [r7, #6]
 8001dca:	4413      	add	r3, r2
 8001dcc:	80fb      	strh	r3, [r7, #6]
	        i++;
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	603b      	str	r3, [r7, #0]
	      for (xp_2 = xp; xp_2 < xp + 3 && xp_2 < VGA_DISPLAY_X; xp_2++)
 8001dd4:	897b      	ldrh	r3, [r7, #10]
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	817b      	strh	r3, [r7, #10]
 8001dda:	89fb      	ldrh	r3, [r7, #14]
 8001ddc:	1c9a      	adds	r2, r3, #2
 8001dde:	897b      	ldrh	r3, [r7, #10]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	db03      	blt.n	8001dec <API_blur_screen+0x68>
 8001de4:	897b      	ldrh	r3, [r7, #10]
 8001de6:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001dea:	d3e2      	bcc.n	8001db2 <API_blur_screen+0x2e>
	    for (yp_2 = yp; yp_2 < yp + 3 && yp_2 < VGA_DISPLAY_Y; yp_2++)
 8001dec:	893b      	ldrh	r3, [r7, #8]
 8001dee:	3301      	adds	r3, #1
 8001df0:	813b      	strh	r3, [r7, #8]
 8001df2:	89bb      	ldrh	r3, [r7, #12]
 8001df4:	1c9a      	adds	r2, r3, #2
 8001df6:	893b      	ldrh	r3, [r7, #8]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	db02      	blt.n	8001e02 <API_blur_screen+0x7e>
 8001dfc:	893b      	ldrh	r3, [r7, #8]
 8001dfe:	2bef      	cmp	r3, #239	; 0xef
 8001e00:	d9d4      	bls.n	8001dac <API_blur_screen+0x28>
	      }
	    }
	    sum /= 9;
 8001e02:	88fb      	ldrh	r3, [r7, #6]
 8001e04:	4a21      	ldr	r2, [pc, #132]	; (8001e8c <API_blur_screen+0x108>)
 8001e06:	fba2 2303 	umull	r2, r3, r2, r3
 8001e0a:	085b      	lsrs	r3, r3, #1
 8001e0c:	80fb      	strh	r3, [r7, #6]
	    for (yp_2 = yp; yp_2 < yp + 3 && yp_2 < VGA_DISPLAY_Y; yp_2++)
 8001e0e:	89bb      	ldrh	r3, [r7, #12]
 8001e10:	813b      	strh	r3, [r7, #8]
 8001e12:	e01d      	b.n	8001e50 <API_blur_screen+0xcc>
	    {
	      for (xp_2 = xp; xp_2 < xp + 3 && xp_2 < VGA_DISPLAY_X; xp_2++)
 8001e14:	89fb      	ldrh	r3, [r7, #14]
 8001e16:	817b      	strh	r3, [r7, #10]
 8001e18:	e00e      	b.n	8001e38 <API_blur_screen+0xb4>
	      {
	        VGA_RAM1[(yp_2 * (VGA_DISPLAY_X + 1)) + xp_2] = sum;
 8001e1a:	893a      	ldrh	r2, [r7, #8]
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	4413      	add	r3, r2
 8001e22:	019b      	lsls	r3, r3, #6
 8001e24:	441a      	add	r2, r3
 8001e26:	897b      	ldrh	r3, [r7, #10]
 8001e28:	4413      	add	r3, r2
 8001e2a:	88fa      	ldrh	r2, [r7, #6]
 8001e2c:	b2d1      	uxtb	r1, r2
 8001e2e:	4a16      	ldr	r2, [pc, #88]	; (8001e88 <API_blur_screen+0x104>)
 8001e30:	54d1      	strb	r1, [r2, r3]
	      for (xp_2 = xp; xp_2 < xp + 3 && xp_2 < VGA_DISPLAY_X; xp_2++)
 8001e32:	897b      	ldrh	r3, [r7, #10]
 8001e34:	3301      	adds	r3, #1
 8001e36:	817b      	strh	r3, [r7, #10]
 8001e38:	89fb      	ldrh	r3, [r7, #14]
 8001e3a:	1c9a      	adds	r2, r3, #2
 8001e3c:	897b      	ldrh	r3, [r7, #10]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	db03      	blt.n	8001e4a <API_blur_screen+0xc6>
 8001e42:	897b      	ldrh	r3, [r7, #10]
 8001e44:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001e48:	d3e7      	bcc.n	8001e1a <API_blur_screen+0x96>
	    for (yp_2 = yp; yp_2 < yp + 3 && yp_2 < VGA_DISPLAY_Y; yp_2++)
 8001e4a:	893b      	ldrh	r3, [r7, #8]
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	813b      	strh	r3, [r7, #8]
 8001e50:	89bb      	ldrh	r3, [r7, #12]
 8001e52:	1c9a      	adds	r2, r3, #2
 8001e54:	893b      	ldrh	r3, [r7, #8]
 8001e56:	429a      	cmp	r2, r3
 8001e58:	db02      	blt.n	8001e60 <API_blur_screen+0xdc>
 8001e5a:	893b      	ldrh	r3, [r7, #8]
 8001e5c:	2bef      	cmp	r3, #239	; 0xef
 8001e5e:	d9d9      	bls.n	8001e14 <API_blur_screen+0x90>
	  for (xp = 0; xp < VGA_DISPLAY_X; xp++)
 8001e60:	89fb      	ldrh	r3, [r7, #14]
 8001e62:	3301      	adds	r3, #1
 8001e64:	81fb      	strh	r3, [r7, #14]
 8001e66:	89fb      	ldrh	r3, [r7, #14]
 8001e68:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001e6c:	d397      	bcc.n	8001d9e <API_blur_screen+0x1a>
	for (yp = 0; yp < VGA_DISPLAY_Y; yp++)
 8001e6e:	89bb      	ldrh	r3, [r7, #12]
 8001e70:	3301      	adds	r3, #1
 8001e72:	81bb      	strh	r3, [r7, #12]
 8001e74:	89bb      	ldrh	r3, [r7, #12]
 8001e76:	2bef      	cmp	r3, #239	; 0xef
 8001e78:	d98e      	bls.n	8001d98 <API_blur_screen+0x14>
	      }
	    }
	  }
	}
	return 0;
 8001e7a:	2300      	movs	r3, #0
	}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3714      	adds	r7, #20
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr
 8001e88:	20000a30 	.word	0x20000a30
 8001e8c:	38e38e39 	.word	0x38e38e39

08001e90 <API_wacht>:
 *
 * @return
 *
 *****************************************************************************/
unsigned int API_wacht(uint16_t msecs)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	4603      	mov	r3, r0
 8001e98:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(msecs);
 8001e9a:	88fb      	ldrh	r3, [r7, #6]
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f001 fbfd 	bl	800369c <HAL_Delay>
	return 1;
 8001ea2:	2301      	movs	r3, #1
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <API_err_handler>:

void API_err_handler(int API_err_in)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
	switch(API_err_in)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	2b10      	cmp	r3, #16
 8001eba:	d865      	bhi.n	8001f88 <API_err_handler+0xdc>
 8001ebc:	a201      	add	r2, pc, #4	; (adr r2, 8001ec4 <API_err_handler+0x18>)
 8001ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ec2:	bf00      	nop
 8001ec4:	08001f09 	.word	0x08001f09
 8001ec8:	08001f11 	.word	0x08001f11
 8001ecc:	08001f19 	.word	0x08001f19
 8001ed0:	08001f21 	.word	0x08001f21
 8001ed4:	08001f29 	.word	0x08001f29
 8001ed8:	08001f31 	.word	0x08001f31
 8001edc:	08001f39 	.word	0x08001f39
 8001ee0:	08001f41 	.word	0x08001f41
 8001ee4:	08001f49 	.word	0x08001f49
 8001ee8:	08001f51 	.word	0x08001f51
 8001eec:	08001f59 	.word	0x08001f59
 8001ef0:	08001f61 	.word	0x08001f61
 8001ef4:	08001f69 	.word	0x08001f69
 8001ef8:	08001f71 	.word	0x08001f71
 8001efc:	08001f79 	.word	0x08001f79
 8001f00:	08001f89 	.word	0x08001f89
 8001f04:	08001f81 	.word	0x08001f81
	{
	case INVALID_MESSAGE:
		printf("dit bericht is niet volgens de richtlijnen, type help voor meer informatie");
 8001f08:	4825      	ldr	r0, [pc, #148]	; (8001fa0 <API_err_handler+0xf4>)
 8001f0a:	f008 fb25 	bl	800a558 <iprintf>
		break;
 8001f0e:	e03f      	b.n	8001f90 <API_err_handler+0xe4>
	case X_OUT_OF_BOUNDS:
		printf("Een van de ingevulde X coordinaten is niet geldig, X mag niet groter zijn dan 320");
 8001f10:	4824      	ldr	r0, [pc, #144]	; (8001fa4 <API_err_handler+0xf8>)
 8001f12:	f008 fb21 	bl	800a558 <iprintf>
		break;
 8001f16:	e03b      	b.n	8001f90 <API_err_handler+0xe4>
	case Y_OUT_OF_BOUNDS:
		printf("Een van de ingevulde Y coordinaten is niet geldig, X mag niet groter zijn dan 240");
 8001f18:	4823      	ldr	r0, [pc, #140]	; (8001fa8 <API_err_handler+0xfc>)
 8001f1a:	f008 fb1d 	bl	800a558 <iprintf>
		break;
 8001f1e:	e037      	b.n	8001f90 <API_err_handler+0xe4>
	case NOT_A_NUMBER:
		printf("Op de plek waar je een getal in moet vullen heb je iets anders ingevuld");
 8001f20:	4822      	ldr	r0, [pc, #136]	; (8001fac <API_err_handler+0x100>)
 8001f22:	f008 fb19 	bl	800a558 <iprintf>
		break;
 8001f26:	e033      	b.n	8001f90 <API_err_handler+0xe4>
	case NOT_A_CHARACTER:
		printf("Op de plek waar je een character in moet vullen heb je iets anders ingevuld");
 8001f28:	4821      	ldr	r0, [pc, #132]	; (8001fb0 <API_err_handler+0x104>)
 8001f2a:	f008 fb15 	bl	800a558 <iprintf>
		break;
 8001f2e:	e02f      	b.n	8001f90 <API_err_handler+0xe4>
	case UNKNOWN_COLOR:
		printf("de kleur die je hebt uitgekozen staat niet in de lijst van mogelijke kleuren");
 8001f30:	4820      	ldr	r0, [pc, #128]	; (8001fb4 <API_err_handler+0x108>)
 8001f32:	f008 fb11 	bl	800a558 <iprintf>
		break;
 8001f36:	e02b      	b.n	8001f90 <API_err_handler+0xe4>
	case UNKNOWN_BITMAP:
		printf("de bitmap die je zoekt staat niet het lijst van mogelijke bitmaps");
 8001f38:	481f      	ldr	r0, [pc, #124]	; (8001fb8 <API_err_handler+0x10c>)
 8001f3a:	f008 fb0d 	bl	800a558 <iprintf>
		break;
 8001f3e:	e027      	b.n	8001f90 <API_err_handler+0xe4>
	case UNKNOWN_FONT:
		printf("de font die je invult is niet bekent. probeer arial of consolas");
 8001f40:	481e      	ldr	r0, [pc, #120]	; (8001fbc <API_err_handler+0x110>)
 8001f42:	f008 fb09 	bl	800a558 <iprintf>
		break;
 8001f46:	e023      	b.n	8001f90 <API_err_handler+0xe4>
	case UNKNOWN_FONT_SIZE:
		printf("de size die je hier invult is niet geldig. probeer 1 of 2");
 8001f48:	481d      	ldr	r0, [pc, #116]	; (8001fc0 <API_err_handler+0x114>)
 8001f4a:	f008 fb05 	bl	800a558 <iprintf>
		break;
 8001f4e:	e01f      	b.n	8001f90 <API_err_handler+0xe4>
	case UNKNOWN_FONT_STYLE:
		printf("de stijl die je invult is niet bekent. probeer normaal, vet of cursief");
 8001f50:	481c      	ldr	r0, [pc, #112]	; (8001fc4 <API_err_handler+0x118>)
 8001f52:	f008 fb01 	bl	800a558 <iprintf>
		break;
 8001f56:	e01b      	b.n	8001f90 <API_err_handler+0xe4>
	case UNKNOWN_FUNCTION:
		printf("de functie die je invult bestaat niet");
 8001f58:	481b      	ldr	r0, [pc, #108]	; (8001fc8 <API_err_handler+0x11c>)
 8001f5a:	f008 fafd 	bl	800a558 <iprintf>
		break;
 8001f5e:	e017      	b.n	8001f90 <API_err_handler+0xe4>
	case Y_TO_HIGH:
		printf("de functie gaat de maximale y waarde voorbij");
 8001f60:	481a      	ldr	r0, [pc, #104]	; (8001fcc <API_err_handler+0x120>)
 8001f62:	f008 faf9 	bl	800a558 <iprintf>
		break;
 8001f66:	e013      	b.n	8001f90 <API_err_handler+0xe4>
	case X_TO_HIGH:
		printf("de functie gaat de maximale x waarde voorbij");
 8001f68:	4819      	ldr	r0, [pc, #100]	; (8001fd0 <API_err_handler+0x124>)
 8001f6a:	f008 faf5 	bl	800a558 <iprintf>
		break;
 8001f6e:	e00f      	b.n	8001f90 <API_err_handler+0xe4>
	case NO_SD_CARD_DETECTED:
		printf("er is geen SD kaart aanwezig, check SD kaart slot");
 8001f70:	4818      	ldr	r0, [pc, #96]	; (8001fd4 <API_err_handler+0x128>)
 8001f72:	f008 faf1 	bl	800a558 <iprintf>
		break;
 8001f76:	e00b      	b.n	8001f90 <API_err_handler+0xe4>
	case NO_COMMA_DETECTED:
		printf("er mist een , tussen de verschillende onderdelen van je message");
 8001f78:	4817      	ldr	r0, [pc, #92]	; (8001fd8 <API_err_handler+0x12c>)
 8001f7a:	f008 faed 	bl	800a558 <iprintf>
		break;
 8001f7e:	e007      	b.n	8001f90 <API_err_handler+0xe4>
	case NO_END_TERMINATOR:
		printf("er mist een string terminator in je message");
 8001f80:	4816      	ldr	r0, [pc, #88]	; (8001fdc <API_err_handler+0x130>)
 8001f82:	f008 fae9 	bl	800a558 <iprintf>
		break;
 8001f86:	e003      	b.n	8001f90 <API_err_handler+0xe4>
	default:
		printf("onbekende error");
 8001f88:	4815      	ldr	r0, [pc, #84]	; (8001fe0 <API_err_handler+0x134>)
 8001f8a:	f008 fae5 	bl	800a558 <iprintf>
		break;
 8001f8e:	bf00      	nop
	}
	printf("\n type help voor meer informatie");
 8001f90:	4814      	ldr	r0, [pc, #80]	; (8001fe4 <API_err_handler+0x138>)
 8001f92:	f008 fae1 	bl	800a558 <iprintf>
}
 8001f96:	bf00      	nop
 8001f98:	3708      	adds	r7, #8
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	0800c340 	.word	0x0800c340
 8001fa4:	0800c38c 	.word	0x0800c38c
 8001fa8:	0800c3e0 	.word	0x0800c3e0
 8001fac:	0800c434 	.word	0x0800c434
 8001fb0:	0800c47c 	.word	0x0800c47c
 8001fb4:	0800c4c8 	.word	0x0800c4c8
 8001fb8:	0800c518 	.word	0x0800c518
 8001fbc:	0800c55c 	.word	0x0800c55c
 8001fc0:	0800c59c 	.word	0x0800c59c
 8001fc4:	0800c5d8 	.word	0x0800c5d8
 8001fc8:	0800c620 	.word	0x0800c620
 8001fcc:	0800c648 	.word	0x0800c648
 8001fd0:	0800c678 	.word	0x0800c678
 8001fd4:	0800c6a8 	.word	0x0800c6a8
 8001fd8:	0800c6dc 	.word	0x0800c6dc
 8001fdc:	0800c71c 	.word	0x0800c71c
 8001fe0:	0800c748 	.word	0x0800c748
 8001fe4:	0800c758 	.word	0x0800c758

08001fe8 <LogicLayer_Parser>:
 *
 * @return deze functie returned de struct Message_parser hierin staan de verschillende variabelen opgedeeld in hokjes en het hoeveelheid ontvangen variabelen
 *
 *****************************************************************************/
Message_parser LogicLayer_Parser(char *PMessage, unsigned int Messagelength)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8001ff4:	f2a3 4304 	subw	r3, r3, #1028	; 0x404
 8001ff8:	6018      	str	r0, [r3, #0]
 8001ffa:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8001ffe:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8002002:	6019      	str	r1, [r3, #0]
 8002004:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002008:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 800200c:	601a      	str	r2, [r3, #0]
	unsigned int i,j,k,l = 0;			// Maak iterators aan voor het maken van een moving window langs de buffer message
 800200e:	2300      	movs	r3, #0
 8002010:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
	i = 0;
 8002014:	2300      	movs	r3, #0
 8002016:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
	j = 0;
 800201a:	2300      	movs	r3, #0
 800201c:	f8c7 3408 	str.w	r3, [r7, #1032]	; 0x408
	k = 0;
 8002020:	2300      	movs	r3, #0
 8002022:	f8c7 3404 	str.w	r3, [r7, #1028]	; 0x404


	Message_parser PlocalParser;

	  while (PMessage[i] != 0) 	// Kijk voor line end
 8002026:	e08b      	b.n	8002140 <LogicLayer_Parser+0x158>
	  {

		  while (PMessage[i] != 44 && PMessage[i] != 0)		//Detectie van de comma seperator
		  {
			  i++;
 8002028:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 800202c:	3301      	adds	r3, #1
 800202e:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c

			  if (i > Messagelength) // Error detectie tegen oneindige while loop
 8002032:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002036:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 800203a:	f8d7 240c 	ldr.w	r2, [r7, #1036]	; 0x40c
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	429a      	cmp	r2, r3
 8002042:	d903      	bls.n	800204c <LogicLayer_Parser+0x64>
			  {
				  API_err_handler(NO_COMMA_DETECTED);
 8002044:	200f      	movs	r0, #15
 8002046:	f7ff ff31 	bl	8001eac <API_err_handler>
				  break;
 800204a:	e015      	b.n	8002078 <LogicLayer_Parser+0x90>
		  while (PMessage[i] != 44 && PMessage[i] != 0)		//Detectie van de comma seperator
 800204c:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002050:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 800205a:	4413      	add	r3, r2
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	2b2c      	cmp	r3, #44	; 0x2c
 8002060:	d00a      	beq.n	8002078 <LogicLayer_Parser+0x90>
 8002062:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002066:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002070:	4413      	add	r3, r2
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d1d7      	bne.n	8002028 <LogicLayer_Parser+0x40>
			  }
		  }

	  	  for (l=0; j<i; j++)
 8002078:	2300      	movs	r3, #0
 800207a:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
 800207e:	e022      	b.n	80020c6 <LogicLayer_Parser+0xde>
	  	  {
	  		PlocalParser.Parser_Message[k][l] = PMessage[j];
 8002080:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002084:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
 800208e:	4413      	add	r3, r2
 8002090:	7818      	ldrb	r0, [r3, #0]
 8002092:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002096:	f5a3 727f 	sub.w	r2, r3, #1020	; 0x3fc
 800209a:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 800209e:	2132      	movs	r1, #50	; 0x32
 80020a0:	fb01 f303 	mul.w	r3, r1, r3
 80020a4:	441a      	add	r2, r3
 80020a6:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
 80020aa:	4413      	add	r3, r2
 80020ac:	3301      	adds	r3, #1
 80020ae:	4602      	mov	r2, r0
 80020b0:	701a      	strb	r2, [r3, #0]
	  		l++;
 80020b2:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
 80020b6:	3301      	adds	r3, #1
 80020b8:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
	  	  for (l=0; j<i; j++)
 80020bc:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
 80020c0:	3301      	adds	r3, #1
 80020c2:	f8c7 3408 	str.w	r3, [r7, #1032]	; 0x408
 80020c6:	f8d7 2408 	ldr.w	r2, [r7, #1032]	; 0x408
 80020ca:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d3d6      	bcc.n	8002080 <LogicLayer_Parser+0x98>
	  	  }

	  	  j = i+1;
 80020d2:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 80020d6:	3301      	adds	r3, #1
 80020d8:	f8c7 3408 	str.w	r3, [r7, #1032]	; 0x408

	  	  if (PMessage[j] == 0x20)	// checking for spaces between lines
 80020dc:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80020e0:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
 80020ea:	4413      	add	r3, r2
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	2b20      	cmp	r3, #32
 80020f0:	d104      	bne.n	80020fc <LogicLayer_Parser+0x114>
	  	  {
	  		  j++;
 80020f2:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
 80020f6:	3301      	adds	r3, #1
 80020f8:	f8c7 3408 	str.w	r3, [r7, #1032]	; 0x408
	  	  }

	  	  PlocalParser.Parser_Message[k][l] = '\0';
 80020fc:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002100:	f5a3 727f 	sub.w	r2, r3, #1020	; 0x3fc
 8002104:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 8002108:	2132      	movs	r1, #50	; 0x32
 800210a:	fb01 f303 	mul.w	r3, r1, r3
 800210e:	441a      	add	r2, r3
 8002110:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
 8002114:	4413      	add	r3, r2
 8002116:	3301      	adds	r3, #1
 8002118:	2200      	movs	r2, #0
 800211a:	701a      	strb	r2, [r3, #0]

	  	  i++;		//verhoog de iterator om niet in een oneindige loop te komen ivm while loop en komma detectie
 800211c:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002120:	3301      	adds	r3, #1
 8002122:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c

	  	  k=(k+1);	//verhoog iterator voor meerdere berichten opslag
 8002126:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 800212a:	3301      	adds	r3, #1
 800212c:	f8c7 3404 	str.w	r3, [r7, #1028]	; 0x404

	  	  if (k > BUFFER_LEN) // Error detectie tegen oneindige while loop
 8002130:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 8002134:	2b14      	cmp	r3, #20
 8002136:	d903      	bls.n	8002140 <LogicLayer_Parser+0x158>
	  	  	  {
	  		  	  API_err_handler(NO_END_TERMINATOR);
 8002138:	2011      	movs	r0, #17
 800213a:	f7ff feb7 	bl	8001eac <API_err_handler>
	  		  	  break;
 800213e:	e00b      	b.n	8002158 <LogicLayer_Parser+0x170>
	  while (PMessage[i] != 0) 	// Kijk voor line end
 8002140:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002144:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 800214e:	4413      	add	r3, r2
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	2b00      	cmp	r3, #0
 8002154:	f47f af7a 	bne.w	800204c <LogicLayer_Parser+0x64>
	  	  	  }

	  }

	PlocalParser.Variable_length = k;
 8002158:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 800215c:	b2da      	uxtb	r2, r3
 800215e:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002162:	f5a3 737f 	sub.w	r3, r3, #1020	; 0x3fc
 8002166:	701a      	strb	r2, [r3, #0]

	return PlocalParser;
 8002168:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800216c:	f2a3 4304 	subw	r3, r3, #1028	; 0x404
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002176:	f5a3 737f 	sub.w	r3, r3, #1020	; 0x3fc
 800217a:	4610      	mov	r0, r2
 800217c:	4619      	mov	r1, r3
 800217e:	f240 33e9 	movw	r3, #1001	; 0x3e9
 8002182:	461a      	mov	r2, r3
 8002184:	f008 f9d2 	bl	800a52c <memcpy>
}
 8002188:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800218c:	f2a3 4304 	subw	r3, r3, #1028	; 0x404
 8002190:	6818      	ldr	r0, [r3, #0]
 8002192:	f507 6782 	add.w	r7, r7, #1040	; 0x410
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
	...

0800219c <LogicLayer_CommandCheck>:
 *
 * @return returned niks tenzij de commando niet gevonden is
 *
 *****************************************************************************/
int LogicLayer_CommandCheck(Message_parser* PlocalParser)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
	int i;
	unsigned char stringLength = sizeof(commands_check) / sizeof(commands_check[0]);
 80021a4:	2309      	movs	r3, #9
 80021a6:	72bb      	strb	r3, [r7, #10]
	unsigned char stringCheck = 0;
 80021a8:	2300      	movs	r3, #0
 80021aa:	727b      	strb	r3, [r7, #9]
	unsigned char stringCorrect = 0;
 80021ac:	2300      	movs	r3, #0
 80021ae:	72fb      	strb	r3, [r7, #11]

	for (i = 1; i <= stringLength; i++)
 80021b0:	2301      	movs	r3, #1
 80021b2:	60fb      	str	r3, [r7, #12]
 80021b4:	e016      	b.n	80021e4 <LogicLayer_CommandCheck+0x48>
	{
		stringCheck = strcmp(PlocalParser->Parser_Message[0],commands_check[i-1]);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	1c58      	adds	r0, r3, #1
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	1e5a      	subs	r2, r3, #1
 80021be:	4613      	mov	r3, r2
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	4413      	add	r3, r2
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	4a10      	ldr	r2, [pc, #64]	; (8002208 <LogicLayer_CommandCheck+0x6c>)
 80021c8:	4413      	add	r3, r2
 80021ca:	4619      	mov	r1, r3
 80021cc:	f7fe f800 	bl	80001d0 <strcmp>
 80021d0:	4603      	mov	r3, r0
 80021d2:	727b      	strb	r3, [r7, #9]
		if (stringCheck == 0)
 80021d4:	7a7b      	ldrb	r3, [r7, #9]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d101      	bne.n	80021de <LogicLayer_CommandCheck+0x42>
		{
			stringCorrect = i;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	72fb      	strb	r3, [r7, #11]
	for (i = 1; i <= stringLength; i++)
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	3301      	adds	r3, #1
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	7abb      	ldrb	r3, [r7, #10]
 80021e6:	68fa      	ldr	r2, [r7, #12]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	dde4      	ble.n	80021b6 <LogicLayer_CommandCheck+0x1a>
		}
	}

	if (stringCorrect != 0)
 80021ec:	7afb      	ldrb	r3, [r7, #11]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d001      	beq.n	80021f6 <LogicLayer_CommandCheck+0x5a>
	{
		return stringCorrect;
 80021f2:	7afb      	ldrb	r3, [r7, #11]
 80021f4:	e003      	b.n	80021fe <LogicLayer_CommandCheck+0x62>
	}
	else
		API_err_handler(UNKNOWN_FUNCTION);
 80021f6:	200b      	movs	r0, #11
 80021f8:	f7ff fe58 	bl	8001eac <API_err_handler>
	return 0;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3710      	adds	r7, #16
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	08015ad0 	.word	0x08015ad0

0800220c <LogicLayer_CommandSwitch>:
 *
 * @return returned niks tenzij er niet genoeg variabelen mee zijn gegeven
 *
 *****************************************************************************/
int LogicLayer_CommandSwitch(Message_parser* PlocalParser, unsigned char Command)
{
 800220c:	b5b0      	push	{r4, r5, r7, lr}
 800220e:	b092      	sub	sp, #72	; 0x48
 8002210:	af04      	add	r7, sp, #16
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	460b      	mov	r3, r1
 8002216:	70fb      	strb	r3, [r7, #3]
	switch (Command)
 8002218:	78fb      	ldrb	r3, [r7, #3]
 800221a:	3b01      	subs	r3, #1
 800221c:	2b08      	cmp	r3, #8
 800221e:	f200 8245 	bhi.w	80026ac <LogicLayer_CommandSwitch+0x4a0>
 8002222:	a201      	add	r2, pc, #4	; (adr r2, 8002228 <LogicLayer_CommandSwitch+0x1c>)
 8002224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002228:	0800224d 	.word	0x0800224d
 800222c:	08002339 	.word	0x08002339
 8002230:	0800243f 	.word	0x0800243f
 8002234:	080024dd 	.word	0x080024dd
 8002238:	08002555 	.word	0x08002555
 800223c:	08002581 	.word	0x08002581
 8002240:	080026ad 	.word	0x080026ad
 8002244:	080025b7 	.word	0x080025b7
 8002248:	08002695 	.word	0x08002695
	{
		case 1:	//lijn
		{
			if (PlocalParser->Variable_length-1 == 6)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	2b07      	cmp	r3, #7
 8002252:	d16c      	bne.n	800232e <LogicLayer_CommandSwitch+0x122>
			{
				unsigned short x_1, y_1, x_2, y_2;
				unsigned char dikte, color;
				x_1 = LogicLayer_intToAscii(PlocalParser, strlen(PlocalParser->Parser_Message[1]), 1);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3333      	adds	r3, #51	; 0x33
 8002258:	4618      	mov	r0, r3
 800225a:	f7fd ffc3 	bl	80001e4 <strlen>
 800225e:	4603      	mov	r3, r0
 8002260:	2201      	movs	r2, #1
 8002262:	4619      	mov	r1, r3
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f000 fa6b 	bl	8002740 <LogicLayer_intToAscii>
 800226a:	4603      	mov	r3, r0
 800226c:	82bb      	strh	r3, [r7, #20]
				y_1 = LogicLayer_intToAscii(PlocalParser, strlen(PlocalParser->Parser_Message[2]), 2);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	3365      	adds	r3, #101	; 0x65
 8002272:	4618      	mov	r0, r3
 8002274:	f7fd ffb6 	bl	80001e4 <strlen>
 8002278:	4603      	mov	r3, r0
 800227a:	2202      	movs	r2, #2
 800227c:	4619      	mov	r1, r3
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 fa5e 	bl	8002740 <LogicLayer_intToAscii>
 8002284:	4603      	mov	r3, r0
 8002286:	827b      	strh	r3, [r7, #18]
				x_2 = LogicLayer_intToAscii(PlocalParser, strlen(PlocalParser->Parser_Message[3]), 3);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	3397      	adds	r3, #151	; 0x97
 800228c:	4618      	mov	r0, r3
 800228e:	f7fd ffa9 	bl	80001e4 <strlen>
 8002292:	4603      	mov	r3, r0
 8002294:	2203      	movs	r2, #3
 8002296:	4619      	mov	r1, r3
 8002298:	6878      	ldr	r0, [r7, #4]
 800229a:	f000 fa51 	bl	8002740 <LogicLayer_intToAscii>
 800229e:	4603      	mov	r3, r0
 80022a0:	823b      	strh	r3, [r7, #16]
				y_2 = LogicLayer_intToAscii(PlocalParser, strlen(PlocalParser->Parser_Message[4]), 4);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	33c9      	adds	r3, #201	; 0xc9
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7fd ff9c 	bl	80001e4 <strlen>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2204      	movs	r2, #4
 80022b0:	4619      	mov	r1, r3
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f000 fa44 	bl	8002740 <LogicLayer_intToAscii>
 80022b8:	4603      	mov	r3, r0
 80022ba:	81fb      	strh	r3, [r7, #14]
				color = LogicLayer_ColourCheck(PlocalParser, 5);
 80022bc:	2105      	movs	r1, #5
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f000 f9fe 	bl	80026c0 <LogicLayer_ColourCheck>
 80022c4:	4603      	mov	r3, r0
 80022c6:	737b      	strb	r3, [r7, #13]
				dikte = LogicLayer_intToAscii(PlocalParser, strlen(PlocalParser->Parser_Message[6]), 6);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f203 132d 	addw	r3, r3, #301	; 0x12d
 80022ce:	4618      	mov	r0, r3
 80022d0:	f7fd ff88 	bl	80001e4 <strlen>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2206      	movs	r2, #6
 80022d8:	4619      	mov	r1, r3
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f000 fa30 	bl	8002740 <LogicLayer_intToAscii>
 80022e0:	4603      	mov	r3, r0
 80022e2:	733b      	strb	r3, [r7, #12]
				if(x_1 > VGA_DISPLAY_X || x_2 > VGA_DISPLAY_X)
 80022e4:	8abb      	ldrh	r3, [r7, #20]
 80022e6:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80022ea:	d803      	bhi.n	80022f4 <LogicLayer_CommandSwitch+0xe8>
 80022ec:	8a3b      	ldrh	r3, [r7, #16]
 80022ee:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80022f2:	d904      	bls.n	80022fe <LogicLayer_CommandSwitch+0xf2>
				{
					API_err_handler(X_OUT_OF_BOUNDS);
 80022f4:	2002      	movs	r0, #2
 80022f6:	f7ff fdd9 	bl	8001eac <API_err_handler>
					return 0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	e1dc      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
				}
				if(y_1 > VGA_DISPLAY_Y || y_2 > VGA_DISPLAY_Y)
 80022fe:	8a7b      	ldrh	r3, [r7, #18]
 8002300:	2bf0      	cmp	r3, #240	; 0xf0
 8002302:	d802      	bhi.n	800230a <LogicLayer_CommandSwitch+0xfe>
 8002304:	89fb      	ldrh	r3, [r7, #14]
 8002306:	2bf0      	cmp	r3, #240	; 0xf0
 8002308:	d904      	bls.n	8002314 <LogicLayer_CommandSwitch+0x108>
				{
					API_err_handler(Y_OUT_OF_BOUNDS);
 800230a:	2003      	movs	r0, #3
 800230c:	f7ff fdce 	bl	8001eac <API_err_handler>
					return 0;
 8002310:	2300      	movs	r3, #0
 8002312:	e1d1      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
				}
				API_draw_line(x_1, y_1, x_2, y_2, dikte, color);
 8002314:	89fc      	ldrh	r4, [r7, #14]
 8002316:	8a3a      	ldrh	r2, [r7, #16]
 8002318:	8a79      	ldrh	r1, [r7, #18]
 800231a:	8ab8      	ldrh	r0, [r7, #20]
 800231c:	7b7b      	ldrb	r3, [r7, #13]
 800231e:	9301      	str	r3, [sp, #4]
 8002320:	7b3b      	ldrb	r3, [r7, #12]
 8002322:	9300      	str	r3, [sp, #0]
 8002324:	4623      	mov	r3, r4
 8002326:	f7fe fe21 	bl	8000f6c <API_draw_line>
				return 0;
 800232a:	2300      	movs	r3, #0
 800232c:	e1c4      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
				break;
			}
			else
				API_err_handler(INVALID_MESSAGE);
 800232e:	2001      	movs	r0, #1
 8002330:	f7ff fdbc 	bl	8001eac <API_err_handler>
			return 0;
 8002334:	2300      	movs	r3, #0
 8002336:	e1bf      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
		}

		case 2:	//rechthoek
		{
			if (PlocalParser->Variable_length-1 == 6)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	2b07      	cmp	r3, #7
 800233e:	d179      	bne.n	8002434 <LogicLayer_CommandSwitch+0x228>
			{
				unsigned short x_lup,  y_lup,  breedte,  hoogte;
				unsigned char color, gevuld;
				x_lup = LogicLayer_intToAscii(PlocalParser, strlen(PlocalParser->Parser_Message[1]), 1);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	3333      	adds	r3, #51	; 0x33
 8002344:	4618      	mov	r0, r3
 8002346:	f7fd ff4d 	bl	80001e4 <strlen>
 800234a:	4603      	mov	r3, r0
 800234c:	2201      	movs	r2, #1
 800234e:	4619      	mov	r1, r3
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f000 f9f5 	bl	8002740 <LogicLayer_intToAscii>
 8002356:	4603      	mov	r3, r0
 8002358:	83fb      	strh	r3, [r7, #30]
				y_lup = LogicLayer_intToAscii(PlocalParser, strlen(PlocalParser->Parser_Message[2]), 2);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	3365      	adds	r3, #101	; 0x65
 800235e:	4618      	mov	r0, r3
 8002360:	f7fd ff40 	bl	80001e4 <strlen>
 8002364:	4603      	mov	r3, r0
 8002366:	2202      	movs	r2, #2
 8002368:	4619      	mov	r1, r3
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f000 f9e8 	bl	8002740 <LogicLayer_intToAscii>
 8002370:	4603      	mov	r3, r0
 8002372:	83bb      	strh	r3, [r7, #28]
				breedte = LogicLayer_intToAscii(PlocalParser, strlen(PlocalParser->Parser_Message[3]), 3);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	3397      	adds	r3, #151	; 0x97
 8002378:	4618      	mov	r0, r3
 800237a:	f7fd ff33 	bl	80001e4 <strlen>
 800237e:	4603      	mov	r3, r0
 8002380:	2203      	movs	r2, #3
 8002382:	4619      	mov	r1, r3
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	f000 f9db 	bl	8002740 <LogicLayer_intToAscii>
 800238a:	4603      	mov	r3, r0
 800238c:	837b      	strh	r3, [r7, #26]
				hoogte = LogicLayer_intToAscii(PlocalParser, strlen(PlocalParser->Parser_Message[4]), 4);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	33c9      	adds	r3, #201	; 0xc9
 8002392:	4618      	mov	r0, r3
 8002394:	f7fd ff26 	bl	80001e4 <strlen>
 8002398:	4603      	mov	r3, r0
 800239a:	2204      	movs	r2, #4
 800239c:	4619      	mov	r1, r3
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f000 f9ce 	bl	8002740 <LogicLayer_intToAscii>
 80023a4:	4603      	mov	r3, r0
 80023a6:	833b      	strh	r3, [r7, #24]
				color = LogicLayer_ColourCheck(PlocalParser, 5);
 80023a8:	2105      	movs	r1, #5
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f000 f988 	bl	80026c0 <LogicLayer_ColourCheck>
 80023b0:	4603      	mov	r3, r0
 80023b2:	75fb      	strb	r3, [r7, #23]
				gevuld = LogicLayer_intToAscii(PlocalParser, strlen(PlocalParser->Parser_Message[6]), 6);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f203 132d 	addw	r3, r3, #301	; 0x12d
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7fd ff12 	bl	80001e4 <strlen>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2206      	movs	r2, #6
 80023c4:	4619      	mov	r1, r3
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f000 f9ba 	bl	8002740 <LogicLayer_intToAscii>
 80023cc:	4603      	mov	r3, r0
 80023ce:	75bb      	strb	r3, [r7, #22]
				if(x_lup > VGA_DISPLAY_X)
 80023d0:	8bfb      	ldrh	r3, [r7, #30]
 80023d2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80023d6:	d904      	bls.n	80023e2 <LogicLayer_CommandSwitch+0x1d6>
				{
					API_err_handler(X_OUT_OF_BOUNDS);
 80023d8:	2002      	movs	r0, #2
 80023da:	f7ff fd67 	bl	8001eac <API_err_handler>
					return 0;
 80023de:	2300      	movs	r3, #0
 80023e0:	e16a      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
				}
				if(x_lup+breedte > VGA_DISPLAY_X)
 80023e2:	8bfa      	ldrh	r2, [r7, #30]
 80023e4:	8b7b      	ldrh	r3, [r7, #26]
 80023e6:	4413      	add	r3, r2
 80023e8:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80023ec:	dd04      	ble.n	80023f8 <LogicLayer_CommandSwitch+0x1ec>
				{
					API_err_handler(X_TO_HIGH);
 80023ee:	200d      	movs	r0, #13
 80023f0:	f7ff fd5c 	bl	8001eac <API_err_handler>
					return 0;
 80023f4:	2300      	movs	r3, #0
 80023f6:	e15f      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
				}
				if(y_lup > VGA_DISPLAY_Y)
 80023f8:	8bbb      	ldrh	r3, [r7, #28]
 80023fa:	2bf0      	cmp	r3, #240	; 0xf0
 80023fc:	d904      	bls.n	8002408 <LogicLayer_CommandSwitch+0x1fc>
				{
					API_err_handler(Y_OUT_OF_BOUNDS);
 80023fe:	2003      	movs	r0, #3
 8002400:	f7ff fd54 	bl	8001eac <API_err_handler>
					return 0;
 8002404:	2300      	movs	r3, #0
 8002406:	e157      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
				}
				if(y_lup+hoogte > VGA_DISPLAY_Y)
 8002408:	8bba      	ldrh	r2, [r7, #28]
 800240a:	8b3b      	ldrh	r3, [r7, #24]
 800240c:	4413      	add	r3, r2
 800240e:	2bf0      	cmp	r3, #240	; 0xf0
 8002410:	dd04      	ble.n	800241c <LogicLayer_CommandSwitch+0x210>
				{
					API_err_handler(Y_TO_HIGH);
 8002412:	200c      	movs	r0, #12
 8002414:	f7ff fd4a 	bl	8001eac <API_err_handler>
					return 0;
 8002418:	2300      	movs	r3, #0
 800241a:	e14d      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
				}

				API_draw_rectangle(x_lup, y_lup, breedte, hoogte, color, gevuld);
 800241c:	8b3c      	ldrh	r4, [r7, #24]
 800241e:	8b7a      	ldrh	r2, [r7, #26]
 8002420:	8bb9      	ldrh	r1, [r7, #28]
 8002422:	8bf8      	ldrh	r0, [r7, #30]
 8002424:	7dbb      	ldrb	r3, [r7, #22]
 8002426:	9301      	str	r3, [sp, #4]
 8002428:	7dfb      	ldrb	r3, [r7, #23]
 800242a:	9300      	str	r3, [sp, #0]
 800242c:	4623      	mov	r3, r4
 800242e:	f7fe fe6b 	bl	8001108 <API_draw_rectangle>

				break;
 8002432:	e140      	b.n	80026b6 <LogicLayer_CommandSwitch+0x4aa>
			}
			else
				API_err_handler(INVALID_MESSAGE);
 8002434:	2001      	movs	r0, #1
 8002436:	f7ff fd39 	bl	8001eac <API_err_handler>
			return 0;
 800243a:	2300      	movs	r3, #0
 800243c:	e13c      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
		}

		case 3: //tekst
		{
			if (PlocalParser->Variable_length-1 == 7)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	2b08      	cmp	r3, #8
 8002444:	d145      	bne.n	80024d2 <LogicLayer_CommandSwitch+0x2c6>
			{
				uint16_t x = LogicLayer_intToAscii(PlocalParser, strlen(PlocalParser->Parser_Message[1]), 1);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	3333      	adds	r3, #51	; 0x33
 800244a:	4618      	mov	r0, r3
 800244c:	f7fd feca 	bl	80001e4 <strlen>
 8002450:	4603      	mov	r3, r0
 8002452:	2201      	movs	r2, #1
 8002454:	4619      	mov	r1, r3
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	f000 f972 	bl	8002740 <LogicLayer_intToAscii>
 800245c:	4603      	mov	r3, r0
 800245e:	84bb      	strh	r3, [r7, #36]	; 0x24
				uint16_t y = LogicLayer_intToAscii(PlocalParser, strlen(PlocalParser->Parser_Message[2]), 2);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	3365      	adds	r3, #101	; 0x65
 8002464:	4618      	mov	r0, r3
 8002466:	f7fd febd 	bl	80001e4 <strlen>
 800246a:	4603      	mov	r3, r0
 800246c:	2202      	movs	r2, #2
 800246e:	4619      	mov	r1, r3
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f000 f965 	bl	8002740 <LogicLayer_intToAscii>
 8002476:	4603      	mov	r3, r0
 8002478:	847b      	strh	r3, [r7, #34]	; 0x22
				uint8_t kleur = LogicLayer_ColourCheck(PlocalParser, 3);
 800247a:	2103      	movs	r1, #3
 800247c:	6878      	ldr	r0, [r7, #4]
 800247e:	f000 f91f 	bl	80026c0 <LogicLayer_ColourCheck>
 8002482:	4603      	mov	r3, r0
 8002484:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
				uint8_t fontgrootte = LogicLayer_intToAscii(PlocalParser, strlen(PlocalParser->Parser_Message[6]), 6);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	f203 132d 	addw	r3, r3, #301	; 0x12d
 800248e:	4618      	mov	r0, r3
 8002490:	f7fd fea8 	bl	80001e4 <strlen>
 8002494:	4603      	mov	r3, r0
 8002496:	2206      	movs	r2, #6
 8002498:	4619      	mov	r1, r3
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f000 f950 	bl	8002740 <LogicLayer_intToAscii>
 80024a0:	4603      	mov	r3, r0
 80024a2:	f887 3020 	strb.w	r3, [r7, #32]

				API_draw_text(x, y, kleur, PlocalParser->Parser_Message[4],PlocalParser->Parser_Message[5], fontgrootte, PlocalParser->Parser_Message[7]);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f103 05c9 	add.w	r5, r3, #201	; 0xc9
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	33fb      	adds	r3, #251	; 0xfb
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	f202 125f 	addw	r2, r2, #351	; 0x15f
 80024b6:	f897 4021 	ldrb.w	r4, [r7, #33]	; 0x21
 80024ba:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 80024bc:	8cb8      	ldrh	r0, [r7, #36]	; 0x24
 80024be:	9202      	str	r2, [sp, #8]
 80024c0:	f897 2020 	ldrb.w	r2, [r7, #32]
 80024c4:	9201      	str	r2, [sp, #4]
 80024c6:	9300      	str	r3, [sp, #0]
 80024c8:	462b      	mov	r3, r5
 80024ca:	4622      	mov	r2, r4
 80024cc:	f7fe ff1c 	bl	8001308 <API_draw_text>
				break;
 80024d0:	e0f1      	b.n	80026b6 <LogicLayer_CommandSwitch+0x4aa>
			}
			else
				API_err_handler(INVALID_MESSAGE);
 80024d2:	2001      	movs	r0, #1
 80024d4:	f7ff fcea 	bl	8001eac <API_err_handler>
			return 0;
 80024d8:	2300      	movs	r3, #0
 80024da:	e0ed      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
		}

		case 4: //bitmap
		{

			if (PlocalParser->Variable_length-1 == 3)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	2b04      	cmp	r3, #4
 80024e2:	d132      	bne.n	800254a <LogicLayer_CommandSwitch+0x33e>
			{
				unsigned short x_lup = LogicLayer_intToAscii(PlocalParser, strlen(PlocalParser->Parser_Message[2]), 2);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	3365      	adds	r3, #101	; 0x65
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7fd fe7b 	bl	80001e4 <strlen>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2202      	movs	r2, #2
 80024f2:	4619      	mov	r1, r3
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f000 f923 	bl	8002740 <LogicLayer_intToAscii>
 80024fa:	4603      	mov	r3, r0
 80024fc:	853b      	strh	r3, [r7, #40]	; 0x28
				unsigned short y_lup = LogicLayer_intToAscii(PlocalParser, strlen(PlocalParser->Parser_Message[3]), 3);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	3397      	adds	r3, #151	; 0x97
 8002502:	4618      	mov	r0, r3
 8002504:	f7fd fe6e 	bl	80001e4 <strlen>
 8002508:	4603      	mov	r3, r0
 800250a:	2203      	movs	r2, #3
 800250c:	4619      	mov	r1, r3
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f000 f916 	bl	8002740 <LogicLayer_intToAscii>
 8002514:	4603      	mov	r3, r0
 8002516:	84fb      	strh	r3, [r7, #38]	; 0x26
				if(x_lup > VGA_DISPLAY_X)
 8002518:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800251a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800251e:	d904      	bls.n	800252a <LogicLayer_CommandSwitch+0x31e>
				{
					API_err_handler(X_OUT_OF_BOUNDS);
 8002520:	2002      	movs	r0, #2
 8002522:	f7ff fcc3 	bl	8001eac <API_err_handler>
					return 0;
 8002526:	2300      	movs	r3, #0
 8002528:	e0c6      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
				}
				if(y_lup > VGA_DISPLAY_Y)
 800252a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800252c:	2bf0      	cmp	r3, #240	; 0xf0
 800252e:	d904      	bls.n	800253a <LogicLayer_CommandSwitch+0x32e>
				{
					API_err_handler(Y_OUT_OF_BOUNDS);
 8002530:	2003      	movs	r0, #3
 8002532:	f7ff fcbb 	bl	8001eac <API_err_handler>
					return 0;
 8002536:	2300      	movs	r3, #0
 8002538:	e0be      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
				}
				API_read_bitmap_SD(PlocalParser->Parser_Message[1], x_lup, y_lup);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	3333      	adds	r3, #51	; 0x33
 800253e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002540:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8002542:	4618      	mov	r0, r3
 8002544:	f7ff fad2 	bl	8001aec <API_read_bitmap_SD>
				break;
 8002548:	e0b5      	b.n	80026b6 <LogicLayer_CommandSwitch+0x4aa>
			}
			else
				API_err_handler(INVALID_MESSAGE);
 800254a:	2001      	movs	r0, #1
 800254c:	f7ff fcae 	bl	8001eac <API_err_handler>
			return 0;
 8002550:	2300      	movs	r3, #0
 8002552:	e0b1      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
		}

		case 5: //clearscherm
		{
			if (PlocalParser->Variable_length-1 == 1)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	2b02      	cmp	r3, #2
 800255a:	d10c      	bne.n	8002576 <LogicLayer_CommandSwitch+0x36a>
			{
				unsigned char color;
				color = LogicLayer_ColourCheck(PlocalParser, 1);
 800255c:	2101      	movs	r1, #1
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f000 f8ae 	bl	80026c0 <LogicLayer_ColourCheck>
 8002564:	4603      	mov	r3, r0
 8002566:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
				UB_VGA_FillScreen(color);
 800256a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800256e:	4618      	mov	r0, r3
 8002570:	f000 ffd6 	bl	8003520 <UB_VGA_FillScreen>
				break;
 8002574:	e09f      	b.n	80026b6 <LogicLayer_CommandSwitch+0x4aa>
			}
			else
				API_err_handler(INVALID_MESSAGE);
 8002576:	2001      	movs	r0, #1
 8002578:	f7ff fc98 	bl	8001eac <API_err_handler>
			return 0;
 800257c:	2300      	movs	r3, #0
 800257e:	e09b      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
		}

		case 6:
		{
			if (PlocalParser->Variable_length-1 == 1)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	2b02      	cmp	r3, #2
 8002586:	d111      	bne.n	80025ac <LogicLayer_CommandSwitch+0x3a0>
			{
				unsigned int msecs = LogicLayer_intToAscii(PlocalParser, strlen(PlocalParser->Parser_Message[1]), 1);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	3333      	adds	r3, #51	; 0x33
 800258c:	4618      	mov	r0, r3
 800258e:	f7fd fe29 	bl	80001e4 <strlen>
 8002592:	4603      	mov	r3, r0
 8002594:	2201      	movs	r2, #1
 8002596:	4619      	mov	r1, r3
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f000 f8d1 	bl	8002740 <LogicLayer_intToAscii>
 800259e:	62f8      	str	r0, [r7, #44]	; 0x2c
				API_wacht(msecs);
 80025a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	4618      	mov	r0, r3
 80025a6:	f7ff fc73 	bl	8001e90 <API_wacht>
				break;
 80025aa:	e084      	b.n	80026b6 <LogicLayer_CommandSwitch+0x4aa>
			}
			else
				API_err_handler(INVALID_MESSAGE);
 80025ac:	2001      	movs	r0, #1
 80025ae:	f7ff fc7d 	bl	8001eac <API_err_handler>
			return 0;
 80025b2:	2300      	movs	r3, #0
 80025b4:	e080      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
		}

		case 8:
		{
			if (PlocalParser->Variable_length-1 == 4)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	2b05      	cmp	r3, #5
 80025bc:	d165      	bne.n	800268a <LogicLayer_CommandSwitch+0x47e>
			{
				uint16_t x_c = LogicLayer_intToAscii(PlocalParser, strlen(PlocalParser->Parser_Message[1]), 1);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	3333      	adds	r3, #51	; 0x33
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7fd fe0e 	bl	80001e4 <strlen>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2201      	movs	r2, #1
 80025cc:	4619      	mov	r1, r3
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f000 f8b6 	bl	8002740 <LogicLayer_intToAscii>
 80025d4:	4603      	mov	r3, r0
 80025d6:	86fb      	strh	r3, [r7, #54]	; 0x36
				uint16_t y_c = LogicLayer_intToAscii(PlocalParser, strlen(PlocalParser->Parser_Message[2]), 2);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	3365      	adds	r3, #101	; 0x65
 80025dc:	4618      	mov	r0, r3
 80025de:	f7fd fe01 	bl	80001e4 <strlen>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2202      	movs	r2, #2
 80025e6:	4619      	mov	r1, r3
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f000 f8a9 	bl	8002740 <LogicLayer_intToAscii>
 80025ee:	4603      	mov	r3, r0
 80025f0:	86bb      	strh	r3, [r7, #52]	; 0x34
				uint16_t radius = LogicLayer_intToAscii(PlocalParser, strlen(PlocalParser->Parser_Message[3]), 3);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	3397      	adds	r3, #151	; 0x97
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7fd fdf4 	bl	80001e4 <strlen>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2203      	movs	r2, #3
 8002600:	4619      	mov	r1, r3
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f000 f89c 	bl	8002740 <LogicLayer_intToAscii>
 8002608:	4603      	mov	r3, r0
 800260a:	867b      	strh	r3, [r7, #50]	; 0x32
				uint8_t color = LogicLayer_ColourCheck(PlocalParser, 4);
 800260c:	2104      	movs	r1, #4
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f000 f856 	bl	80026c0 <LogicLayer_ColourCheck>
 8002614:	4603      	mov	r3, r0
 8002616:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
				if(x_c > VGA_DISPLAY_X)
 800261a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800261c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002620:	d904      	bls.n	800262c <LogicLayer_CommandSwitch+0x420>
				{
					API_err_handler(X_OUT_OF_BOUNDS);
 8002622:	2002      	movs	r0, #2
 8002624:	f7ff fc42 	bl	8001eac <API_err_handler>
					return 0;
 8002628:	2300      	movs	r3, #0
 800262a:	e045      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
				}
				if(x_c+radius > VGA_DISPLAY_X || x_c-radius < 0)
 800262c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800262e:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002630:	4413      	add	r3, r2
 8002632:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002636:	dc04      	bgt.n	8002642 <LogicLayer_CommandSwitch+0x436>
 8002638:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800263a:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	2b00      	cmp	r3, #0
 8002640:	da04      	bge.n	800264c <LogicLayer_CommandSwitch+0x440>
				{
					API_err_handler(X_TO_HIGH);
 8002642:	200d      	movs	r0, #13
 8002644:	f7ff fc32 	bl	8001eac <API_err_handler>
					return 0;
 8002648:	2300      	movs	r3, #0
 800264a:	e035      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
				}
				if(y_c > VGA_DISPLAY_Y)
 800264c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800264e:	2bf0      	cmp	r3, #240	; 0xf0
 8002650:	d904      	bls.n	800265c <LogicLayer_CommandSwitch+0x450>
				{
					API_err_handler(Y_OUT_OF_BOUNDS);
 8002652:	2003      	movs	r0, #3
 8002654:	f7ff fc2a 	bl	8001eac <API_err_handler>
					return 0;
 8002658:	2300      	movs	r3, #0
 800265a:	e02d      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
				}
				if(y_c+radius > VGA_DISPLAY_Y || y_c-radius < 0)
 800265c:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800265e:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002660:	4413      	add	r3, r2
 8002662:	2bf0      	cmp	r3, #240	; 0xf0
 8002664:	dc04      	bgt.n	8002670 <LogicLayer_CommandSwitch+0x464>
 8002666:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002668:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800266a:	1ad3      	subs	r3, r2, r3
 800266c:	2b00      	cmp	r3, #0
 800266e:	da04      	bge.n	800267a <LogicLayer_CommandSwitch+0x46e>
				{
					API_err_handler(Y_TO_HIGH);
 8002670:	200c      	movs	r0, #12
 8002672:	f7ff fc1b 	bl	8001eac <API_err_handler>
					return 0;
 8002676:	2300      	movs	r3, #0
 8002678:	e01e      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
				}
				API_draw_circle(x_c, y_c, radius, color);
 800267a:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 800267e:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002680:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 8002682:	8ef8      	ldrh	r0, [r7, #54]	; 0x36
 8002684:	f7fe fdc4 	bl	8001210 <API_draw_circle>

				break;
 8002688:	e015      	b.n	80026b6 <LogicLayer_CommandSwitch+0x4aa>
			}
			else
				API_err_handler(INVALID_MESSAGE);
 800268a:	2001      	movs	r0, #1
 800268c:	f7ff fc0e 	bl	8001eac <API_err_handler>
			return 0;
 8002690:	2300      	movs	r3, #0
 8002692:	e011      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
		}

		case 9:
		{
			if (PlocalParser->Variable_length-1 == 1)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	2b02      	cmp	r3, #2
 800269a:	d102      	bne.n	80026a2 <LogicLayer_CommandSwitch+0x496>
			{
				API_blur_screen();
 800269c:	f7ff fb72 	bl	8001d84 <API_blur_screen>
				break;
 80026a0:	e009      	b.n	80026b6 <LogicLayer_CommandSwitch+0x4aa>
			}
			else
				API_err_handler(INVALID_MESSAGE);
 80026a2:	2001      	movs	r0, #1
 80026a4:	f7ff fc02 	bl	8001eac <API_err_handler>
			return 0;
 80026a8:	2300      	movs	r3, #0
 80026aa:	e005      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
		}

		default:
		{
			API_err_handler(NO_ERROR);
 80026ac:	2000      	movs	r0, #0
 80026ae:	f7ff fbfd 	bl	8001eac <API_err_handler>
			return 0;
 80026b2:	2300      	movs	r3, #0
 80026b4:	e000      	b.n	80026b8 <LogicLayer_CommandSwitch+0x4ac>
		}
	}
	return NO_ERROR;
 80026b6:	2300      	movs	r3, #0
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3738      	adds	r7, #56	; 0x38
 80026bc:	46bd      	mov	sp, r7
 80026be:	bdb0      	pop	{r4, r5, r7, pc}

080026c0 <LogicLayer_ColourCheck>:
 *
 * @return returned nul tenzij de kleur niet is gevonden
 *
 *****************************************************************************/
int LogicLayer_ColourCheck(Message_parser* PlocalParser, unsigned char StructLocation)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	460b      	mov	r3, r1
 80026ca:	70fb      	strb	r3, [r7, #3]
	int i;
	unsigned char stringLength = sizeof(message_col_string) / sizeof(message_col_string[0])+1;
 80026cc:	2310      	movs	r3, #16
 80026ce:	72fb      	strb	r3, [r7, #11]
	unsigned char stringCheck = 0;
 80026d0:	2300      	movs	r3, #0
 80026d2:	72bb      	strb	r3, [r7, #10]
	unsigned char stringCorrect = 0;
 80026d4:	2300      	movs	r3, #0
 80026d6:	727b      	strb	r3, [r7, #9]

	for (i = 1; i < stringLength; i++)
 80026d8:	2301      	movs	r3, #1
 80026da:	60fb      	str	r3, [r7, #12]
 80026dc:	e020      	b.n	8002720 <LogicLayer_ColourCheck+0x60>
	{
		stringCheck = strcmp(PlocalParser->Parser_Message[StructLocation],message_col_string[i-1]);
 80026de:	78fb      	ldrb	r3, [r7, #3]
 80026e0:	2232      	movs	r2, #50	; 0x32
 80026e2:	fb02 f303 	mul.w	r3, r2, r3
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	4413      	add	r3, r2
 80026ea:	1c58      	adds	r0, r3, #1
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	1e5a      	subs	r2, r3, #1
 80026f0:	4613      	mov	r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	4413      	add	r3, r2
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	4a0f      	ldr	r2, [pc, #60]	; (8002738 <LogicLayer_ColourCheck+0x78>)
 80026fa:	4413      	add	r3, r2
 80026fc:	4619      	mov	r1, r3
 80026fe:	f7fd fd67 	bl	80001d0 <strcmp>
 8002702:	4603      	mov	r3, r0
 8002704:	72bb      	strb	r3, [r7, #10]
		if (stringCheck == 0)
 8002706:	7abb      	ldrb	r3, [r7, #10]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d106      	bne.n	800271a <LogicLayer_ColourCheck+0x5a>
		{
			return stringCorrect = message_col[i-1];
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	3b01      	subs	r3, #1
 8002710:	4a0a      	ldr	r2, [pc, #40]	; (800273c <LogicLayer_ColourCheck+0x7c>)
 8002712:	5cd3      	ldrb	r3, [r2, r3]
 8002714:	727b      	strb	r3, [r7, #9]
 8002716:	7a7b      	ldrb	r3, [r7, #9]
 8002718:	e00a      	b.n	8002730 <LogicLayer_ColourCheck+0x70>
	for (i = 1; i < stringLength; i++)
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	3301      	adds	r3, #1
 800271e:	60fb      	str	r3, [r7, #12]
 8002720:	7afb      	ldrb	r3, [r7, #11]
 8002722:	68fa      	ldr	r2, [r7, #12]
 8002724:	429a      	cmp	r2, r3
 8002726:	dbda      	blt.n	80026de <LogicLayer_ColourCheck+0x1e>
		}
	}

	API_err_handler(UNKNOWN_COLOR);
 8002728:	2006      	movs	r0, #6
 800272a:	f7ff fbbf 	bl	8001eac <API_err_handler>
	return 0;
 800272e:	2300      	movs	r3, #0

}
 8002730:	4618      	mov	r0, r3
 8002732:	3710      	adds	r7, #16
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	08015b84 	.word	0x08015b84
 800273c:	08015cb0 	.word	0x08015cb0

08002740 <LogicLayer_intToAscii>:
 *
 * @return returned nul tenzij de gegeven waardes geen cijfer is
 *
 *****************************************************************************/
unsigned int LogicLayer_intToAscii(Message_parser* PlocalParser, int numbersize, int StructLocation)
{
 8002740:	b480      	push	{r7}
 8002742:	b089      	sub	sp, #36	; 0x24
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	607a      	str	r2, [r7, #4]
	unsigned char i = 0;
 800274c:	2300      	movs	r3, #0
 800274e:	77fb      	strb	r3, [r7, #31]
	unsigned char DecimalshiftBuff = 0;
 8002750:	2300      	movs	r3, #0
 8002752:	75fb      	strb	r3, [r7, #23]
	unsigned int decimalvalue = 0;
 8002754:	2300      	movs	r3, #0
 8002756:	61bb      	str	r3, [r7, #24]

	for (i = 0; i < numbersize; i++)
 8002758:	2300      	movs	r3, #0
 800275a:	77fb      	strb	r3, [r7, #31]
 800275c:	e020      	b.n	80027a0 <LogicLayer_intToAscii+0x60>
	{

		DecimalshiftBuff = PlocalParser->Parser_Message[StructLocation][i];	// making sure array doesnt have a negative number
 800275e:	7ffb      	ldrb	r3, [r7, #31]
 8002760:	68f9      	ldr	r1, [r7, #12]
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	2032      	movs	r0, #50	; 0x32
 8002766:	fb00 f202 	mul.w	r2, r0, r2
 800276a:	440a      	add	r2, r1
 800276c:	4413      	add	r3, r2
 800276e:	3301      	adds	r3, #1
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	75fb      	strb	r3, [r7, #23]
		if (DecimalshiftBuff < '0' ||  DecimalshiftBuff > '9')
 8002774:	7dfb      	ldrb	r3, [r7, #23]
 8002776:	2b2f      	cmp	r3, #47	; 0x2f
 8002778:	d90f      	bls.n	800279a <LogicLayer_intToAscii+0x5a>
 800277a:	7dfb      	ldrb	r3, [r7, #23]
 800277c:	2b39      	cmp	r3, #57	; 0x39
 800277e:	d80c      	bhi.n	800279a <LogicLayer_intToAscii+0x5a>
		{

		}
		else
		{
			DecimalshiftBuff -= '0';
 8002780:	7dfb      	ldrb	r3, [r7, #23]
 8002782:	3b30      	subs	r3, #48	; 0x30
 8002784:	75fb      	strb	r3, [r7, #23]

			decimalvalue *= 10;
 8002786:	69ba      	ldr	r2, [r7, #24]
 8002788:	4613      	mov	r3, r2
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	4413      	add	r3, r2
 800278e:	005b      	lsls	r3, r3, #1
 8002790:	61bb      	str	r3, [r7, #24]
			decimalvalue += DecimalshiftBuff;
 8002792:	7dfb      	ldrb	r3, [r7, #23]
 8002794:	69ba      	ldr	r2, [r7, #24]
 8002796:	4413      	add	r3, r2
 8002798:	61bb      	str	r3, [r7, #24]
	for (i = 0; i < numbersize; i++)
 800279a:	7ffb      	ldrb	r3, [r7, #31]
 800279c:	3301      	adds	r3, #1
 800279e:	77fb      	strb	r3, [r7, #31]
 80027a0:	7ffb      	ldrb	r3, [r7, #31]
 80027a2:	68ba      	ldr	r2, [r7, #8]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	dcda      	bgt.n	800275e <LogicLayer_intToAscii+0x1e>
		}
	}
	return decimalvalue;
 80027a8:	69bb      	ldr	r3, [r7, #24]
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3724      	adds	r7, #36	; 0x24
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
	...

080027b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80027be:	2300      	movs	r3, #0
 80027c0:	607b      	str	r3, [r7, #4]
 80027c2:	4b0c      	ldr	r3, [pc, #48]	; (80027f4 <MX_DMA_Init+0x3c>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c6:	4a0b      	ldr	r2, [pc, #44]	; (80027f4 <MX_DMA_Init+0x3c>)
 80027c8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80027cc:	6313      	str	r3, [r2, #48]	; 0x30
 80027ce:	4b09      	ldr	r3, [pc, #36]	; (80027f4 <MX_DMA_Init+0x3c>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027d6:	607b      	str	r3, [r7, #4]
 80027d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 80027da:	2200      	movs	r2, #0
 80027dc:	2100      	movs	r1, #0
 80027de:	2044      	movs	r0, #68	; 0x44
 80027e0:	f001 f85b 	bl	800389a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80027e4:	2044      	movs	r0, #68	; 0x44
 80027e6:	f001 f874 	bl	80038d2 <HAL_NVIC_EnableIRQ>

}
 80027ea:	bf00      	nop
 80027ec:	3708      	adds	r7, #8
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	40023800 	.word	0x40023800

080027f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b08a      	sub	sp, #40	; 0x28
 80027fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027fe:	f107 0314 	add.w	r3, r7, #20
 8002802:	2200      	movs	r2, #0
 8002804:	601a      	str	r2, [r3, #0]
 8002806:	605a      	str	r2, [r3, #4]
 8002808:	609a      	str	r2, [r3, #8]
 800280a:	60da      	str	r2, [r3, #12]
 800280c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800280e:	2300      	movs	r3, #0
 8002810:	613b      	str	r3, [r7, #16]
 8002812:	4b3b      	ldr	r3, [pc, #236]	; (8002900 <MX_GPIO_Init+0x108>)
 8002814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002816:	4a3a      	ldr	r2, [pc, #232]	; (8002900 <MX_GPIO_Init+0x108>)
 8002818:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800281c:	6313      	str	r3, [r2, #48]	; 0x30
 800281e:	4b38      	ldr	r3, [pc, #224]	; (8002900 <MX_GPIO_Init+0x108>)
 8002820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002826:	613b      	str	r3, [r7, #16]
 8002828:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800282a:	2300      	movs	r3, #0
 800282c:	60fb      	str	r3, [r7, #12]
 800282e:	4b34      	ldr	r3, [pc, #208]	; (8002900 <MX_GPIO_Init+0x108>)
 8002830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002832:	4a33      	ldr	r2, [pc, #204]	; (8002900 <MX_GPIO_Init+0x108>)
 8002834:	f043 0301 	orr.w	r3, r3, #1
 8002838:	6313      	str	r3, [r2, #48]	; 0x30
 800283a:	4b31      	ldr	r3, [pc, #196]	; (8002900 <MX_GPIO_Init+0x108>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002846:	2300      	movs	r3, #0
 8002848:	60bb      	str	r3, [r7, #8]
 800284a:	4b2d      	ldr	r3, [pc, #180]	; (8002900 <MX_GPIO_Init+0x108>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284e:	4a2c      	ldr	r2, [pc, #176]	; (8002900 <MX_GPIO_Init+0x108>)
 8002850:	f043 0310 	orr.w	r3, r3, #16
 8002854:	6313      	str	r3, [r2, #48]	; 0x30
 8002856:	4b2a      	ldr	r3, [pc, #168]	; (8002900 <MX_GPIO_Init+0x108>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285a:	f003 0310 	and.w	r3, r3, #16
 800285e:	60bb      	str	r3, [r7, #8]
 8002860:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	607b      	str	r3, [r7, #4]
 8002866:	4b26      	ldr	r3, [pc, #152]	; (8002900 <MX_GPIO_Init+0x108>)
 8002868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286a:	4a25      	ldr	r2, [pc, #148]	; (8002900 <MX_GPIO_Init+0x108>)
 800286c:	f043 0302 	orr.w	r3, r3, #2
 8002870:	6313      	str	r3, [r2, #48]	; 0x30
 8002872:	4b23      	ldr	r3, [pc, #140]	; (8002900 <MX_GPIO_Init+0x108>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002876:	f003 0302 	and.w	r3, r3, #2
 800287a:	607b      	str	r3, [r7, #4]
 800287c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 800287e:	2200      	movs	r2, #0
 8002880:	2102      	movs	r1, #2
 8002882:	4820      	ldr	r0, [pc, #128]	; (8002904 <MX_GPIO_Init+0x10c>)
 8002884:	f001 fdde 	bl	8004444 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 8002888:	2200      	movs	r2, #0
 800288a:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 800288e:	481e      	ldr	r0, [pc, #120]	; (8002908 <MX_GPIO_Init+0x110>)
 8002890:	f001 fdd8 	bl	8004444 <HAL_GPIO_WritePin>
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VGA_VSYNC_GPIO_Port, VGA_VSYNC_Pin, GPIO_PIN_RESET);
 8002894:	2200      	movs	r2, #0
 8002896:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800289a:	481c      	ldr	r0, [pc, #112]	; (800290c <MX_GPIO_Init+0x114>)
 800289c:	f001 fdd2 	bl	8004444 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80028a0:	2302      	movs	r3, #2
 80028a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028a4:	2301      	movs	r3, #1
 80028a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028a8:	2301      	movs	r3, #1
 80028aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ac:	2300      	movs	r3, #0
 80028ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80028b0:	f107 0314 	add.w	r3, r7, #20
 80028b4:	4619      	mov	r1, r3
 80028b6:	4813      	ldr	r0, [pc, #76]	; (8002904 <MX_GPIO_Init+0x10c>)
 80028b8:	f001 fc28 	bl	800410c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 80028bc:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80028c0:	617b      	str	r3, [r7, #20]
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028c2:	2301      	movs	r3, #1
 80028c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c6:	2300      	movs	r3, #0
 80028c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ca:	2303      	movs	r3, #3
 80028cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028ce:	f107 0314 	add.w	r3, r7, #20
 80028d2:	4619      	mov	r1, r3
 80028d4:	480c      	ldr	r0, [pc, #48]	; (8002908 <MX_GPIO_Init+0x110>)
 80028d6:	f001 fc19 	bl	800410c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VGA_VSYNC_Pin;
 80028da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028e0:	2301      	movs	r3, #1
 80028e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e4:	2300      	movs	r3, #0
 80028e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028e8:	2303      	movs	r3, #3
 80028ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VGA_VSYNC_GPIO_Port, &GPIO_InitStruct);
 80028ec:	f107 0314 	add.w	r3, r7, #20
 80028f0:	4619      	mov	r1, r3
 80028f2:	4806      	ldr	r0, [pc, #24]	; (800290c <MX_GPIO_Init+0x114>)
 80028f4:	f001 fc0a 	bl	800410c <HAL_GPIO_Init>

}
 80028f8:	bf00      	nop
 80028fa:	3728      	adds	r7, #40	; 0x28
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	40023800 	.word	0x40023800
 8002904:	40020000 	.word	0x40020000
 8002908:	40021000 	.word	0x40021000
 800290c:	40020400 	.word	0x40020400

08002910 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002910:	b590      	push	{r4, r7, lr}
 8002912:	f2ad 4d04 	subw	sp, sp, #1028	; 0x404
 8002916:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002918:	f000 fe4e 	bl	80035b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800291c:	f000 f8b0 	bl	8002a80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002920:	f7ff ff6a 	bl	80027f8 <MX_GPIO_Init>
  MX_DMA_Init();
 8002924:	f7ff ff48 	bl	80027b8 <MX_DMA_Init>
  MX_TIM1_Init();
 8002928:	f000 fb9c 	bl	8003064 <MX_TIM1_Init>
  MX_TIM2_Init();
 800292c:	f000 fbea 	bl	8003104 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8002930:	f000 fd00 	bl	8003334 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8002934:	f004 fefa 	bl	800772c <MX_FATFS_Init>
  MX_SPI1_Init();
 8002938:	f000 f926 	bl	8002b88 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  UB_VGA_Screen_Init(); // Init VGA-Screen
 800293c:	f000 fd9e 	bl	800347c <UB_VGA_Screen_Init>

  UB_VGA_FillScreen(VGA_COL_BLACK);
 8002940:	2000      	movs	r0, #0
 8002942:	f000 fded 	bl	8003520 <UB_VGA_FillScreen>
  unsigned int i = 0;
 8002946:	2300      	movs	r3, #0
 8002948:	f8c7 33fc 	str.w	r3, [r7, #1020]	; 0x3fc
  for(i = 0; i < LINE_BUFLEN; i++)
 800294c:	2300      	movs	r3, #0
 800294e:	f8c7 33fc 	str.w	r3, [r7, #1020]	; 0x3fc
 8002952:	e00b      	b.n	800296c <main+0x5c>
	  input.line_rx_buffer[i] = 0;
 8002954:	4a46      	ldr	r2, [pc, #280]	; (8002a70 <main+0x160>)
 8002956:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	; 0x3fc
 800295a:	4413      	add	r3, r2
 800295c:	3301      	adds	r3, #1
 800295e:	2200      	movs	r2, #0
 8002960:	701a      	strb	r2, [r3, #0]
  for(i = 0; i < LINE_BUFLEN; i++)
 8002962:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	; 0x3fc
 8002966:	3301      	adds	r3, #1
 8002968:	f8c7 33fc 	str.w	r3, [r7, #1020]	; 0x3fc
 800296c:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	; 0x3fc
 8002970:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002974:	d3ee      	bcc.n	8002954 <main+0x44>

  // Reset some stuff
  input.byte_buffer_rx[0] = 0;
 8002976:	4b3e      	ldr	r3, [pc, #248]	; (8002a70 <main+0x160>)
 8002978:	2200      	movs	r2, #0
 800297a:	701a      	strb	r2, [r3, #0]
  input.char_counter = 0;
 800297c:	4b3c      	ldr	r3, [pc, #240]	; (8002a70 <main+0x160>)
 800297e:	2200      	movs	r2, #0
 8002980:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
  input.command_execute_flag = FALSE;
 8002984:	4b3a      	ldr	r3, [pc, #232]	; (8002a70 <main+0x160>)
 8002986:	2200      	movs	r2, #0
 8002988:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c

  // HAl wants a memory location to store the charachter it receives from the UART
  // We will pass it an array, but we will not use it. We declare our own variable in the interupt handler
  // See stm32f4xx_it.c
  HAL_UART_Receive_IT(&huart2, input.byte_buffer_rx, LINE_BUFLEN);
 800298c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002990:	4937      	ldr	r1, [pc, #220]	; (8002a70 <main+0x160>)
 8002992:	4838      	ldr	r0, [pc, #224]	; (8002a74 <main+0x164>)
 8002994:	f003 ff27 	bl	80067e6 <HAL_UART_Receive_IT>

  int Test = 0;
 8002998:	2300      	movs	r3, #0
 800299a:	f8c7 33f4 	str.w	r3, [r7, #1012]	; 0x3f4
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if(input.command_execute_flag == TRUE)
 800299e:	4b34      	ldr	r3, [pc, #208]	; (8002a70 <main+0x160>)
 80029a0:	f893 340c 	ldrb.w	r3, [r3, #1036]	; 0x40c
 80029a4:	2bff      	cmp	r3, #255	; 0xff
 80029a6:	d1fa      	bne.n	800299e <main+0x8e>
	  {
		  Debugging = LogicLayer_Parser(input.line_rx_buffer, LINE_BUFLEN);
 80029a8:	4c33      	ldr	r4, [pc, #204]	; (8002a78 <main+0x168>)
 80029aa:	463b      	mov	r3, r7
 80029ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029b0:	4932      	ldr	r1, [pc, #200]	; (8002a7c <main+0x16c>)
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7ff fb18 	bl	8001fe8 <LogicLayer_Parser>
 80029b8:	f507 6380 	add.w	r3, r7, #1024	; 0x400
 80029bc:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80029c0:	4620      	mov	r0, r4
 80029c2:	4619      	mov	r1, r3
 80029c4:	f240 33e9 	movw	r3, #1001	; 0x3e9
 80029c8:	461a      	mov	r2, r3
 80029ca:	f007 fdaf 	bl	800a52c <memcpy>
		  Test = LogicLayer_CommandCheck(&Debugging);
 80029ce:	482a      	ldr	r0, [pc, #168]	; (8002a78 <main+0x168>)
 80029d0:	f7ff fbe4 	bl	800219c <LogicLayer_CommandCheck>
 80029d4:	f8c7 03f4 	str.w	r0, [r7, #1012]	; 0x3f4
		  if (Test == 0)
 80029d8:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	; 0x3f4
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d006      	beq.n	80029ee <main+0xde>
		  {
			  //error handler
		  }
		  else
		  {
			  LogicLayer_CommandSwitch(&Debugging, Test);
 80029e0:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	; 0x3f4
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	4619      	mov	r1, r3
 80029e8:	4823      	ldr	r0, [pc, #140]	; (8002a78 <main+0x168>)
 80029ea:	f7ff fc0f 	bl	800220c <LogicLayer_CommandSwitch>
		  }
		  for(i = 0; i < LINE_BUFLEN; i++)
 80029ee:	2300      	movs	r3, #0
 80029f0:	f8c7 33fc 	str.w	r3, [r7, #1020]	; 0x3fc
 80029f4:	e00b      	b.n	8002a0e <main+0xfe>
			  input.line_rx_buffer[i] = 0;
 80029f6:	4a1e      	ldr	r2, [pc, #120]	; (8002a70 <main+0x160>)
 80029f8:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	; 0x3fc
 80029fc:	4413      	add	r3, r2
 80029fe:	3301      	adds	r3, #1
 8002a00:	2200      	movs	r2, #0
 8002a02:	701a      	strb	r2, [r3, #0]
		  for(i = 0; i < LINE_BUFLEN; i++)
 8002a04:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	; 0x3fc
 8002a08:	3301      	adds	r3, #1
 8002a0a:	f8c7 33fc 	str.w	r3, [r7, #1020]	; 0x3fc
 8002a0e:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	; 0x3fc
 8002a12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a16:	d3ee      	bcc.n	80029f6 <main+0xe6>
		  for (i = 0; i < ARGUMENTEN_LEN; i++)
 8002a18:	2300      	movs	r3, #0
 8002a1a:	f8c7 33fc 	str.w	r3, [r7, #1020]	; 0x3fc
 8002a1e:	e01e      	b.n	8002a5e <main+0x14e>
			  for (int j = 0; j < BUFFER_LEN_PARSER; j++)
 8002a20:	2300      	movs	r3, #0
 8002a22:	f8c7 33f8 	str.w	r3, [r7, #1016]	; 0x3f8
 8002a26:	e011      	b.n	8002a4c <main+0x13c>
				  Debugging.Parser_Message[i][j] = 0;
 8002a28:	4a13      	ldr	r2, [pc, #76]	; (8002a78 <main+0x168>)
 8002a2a:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	; 0x3fc
 8002a2e:	2132      	movs	r1, #50	; 0x32
 8002a30:	fb01 f303 	mul.w	r3, r1, r3
 8002a34:	441a      	add	r2, r3
 8002a36:	f8d7 33f8 	ldr.w	r3, [r7, #1016]	; 0x3f8
 8002a3a:	4413      	add	r3, r2
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	2200      	movs	r2, #0
 8002a40:	701a      	strb	r2, [r3, #0]
			  for (int j = 0; j < BUFFER_LEN_PARSER; j++)
 8002a42:	f8d7 33f8 	ldr.w	r3, [r7, #1016]	; 0x3f8
 8002a46:	3301      	adds	r3, #1
 8002a48:	f8c7 33f8 	str.w	r3, [r7, #1016]	; 0x3f8
 8002a4c:	f8d7 33f8 	ldr.w	r3, [r7, #1016]	; 0x3f8
 8002a50:	2b31      	cmp	r3, #49	; 0x31
 8002a52:	dde9      	ble.n	8002a28 <main+0x118>
		  for (i = 0; i < ARGUMENTEN_LEN; i++)
 8002a54:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	; 0x3fc
 8002a58:	3301      	adds	r3, #1
 8002a5a:	f8c7 33fc 	str.w	r3, [r7, #1020]	; 0x3fc
 8002a5e:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	; 0x3fc
 8002a62:	2b13      	cmp	r3, #19
 8002a64:	d9dc      	bls.n	8002a20 <main+0x110>
		  // When finished reset the flag
		  input.command_execute_flag = FALSE;
 8002a66:	4b02      	ldr	r3, [pc, #8]	; (8002a70 <main+0x160>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
	  if(input.command_execute_flag == TRUE)
 8002a6e:	e796      	b.n	800299e <main+0x8e>
 8002a70:	200000a4 	.word	0x200000a4
 8002a74:	200009ec 	.word	0x200009ec
 8002a78:	200004b4 	.word	0x200004b4
 8002a7c:	200000a5 	.word	0x200000a5

08002a80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b094      	sub	sp, #80	; 0x50
 8002a84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a86:	f107 0320 	add.w	r3, r7, #32
 8002a8a:	2230      	movs	r2, #48	; 0x30
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f007 fd5a 	bl	800a548 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a94:	f107 030c 	add.w	r3, r7, #12
 8002a98:	2200      	movs	r2, #0
 8002a9a:	601a      	str	r2, [r3, #0]
 8002a9c:	605a      	str	r2, [r3, #4]
 8002a9e:	609a      	str	r2, [r3, #8]
 8002aa0:	60da      	str	r2, [r3, #12]
 8002aa2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	60bb      	str	r3, [r7, #8]
 8002aa8:	4b28      	ldr	r3, [pc, #160]	; (8002b4c <SystemClock_Config+0xcc>)
 8002aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aac:	4a27      	ldr	r2, [pc, #156]	; (8002b4c <SystemClock_Config+0xcc>)
 8002aae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ab2:	6413      	str	r3, [r2, #64]	; 0x40
 8002ab4:	4b25      	ldr	r3, [pc, #148]	; (8002b4c <SystemClock_Config+0xcc>)
 8002ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002abc:	60bb      	str	r3, [r7, #8]
 8002abe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	607b      	str	r3, [r7, #4]
 8002ac4:	4b22      	ldr	r3, [pc, #136]	; (8002b50 <SystemClock_Config+0xd0>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a21      	ldr	r2, [pc, #132]	; (8002b50 <SystemClock_Config+0xd0>)
 8002aca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ace:	6013      	str	r3, [r2, #0]
 8002ad0:	4b1f      	ldr	r3, [pc, #124]	; (8002b50 <SystemClock_Config+0xd0>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ad8:	607b      	str	r3, [r7, #4]
 8002ada:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002adc:	2301      	movs	r3, #1
 8002ade:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ae0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ae4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002aea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002aee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002af0:	2304      	movs	r3, #4
 8002af2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002af4:	23a8      	movs	r3, #168	; 0xa8
 8002af6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002af8:	2302      	movs	r3, #2
 8002afa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002afc:	2307      	movs	r3, #7
 8002afe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b00:	f107 0320 	add.w	r3, r7, #32
 8002b04:	4618      	mov	r0, r3
 8002b06:	f001 fcb7 	bl	8004478 <HAL_RCC_OscConfig>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d001      	beq.n	8002b14 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002b10:	f000 f832 	bl	8002b78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b14:	230f      	movs	r3, #15
 8002b16:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b18:	2302      	movs	r3, #2
 8002b1a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002b20:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002b24:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002b26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b2a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002b2c:	f107 030c 	add.w	r3, r7, #12
 8002b30:	2105      	movs	r1, #5
 8002b32:	4618      	mov	r0, r3
 8002b34:	f001 ff18 	bl	8004968 <HAL_RCC_ClockConfig>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002b3e:	f000 f81b 	bl	8002b78 <Error_Handler>
  }
}
 8002b42:	bf00      	nop
 8002b44:	3750      	adds	r7, #80	; 0x50
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	40023800 	.word	0x40023800
 8002b50:	40007000 	.word	0x40007000

08002b54 <__io_putchar>:
	#define USART_PRINTF int fputc(int ch, FILE *f)		//With other compiler printf calls fputc()
#endif /* __GNUC__ */

//Retargets the C library printf function to the USART
USART_PRINTF
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);	//Write character to UART2
 8002b5c:	1d39      	adds	r1, r7, #4
 8002b5e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b62:	2201      	movs	r2, #1
 8002b64:	4803      	ldr	r0, [pc, #12]	; (8002b74 <__io_putchar+0x20>)
 8002b66:	f003 fdac 	bl	80066c2 <HAL_UART_Transmit>
	return ch;												//Return the character
 8002b6a:	687b      	ldr	r3, [r7, #4]
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3708      	adds	r7, #8
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	200009ec 	.word	0x200009ec

08002b78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002b7c:	bf00      	nop
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
	...

08002b88 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002b8c:	4b17      	ldr	r3, [pc, #92]	; (8002bec <MX_SPI1_Init+0x64>)
 8002b8e:	4a18      	ldr	r2, [pc, #96]	; (8002bf0 <MX_SPI1_Init+0x68>)
 8002b90:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002b92:	4b16      	ldr	r3, [pc, #88]	; (8002bec <MX_SPI1_Init+0x64>)
 8002b94:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002b98:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002b9a:	4b14      	ldr	r3, [pc, #80]	; (8002bec <MX_SPI1_Init+0x64>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ba0:	4b12      	ldr	r3, [pc, #72]	; (8002bec <MX_SPI1_Init+0x64>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ba6:	4b11      	ldr	r3, [pc, #68]	; (8002bec <MX_SPI1_Init+0x64>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002bac:	4b0f      	ldr	r3, [pc, #60]	; (8002bec <MX_SPI1_Init+0x64>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002bb2:	4b0e      	ldr	r3, [pc, #56]	; (8002bec <MX_SPI1_Init+0x64>)
 8002bb4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002bb8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002bba:	4b0c      	ldr	r3, [pc, #48]	; (8002bec <MX_SPI1_Init+0x64>)
 8002bbc:	2238      	movs	r2, #56	; 0x38
 8002bbe:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002bc0:	4b0a      	ldr	r3, [pc, #40]	; (8002bec <MX_SPI1_Init+0x64>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002bc6:	4b09      	ldr	r3, [pc, #36]	; (8002bec <MX_SPI1_Init+0x64>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bcc:	4b07      	ldr	r3, [pc, #28]	; (8002bec <MX_SPI1_Init+0x64>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002bd2:	4b06      	ldr	r3, [pc, #24]	; (8002bec <MX_SPI1_Init+0x64>)
 8002bd4:	220a      	movs	r2, #10
 8002bd6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002bd8:	4804      	ldr	r0, [pc, #16]	; (8002bec <MX_SPI1_Init+0x64>)
 8002bda:	f002 f8e5 	bl	8004da8 <HAL_SPI_Init>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d001      	beq.n	8002be8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002be4:	f7ff ffc8 	bl	8002b78 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002be8:	bf00      	nop
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	200008a0 	.word	0x200008a0
 8002bf0:	40013000 	.word	0x40013000

08002bf4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b08a      	sub	sp, #40	; 0x28
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bfc:	f107 0314 	add.w	r3, r7, #20
 8002c00:	2200      	movs	r2, #0
 8002c02:	601a      	str	r2, [r3, #0]
 8002c04:	605a      	str	r2, [r3, #4]
 8002c06:	609a      	str	r2, [r3, #8]
 8002c08:	60da      	str	r2, [r3, #12]
 8002c0a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a28      	ldr	r2, [pc, #160]	; (8002cb4 <HAL_SPI_MspInit+0xc0>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d149      	bne.n	8002caa <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c16:	2300      	movs	r3, #0
 8002c18:	613b      	str	r3, [r7, #16]
 8002c1a:	4b27      	ldr	r3, [pc, #156]	; (8002cb8 <HAL_SPI_MspInit+0xc4>)
 8002c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c1e:	4a26      	ldr	r2, [pc, #152]	; (8002cb8 <HAL_SPI_MspInit+0xc4>)
 8002c20:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c24:	6453      	str	r3, [r2, #68]	; 0x44
 8002c26:	4b24      	ldr	r3, [pc, #144]	; (8002cb8 <HAL_SPI_MspInit+0xc4>)
 8002c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c2a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c2e:	613b      	str	r3, [r7, #16]
 8002c30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c32:	2300      	movs	r3, #0
 8002c34:	60fb      	str	r3, [r7, #12]
 8002c36:	4b20      	ldr	r3, [pc, #128]	; (8002cb8 <HAL_SPI_MspInit+0xc4>)
 8002c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3a:	4a1f      	ldr	r2, [pc, #124]	; (8002cb8 <HAL_SPI_MspInit+0xc4>)
 8002c3c:	f043 0301 	orr.w	r3, r3, #1
 8002c40:	6313      	str	r3, [r2, #48]	; 0x30
 8002c42:	4b1d      	ldr	r3, [pc, #116]	; (8002cb8 <HAL_SPI_MspInit+0xc4>)
 8002c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c46:	f003 0301 	and.w	r3, r3, #1
 8002c4a:	60fb      	str	r3, [r7, #12]
 8002c4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c4e:	2300      	movs	r3, #0
 8002c50:	60bb      	str	r3, [r7, #8]
 8002c52:	4b19      	ldr	r3, [pc, #100]	; (8002cb8 <HAL_SPI_MspInit+0xc4>)
 8002c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c56:	4a18      	ldr	r2, [pc, #96]	; (8002cb8 <HAL_SPI_MspInit+0xc4>)
 8002c58:	f043 0302 	orr.w	r3, r3, #2
 8002c5c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c5e:	4b16      	ldr	r3, [pc, #88]	; (8002cb8 <HAL_SPI_MspInit+0xc4>)
 8002c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c62:	f003 0302 	and.w	r3, r3, #2
 8002c66:	60bb      	str	r3, [r7, #8]
 8002c68:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002c6a:	23c0      	movs	r3, #192	; 0xc0
 8002c6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c6e:	2302      	movs	r3, #2
 8002c70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c72:	2301      	movs	r3, #1
 8002c74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c76:	2303      	movs	r3, #3
 8002c78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002c7a:	2305      	movs	r3, #5
 8002c7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c7e:	f107 0314 	add.w	r3, r7, #20
 8002c82:	4619      	mov	r1, r3
 8002c84:	480d      	ldr	r0, [pc, #52]	; (8002cbc <HAL_SPI_MspInit+0xc8>)
 8002c86:	f001 fa41 	bl	800410c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002c8a:	2308      	movs	r3, #8
 8002c8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c8e:	2302      	movs	r3, #2
 8002c90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c92:	2301      	movs	r3, #1
 8002c94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c96:	2303      	movs	r3, #3
 8002c98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002c9a:	2305      	movs	r3, #5
 8002c9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c9e:	f107 0314 	add.w	r3, r7, #20
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	4806      	ldr	r0, [pc, #24]	; (8002cc0 <HAL_SPI_MspInit+0xcc>)
 8002ca6:	f001 fa31 	bl	800410c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002caa:	bf00      	nop
 8002cac:	3728      	adds	r7, #40	; 0x28
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	40013000 	.word	0x40013000
 8002cb8:	40023800 	.word	0x40023800
 8002cbc:	40020000 	.word	0x40020000
 8002cc0:	40020400 	.word	0x40020400

08002cc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cca:	2300      	movs	r3, #0
 8002ccc:	607b      	str	r3, [r7, #4]
 8002cce:	4b10      	ldr	r3, [pc, #64]	; (8002d10 <HAL_MspInit+0x4c>)
 8002cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd2:	4a0f      	ldr	r2, [pc, #60]	; (8002d10 <HAL_MspInit+0x4c>)
 8002cd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cd8:	6453      	str	r3, [r2, #68]	; 0x44
 8002cda:	4b0d      	ldr	r3, [pc, #52]	; (8002d10 <HAL_MspInit+0x4c>)
 8002cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ce2:	607b      	str	r3, [r7, #4]
 8002ce4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	603b      	str	r3, [r7, #0]
 8002cea:	4b09      	ldr	r3, [pc, #36]	; (8002d10 <HAL_MspInit+0x4c>)
 8002cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cee:	4a08      	ldr	r2, [pc, #32]	; (8002d10 <HAL_MspInit+0x4c>)
 8002cf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cf4:	6413      	str	r3, [r2, #64]	; 0x40
 8002cf6:	4b06      	ldr	r3, [pc, #24]	; (8002d10 <HAL_MspInit+0x4c>)
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cfe:	603b      	str	r3, [r7, #0]
 8002d00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d02:	bf00      	nop
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	40023800 	.word	0x40023800

08002d14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002d18:	bf00      	nop
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr

08002d22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d22:	b480      	push	{r7}
 8002d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d26:	e7fe      	b.n	8002d26 <HardFault_Handler+0x4>

08002d28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d2c:	e7fe      	b.n	8002d2c <MemManage_Handler+0x4>

08002d2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d2e:	b480      	push	{r7}
 8002d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d32:	e7fe      	b.n	8002d32 <BusFault_Handler+0x4>

08002d34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d34:	b480      	push	{r7}
 8002d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d38:	e7fe      	b.n	8002d38 <UsageFault_Handler+0x4>

08002d3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d3a:	b480      	push	{r7}
 8002d3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d3e:	bf00      	nop
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr

08002d48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d4c:	bf00      	nop
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr

08002d56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d56:	b480      	push	{r7}
 8002d58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d5a:	bf00      	nop
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d68:	f000 fc78 	bl	800365c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d6c:	bf00      	nop
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002d74:	4828      	ldr	r0, [pc, #160]	; (8002e18 <TIM2_IRQHandler+0xa8>)
 8002d76:	f002 fdf3 	bl	8005960 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_CC3); // uncomment HAL_TIM_IRQHandler(&htim2); ^^
 8002d7a:	4b27      	ldr	r3, [pc, #156]	; (8002e18 <TIM2_IRQHandler+0xa8>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f06f 0208 	mvn.w	r2, #8
 8002d82:	611a      	str	r2, [r3, #16]

  VGA.hsync_cnt++;
 8002d84:	4b25      	ldr	r3, [pc, #148]	; (8002e1c <TIM2_IRQHandler+0xac>)
 8002d86:	881b      	ldrh	r3, [r3, #0]
 8002d88:	3301      	adds	r3, #1
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	4b23      	ldr	r3, [pc, #140]	; (8002e1c <TIM2_IRQHandler+0xac>)
 8002d8e:	801a      	strh	r2, [r3, #0]
  if (VGA.hsync_cnt >= VGA_VSYNC_PERIODE)
 8002d90:	4b22      	ldr	r3, [pc, #136]	; (8002e1c <TIM2_IRQHandler+0xac>)
 8002d92:	881b      	ldrh	r3, [r3, #0]
 8002d94:	f5b3 7f03 	cmp.w	r3, #524	; 0x20c
 8002d98:	d905      	bls.n	8002da6 <TIM2_IRQHandler+0x36>
  {
    // -----------
    VGA.hsync_cnt = 0;
 8002d9a:	4b20      	ldr	r3, [pc, #128]	; (8002e1c <TIM2_IRQHandler+0xac>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr = (uint32_t)(&VGA_RAM1[0]);
 8002da0:	4a1f      	ldr	r2, [pc, #124]	; (8002e20 <TIM2_IRQHandler+0xb0>)
 8002da2:	4b1e      	ldr	r3, [pc, #120]	; (8002e1c <TIM2_IRQHandler+0xac>)
 8002da4:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  GPIOB->BSRR = (VGA.hsync_cnt < VGA_VSYNC_IMP) ? VGA_VSYNC_Pin << 16u: VGA_VSYNC_Pin;
 8002da6:	4b1d      	ldr	r3, [pc, #116]	; (8002e1c <TIM2_IRQHandler+0xac>)
 8002da8:	881b      	ldrh	r3, [r3, #0]
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d802      	bhi.n	8002db4 <TIM2_IRQHandler+0x44>
 8002dae:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002db2:	e001      	b.n	8002db8 <TIM2_IRQHandler+0x48>
 8002db4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002db8:	4a1a      	ldr	r2, [pc, #104]	; (8002e24 <TIM2_IRQHandler+0xb4>)
 8002dba:	6193      	str	r3, [r2, #24]

  // Test for DMA start
  if((VGA.hsync_cnt >= VGA_VSYNC_BILD_START) && (VGA.hsync_cnt <= VGA_VSYNC_BILD_STOP))
 8002dbc:	4b17      	ldr	r3, [pc, #92]	; (8002e1c <TIM2_IRQHandler+0xac>)
 8002dbe:	881b      	ldrh	r3, [r3, #0]
 8002dc0:	2b23      	cmp	r3, #35	; 0x23
 8002dc2:	d927      	bls.n	8002e14 <TIM2_IRQHandler+0xa4>
 8002dc4:	4b15      	ldr	r3, [pc, #84]	; (8002e1c <TIM2_IRQHandler+0xac>)
 8002dc6:	881b      	ldrh	r3, [r3, #0]
 8002dc8:	f240 2202 	movw	r2, #514	; 0x202
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d821      	bhi.n	8002e14 <TIM2_IRQHandler+0xa4>
  {
    // after FP start => DMA Transfer

    // DMA2 init
	  DMA2_Stream5->CR = VGA.dma2_cr_reg;
 8002dd0:	4a15      	ldr	r2, [pc, #84]	; (8002e28 <TIM2_IRQHandler+0xb8>)
 8002dd2:	4b12      	ldr	r3, [pc, #72]	; (8002e1c <TIM2_IRQHandler+0xac>)
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	6013      	str	r3, [r2, #0]
    // set adress
    DMA2_Stream5->M0AR = VGA.start_adr;
 8002dd8:	4a13      	ldr	r2, [pc, #76]	; (8002e28 <TIM2_IRQHandler+0xb8>)
 8002dda:	4b10      	ldr	r3, [pc, #64]	; (8002e1c <TIM2_IRQHandler+0xac>)
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1 |= TIM_CR1_CEN; // __HAL_TIM_ENABLE(&htim1); // too slow?
 8002de0:	4b12      	ldr	r3, [pc, #72]	; (8002e2c <TIM2_IRQHandler+0xbc>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a11      	ldr	r2, [pc, #68]	; (8002e2c <TIM2_IRQHandler+0xbc>)
 8002de6:	f043 0301 	orr.w	r3, r3, #1
 8002dea:	6013      	str	r3, [r2, #0]
    // DMA2 enable
    __HAL_DMA_ENABLE(&hdma_tim1_up);
 8002dec:	4b10      	ldr	r3, [pc, #64]	; (8002e30 <TIM2_IRQHandler+0xc0>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	4b0f      	ldr	r3, [pc, #60]	; (8002e30 <TIM2_IRQHandler+0xc0>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f042 0201 	orr.w	r2, r2, #1
 8002dfa:	601a      	str	r2, [r3, #0]
    // Test Adrespointer for high
    if(VGA.hsync_cnt & 0x01)
 8002dfc:	4b07      	ldr	r3, [pc, #28]	; (8002e1c <TIM2_IRQHandler+0xac>)
 8002dfe:	881b      	ldrh	r3, [r3, #0]
 8002e00:	f003 0301 	and.w	r3, r3, #1
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d005      	beq.n	8002e14 <TIM2_IRQHandler+0xa4>
      VGA.start_adr += (VGA_DISPLAY_X + 1); // inc after Hsync
 8002e08:	4b04      	ldr	r3, [pc, #16]	; (8002e1c <TIM2_IRQHandler+0xac>)
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f203 1341 	addw	r3, r3, #321	; 0x141
 8002e10:	4a02      	ldr	r2, [pc, #8]	; (8002e1c <TIM2_IRQHandler+0xac>)
 8002e12:	6053      	str	r3, [r2, #4]
  }
  /* USER CODE END TIM2_IRQn 1 */
}
 8002e14:	bf00      	nop
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	20000944 	.word	0x20000944
 8002e1c:	20013720 	.word	0x20013720
 8002e20:	20000a30 	.word	0x20000a30
 8002e24:	40020400 	.word	0x40020400
 8002e28:	40026488 	.word	0x40026488
 8002e2c:	40010000 	.word	0x40010000
 8002e30:	2000098c 	.word	0x2000098c

08002e34 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	// Store the byte we received on the UART
	char uart_char = USART2->DR;
 8002e3a:	4b1a      	ldr	r3, [pc, #104]	; (8002ea4 <USART2_IRQHandler+0x70>)
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	71fb      	strb	r3, [r7, #7]

	//Ignore the '\n' character
	if(uart_char != LINE_FEED)
 8002e40:	79fb      	ldrb	r3, [r7, #7]
 8002e42:	2b0a      	cmp	r3, #10
 8002e44:	d026      	beq.n	8002e94 <USART2_IRQHandler+0x60>
	{
		//Check for CR or a dot
		// There was a small bug in the terminal program.
		// By terminating your message with a dot you can ignore the CR (Enter) character
		if((uart_char == CARRIAGE_RETURN) || (uart_char == '.'))
 8002e46:	79fb      	ldrb	r3, [r7, #7]
 8002e48:	2b0d      	cmp	r3, #13
 8002e4a:	d002      	beq.n	8002e52 <USART2_IRQHandler+0x1e>
 8002e4c:	79fb      	ldrb	r3, [r7, #7]
 8002e4e:	2b2e      	cmp	r3, #46	; 0x2e
 8002e50:	d10e      	bne.n	8002e70 <USART2_IRQHandler+0x3c>
		{
			input.command_execute_flag = TRUE;
 8002e52:	4b15      	ldr	r3, [pc, #84]	; (8002ea8 <USART2_IRQHandler+0x74>)
 8002e54:	22ff      	movs	r2, #255	; 0xff
 8002e56:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
			// Store the message length for processing
			input.msglen = input.char_counter;
 8002e5a:	4b13      	ldr	r3, [pc, #76]	; (8002ea8 <USART2_IRQHandler+0x74>)
 8002e5c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8002e60:	4a11      	ldr	r2, [pc, #68]	; (8002ea8 <USART2_IRQHandler+0x74>)
 8002e62:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
			// Reset the counter for the next line
			input.char_counter = 0;
 8002e66:	4b10      	ldr	r3, [pc, #64]	; (8002ea8 <USART2_IRQHandler+0x74>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
 8002e6e:	e011      	b.n	8002e94 <USART2_IRQHandler+0x60>
			//Gently exit interrupt
		}
		else
		{
			input.command_execute_flag = FALSE;
 8002e70:	4b0d      	ldr	r3, [pc, #52]	; (8002ea8 <USART2_IRQHandler+0x74>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
			input.line_rx_buffer[input.char_counter] = uart_char;
 8002e78:	4b0b      	ldr	r3, [pc, #44]	; (8002ea8 <USART2_IRQHandler+0x74>)
 8002e7a:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8002e7e:	4a0a      	ldr	r2, [pc, #40]	; (8002ea8 <USART2_IRQHandler+0x74>)
 8002e80:	4413      	add	r3, r2
 8002e82:	79fa      	ldrb	r2, [r7, #7]
 8002e84:	705a      	strb	r2, [r3, #1]
			input.char_counter++;
 8002e86:	4b08      	ldr	r3, [pc, #32]	; (8002ea8 <USART2_IRQHandler+0x74>)
 8002e88:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8002e8c:	3301      	adds	r3, #1
 8002e8e:	4a06      	ldr	r2, [pc, #24]	; (8002ea8 <USART2_IRQHandler+0x74>)
 8002e90:	f8c2 3408 	str.w	r3, [r2, #1032]	; 0x408
		}
	}

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002e94:	4805      	ldr	r0, [pc, #20]	; (8002eac <USART2_IRQHandler+0x78>)
 8002e96:	f003 fcd7 	bl	8006848 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002e9a:	bf00      	nop
 8002e9c:	3708      	adds	r7, #8
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	40004400 	.word	0x40004400
 8002ea8:	200000a4 	.word	0x200000a4
 8002eac:	200009ec 	.word	0x200009ec

08002eb0 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

    // Timer1 stop
    __HAL_TIM_DISABLE(&htim1);
 8002eb4:	4b10      	ldr	r3, [pc, #64]	; (8002ef8 <DMA2_Stream5_IRQHandler+0x48>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	6a1a      	ldr	r2, [r3, #32]
 8002eba:	f241 1311 	movw	r3, #4369	; 0x1111
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d10f      	bne.n	8002ee4 <DMA2_Stream5_IRQHandler+0x34>
 8002ec4:	4b0c      	ldr	r3, [pc, #48]	; (8002ef8 <DMA2_Stream5_IRQHandler+0x48>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	6a1a      	ldr	r2, [r3, #32]
 8002eca:	f240 4344 	movw	r3, #1092	; 0x444
 8002ece:	4013      	ands	r3, r2
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d107      	bne.n	8002ee4 <DMA2_Stream5_IRQHandler+0x34>
 8002ed4:	4b08      	ldr	r3, [pc, #32]	; (8002ef8 <DMA2_Stream5_IRQHandler+0x48>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	4b07      	ldr	r3, [pc, #28]	; (8002ef8 <DMA2_Stream5_IRQHandler+0x48>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f022 0201 	bic.w	r2, r2, #1
 8002ee2:	601a      	str	r2, [r3, #0]
    // DMA2 disable
    // __HAL_DMA_DISABLE(&hdma_tim1_up); // not needed?
    // switch on black
    GPIOE->BSRR = VGA_GPIO_HINIBBLE << 16u;
 8002ee4:	4b05      	ldr	r3, [pc, #20]	; (8002efc <DMA2_Stream5_IRQHandler+0x4c>)
 8002ee6:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8002eea:	619a      	str	r2, [r3, #24]

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 8002eec:	4804      	ldr	r0, [pc, #16]	; (8002f00 <DMA2_Stream5_IRQHandler+0x50>)
 8002eee:	f000 fea3 	bl	8003c38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8002ef2:	bf00      	nop
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	200008fc 	.word	0x200008fc
 8002efc:	40021000 	.word	0x40021000
 8002f00:	2000098c 	.word	0x2000098c

08002f04 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b086      	sub	sp, #24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	60b9      	str	r1, [r7, #8]
 8002f0e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f10:	2300      	movs	r3, #0
 8002f12:	617b      	str	r3, [r7, #20]
 8002f14:	e00a      	b.n	8002f2c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002f16:	f3af 8000 	nop.w
 8002f1a:	4601      	mov	r1, r0
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	1c5a      	adds	r2, r3, #1
 8002f20:	60ba      	str	r2, [r7, #8]
 8002f22:	b2ca      	uxtb	r2, r1
 8002f24:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	3301      	adds	r3, #1
 8002f2a:	617b      	str	r3, [r7, #20]
 8002f2c:	697a      	ldr	r2, [r7, #20]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	dbf0      	blt.n	8002f16 <_read+0x12>
	}

return len;
 8002f34:	687b      	ldr	r3, [r7, #4]
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3718      	adds	r7, #24
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}

08002f3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f3e:	b580      	push	{r7, lr}
 8002f40:	b086      	sub	sp, #24
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	60f8      	str	r0, [r7, #12]
 8002f46:	60b9      	str	r1, [r7, #8]
 8002f48:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	617b      	str	r3, [r7, #20]
 8002f4e:	e009      	b.n	8002f64 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	1c5a      	adds	r2, r3, #1
 8002f54:	60ba      	str	r2, [r7, #8]
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7ff fdfb 	bl	8002b54 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	3301      	adds	r3, #1
 8002f62:	617b      	str	r3, [r7, #20]
 8002f64:	697a      	ldr	r2, [r7, #20]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	dbf1      	blt.n	8002f50 <_write+0x12>
	}
	return len;
 8002f6c:	687b      	ldr	r3, [r7, #4]
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3718      	adds	r7, #24
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}

08002f76 <_close>:

int _close(int file)
{
 8002f76:	b480      	push	{r7}
 8002f78:	b083      	sub	sp, #12
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	6078      	str	r0, [r7, #4]
	return -1;
 8002f7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	370c      	adds	r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr

08002f8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b083      	sub	sp, #12
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
 8002f96:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f9e:	605a      	str	r2, [r3, #4]
	return 0;
 8002fa0:	2300      	movs	r3, #0
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr

08002fae <_isatty>:

int _isatty(int file)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	b083      	sub	sp, #12
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
	return 1;
 8002fb6:	2301      	movs	r3, #1
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	370c      	adds	r7, #12
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr

08002fc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b085      	sub	sp, #20
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	607a      	str	r2, [r7, #4]
	return 0;
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3714      	adds	r7, #20
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
	...

08002fe0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b084      	sub	sp, #16
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002fe8:	4b11      	ldr	r3, [pc, #68]	; (8003030 <_sbrk+0x50>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d102      	bne.n	8002ff6 <_sbrk+0x16>
		heap_end = &end;
 8002ff0:	4b0f      	ldr	r3, [pc, #60]	; (8003030 <_sbrk+0x50>)
 8002ff2:	4a10      	ldr	r2, [pc, #64]	; (8003034 <_sbrk+0x54>)
 8002ff4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002ff6:	4b0e      	ldr	r3, [pc, #56]	; (8003030 <_sbrk+0x50>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002ffc:	4b0c      	ldr	r3, [pc, #48]	; (8003030 <_sbrk+0x50>)
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	4413      	add	r3, r2
 8003004:	466a      	mov	r2, sp
 8003006:	4293      	cmp	r3, r2
 8003008:	d907      	bls.n	800301a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800300a:	f007 fa65 	bl	800a4d8 <__errno>
 800300e:	4603      	mov	r3, r0
 8003010:	220c      	movs	r2, #12
 8003012:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8003014:	f04f 33ff 	mov.w	r3, #4294967295
 8003018:	e006      	b.n	8003028 <_sbrk+0x48>
	}

	heap_end += incr;
 800301a:	4b05      	ldr	r3, [pc, #20]	; (8003030 <_sbrk+0x50>)
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4413      	add	r3, r2
 8003022:	4a03      	ldr	r2, [pc, #12]	; (8003030 <_sbrk+0x50>)
 8003024:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8003026:	68fb      	ldr	r3, [r7, #12]
}
 8003028:	4618      	mov	r0, r3
 800302a:	3710      	adds	r7, #16
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	200008f8 	.word	0x200008f8
 8003034:	20013788 	.word	0x20013788

08003038 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800303c:	4b08      	ldr	r3, [pc, #32]	; (8003060 <SystemInit+0x28>)
 800303e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003042:	4a07      	ldr	r2, [pc, #28]	; (8003060 <SystemInit+0x28>)
 8003044:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003048:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800304c:	4b04      	ldr	r3, [pc, #16]	; (8003060 <SystemInit+0x28>)
 800304e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003052:	609a      	str	r2, [r3, #8]
#endif
}
 8003054:	bf00      	nop
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop
 8003060:	e000ed00 	.word	0xe000ed00

08003064 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
DMA_HandleTypeDef hdma_tim1_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b086      	sub	sp, #24
 8003068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800306a:	f107 0308 	add.w	r3, r7, #8
 800306e:	2200      	movs	r2, #0
 8003070:	601a      	str	r2, [r3, #0]
 8003072:	605a      	str	r2, [r3, #4]
 8003074:	609a      	str	r2, [r3, #8]
 8003076:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003078:	463b      	mov	r3, r7
 800307a:	2200      	movs	r2, #0
 800307c:	601a      	str	r2, [r3, #0]
 800307e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003080:	4b1e      	ldr	r3, [pc, #120]	; (80030fc <MX_TIM1_Init+0x98>)
 8003082:	4a1f      	ldr	r2, [pc, #124]	; (8003100 <MX_TIM1_Init+0x9c>)
 8003084:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = VGA_TIM1_PRESCALE;
 8003086:	4b1d      	ldr	r3, [pc, #116]	; (80030fc <MX_TIM1_Init+0x98>)
 8003088:	2200      	movs	r2, #0
 800308a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800308c:	4b1b      	ldr	r3, [pc, #108]	; (80030fc <MX_TIM1_Init+0x98>)
 800308e:	2200      	movs	r2, #0
 8003090:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = VGA_TIM1_PERIODE;
 8003092:	4b1a      	ldr	r3, [pc, #104]	; (80030fc <MX_TIM1_Init+0x98>)
 8003094:	220b      	movs	r2, #11
 8003096:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003098:	4b18      	ldr	r3, [pc, #96]	; (80030fc <MX_TIM1_Init+0x98>)
 800309a:	2200      	movs	r2, #0
 800309c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800309e:	4b17      	ldr	r3, [pc, #92]	; (80030fc <MX_TIM1_Init+0x98>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030a4:	4b15      	ldr	r3, [pc, #84]	; (80030fc <MX_TIM1_Init+0x98>)
 80030a6:	2200      	movs	r2, #0
 80030a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80030aa:	4814      	ldr	r0, [pc, #80]	; (80030fc <MX_TIM1_Init+0x98>)
 80030ac:	f002 f972 	bl	8005394 <HAL_TIM_Base_Init>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 80030b6:	f7ff fd5f 	bl	8002b78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030be:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80030c0:	f107 0308 	add.w	r3, r7, #8
 80030c4:	4619      	mov	r1, r3
 80030c6:	480d      	ldr	r0, [pc, #52]	; (80030fc <MX_TIM1_Init+0x98>)
 80030c8:	f002 fe14 	bl	8005cf4 <HAL_TIM_ConfigClockSource>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d001      	beq.n	80030d6 <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 80030d2:	f7ff fd51 	bl	8002b78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030d6:	2300      	movs	r3, #0
 80030d8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030da:	2300      	movs	r3, #0
 80030dc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80030de:	463b      	mov	r3, r7
 80030e0:	4619      	mov	r1, r3
 80030e2:	4806      	ldr	r0, [pc, #24]	; (80030fc <MX_TIM1_Init+0x98>)
 80030e4:	f003 fa10 	bl	8006508 <HAL_TIMEx_MasterConfigSynchronization>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d001      	beq.n	80030f2 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80030ee:	f7ff fd43 	bl	8002b78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80030f2:	bf00      	nop
 80030f4:	3718      	adds	r7, #24
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	200008fc 	.word	0x200008fc
 8003100:	40010000 	.word	0x40010000

08003104 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b08a      	sub	sp, #40	; 0x28
 8003108:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800310a:	f107 0320 	add.w	r3, r7, #32
 800310e:	2200      	movs	r2, #0
 8003110:	601a      	str	r2, [r3, #0]
 8003112:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003114:	1d3b      	adds	r3, r7, #4
 8003116:	2200      	movs	r2, #0
 8003118:	601a      	str	r2, [r3, #0]
 800311a:	605a      	str	r2, [r3, #4]
 800311c:	609a      	str	r2, [r3, #8]
 800311e:	60da      	str	r2, [r3, #12]
 8003120:	611a      	str	r2, [r3, #16]
 8003122:	615a      	str	r2, [r3, #20]
 8003124:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003126:	4b2a      	ldr	r3, [pc, #168]	; (80031d0 <MX_TIM2_Init+0xcc>)
 8003128:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800312c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 800312e:	4b28      	ldr	r3, [pc, #160]	; (80031d0 <MX_TIM2_Init+0xcc>)
 8003130:	2200      	movs	r2, #0
 8003132:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003134:	4b26      	ldr	r3, [pc, #152]	; (80031d0 <MX_TIM2_Init+0xcc>)
 8003136:	2200      	movs	r2, #0
 8003138:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = VGA_TIM2_HSYNC_PERIODE;
 800313a:	4b25      	ldr	r3, [pc, #148]	; (80031d0 <MX_TIM2_Init+0xcc>)
 800313c:	f640 226b 	movw	r2, #2667	; 0xa6b
 8003140:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003142:	4b23      	ldr	r3, [pc, #140]	; (80031d0 <MX_TIM2_Init+0xcc>)
 8003144:	2200      	movs	r2, #0
 8003146:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003148:	4b21      	ldr	r3, [pc, #132]	; (80031d0 <MX_TIM2_Init+0xcc>)
 800314a:	2200      	movs	r2, #0
 800314c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800314e:	4820      	ldr	r0, [pc, #128]	; (80031d0 <MX_TIM2_Init+0xcc>)
 8003150:	f002 f9d8 	bl	8005504 <HAL_TIM_PWM_Init>
 8003154:	4603      	mov	r3, r0
 8003156:	2b00      	cmp	r3, #0
 8003158:	d001      	beq.n	800315e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800315a:	f7ff fd0d 	bl	8002b78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800315e:	2300      	movs	r3, #0
 8003160:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003162:	2300      	movs	r3, #0
 8003164:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003166:	f107 0320 	add.w	r3, r7, #32
 800316a:	4619      	mov	r1, r3
 800316c:	4818      	ldr	r0, [pc, #96]	; (80031d0 <MX_TIM2_Init+0xcc>)
 800316e:	f003 f9cb 	bl	8006508 <HAL_TIMEx_MasterConfigSynchronization>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d001      	beq.n	800317c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8003178:	f7ff fcfe 	bl	8002b78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800317c:	2360      	movs	r3, #96	; 0x60
 800317e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = VGA_TIM2_HTRIGGER_START - VGA_TIM2_DMA_DELAY;
 8003180:	f240 13bb 	movw	r3, #443	; 0x1bb
 8003184:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8003186:	2302      	movs	r3, #2
 8003188:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800318a:	2300      	movs	r3, #0
 800318c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800318e:	1d3b      	adds	r3, r7, #4
 8003190:	2208      	movs	r2, #8
 8003192:	4619      	mov	r1, r3
 8003194:	480e      	ldr	r0, [pc, #56]	; (80031d0 <MX_TIM2_Init+0xcc>)
 8003196:	f002 fceb 	bl	8005b70 <HAL_TIM_PWM_ConfigChannel>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d001      	beq.n	80031a4 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80031a0:	f7ff fcea 	bl	8002b78 <Error_Handler>
  }
  sConfigOC.Pulse = VGA_TIM2_HSYNC_IMP;
 80031a4:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80031a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80031aa:	1d3b      	adds	r3, r7, #4
 80031ac:	220c      	movs	r2, #12
 80031ae:	4619      	mov	r1, r3
 80031b0:	4807      	ldr	r0, [pc, #28]	; (80031d0 <MX_TIM2_Init+0xcc>)
 80031b2:	f002 fcdd 	bl	8005b70 <HAL_TIM_PWM_ConfigChannel>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d001      	beq.n	80031c0 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 80031bc:	f7ff fcdc 	bl	8002b78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80031c0:	4803      	ldr	r0, [pc, #12]	; (80031d0 <MX_TIM2_Init+0xcc>)
 80031c2:	f000 f87f 	bl	80032c4 <HAL_TIM_MspPostInit>

}
 80031c6:	bf00      	nop
 80031c8:	3728      	adds	r7, #40	; 0x28
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	20000944 	.word	0x20000944

080031d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b084      	sub	sp, #16
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a21      	ldr	r2, [pc, #132]	; (8003268 <HAL_TIM_Base_MspInit+0x94>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d13c      	bne.n	8003260 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80031e6:	2300      	movs	r3, #0
 80031e8:	60fb      	str	r3, [r7, #12]
 80031ea:	4b20      	ldr	r3, [pc, #128]	; (800326c <HAL_TIM_Base_MspInit+0x98>)
 80031ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ee:	4a1f      	ldr	r2, [pc, #124]	; (800326c <HAL_TIM_Base_MspInit+0x98>)
 80031f0:	f043 0301 	orr.w	r3, r3, #1
 80031f4:	6453      	str	r3, [r2, #68]	; 0x44
 80031f6:	4b1d      	ldr	r3, [pc, #116]	; (800326c <HAL_TIM_Base_MspInit+0x98>)
 80031f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	60fb      	str	r3, [r7, #12]
 8003200:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA2_Stream5;
 8003202:	4b1b      	ldr	r3, [pc, #108]	; (8003270 <HAL_TIM_Base_MspInit+0x9c>)
 8003204:	4a1b      	ldr	r2, [pc, #108]	; (8003274 <HAL_TIM_Base_MspInit+0xa0>)
 8003206:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 8003208:	4b19      	ldr	r3, [pc, #100]	; (8003270 <HAL_TIM_Base_MspInit+0x9c>)
 800320a:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 800320e:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003210:	4b17      	ldr	r3, [pc, #92]	; (8003270 <HAL_TIM_Base_MspInit+0x9c>)
 8003212:	2240      	movs	r2, #64	; 0x40
 8003214:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8003216:	4b16      	ldr	r3, [pc, #88]	; (8003270 <HAL_TIM_Base_MspInit+0x9c>)
 8003218:	2200      	movs	r2, #0
 800321a:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 800321c:	4b14      	ldr	r3, [pc, #80]	; (8003270 <HAL_TIM_Base_MspInit+0x9c>)
 800321e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003222:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003224:	4b12      	ldr	r3, [pc, #72]	; (8003270 <HAL_TIM_Base_MspInit+0x9c>)
 8003226:	2200      	movs	r2, #0
 8003228:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800322a:	4b11      	ldr	r3, [pc, #68]	; (8003270 <HAL_TIM_Base_MspInit+0x9c>)
 800322c:	2200      	movs	r2, #0
 800322e:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 8003230:	4b0f      	ldr	r3, [pc, #60]	; (8003270 <HAL_TIM_Base_MspInit+0x9c>)
 8003232:	2200      	movs	r2, #0
 8003234:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003236:	4b0e      	ldr	r3, [pc, #56]	; (8003270 <HAL_TIM_Base_MspInit+0x9c>)
 8003238:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800323c:	621a      	str	r2, [r3, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800323e:	4b0c      	ldr	r3, [pc, #48]	; (8003270 <HAL_TIM_Base_MspInit+0x9c>)
 8003240:	2200      	movs	r2, #0
 8003242:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8003244:	480a      	ldr	r0, [pc, #40]	; (8003270 <HAL_TIM_Base_MspInit+0x9c>)
 8003246:	f000 fb5f 	bl	8003908 <HAL_DMA_Init>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d001      	beq.n	8003254 <HAL_TIM_Base_MspInit+0x80>
    {
      Error_Handler();
 8003250:	f7ff fc92 	bl	8002b78 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a06      	ldr	r2, [pc, #24]	; (8003270 <HAL_TIM_Base_MspInit+0x9c>)
 8003258:	621a      	str	r2, [r3, #32]
 800325a:	4a05      	ldr	r2, [pc, #20]	; (8003270 <HAL_TIM_Base_MspInit+0x9c>)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8003260:	bf00      	nop
 8003262:	3710      	adds	r7, #16
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40010000 	.word	0x40010000
 800326c:	40023800 	.word	0x40023800
 8003270:	2000098c 	.word	0x2000098c
 8003274:	40026488 	.word	0x40026488

08003278 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003288:	d115      	bne.n	80032b6 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800328a:	2300      	movs	r3, #0
 800328c:	60fb      	str	r3, [r7, #12]
 800328e:	4b0c      	ldr	r3, [pc, #48]	; (80032c0 <HAL_TIM_PWM_MspInit+0x48>)
 8003290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003292:	4a0b      	ldr	r2, [pc, #44]	; (80032c0 <HAL_TIM_PWM_MspInit+0x48>)
 8003294:	f043 0301 	orr.w	r3, r3, #1
 8003298:	6413      	str	r3, [r2, #64]	; 0x40
 800329a:	4b09      	ldr	r3, [pc, #36]	; (80032c0 <HAL_TIM_PWM_MspInit+0x48>)
 800329c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329e:	f003 0301 	and.w	r3, r3, #1
 80032a2:	60fb      	str	r3, [r7, #12]
 80032a4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80032a6:	2200      	movs	r2, #0
 80032a8:	2100      	movs	r1, #0
 80032aa:	201c      	movs	r0, #28
 80032ac:	f000 faf5 	bl	800389a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80032b0:	201c      	movs	r0, #28
 80032b2:	f000 fb0e 	bl	80038d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80032b6:	bf00      	nop
 80032b8:	3710      	adds	r7, #16
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	40023800 	.word	0x40023800

080032c4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b088      	sub	sp, #32
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032cc:	f107 030c 	add.w	r3, r7, #12
 80032d0:	2200      	movs	r2, #0
 80032d2:	601a      	str	r2, [r3, #0]
 80032d4:	605a      	str	r2, [r3, #4]
 80032d6:	609a      	str	r2, [r3, #8]
 80032d8:	60da      	str	r2, [r3, #12]
 80032da:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032e4:	d11e      	bne.n	8003324 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032e6:	2300      	movs	r3, #0
 80032e8:	60bb      	str	r3, [r7, #8]
 80032ea:	4b10      	ldr	r3, [pc, #64]	; (800332c <HAL_TIM_MspPostInit+0x68>)
 80032ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ee:	4a0f      	ldr	r2, [pc, #60]	; (800332c <HAL_TIM_MspPostInit+0x68>)
 80032f0:	f043 0302 	orr.w	r3, r3, #2
 80032f4:	6313      	str	r3, [r2, #48]	; 0x30
 80032f6:	4b0d      	ldr	r3, [pc, #52]	; (800332c <HAL_TIM_MspPostInit+0x68>)
 80032f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fa:	f003 0302 	and.w	r3, r3, #2
 80032fe:	60bb      	str	r3, [r7, #8]
 8003300:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = VGA_HSYNC_Pin;
 8003302:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003306:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003308:	2302      	movs	r3, #2
 800330a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800330c:	2300      	movs	r3, #0
 800330e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003310:	2303      	movs	r3, #3
 8003312:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003314:	2301      	movs	r3, #1
 8003316:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VGA_HSYNC_GPIO_Port, &GPIO_InitStruct);
 8003318:	f107 030c 	add.w	r3, r7, #12
 800331c:	4619      	mov	r1, r3
 800331e:	4804      	ldr	r0, [pc, #16]	; (8003330 <HAL_TIM_MspPostInit+0x6c>)
 8003320:	f000 fef4 	bl	800410c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003324:	bf00      	nop
 8003326:	3720      	adds	r7, #32
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	40023800 	.word	0x40023800
 8003330:	40020400 	.word	0x40020400

08003334 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003338:	4b11      	ldr	r3, [pc, #68]	; (8003380 <MX_USART2_UART_Init+0x4c>)
 800333a:	4a12      	ldr	r2, [pc, #72]	; (8003384 <MX_USART2_UART_Init+0x50>)
 800333c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800333e:	4b10      	ldr	r3, [pc, #64]	; (8003380 <MX_USART2_UART_Init+0x4c>)
 8003340:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003344:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003346:	4b0e      	ldr	r3, [pc, #56]	; (8003380 <MX_USART2_UART_Init+0x4c>)
 8003348:	2200      	movs	r2, #0
 800334a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800334c:	4b0c      	ldr	r3, [pc, #48]	; (8003380 <MX_USART2_UART_Init+0x4c>)
 800334e:	2200      	movs	r2, #0
 8003350:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003352:	4b0b      	ldr	r3, [pc, #44]	; (8003380 <MX_USART2_UART_Init+0x4c>)
 8003354:	2200      	movs	r2, #0
 8003356:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003358:	4b09      	ldr	r3, [pc, #36]	; (8003380 <MX_USART2_UART_Init+0x4c>)
 800335a:	220c      	movs	r2, #12
 800335c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800335e:	4b08      	ldr	r3, [pc, #32]	; (8003380 <MX_USART2_UART_Init+0x4c>)
 8003360:	2200      	movs	r2, #0
 8003362:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003364:	4b06      	ldr	r3, [pc, #24]	; (8003380 <MX_USART2_UART_Init+0x4c>)
 8003366:	2200      	movs	r2, #0
 8003368:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800336a:	4805      	ldr	r0, [pc, #20]	; (8003380 <MX_USART2_UART_Init+0x4c>)
 800336c:	f003 f95c 	bl	8006628 <HAL_UART_Init>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d001      	beq.n	800337a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003376:	f7ff fbff 	bl	8002b78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800337a:	bf00      	nop
 800337c:	bd80      	pop	{r7, pc}
 800337e:	bf00      	nop
 8003380:	200009ec 	.word	0x200009ec
 8003384:	40004400 	.word	0x40004400

08003388 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b08a      	sub	sp, #40	; 0x28
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003390:	f107 0314 	add.w	r3, r7, #20
 8003394:	2200      	movs	r2, #0
 8003396:	601a      	str	r2, [r3, #0]
 8003398:	605a      	str	r2, [r3, #4]
 800339a:	609a      	str	r2, [r3, #8]
 800339c:	60da      	str	r2, [r3, #12]
 800339e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a1d      	ldr	r2, [pc, #116]	; (800341c <HAL_UART_MspInit+0x94>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d133      	bne.n	8003412 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80033aa:	2300      	movs	r3, #0
 80033ac:	613b      	str	r3, [r7, #16]
 80033ae:	4b1c      	ldr	r3, [pc, #112]	; (8003420 <HAL_UART_MspInit+0x98>)
 80033b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b2:	4a1b      	ldr	r2, [pc, #108]	; (8003420 <HAL_UART_MspInit+0x98>)
 80033b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033b8:	6413      	str	r3, [r2, #64]	; 0x40
 80033ba:	4b19      	ldr	r3, [pc, #100]	; (8003420 <HAL_UART_MspInit+0x98>)
 80033bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033c2:	613b      	str	r3, [r7, #16]
 80033c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033c6:	2300      	movs	r3, #0
 80033c8:	60fb      	str	r3, [r7, #12]
 80033ca:	4b15      	ldr	r3, [pc, #84]	; (8003420 <HAL_UART_MspInit+0x98>)
 80033cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ce:	4a14      	ldr	r2, [pc, #80]	; (8003420 <HAL_UART_MspInit+0x98>)
 80033d0:	f043 0301 	orr.w	r3, r3, #1
 80033d4:	6313      	str	r3, [r2, #48]	; 0x30
 80033d6:	4b12      	ldr	r3, [pc, #72]	; (8003420 <HAL_UART_MspInit+0x98>)
 80033d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	60fb      	str	r3, [r7, #12]
 80033e0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80033e2:	230c      	movs	r3, #12
 80033e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033e6:	2302      	movs	r3, #2
 80033e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ea:	2300      	movs	r3, #0
 80033ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033ee:	2303      	movs	r3, #3
 80033f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80033f2:	2307      	movs	r3, #7
 80033f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033f6:	f107 0314 	add.w	r3, r7, #20
 80033fa:	4619      	mov	r1, r3
 80033fc:	4809      	ldr	r0, [pc, #36]	; (8003424 <HAL_UART_MspInit+0x9c>)
 80033fe:	f000 fe85 	bl	800410c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003402:	2200      	movs	r2, #0
 8003404:	2100      	movs	r1, #0
 8003406:	2026      	movs	r0, #38	; 0x26
 8003408:	f000 fa47 	bl	800389a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800340c:	2026      	movs	r0, #38	; 0x26
 800340e:	f000 fa60 	bl	80038d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003412:	bf00      	nop
 8003414:	3728      	adds	r7, #40	; 0x28
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	40004400 	.word	0x40004400
 8003420:	40023800 	.word	0x40023800
 8003424:	40020000 	.word	0x40020000

08003428 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003428:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003460 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800342c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800342e:	e003      	b.n	8003438 <LoopCopyDataInit>

08003430 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003430:	4b0c      	ldr	r3, [pc, #48]	; (8003464 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003432:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003434:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003436:	3104      	adds	r1, #4

08003438 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003438:	480b      	ldr	r0, [pc, #44]	; (8003468 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800343a:	4b0c      	ldr	r3, [pc, #48]	; (800346c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800343c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800343e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003440:	d3f6      	bcc.n	8003430 <CopyDataInit>
  ldr  r2, =_sbss
 8003442:	4a0b      	ldr	r2, [pc, #44]	; (8003470 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003444:	e002      	b.n	800344c <LoopFillZerobss>

08003446 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003446:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003448:	f842 3b04 	str.w	r3, [r2], #4

0800344c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800344c:	4b09      	ldr	r3, [pc, #36]	; (8003474 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800344e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003450:	d3f9      	bcc.n	8003446 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003452:	f7ff fdf1 	bl	8003038 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003456:	f007 f845 	bl	800a4e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800345a:	f7ff fa59 	bl	8002910 <main>
  bx  lr    
 800345e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003460:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003464:	08015e40 	.word	0x08015e40
  ldr  r0, =_sdata
 8003468:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800346c:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 8003470:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 8003474:	20013788 	.word	0x20013788

08003478 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003478:	e7fe      	b.n	8003478 <ADC_IRQHandler>
	...

0800347c <UB_VGA_Screen_Init>:
VGA_t VGA;
//--------------------------------------------------------------
// Init VGA-Module
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	af00      	add	r7, sp, #0
  VGA.hsync_cnt = 0;
 8003480:	4b1f      	ldr	r3, [pc, #124]	; (8003500 <UB_VGA_Screen_Init+0x84>)
 8003482:	2200      	movs	r2, #0
 8003484:	801a      	strh	r2, [r3, #0]
  VGA.start_adr = 0;
 8003486:	4b1e      	ldr	r3, [pc, #120]	; (8003500 <UB_VGA_Screen_Init+0x84>)
 8003488:	2200      	movs	r2, #0
 800348a:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg = 0;
 800348c:	4b1c      	ldr	r3, [pc, #112]	; (8003500 <UB_VGA_Screen_Init+0x84>)
 800348e:	2200      	movs	r2, #0
 8003490:	609a      	str	r2, [r3, #8]

  GPIOB->BSRR = VGA_VSYNC_Pin;
 8003492:	4b1c      	ldr	r3, [pc, #112]	; (8003504 <UB_VGA_Screen_Init+0x88>)
 8003494:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003498:	619a      	str	r2, [r3, #24]

  // TIM2
  HAL_TIM_Base_Start(&htim2);
 800349a:	481b      	ldr	r0, [pc, #108]	; (8003508 <UB_VGA_Screen_Init+0x8c>)
 800349c:	f001 ffca 	bl	8005434 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80034a0:	210c      	movs	r1, #12
 80034a2:	4819      	ldr	r0, [pc, #100]	; (8003508 <UB_VGA_Screen_Init+0x8c>)
 80034a4:	f002 f87e 	bl	80055a4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_3);
 80034a8:	2108      	movs	r1, #8
 80034aa:	4817      	ldr	r0, [pc, #92]	; (8003508 <UB_VGA_Screen_Init+0x8c>)
 80034ac:	f002 f942 	bl	8005734 <HAL_TIM_PWM_Start_IT>

  // TIM1
  __HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 80034b0:	4b16      	ldr	r3, [pc, #88]	; (800350c <UB_VGA_Screen_Init+0x90>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	68da      	ldr	r2, [r3, #12]
 80034b6:	4b15      	ldr	r3, [pc, #84]	; (800350c <UB_VGA_Screen_Init+0x90>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034be:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(&htim1);
 80034c0:	4b12      	ldr	r3, [pc, #72]	; (800350c <UB_VGA_Screen_Init+0x90>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	4b11      	ldr	r3, [pc, #68]	; (800350c <UB_VGA_Screen_Init+0x90>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f042 0201 	orr.w	r2, r2, #1
 80034ce:	601a      	str	r2, [r3, #0]
  HAL_DMA_Start_IT(&hdma_tim1_up, (uint32_t)&VGA_RAM1[0], VGA_GPIOE_ODR_ADDRESS, VGA_DISPLAY_X + 1);
 80034d0:	490f      	ldr	r1, [pc, #60]	; (8003510 <UB_VGA_Screen_Init+0x94>)
 80034d2:	f240 1341 	movw	r3, #321	; 0x141
 80034d6:	4a0f      	ldr	r2, [pc, #60]	; (8003514 <UB_VGA_Screen_Init+0x98>)
 80034d8:	480f      	ldr	r0, [pc, #60]	; (8003518 <UB_VGA_Screen_Init+0x9c>)
 80034da:	f000 fac3 	bl	8003a64 <HAL_DMA_Start_IT>

  HAL_DMA_Init(&hdma_tim1_up);
 80034de:	480e      	ldr	r0, [pc, #56]	; (8003518 <UB_VGA_Screen_Init+0x9c>)
 80034e0:	f000 fa12 	bl	8003908 <HAL_DMA_Init>
  __HAL_DMA_ENABLE_IT(&hdma_tim1_up, DMA_IT_TC);
 80034e4:	4b0c      	ldr	r3, [pc, #48]	; (8003518 <UB_VGA_Screen_Init+0x9c>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	4b0b      	ldr	r3, [pc, #44]	; (8003518 <UB_VGA_Screen_Init+0x9c>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f042 0210 	orr.w	r2, r2, #16
 80034f2:	601a      	str	r2, [r3, #0]

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg = DMA2_Stream5->CR;
 80034f4:	4b09      	ldr	r3, [pc, #36]	; (800351c <UB_VGA_Screen_Init+0xa0>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a01      	ldr	r2, [pc, #4]	; (8003500 <UB_VGA_Screen_Init+0x84>)
 80034fa:	6093      	str	r3, [r2, #8]
}
 80034fc:	bf00      	nop
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	20013720 	.word	0x20013720
 8003504:	40020400 	.word	0x40020400
 8003508:	20000944 	.word	0x20000944
 800350c:	200008fc 	.word	0x200008fc
 8003510:	20000a30 	.word	0x20000a30
 8003514:	40021015 	.word	0x40021015
 8003518:	2000098c 	.word	0x2000098c
 800351c:	40026488 	.word	0x40026488

08003520 <UB_VGA_FillScreen>:

//--------------------------------------------------------------
// fill the DMA RAM buffer with one color
//--------------------------------------------------------------
void UB_VGA_FillScreen(uint8_t color)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	4603      	mov	r3, r0
 8003528:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 800352a:	2300      	movs	r3, #0
 800352c:	81bb      	strh	r3, [r7, #12]
 800352e:	e012      	b.n	8003556 <UB_VGA_FillScreen+0x36>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 8003530:	2300      	movs	r3, #0
 8003532:	81fb      	strh	r3, [r7, #14]
 8003534:	e008      	b.n	8003548 <UB_VGA_FillScreen+0x28>
      UB_VGA_SetPixel(xp, yp, color);
 8003536:	79fa      	ldrb	r2, [r7, #7]
 8003538:	89b9      	ldrh	r1, [r7, #12]
 800353a:	89fb      	ldrh	r3, [r7, #14]
 800353c:	4618      	mov	r0, r3
 800353e:	f000 f813 	bl	8003568 <UB_VGA_SetPixel>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 8003542:	89fb      	ldrh	r3, [r7, #14]
 8003544:	3301      	adds	r3, #1
 8003546:	81fb      	strh	r3, [r7, #14]
 8003548:	89fb      	ldrh	r3, [r7, #14]
 800354a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800354e:	d3f2      	bcc.n	8003536 <UB_VGA_FillScreen+0x16>
  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 8003550:	89bb      	ldrh	r3, [r7, #12]
 8003552:	3301      	adds	r3, #1
 8003554:	81bb      	strh	r3, [r7, #12]
 8003556:	89bb      	ldrh	r3, [r7, #12]
 8003558:	2bef      	cmp	r3, #239	; 0xef
 800355a:	d9e9      	bls.n	8003530 <UB_VGA_FillScreen+0x10>
    }
  }
}
 800355c:	bf00      	nop
 800355e:	bf00      	nop
 8003560:	3710      	adds	r7, #16
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
	...

08003568 <UB_VGA_SetPixel>:
//--------------------------------------------------------------
// put one Pixel on the screen with one color
// Important : the last Pixel+1 from every line must be black (don't know why??)
//--------------------------------------------------------------
void UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 8003568:	b480      	push	{r7}
 800356a:	b083      	sub	sp, #12
 800356c:	af00      	add	r7, sp, #0
 800356e:	4603      	mov	r3, r0
 8003570:	80fb      	strh	r3, [r7, #6]
 8003572:	460b      	mov	r3, r1
 8003574:	80bb      	strh	r3, [r7, #4]
 8003576:	4613      	mov	r3, r2
 8003578:	70fb      	strb	r3, [r7, #3]
  if(xp >= VGA_DISPLAY_X)
 800357a:	88fb      	ldrh	r3, [r7, #6]
 800357c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8003580:	d301      	bcc.n	8003586 <UB_VGA_SetPixel+0x1e>
    xp = 0;
 8003582:	2300      	movs	r3, #0
 8003584:	80fb      	strh	r3, [r7, #6]
  if(yp >= VGA_DISPLAY_Y)
 8003586:	88bb      	ldrh	r3, [r7, #4]
 8003588:	2bef      	cmp	r3, #239	; 0xef
 800358a:	d901      	bls.n	8003590 <UB_VGA_SetPixel+0x28>
    yp = 0;
 800358c:	2300      	movs	r3, #0
 800358e:	80bb      	strh	r3, [r7, #4]

  // Write pixel to ram
  VGA_RAM1[(yp * (VGA_DISPLAY_X + 1)) + xp] = color;
 8003590:	88ba      	ldrh	r2, [r7, #4]
 8003592:	4613      	mov	r3, r2
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	4413      	add	r3, r2
 8003598:	019b      	lsls	r3, r3, #6
 800359a:	441a      	add	r2, r3
 800359c:	88fb      	ldrh	r3, [r7, #6]
 800359e:	4413      	add	r3, r2
 80035a0:	4904      	ldr	r1, [pc, #16]	; (80035b4 <UB_VGA_SetPixel+0x4c>)
 80035a2:	78fa      	ldrb	r2, [r7, #3]
 80035a4:	54ca      	strb	r2, [r1, r3]
}
 80035a6:	bf00      	nop
 80035a8:	370c      	adds	r7, #12
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop
 80035b4:	20000a30 	.word	0x20000a30

080035b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80035bc:	4b0e      	ldr	r3, [pc, #56]	; (80035f8 <HAL_Init+0x40>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a0d      	ldr	r2, [pc, #52]	; (80035f8 <HAL_Init+0x40>)
 80035c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80035c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80035c8:	4b0b      	ldr	r3, [pc, #44]	; (80035f8 <HAL_Init+0x40>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a0a      	ldr	r2, [pc, #40]	; (80035f8 <HAL_Init+0x40>)
 80035ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80035d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80035d4:	4b08      	ldr	r3, [pc, #32]	; (80035f8 <HAL_Init+0x40>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a07      	ldr	r2, [pc, #28]	; (80035f8 <HAL_Init+0x40>)
 80035da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80035e0:	2003      	movs	r0, #3
 80035e2:	f000 f94f 	bl	8003884 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80035e6:	2000      	movs	r0, #0
 80035e8:	f000 f808 	bl	80035fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80035ec:	f7ff fb6a 	bl	8002cc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	40023c00 	.word	0x40023c00

080035fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003604:	4b12      	ldr	r3, [pc, #72]	; (8003650 <HAL_InitTick+0x54>)
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	4b12      	ldr	r3, [pc, #72]	; (8003654 <HAL_InitTick+0x58>)
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	4619      	mov	r1, r3
 800360e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003612:	fbb3 f3f1 	udiv	r3, r3, r1
 8003616:	fbb2 f3f3 	udiv	r3, r2, r3
 800361a:	4618      	mov	r0, r3
 800361c:	f000 f967 	bl	80038ee <HAL_SYSTICK_Config>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d001      	beq.n	800362a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e00e      	b.n	8003648 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2b0f      	cmp	r3, #15
 800362e:	d80a      	bhi.n	8003646 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003630:	2200      	movs	r2, #0
 8003632:	6879      	ldr	r1, [r7, #4]
 8003634:	f04f 30ff 	mov.w	r0, #4294967295
 8003638:	f000 f92f 	bl	800389a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800363c:	4a06      	ldr	r2, [pc, #24]	; (8003658 <HAL_InitTick+0x5c>)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003642:	2300      	movs	r3, #0
 8003644:	e000      	b.n	8003648 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
}
 8003648:	4618      	mov	r0, r3
 800364a:	3708      	adds	r7, #8
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}
 8003650:	20000000 	.word	0x20000000
 8003654:	20000008 	.word	0x20000008
 8003658:	20000004 	.word	0x20000004

0800365c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800365c:	b480      	push	{r7}
 800365e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003660:	4b06      	ldr	r3, [pc, #24]	; (800367c <HAL_IncTick+0x20>)
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	461a      	mov	r2, r3
 8003666:	4b06      	ldr	r3, [pc, #24]	; (8003680 <HAL_IncTick+0x24>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4413      	add	r3, r2
 800366c:	4a04      	ldr	r2, [pc, #16]	; (8003680 <HAL_IncTick+0x24>)
 800366e:	6013      	str	r3, [r2, #0]
}
 8003670:	bf00      	nop
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop
 800367c:	20000008 	.word	0x20000008
 8003680:	2001372c 	.word	0x2001372c

08003684 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003684:	b480      	push	{r7}
 8003686:	af00      	add	r7, sp, #0
  return uwTick;
 8003688:	4b03      	ldr	r3, [pc, #12]	; (8003698 <HAL_GetTick+0x14>)
 800368a:	681b      	ldr	r3, [r3, #0]
}
 800368c:	4618      	mov	r0, r3
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr
 8003696:	bf00      	nop
 8003698:	2001372c 	.word	0x2001372c

0800369c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80036a4:	f7ff ffee 	bl	8003684 <HAL_GetTick>
 80036a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036b4:	d005      	beq.n	80036c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80036b6:	4b0a      	ldr	r3, [pc, #40]	; (80036e0 <HAL_Delay+0x44>)
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	461a      	mov	r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	4413      	add	r3, r2
 80036c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80036c2:	bf00      	nop
 80036c4:	f7ff ffde 	bl	8003684 <HAL_GetTick>
 80036c8:	4602      	mov	r2, r0
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	1ad3      	subs	r3, r2, r3
 80036ce:	68fa      	ldr	r2, [r7, #12]
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d8f7      	bhi.n	80036c4 <HAL_Delay+0x28>
  {
  }
}
 80036d4:	bf00      	nop
 80036d6:	bf00      	nop
 80036d8:	3710      	adds	r7, #16
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	20000008 	.word	0x20000008

080036e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b085      	sub	sp, #20
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f003 0307 	and.w	r3, r3, #7
 80036f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036f4:	4b0c      	ldr	r3, [pc, #48]	; (8003728 <__NVIC_SetPriorityGrouping+0x44>)
 80036f6:	68db      	ldr	r3, [r3, #12]
 80036f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036fa:	68ba      	ldr	r2, [r7, #8]
 80036fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003700:	4013      	ands	r3, r2
 8003702:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800370c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003710:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003714:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003716:	4a04      	ldr	r2, [pc, #16]	; (8003728 <__NVIC_SetPriorityGrouping+0x44>)
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	60d3      	str	r3, [r2, #12]
}
 800371c:	bf00      	nop
 800371e:	3714      	adds	r7, #20
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr
 8003728:	e000ed00 	.word	0xe000ed00

0800372c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800372c:	b480      	push	{r7}
 800372e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003730:	4b04      	ldr	r3, [pc, #16]	; (8003744 <__NVIC_GetPriorityGrouping+0x18>)
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	0a1b      	lsrs	r3, r3, #8
 8003736:	f003 0307 	and.w	r3, r3, #7
}
 800373a:	4618      	mov	r0, r3
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr
 8003744:	e000ed00 	.word	0xe000ed00

08003748 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	4603      	mov	r3, r0
 8003750:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003756:	2b00      	cmp	r3, #0
 8003758:	db0b      	blt.n	8003772 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800375a:	79fb      	ldrb	r3, [r7, #7]
 800375c:	f003 021f 	and.w	r2, r3, #31
 8003760:	4907      	ldr	r1, [pc, #28]	; (8003780 <__NVIC_EnableIRQ+0x38>)
 8003762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003766:	095b      	lsrs	r3, r3, #5
 8003768:	2001      	movs	r0, #1
 800376a:	fa00 f202 	lsl.w	r2, r0, r2
 800376e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003772:	bf00      	nop
 8003774:	370c      	adds	r7, #12
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	e000e100 	.word	0xe000e100

08003784 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003784:	b480      	push	{r7}
 8003786:	b083      	sub	sp, #12
 8003788:	af00      	add	r7, sp, #0
 800378a:	4603      	mov	r3, r0
 800378c:	6039      	str	r1, [r7, #0]
 800378e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003794:	2b00      	cmp	r3, #0
 8003796:	db0a      	blt.n	80037ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	b2da      	uxtb	r2, r3
 800379c:	490c      	ldr	r1, [pc, #48]	; (80037d0 <__NVIC_SetPriority+0x4c>)
 800379e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037a2:	0112      	lsls	r2, r2, #4
 80037a4:	b2d2      	uxtb	r2, r2
 80037a6:	440b      	add	r3, r1
 80037a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037ac:	e00a      	b.n	80037c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	b2da      	uxtb	r2, r3
 80037b2:	4908      	ldr	r1, [pc, #32]	; (80037d4 <__NVIC_SetPriority+0x50>)
 80037b4:	79fb      	ldrb	r3, [r7, #7]
 80037b6:	f003 030f 	and.w	r3, r3, #15
 80037ba:	3b04      	subs	r3, #4
 80037bc:	0112      	lsls	r2, r2, #4
 80037be:	b2d2      	uxtb	r2, r2
 80037c0:	440b      	add	r3, r1
 80037c2:	761a      	strb	r2, [r3, #24]
}
 80037c4:	bf00      	nop
 80037c6:	370c      	adds	r7, #12
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr
 80037d0:	e000e100 	.word	0xe000e100
 80037d4:	e000ed00 	.word	0xe000ed00

080037d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037d8:	b480      	push	{r7}
 80037da:	b089      	sub	sp, #36	; 0x24
 80037dc:	af00      	add	r7, sp, #0
 80037de:	60f8      	str	r0, [r7, #12]
 80037e0:	60b9      	str	r1, [r7, #8]
 80037e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f003 0307 	and.w	r3, r3, #7
 80037ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	f1c3 0307 	rsb	r3, r3, #7
 80037f2:	2b04      	cmp	r3, #4
 80037f4:	bf28      	it	cs
 80037f6:	2304      	movcs	r3, #4
 80037f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	3304      	adds	r3, #4
 80037fe:	2b06      	cmp	r3, #6
 8003800:	d902      	bls.n	8003808 <NVIC_EncodePriority+0x30>
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	3b03      	subs	r3, #3
 8003806:	e000      	b.n	800380a <NVIC_EncodePriority+0x32>
 8003808:	2300      	movs	r3, #0
 800380a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800380c:	f04f 32ff 	mov.w	r2, #4294967295
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	fa02 f303 	lsl.w	r3, r2, r3
 8003816:	43da      	mvns	r2, r3
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	401a      	ands	r2, r3
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003820:	f04f 31ff 	mov.w	r1, #4294967295
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	fa01 f303 	lsl.w	r3, r1, r3
 800382a:	43d9      	mvns	r1, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003830:	4313      	orrs	r3, r2
         );
}
 8003832:	4618      	mov	r0, r3
 8003834:	3724      	adds	r7, #36	; 0x24
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
	...

08003840 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	3b01      	subs	r3, #1
 800384c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003850:	d301      	bcc.n	8003856 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003852:	2301      	movs	r3, #1
 8003854:	e00f      	b.n	8003876 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003856:	4a0a      	ldr	r2, [pc, #40]	; (8003880 <SysTick_Config+0x40>)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	3b01      	subs	r3, #1
 800385c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800385e:	210f      	movs	r1, #15
 8003860:	f04f 30ff 	mov.w	r0, #4294967295
 8003864:	f7ff ff8e 	bl	8003784 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003868:	4b05      	ldr	r3, [pc, #20]	; (8003880 <SysTick_Config+0x40>)
 800386a:	2200      	movs	r2, #0
 800386c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800386e:	4b04      	ldr	r3, [pc, #16]	; (8003880 <SysTick_Config+0x40>)
 8003870:	2207      	movs	r2, #7
 8003872:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003874:	2300      	movs	r3, #0
}
 8003876:	4618      	mov	r0, r3
 8003878:	3708      	adds	r7, #8
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	e000e010 	.word	0xe000e010

08003884 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800388c:	6878      	ldr	r0, [r7, #4]
 800388e:	f7ff ff29 	bl	80036e4 <__NVIC_SetPriorityGrouping>
}
 8003892:	bf00      	nop
 8003894:	3708      	adds	r7, #8
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}

0800389a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800389a:	b580      	push	{r7, lr}
 800389c:	b086      	sub	sp, #24
 800389e:	af00      	add	r7, sp, #0
 80038a0:	4603      	mov	r3, r0
 80038a2:	60b9      	str	r1, [r7, #8]
 80038a4:	607a      	str	r2, [r7, #4]
 80038a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038a8:	2300      	movs	r3, #0
 80038aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038ac:	f7ff ff3e 	bl	800372c <__NVIC_GetPriorityGrouping>
 80038b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	68b9      	ldr	r1, [r7, #8]
 80038b6:	6978      	ldr	r0, [r7, #20]
 80038b8:	f7ff ff8e 	bl	80037d8 <NVIC_EncodePriority>
 80038bc:	4602      	mov	r2, r0
 80038be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038c2:	4611      	mov	r1, r2
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7ff ff5d 	bl	8003784 <__NVIC_SetPriority>
}
 80038ca:	bf00      	nop
 80038cc:	3718      	adds	r7, #24
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b082      	sub	sp, #8
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	4603      	mov	r3, r0
 80038da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7ff ff31 	bl	8003748 <__NVIC_EnableIRQ>
}
 80038e6:	bf00      	nop
 80038e8:	3708      	adds	r7, #8
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}

080038ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038ee:	b580      	push	{r7, lr}
 80038f0:	b082      	sub	sp, #8
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f7ff ffa2 	bl	8003840 <SysTick_Config>
 80038fc:	4603      	mov	r3, r0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3708      	adds	r7, #8
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
	...

08003908 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b086      	sub	sp, #24
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003910:	2300      	movs	r3, #0
 8003912:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003914:	f7ff feb6 	bl	8003684 <HAL_GetTick>
 8003918:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d101      	bne.n	8003924 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e099      	b.n	8003a58 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2202      	movs	r2, #2
 8003928:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2200      	movs	r2, #0
 8003930:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f022 0201 	bic.w	r2, r2, #1
 8003942:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003944:	e00f      	b.n	8003966 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003946:	f7ff fe9d 	bl	8003684 <HAL_GetTick>
 800394a:	4602      	mov	r2, r0
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	1ad3      	subs	r3, r2, r3
 8003950:	2b05      	cmp	r3, #5
 8003952:	d908      	bls.n	8003966 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2220      	movs	r2, #32
 8003958:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2203      	movs	r2, #3
 800395e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e078      	b.n	8003a58 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0301 	and.w	r3, r3, #1
 8003970:	2b00      	cmp	r3, #0
 8003972:	d1e8      	bne.n	8003946 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800397c:	697a      	ldr	r2, [r7, #20]
 800397e:	4b38      	ldr	r3, [pc, #224]	; (8003a60 <HAL_DMA_Init+0x158>)
 8003980:	4013      	ands	r3, r2
 8003982:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	685a      	ldr	r2, [r3, #4]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003992:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	691b      	ldr	r3, [r3, #16]
 8003998:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800399e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	699b      	ldr	r3, [r3, #24]
 80039a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6a1b      	ldr	r3, [r3, #32]
 80039b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039b2:	697a      	ldr	r2, [r7, #20]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039bc:	2b04      	cmp	r3, #4
 80039be:	d107      	bne.n	80039d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039c8:	4313      	orrs	r3, r2
 80039ca:	697a      	ldr	r2, [r7, #20]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	697a      	ldr	r2, [r7, #20]
 80039d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	695b      	ldr	r3, [r3, #20]
 80039de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	f023 0307 	bic.w	r3, r3, #7
 80039e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ec:	697a      	ldr	r2, [r7, #20]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f6:	2b04      	cmp	r3, #4
 80039f8:	d117      	bne.n	8003a2a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039fe:	697a      	ldr	r2, [r7, #20]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d00e      	beq.n	8003a2a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f000 fb01 	bl	8004014 <DMA_CheckFifoParam>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d008      	beq.n	8003a2a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2240      	movs	r2, #64	; 0x40
 8003a1c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2201      	movs	r2, #1
 8003a22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003a26:	2301      	movs	r3, #1
 8003a28:	e016      	b.n	8003a58 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	697a      	ldr	r2, [r7, #20]
 8003a30:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f000 fab8 	bl	8003fa8 <DMA_CalcBaseAndBitshift>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a40:	223f      	movs	r2, #63	; 0x3f
 8003a42:	409a      	lsls	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2201      	movs	r2, #1
 8003a52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003a56:	2300      	movs	r3, #0
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3718      	adds	r7, #24
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	f010803f 	.word	0xf010803f

08003a64 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b086      	sub	sp, #24
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	60f8      	str	r0, [r7, #12]
 8003a6c:	60b9      	str	r1, [r7, #8]
 8003a6e:	607a      	str	r2, [r7, #4]
 8003a70:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a72:	2300      	movs	r3, #0
 8003a74:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a7a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d101      	bne.n	8003a8a <HAL_DMA_Start_IT+0x26>
 8003a86:	2302      	movs	r3, #2
 8003a88:	e040      	b.n	8003b0c <HAL_DMA_Start_IT+0xa8>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d12f      	bne.n	8003afe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2202      	movs	r2, #2
 8003aa2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	68b9      	ldr	r1, [r7, #8]
 8003ab2:	68f8      	ldr	r0, [r7, #12]
 8003ab4:	f000 fa4a 	bl	8003f4c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003abc:	223f      	movs	r2, #63	; 0x3f
 8003abe:	409a      	lsls	r2, r3
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f042 0216 	orr.w	r2, r2, #22
 8003ad2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d007      	beq.n	8003aec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f042 0208 	orr.w	r2, r2, #8
 8003aea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f042 0201 	orr.w	r2, r2, #1
 8003afa:	601a      	str	r2, [r3, #0]
 8003afc:	e005      	b.n	8003b0a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003b06:	2302      	movs	r3, #2
 8003b08:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003b0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3718      	adds	r7, #24
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b20:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003b22:	f7ff fdaf 	bl	8003684 <HAL_GetTick>
 8003b26:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	2b02      	cmp	r3, #2
 8003b32:	d008      	beq.n	8003b46 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2280      	movs	r2, #128	; 0x80
 8003b38:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	e052      	b.n	8003bec <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f022 0216 	bic.w	r2, r2, #22
 8003b54:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	695a      	ldr	r2, [r3, #20]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b64:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d103      	bne.n	8003b76 <HAL_DMA_Abort+0x62>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d007      	beq.n	8003b86 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f022 0208 	bic.w	r2, r2, #8
 8003b84:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f022 0201 	bic.w	r2, r2, #1
 8003b94:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b96:	e013      	b.n	8003bc0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b98:	f7ff fd74 	bl	8003684 <HAL_GetTick>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	2b05      	cmp	r3, #5
 8003ba4:	d90c      	bls.n	8003bc0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2220      	movs	r2, #32
 8003baa:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2203      	movs	r2, #3
 8003bb0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e015      	b.n	8003bec <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 0301 	and.w	r3, r3, #1
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d1e4      	bne.n	8003b98 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bd2:	223f      	movs	r2, #63	; 0x3f
 8003bd4:	409a      	lsls	r2, r3
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2201      	movs	r2, #1
 8003bde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003bea:	2300      	movs	r3, #0
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3710      	adds	r7, #16
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}

08003bf4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	d004      	beq.n	8003c12 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2280      	movs	r2, #128	; 0x80
 8003c0c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e00c      	b.n	8003c2c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2205      	movs	r2, #5
 8003c16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f022 0201 	bic.w	r2, r2, #1
 8003c28:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c2a:	2300      	movs	r3, #0
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	370c      	adds	r7, #12
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr

08003c38 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b086      	sub	sp, #24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003c40:	2300      	movs	r3, #0
 8003c42:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c44:	4b8e      	ldr	r3, [pc, #568]	; (8003e80 <HAL_DMA_IRQHandler+0x248>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a8e      	ldr	r2, [pc, #568]	; (8003e84 <HAL_DMA_IRQHandler+0x24c>)
 8003c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c4e:	0a9b      	lsrs	r3, r3, #10
 8003c50:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c56:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c62:	2208      	movs	r2, #8
 8003c64:	409a      	lsls	r2, r3
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	4013      	ands	r3, r2
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d01a      	beq.n	8003ca4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 0304 	and.w	r3, r3, #4
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d013      	beq.n	8003ca4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f022 0204 	bic.w	r2, r2, #4
 8003c8a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c90:	2208      	movs	r2, #8
 8003c92:	409a      	lsls	r2, r3
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c9c:	f043 0201 	orr.w	r2, r3, #1
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ca8:	2201      	movs	r2, #1
 8003caa:	409a      	lsls	r2, r3
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	4013      	ands	r3, r2
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d012      	beq.n	8003cda <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	695b      	ldr	r3, [r3, #20]
 8003cba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00b      	beq.n	8003cda <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	409a      	lsls	r2, r3
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cd2:	f043 0202 	orr.w	r2, r3, #2
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cde:	2204      	movs	r2, #4
 8003ce0:	409a      	lsls	r2, r3
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d012      	beq.n	8003d10 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0302 	and.w	r3, r3, #2
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d00b      	beq.n	8003d10 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cfc:	2204      	movs	r2, #4
 8003cfe:	409a      	lsls	r2, r3
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d08:	f043 0204 	orr.w	r2, r3, #4
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d14:	2210      	movs	r2, #16
 8003d16:	409a      	lsls	r2, r3
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d043      	beq.n	8003da8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0308 	and.w	r3, r3, #8
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d03c      	beq.n	8003da8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d32:	2210      	movs	r2, #16
 8003d34:	409a      	lsls	r2, r3
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d018      	beq.n	8003d7a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d108      	bne.n	8003d68 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d024      	beq.n	8003da8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	4798      	blx	r3
 8003d66:	e01f      	b.n	8003da8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d01b      	beq.n	8003da8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	4798      	blx	r3
 8003d78:	e016      	b.n	8003da8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d107      	bne.n	8003d98 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f022 0208 	bic.w	r2, r2, #8
 8003d96:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d003      	beq.n	8003da8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dac:	2220      	movs	r2, #32
 8003dae:	409a      	lsls	r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	4013      	ands	r3, r2
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	f000 808f 	beq.w	8003ed8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0310 	and.w	r3, r3, #16
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f000 8087 	beq.w	8003ed8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dce:	2220      	movs	r2, #32
 8003dd0:	409a      	lsls	r2, r3
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	2b05      	cmp	r3, #5
 8003de0:	d136      	bne.n	8003e50 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f022 0216 	bic.w	r2, r2, #22
 8003df0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	695a      	ldr	r2, [r3, #20]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e00:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d103      	bne.n	8003e12 <HAL_DMA_IRQHandler+0x1da>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d007      	beq.n	8003e22 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f022 0208 	bic.w	r2, r2, #8
 8003e20:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e26:	223f      	movs	r2, #63	; 0x3f
 8003e28:	409a      	lsls	r2, r3
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2201      	movs	r2, #1
 8003e32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d07e      	beq.n	8003f44 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	4798      	blx	r3
        }
        return;
 8003e4e:	e079      	b.n	8003f44 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d01d      	beq.n	8003e9a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d10d      	bne.n	8003e88 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d031      	beq.n	8003ed8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	4798      	blx	r3
 8003e7c:	e02c      	b.n	8003ed8 <HAL_DMA_IRQHandler+0x2a0>
 8003e7e:	bf00      	nop
 8003e80:	20000000 	.word	0x20000000
 8003e84:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d023      	beq.n	8003ed8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	4798      	blx	r3
 8003e98:	e01e      	b.n	8003ed8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d10f      	bne.n	8003ec8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f022 0210 	bic.w	r2, r2, #16
 8003eb6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d003      	beq.n	8003ed8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ed4:	6878      	ldr	r0, [r7, #4]
 8003ed6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d032      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ee4:	f003 0301 	and.w	r3, r3, #1
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d022      	beq.n	8003f32 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2205      	movs	r2, #5
 8003ef0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f022 0201 	bic.w	r2, r2, #1
 8003f02:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	3301      	adds	r3, #1
 8003f08:	60bb      	str	r3, [r7, #8]
 8003f0a:	697a      	ldr	r2, [r7, #20]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d307      	bcc.n	8003f20 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0301 	and.w	r3, r3, #1
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d1f2      	bne.n	8003f04 <HAL_DMA_IRQHandler+0x2cc>
 8003f1e:	e000      	b.n	8003f22 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003f20:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2201      	movs	r2, #1
 8003f26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d005      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	4798      	blx	r3
 8003f42:	e000      	b.n	8003f46 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003f44:	bf00      	nop
    }
  }
}
 8003f46:	3718      	adds	r7, #24
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}

08003f4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b085      	sub	sp, #20
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	60f8      	str	r0, [r7, #12]
 8003f54:	60b9      	str	r1, [r7, #8]
 8003f56:	607a      	str	r2, [r7, #4]
 8003f58:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003f68:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	683a      	ldr	r2, [r7, #0]
 8003f70:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	2b40      	cmp	r3, #64	; 0x40
 8003f78:	d108      	bne.n	8003f8c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	68ba      	ldr	r2, [r7, #8]
 8003f88:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003f8a:	e007      	b.n	8003f9c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68ba      	ldr	r2, [r7, #8]
 8003f92:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	60da      	str	r2, [r3, #12]
}
 8003f9c:	bf00      	nop
 8003f9e:	3714      	adds	r7, #20
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr

08003fa8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	3b10      	subs	r3, #16
 8003fb8:	4a14      	ldr	r2, [pc, #80]	; (800400c <DMA_CalcBaseAndBitshift+0x64>)
 8003fba:	fba2 2303 	umull	r2, r3, r2, r3
 8003fbe:	091b      	lsrs	r3, r3, #4
 8003fc0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003fc2:	4a13      	ldr	r2, [pc, #76]	; (8004010 <DMA_CalcBaseAndBitshift+0x68>)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	4413      	add	r3, r2
 8003fc8:	781b      	ldrb	r3, [r3, #0]
 8003fca:	461a      	mov	r2, r3
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2b03      	cmp	r3, #3
 8003fd4:	d909      	bls.n	8003fea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003fde:	f023 0303 	bic.w	r3, r3, #3
 8003fe2:	1d1a      	adds	r2, r3, #4
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	659a      	str	r2, [r3, #88]	; 0x58
 8003fe8:	e007      	b.n	8003ffa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003ff2:	f023 0303 	bic.w	r3, r3, #3
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3714      	adds	r7, #20
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	aaaaaaab 	.word	0xaaaaaaab
 8004010:	08015cdc 	.word	0x08015cdc

08004014 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800401c:	2300      	movs	r3, #0
 800401e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004024:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d11f      	bne.n	800406e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	2b03      	cmp	r3, #3
 8004032:	d856      	bhi.n	80040e2 <DMA_CheckFifoParam+0xce>
 8004034:	a201      	add	r2, pc, #4	; (adr r2, 800403c <DMA_CheckFifoParam+0x28>)
 8004036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800403a:	bf00      	nop
 800403c:	0800404d 	.word	0x0800404d
 8004040:	0800405f 	.word	0x0800405f
 8004044:	0800404d 	.word	0x0800404d
 8004048:	080040e3 	.word	0x080040e3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004050:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004054:	2b00      	cmp	r3, #0
 8004056:	d046      	beq.n	80040e6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800405c:	e043      	b.n	80040e6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004062:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004066:	d140      	bne.n	80040ea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800406c:	e03d      	b.n	80040ea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	699b      	ldr	r3, [r3, #24]
 8004072:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004076:	d121      	bne.n	80040bc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	2b03      	cmp	r3, #3
 800407c:	d837      	bhi.n	80040ee <DMA_CheckFifoParam+0xda>
 800407e:	a201      	add	r2, pc, #4	; (adr r2, 8004084 <DMA_CheckFifoParam+0x70>)
 8004080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004084:	08004095 	.word	0x08004095
 8004088:	0800409b 	.word	0x0800409b
 800408c:	08004095 	.word	0x08004095
 8004090:	080040ad 	.word	0x080040ad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	73fb      	strb	r3, [r7, #15]
      break;
 8004098:	e030      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800409e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d025      	beq.n	80040f2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040aa:	e022      	b.n	80040f2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80040b4:	d11f      	bne.n	80040f6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80040ba:	e01c      	b.n	80040f6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d903      	bls.n	80040ca <DMA_CheckFifoParam+0xb6>
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	2b03      	cmp	r3, #3
 80040c6:	d003      	beq.n	80040d0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80040c8:	e018      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	73fb      	strb	r3, [r7, #15]
      break;
 80040ce:	e015      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d00e      	beq.n	80040fa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	73fb      	strb	r3, [r7, #15]
      break;
 80040e0:	e00b      	b.n	80040fa <DMA_CheckFifoParam+0xe6>
      break;
 80040e2:	bf00      	nop
 80040e4:	e00a      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      break;
 80040e6:	bf00      	nop
 80040e8:	e008      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      break;
 80040ea:	bf00      	nop
 80040ec:	e006      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      break;
 80040ee:	bf00      	nop
 80040f0:	e004      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      break;
 80040f2:	bf00      	nop
 80040f4:	e002      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      break;   
 80040f6:	bf00      	nop
 80040f8:	e000      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      break;
 80040fa:	bf00      	nop
    }
  } 
  
  return status; 
 80040fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3714      	adds	r7, #20
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr
 800410a:	bf00      	nop

0800410c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800410c:	b480      	push	{r7}
 800410e:	b089      	sub	sp, #36	; 0x24
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
 8004114:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004116:	2300      	movs	r3, #0
 8004118:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800411a:	2300      	movs	r3, #0
 800411c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800411e:	2300      	movs	r3, #0
 8004120:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004122:	2300      	movs	r3, #0
 8004124:	61fb      	str	r3, [r7, #28]
 8004126:	e16b      	b.n	8004400 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004128:	2201      	movs	r2, #1
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	fa02 f303 	lsl.w	r3, r2, r3
 8004130:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	697a      	ldr	r2, [r7, #20]
 8004138:	4013      	ands	r3, r2
 800413a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800413c:	693a      	ldr	r2, [r7, #16]
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	429a      	cmp	r2, r3
 8004142:	f040 815a 	bne.w	80043fa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f003 0303 	and.w	r3, r3, #3
 800414e:	2b01      	cmp	r3, #1
 8004150:	d005      	beq.n	800415e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800415a:	2b02      	cmp	r3, #2
 800415c:	d130      	bne.n	80041c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004164:	69fb      	ldr	r3, [r7, #28]
 8004166:	005b      	lsls	r3, r3, #1
 8004168:	2203      	movs	r2, #3
 800416a:	fa02 f303 	lsl.w	r3, r2, r3
 800416e:	43db      	mvns	r3, r3
 8004170:	69ba      	ldr	r2, [r7, #24]
 8004172:	4013      	ands	r3, r2
 8004174:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	68da      	ldr	r2, [r3, #12]
 800417a:	69fb      	ldr	r3, [r7, #28]
 800417c:	005b      	lsls	r3, r3, #1
 800417e:	fa02 f303 	lsl.w	r3, r2, r3
 8004182:	69ba      	ldr	r2, [r7, #24]
 8004184:	4313      	orrs	r3, r2
 8004186:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	69ba      	ldr	r2, [r7, #24]
 800418c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004194:	2201      	movs	r2, #1
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	fa02 f303 	lsl.w	r3, r2, r3
 800419c:	43db      	mvns	r3, r3
 800419e:	69ba      	ldr	r2, [r7, #24]
 80041a0:	4013      	ands	r3, r2
 80041a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	091b      	lsrs	r3, r3, #4
 80041aa:	f003 0201 	and.w	r2, r3, #1
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	fa02 f303 	lsl.w	r3, r2, r3
 80041b4:	69ba      	ldr	r2, [r7, #24]
 80041b6:	4313      	orrs	r3, r2
 80041b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	69ba      	ldr	r2, [r7, #24]
 80041be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	f003 0303 	and.w	r3, r3, #3
 80041c8:	2b03      	cmp	r3, #3
 80041ca:	d017      	beq.n	80041fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	005b      	lsls	r3, r3, #1
 80041d6:	2203      	movs	r2, #3
 80041d8:	fa02 f303 	lsl.w	r3, r2, r3
 80041dc:	43db      	mvns	r3, r3
 80041de:	69ba      	ldr	r2, [r7, #24]
 80041e0:	4013      	ands	r3, r2
 80041e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	689a      	ldr	r2, [r3, #8]
 80041e8:	69fb      	ldr	r3, [r7, #28]
 80041ea:	005b      	lsls	r3, r3, #1
 80041ec:	fa02 f303 	lsl.w	r3, r2, r3
 80041f0:	69ba      	ldr	r2, [r7, #24]
 80041f2:	4313      	orrs	r3, r2
 80041f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	69ba      	ldr	r2, [r7, #24]
 80041fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f003 0303 	and.w	r3, r3, #3
 8004204:	2b02      	cmp	r3, #2
 8004206:	d123      	bne.n	8004250 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004208:	69fb      	ldr	r3, [r7, #28]
 800420a:	08da      	lsrs	r2, r3, #3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	3208      	adds	r2, #8
 8004210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004214:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	f003 0307 	and.w	r3, r3, #7
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	220f      	movs	r2, #15
 8004220:	fa02 f303 	lsl.w	r3, r2, r3
 8004224:	43db      	mvns	r3, r3
 8004226:	69ba      	ldr	r2, [r7, #24]
 8004228:	4013      	ands	r3, r2
 800422a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	691a      	ldr	r2, [r3, #16]
 8004230:	69fb      	ldr	r3, [r7, #28]
 8004232:	f003 0307 	and.w	r3, r3, #7
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	fa02 f303 	lsl.w	r3, r2, r3
 800423c:	69ba      	ldr	r2, [r7, #24]
 800423e:	4313      	orrs	r3, r2
 8004240:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	08da      	lsrs	r2, r3, #3
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	3208      	adds	r2, #8
 800424a:	69b9      	ldr	r1, [r7, #24]
 800424c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004256:	69fb      	ldr	r3, [r7, #28]
 8004258:	005b      	lsls	r3, r3, #1
 800425a:	2203      	movs	r2, #3
 800425c:	fa02 f303 	lsl.w	r3, r2, r3
 8004260:	43db      	mvns	r3, r3
 8004262:	69ba      	ldr	r2, [r7, #24]
 8004264:	4013      	ands	r3, r2
 8004266:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f003 0203 	and.w	r2, r3, #3
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	005b      	lsls	r3, r3, #1
 8004274:	fa02 f303 	lsl.w	r3, r2, r3
 8004278:	69ba      	ldr	r2, [r7, #24]
 800427a:	4313      	orrs	r3, r2
 800427c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	69ba      	ldr	r2, [r7, #24]
 8004282:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800428c:	2b00      	cmp	r3, #0
 800428e:	f000 80b4 	beq.w	80043fa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004292:	2300      	movs	r3, #0
 8004294:	60fb      	str	r3, [r7, #12]
 8004296:	4b60      	ldr	r3, [pc, #384]	; (8004418 <HAL_GPIO_Init+0x30c>)
 8004298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800429a:	4a5f      	ldr	r2, [pc, #380]	; (8004418 <HAL_GPIO_Init+0x30c>)
 800429c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042a0:	6453      	str	r3, [r2, #68]	; 0x44
 80042a2:	4b5d      	ldr	r3, [pc, #372]	; (8004418 <HAL_GPIO_Init+0x30c>)
 80042a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042aa:	60fb      	str	r3, [r7, #12]
 80042ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80042ae:	4a5b      	ldr	r2, [pc, #364]	; (800441c <HAL_GPIO_Init+0x310>)
 80042b0:	69fb      	ldr	r3, [r7, #28]
 80042b2:	089b      	lsrs	r3, r3, #2
 80042b4:	3302      	adds	r3, #2
 80042b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80042bc:	69fb      	ldr	r3, [r7, #28]
 80042be:	f003 0303 	and.w	r3, r3, #3
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	220f      	movs	r2, #15
 80042c6:	fa02 f303 	lsl.w	r3, r2, r3
 80042ca:	43db      	mvns	r3, r3
 80042cc:	69ba      	ldr	r2, [r7, #24]
 80042ce:	4013      	ands	r3, r2
 80042d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a52      	ldr	r2, [pc, #328]	; (8004420 <HAL_GPIO_Init+0x314>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d02b      	beq.n	8004332 <HAL_GPIO_Init+0x226>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a51      	ldr	r2, [pc, #324]	; (8004424 <HAL_GPIO_Init+0x318>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d025      	beq.n	800432e <HAL_GPIO_Init+0x222>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a50      	ldr	r2, [pc, #320]	; (8004428 <HAL_GPIO_Init+0x31c>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d01f      	beq.n	800432a <HAL_GPIO_Init+0x21e>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a4f      	ldr	r2, [pc, #316]	; (800442c <HAL_GPIO_Init+0x320>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d019      	beq.n	8004326 <HAL_GPIO_Init+0x21a>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a4e      	ldr	r2, [pc, #312]	; (8004430 <HAL_GPIO_Init+0x324>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d013      	beq.n	8004322 <HAL_GPIO_Init+0x216>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a4d      	ldr	r2, [pc, #308]	; (8004434 <HAL_GPIO_Init+0x328>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d00d      	beq.n	800431e <HAL_GPIO_Init+0x212>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a4c      	ldr	r2, [pc, #304]	; (8004438 <HAL_GPIO_Init+0x32c>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d007      	beq.n	800431a <HAL_GPIO_Init+0x20e>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a4b      	ldr	r2, [pc, #300]	; (800443c <HAL_GPIO_Init+0x330>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d101      	bne.n	8004316 <HAL_GPIO_Init+0x20a>
 8004312:	2307      	movs	r3, #7
 8004314:	e00e      	b.n	8004334 <HAL_GPIO_Init+0x228>
 8004316:	2308      	movs	r3, #8
 8004318:	e00c      	b.n	8004334 <HAL_GPIO_Init+0x228>
 800431a:	2306      	movs	r3, #6
 800431c:	e00a      	b.n	8004334 <HAL_GPIO_Init+0x228>
 800431e:	2305      	movs	r3, #5
 8004320:	e008      	b.n	8004334 <HAL_GPIO_Init+0x228>
 8004322:	2304      	movs	r3, #4
 8004324:	e006      	b.n	8004334 <HAL_GPIO_Init+0x228>
 8004326:	2303      	movs	r3, #3
 8004328:	e004      	b.n	8004334 <HAL_GPIO_Init+0x228>
 800432a:	2302      	movs	r3, #2
 800432c:	e002      	b.n	8004334 <HAL_GPIO_Init+0x228>
 800432e:	2301      	movs	r3, #1
 8004330:	e000      	b.n	8004334 <HAL_GPIO_Init+0x228>
 8004332:	2300      	movs	r3, #0
 8004334:	69fa      	ldr	r2, [r7, #28]
 8004336:	f002 0203 	and.w	r2, r2, #3
 800433a:	0092      	lsls	r2, r2, #2
 800433c:	4093      	lsls	r3, r2
 800433e:	69ba      	ldr	r2, [r7, #24]
 8004340:	4313      	orrs	r3, r2
 8004342:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004344:	4935      	ldr	r1, [pc, #212]	; (800441c <HAL_GPIO_Init+0x310>)
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	089b      	lsrs	r3, r3, #2
 800434a:	3302      	adds	r3, #2
 800434c:	69ba      	ldr	r2, [r7, #24]
 800434e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004352:	4b3b      	ldr	r3, [pc, #236]	; (8004440 <HAL_GPIO_Init+0x334>)
 8004354:	689b      	ldr	r3, [r3, #8]
 8004356:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	43db      	mvns	r3, r3
 800435c:	69ba      	ldr	r2, [r7, #24]
 800435e:	4013      	ands	r3, r2
 8004360:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d003      	beq.n	8004376 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800436e:	69ba      	ldr	r2, [r7, #24]
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	4313      	orrs	r3, r2
 8004374:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004376:	4a32      	ldr	r2, [pc, #200]	; (8004440 <HAL_GPIO_Init+0x334>)
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800437c:	4b30      	ldr	r3, [pc, #192]	; (8004440 <HAL_GPIO_Init+0x334>)
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	43db      	mvns	r3, r3
 8004386:	69ba      	ldr	r2, [r7, #24]
 8004388:	4013      	ands	r3, r2
 800438a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004394:	2b00      	cmp	r3, #0
 8004396:	d003      	beq.n	80043a0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004398:	69ba      	ldr	r2, [r7, #24]
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	4313      	orrs	r3, r2
 800439e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043a0:	4a27      	ldr	r2, [pc, #156]	; (8004440 <HAL_GPIO_Init+0x334>)
 80043a2:	69bb      	ldr	r3, [r7, #24]
 80043a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80043a6:	4b26      	ldr	r3, [pc, #152]	; (8004440 <HAL_GPIO_Init+0x334>)
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	43db      	mvns	r3, r3
 80043b0:	69ba      	ldr	r2, [r7, #24]
 80043b2:	4013      	ands	r3, r2
 80043b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d003      	beq.n	80043ca <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80043c2:	69ba      	ldr	r2, [r7, #24]
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043ca:	4a1d      	ldr	r2, [pc, #116]	; (8004440 <HAL_GPIO_Init+0x334>)
 80043cc:	69bb      	ldr	r3, [r7, #24]
 80043ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043d0:	4b1b      	ldr	r3, [pc, #108]	; (8004440 <HAL_GPIO_Init+0x334>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	43db      	mvns	r3, r3
 80043da:	69ba      	ldr	r2, [r7, #24]
 80043dc:	4013      	ands	r3, r2
 80043de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d003      	beq.n	80043f4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80043ec:	69ba      	ldr	r2, [r7, #24]
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80043f4:	4a12      	ldr	r2, [pc, #72]	; (8004440 <HAL_GPIO_Init+0x334>)
 80043f6:	69bb      	ldr	r3, [r7, #24]
 80043f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043fa:	69fb      	ldr	r3, [r7, #28]
 80043fc:	3301      	adds	r3, #1
 80043fe:	61fb      	str	r3, [r7, #28]
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	2b0f      	cmp	r3, #15
 8004404:	f67f ae90 	bls.w	8004128 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004408:	bf00      	nop
 800440a:	bf00      	nop
 800440c:	3724      	adds	r7, #36	; 0x24
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	40023800 	.word	0x40023800
 800441c:	40013800 	.word	0x40013800
 8004420:	40020000 	.word	0x40020000
 8004424:	40020400 	.word	0x40020400
 8004428:	40020800 	.word	0x40020800
 800442c:	40020c00 	.word	0x40020c00
 8004430:	40021000 	.word	0x40021000
 8004434:	40021400 	.word	0x40021400
 8004438:	40021800 	.word	0x40021800
 800443c:	40021c00 	.word	0x40021c00
 8004440:	40013c00 	.word	0x40013c00

08004444 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	460b      	mov	r3, r1
 800444e:	807b      	strh	r3, [r7, #2]
 8004450:	4613      	mov	r3, r2
 8004452:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004454:	787b      	ldrb	r3, [r7, #1]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d003      	beq.n	8004462 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800445a:	887a      	ldrh	r2, [r7, #2]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004460:	e003      	b.n	800446a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004462:	887b      	ldrh	r3, [r7, #2]
 8004464:	041a      	lsls	r2, r3, #16
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	619a      	str	r2, [r3, #24]
}
 800446a:	bf00      	nop
 800446c:	370c      	adds	r7, #12
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr
	...

08004478 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b086      	sub	sp, #24
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d101      	bne.n	800448a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e267      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 0301 	and.w	r3, r3, #1
 8004492:	2b00      	cmp	r3, #0
 8004494:	d075      	beq.n	8004582 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004496:	4b88      	ldr	r3, [pc, #544]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	f003 030c 	and.w	r3, r3, #12
 800449e:	2b04      	cmp	r3, #4
 80044a0:	d00c      	beq.n	80044bc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044a2:	4b85      	ldr	r3, [pc, #532]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80044aa:	2b08      	cmp	r3, #8
 80044ac:	d112      	bne.n	80044d4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044ae:	4b82      	ldr	r3, [pc, #520]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80044ba:	d10b      	bne.n	80044d4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044bc:	4b7e      	ldr	r3, [pc, #504]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d05b      	beq.n	8004580 <HAL_RCC_OscConfig+0x108>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d157      	bne.n	8004580 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	e242      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044dc:	d106      	bne.n	80044ec <HAL_RCC_OscConfig+0x74>
 80044de:	4b76      	ldr	r3, [pc, #472]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a75      	ldr	r2, [pc, #468]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 80044e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044e8:	6013      	str	r3, [r2, #0]
 80044ea:	e01d      	b.n	8004528 <HAL_RCC_OscConfig+0xb0>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80044f4:	d10c      	bne.n	8004510 <HAL_RCC_OscConfig+0x98>
 80044f6:	4b70      	ldr	r3, [pc, #448]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a6f      	ldr	r2, [pc, #444]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 80044fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004500:	6013      	str	r3, [r2, #0]
 8004502:	4b6d      	ldr	r3, [pc, #436]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a6c      	ldr	r2, [pc, #432]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004508:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800450c:	6013      	str	r3, [r2, #0]
 800450e:	e00b      	b.n	8004528 <HAL_RCC_OscConfig+0xb0>
 8004510:	4b69      	ldr	r3, [pc, #420]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a68      	ldr	r2, [pc, #416]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004516:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800451a:	6013      	str	r3, [r2, #0]
 800451c:	4b66      	ldr	r3, [pc, #408]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a65      	ldr	r2, [pc, #404]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004522:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004526:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d013      	beq.n	8004558 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004530:	f7ff f8a8 	bl	8003684 <HAL_GetTick>
 8004534:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004536:	e008      	b.n	800454a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004538:	f7ff f8a4 	bl	8003684 <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	2b64      	cmp	r3, #100	; 0x64
 8004544:	d901      	bls.n	800454a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e207      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800454a:	4b5b      	ldr	r3, [pc, #364]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d0f0      	beq.n	8004538 <HAL_RCC_OscConfig+0xc0>
 8004556:	e014      	b.n	8004582 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004558:	f7ff f894 	bl	8003684 <HAL_GetTick>
 800455c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800455e:	e008      	b.n	8004572 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004560:	f7ff f890 	bl	8003684 <HAL_GetTick>
 8004564:	4602      	mov	r2, r0
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	1ad3      	subs	r3, r2, r3
 800456a:	2b64      	cmp	r3, #100	; 0x64
 800456c:	d901      	bls.n	8004572 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e1f3      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004572:	4b51      	ldr	r3, [pc, #324]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d1f0      	bne.n	8004560 <HAL_RCC_OscConfig+0xe8>
 800457e:	e000      	b.n	8004582 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004580:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f003 0302 	and.w	r3, r3, #2
 800458a:	2b00      	cmp	r3, #0
 800458c:	d063      	beq.n	8004656 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800458e:	4b4a      	ldr	r3, [pc, #296]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	f003 030c 	and.w	r3, r3, #12
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00b      	beq.n	80045b2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800459a:	4b47      	ldr	r3, [pc, #284]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80045a2:	2b08      	cmp	r3, #8
 80045a4:	d11c      	bne.n	80045e0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045a6:	4b44      	ldr	r3, [pc, #272]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d116      	bne.n	80045e0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045b2:	4b41      	ldr	r3, [pc, #260]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0302 	and.w	r3, r3, #2
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d005      	beq.n	80045ca <HAL_RCC_OscConfig+0x152>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d001      	beq.n	80045ca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	e1c7      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045ca:	4b3b      	ldr	r3, [pc, #236]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	00db      	lsls	r3, r3, #3
 80045d8:	4937      	ldr	r1, [pc, #220]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 80045da:	4313      	orrs	r3, r2
 80045dc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045de:	e03a      	b.n	8004656 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d020      	beq.n	800462a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045e8:	4b34      	ldr	r3, [pc, #208]	; (80046bc <HAL_RCC_OscConfig+0x244>)
 80045ea:	2201      	movs	r2, #1
 80045ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045ee:	f7ff f849 	bl	8003684 <HAL_GetTick>
 80045f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045f4:	e008      	b.n	8004608 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80045f6:	f7ff f845 	bl	8003684 <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	2b02      	cmp	r3, #2
 8004602:	d901      	bls.n	8004608 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e1a8      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004608:	4b2b      	ldr	r3, [pc, #172]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 0302 	and.w	r3, r3, #2
 8004610:	2b00      	cmp	r3, #0
 8004612:	d0f0      	beq.n	80045f6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004614:	4b28      	ldr	r3, [pc, #160]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	691b      	ldr	r3, [r3, #16]
 8004620:	00db      	lsls	r3, r3, #3
 8004622:	4925      	ldr	r1, [pc, #148]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 8004624:	4313      	orrs	r3, r2
 8004626:	600b      	str	r3, [r1, #0]
 8004628:	e015      	b.n	8004656 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800462a:	4b24      	ldr	r3, [pc, #144]	; (80046bc <HAL_RCC_OscConfig+0x244>)
 800462c:	2200      	movs	r2, #0
 800462e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004630:	f7ff f828 	bl	8003684 <HAL_GetTick>
 8004634:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004636:	e008      	b.n	800464a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004638:	f7ff f824 	bl	8003684 <HAL_GetTick>
 800463c:	4602      	mov	r2, r0
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	1ad3      	subs	r3, r2, r3
 8004642:	2b02      	cmp	r3, #2
 8004644:	d901      	bls.n	800464a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004646:	2303      	movs	r3, #3
 8004648:	e187      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800464a:	4b1b      	ldr	r3, [pc, #108]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0302 	and.w	r3, r3, #2
 8004652:	2b00      	cmp	r3, #0
 8004654:	d1f0      	bne.n	8004638 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0308 	and.w	r3, r3, #8
 800465e:	2b00      	cmp	r3, #0
 8004660:	d036      	beq.n	80046d0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	695b      	ldr	r3, [r3, #20]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d016      	beq.n	8004698 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800466a:	4b15      	ldr	r3, [pc, #84]	; (80046c0 <HAL_RCC_OscConfig+0x248>)
 800466c:	2201      	movs	r2, #1
 800466e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004670:	f7ff f808 	bl	8003684 <HAL_GetTick>
 8004674:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004676:	e008      	b.n	800468a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004678:	f7ff f804 	bl	8003684 <HAL_GetTick>
 800467c:	4602      	mov	r2, r0
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	2b02      	cmp	r3, #2
 8004684:	d901      	bls.n	800468a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e167      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800468a:	4b0b      	ldr	r3, [pc, #44]	; (80046b8 <HAL_RCC_OscConfig+0x240>)
 800468c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800468e:	f003 0302 	and.w	r3, r3, #2
 8004692:	2b00      	cmp	r3, #0
 8004694:	d0f0      	beq.n	8004678 <HAL_RCC_OscConfig+0x200>
 8004696:	e01b      	b.n	80046d0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004698:	4b09      	ldr	r3, [pc, #36]	; (80046c0 <HAL_RCC_OscConfig+0x248>)
 800469a:	2200      	movs	r2, #0
 800469c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800469e:	f7fe fff1 	bl	8003684 <HAL_GetTick>
 80046a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046a4:	e00e      	b.n	80046c4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046a6:	f7fe ffed 	bl	8003684 <HAL_GetTick>
 80046aa:	4602      	mov	r2, r0
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	1ad3      	subs	r3, r2, r3
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d907      	bls.n	80046c4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80046b4:	2303      	movs	r3, #3
 80046b6:	e150      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
 80046b8:	40023800 	.word	0x40023800
 80046bc:	42470000 	.word	0x42470000
 80046c0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046c4:	4b88      	ldr	r3, [pc, #544]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 80046c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046c8:	f003 0302 	and.w	r3, r3, #2
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d1ea      	bne.n	80046a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0304 	and.w	r3, r3, #4
 80046d8:	2b00      	cmp	r3, #0
 80046da:	f000 8097 	beq.w	800480c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046de:	2300      	movs	r3, #0
 80046e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046e2:	4b81      	ldr	r3, [pc, #516]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 80046e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d10f      	bne.n	800470e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046ee:	2300      	movs	r3, #0
 80046f0:	60bb      	str	r3, [r7, #8]
 80046f2:	4b7d      	ldr	r3, [pc, #500]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 80046f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f6:	4a7c      	ldr	r2, [pc, #496]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 80046f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046fc:	6413      	str	r3, [r2, #64]	; 0x40
 80046fe:	4b7a      	ldr	r3, [pc, #488]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004702:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004706:	60bb      	str	r3, [r7, #8]
 8004708:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800470a:	2301      	movs	r3, #1
 800470c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800470e:	4b77      	ldr	r3, [pc, #476]	; (80048ec <HAL_RCC_OscConfig+0x474>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004716:	2b00      	cmp	r3, #0
 8004718:	d118      	bne.n	800474c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800471a:	4b74      	ldr	r3, [pc, #464]	; (80048ec <HAL_RCC_OscConfig+0x474>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a73      	ldr	r2, [pc, #460]	; (80048ec <HAL_RCC_OscConfig+0x474>)
 8004720:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004724:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004726:	f7fe ffad 	bl	8003684 <HAL_GetTick>
 800472a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800472c:	e008      	b.n	8004740 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800472e:	f7fe ffa9 	bl	8003684 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	2b02      	cmp	r3, #2
 800473a:	d901      	bls.n	8004740 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e10c      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004740:	4b6a      	ldr	r3, [pc, #424]	; (80048ec <HAL_RCC_OscConfig+0x474>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004748:	2b00      	cmp	r3, #0
 800474a:	d0f0      	beq.n	800472e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	2b01      	cmp	r3, #1
 8004752:	d106      	bne.n	8004762 <HAL_RCC_OscConfig+0x2ea>
 8004754:	4b64      	ldr	r3, [pc, #400]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004756:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004758:	4a63      	ldr	r2, [pc, #396]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 800475a:	f043 0301 	orr.w	r3, r3, #1
 800475e:	6713      	str	r3, [r2, #112]	; 0x70
 8004760:	e01c      	b.n	800479c <HAL_RCC_OscConfig+0x324>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	2b05      	cmp	r3, #5
 8004768:	d10c      	bne.n	8004784 <HAL_RCC_OscConfig+0x30c>
 800476a:	4b5f      	ldr	r3, [pc, #380]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 800476c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800476e:	4a5e      	ldr	r2, [pc, #376]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004770:	f043 0304 	orr.w	r3, r3, #4
 8004774:	6713      	str	r3, [r2, #112]	; 0x70
 8004776:	4b5c      	ldr	r3, [pc, #368]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004778:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800477a:	4a5b      	ldr	r2, [pc, #364]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 800477c:	f043 0301 	orr.w	r3, r3, #1
 8004780:	6713      	str	r3, [r2, #112]	; 0x70
 8004782:	e00b      	b.n	800479c <HAL_RCC_OscConfig+0x324>
 8004784:	4b58      	ldr	r3, [pc, #352]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004786:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004788:	4a57      	ldr	r2, [pc, #348]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 800478a:	f023 0301 	bic.w	r3, r3, #1
 800478e:	6713      	str	r3, [r2, #112]	; 0x70
 8004790:	4b55      	ldr	r3, [pc, #340]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004792:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004794:	4a54      	ldr	r2, [pc, #336]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004796:	f023 0304 	bic.w	r3, r3, #4
 800479a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d015      	beq.n	80047d0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047a4:	f7fe ff6e 	bl	8003684 <HAL_GetTick>
 80047a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047aa:	e00a      	b.n	80047c2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047ac:	f7fe ff6a 	bl	8003684 <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d901      	bls.n	80047c2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e0cb      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047c2:	4b49      	ldr	r3, [pc, #292]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 80047c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d0ee      	beq.n	80047ac <HAL_RCC_OscConfig+0x334>
 80047ce:	e014      	b.n	80047fa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047d0:	f7fe ff58 	bl	8003684 <HAL_GetTick>
 80047d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047d6:	e00a      	b.n	80047ee <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047d8:	f7fe ff54 	bl	8003684 <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d901      	bls.n	80047ee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80047ea:	2303      	movs	r3, #3
 80047ec:	e0b5      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047ee:	4b3e      	ldr	r3, [pc, #248]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 80047f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047f2:	f003 0302 	and.w	r3, r3, #2
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d1ee      	bne.n	80047d8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80047fa:	7dfb      	ldrb	r3, [r7, #23]
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d105      	bne.n	800480c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004800:	4b39      	ldr	r3, [pc, #228]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004804:	4a38      	ldr	r2, [pc, #224]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004806:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800480a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	699b      	ldr	r3, [r3, #24]
 8004810:	2b00      	cmp	r3, #0
 8004812:	f000 80a1 	beq.w	8004958 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004816:	4b34      	ldr	r3, [pc, #208]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f003 030c 	and.w	r3, r3, #12
 800481e:	2b08      	cmp	r3, #8
 8004820:	d05c      	beq.n	80048dc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	2b02      	cmp	r3, #2
 8004828:	d141      	bne.n	80048ae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800482a:	4b31      	ldr	r3, [pc, #196]	; (80048f0 <HAL_RCC_OscConfig+0x478>)
 800482c:	2200      	movs	r2, #0
 800482e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004830:	f7fe ff28 	bl	8003684 <HAL_GetTick>
 8004834:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004836:	e008      	b.n	800484a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004838:	f7fe ff24 	bl	8003684 <HAL_GetTick>
 800483c:	4602      	mov	r2, r0
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	1ad3      	subs	r3, r2, r3
 8004842:	2b02      	cmp	r3, #2
 8004844:	d901      	bls.n	800484a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e087      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800484a:	4b27      	ldr	r3, [pc, #156]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1f0      	bne.n	8004838 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	69da      	ldr	r2, [r3, #28]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a1b      	ldr	r3, [r3, #32]
 800485e:	431a      	orrs	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004864:	019b      	lsls	r3, r3, #6
 8004866:	431a      	orrs	r2, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800486c:	085b      	lsrs	r3, r3, #1
 800486e:	3b01      	subs	r3, #1
 8004870:	041b      	lsls	r3, r3, #16
 8004872:	431a      	orrs	r2, r3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004878:	061b      	lsls	r3, r3, #24
 800487a:	491b      	ldr	r1, [pc, #108]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 800487c:	4313      	orrs	r3, r2
 800487e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004880:	4b1b      	ldr	r3, [pc, #108]	; (80048f0 <HAL_RCC_OscConfig+0x478>)
 8004882:	2201      	movs	r2, #1
 8004884:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004886:	f7fe fefd 	bl	8003684 <HAL_GetTick>
 800488a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800488c:	e008      	b.n	80048a0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800488e:	f7fe fef9 	bl	8003684 <HAL_GetTick>
 8004892:	4602      	mov	r2, r0
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	1ad3      	subs	r3, r2, r3
 8004898:	2b02      	cmp	r3, #2
 800489a:	d901      	bls.n	80048a0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800489c:	2303      	movs	r3, #3
 800489e:	e05c      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048a0:	4b11      	ldr	r3, [pc, #68]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d0f0      	beq.n	800488e <HAL_RCC_OscConfig+0x416>
 80048ac:	e054      	b.n	8004958 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048ae:	4b10      	ldr	r3, [pc, #64]	; (80048f0 <HAL_RCC_OscConfig+0x478>)
 80048b0:	2200      	movs	r2, #0
 80048b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048b4:	f7fe fee6 	bl	8003684 <HAL_GetTick>
 80048b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ba:	e008      	b.n	80048ce <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048bc:	f7fe fee2 	bl	8003684 <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d901      	bls.n	80048ce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e045      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ce:	4b06      	ldr	r3, [pc, #24]	; (80048e8 <HAL_RCC_OscConfig+0x470>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d1f0      	bne.n	80048bc <HAL_RCC_OscConfig+0x444>
 80048da:	e03d      	b.n	8004958 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	699b      	ldr	r3, [r3, #24]
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d107      	bne.n	80048f4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e038      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
 80048e8:	40023800 	.word	0x40023800
 80048ec:	40007000 	.word	0x40007000
 80048f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80048f4:	4b1b      	ldr	r3, [pc, #108]	; (8004964 <HAL_RCC_OscConfig+0x4ec>)
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	699b      	ldr	r3, [r3, #24]
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d028      	beq.n	8004954 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800490c:	429a      	cmp	r2, r3
 800490e:	d121      	bne.n	8004954 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800491a:	429a      	cmp	r2, r3
 800491c:	d11a      	bne.n	8004954 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004924:	4013      	ands	r3, r2
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800492a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800492c:	4293      	cmp	r3, r2
 800492e:	d111      	bne.n	8004954 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800493a:	085b      	lsrs	r3, r3, #1
 800493c:	3b01      	subs	r3, #1
 800493e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004940:	429a      	cmp	r2, r3
 8004942:	d107      	bne.n	8004954 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800494e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004950:	429a      	cmp	r2, r3
 8004952:	d001      	beq.n	8004958 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e000      	b.n	800495a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3718      	adds	r7, #24
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	40023800 	.word	0x40023800

08004968 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
 8004970:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d101      	bne.n	800497c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e0cc      	b.n	8004b16 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800497c:	4b68      	ldr	r3, [pc, #416]	; (8004b20 <HAL_RCC_ClockConfig+0x1b8>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0307 	and.w	r3, r3, #7
 8004984:	683a      	ldr	r2, [r7, #0]
 8004986:	429a      	cmp	r2, r3
 8004988:	d90c      	bls.n	80049a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800498a:	4b65      	ldr	r3, [pc, #404]	; (8004b20 <HAL_RCC_ClockConfig+0x1b8>)
 800498c:	683a      	ldr	r2, [r7, #0]
 800498e:	b2d2      	uxtb	r2, r2
 8004990:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004992:	4b63      	ldr	r3, [pc, #396]	; (8004b20 <HAL_RCC_ClockConfig+0x1b8>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 0307 	and.w	r3, r3, #7
 800499a:	683a      	ldr	r2, [r7, #0]
 800499c:	429a      	cmp	r2, r3
 800499e:	d001      	beq.n	80049a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e0b8      	b.n	8004b16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f003 0302 	and.w	r3, r3, #2
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d020      	beq.n	80049f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f003 0304 	and.w	r3, r3, #4
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d005      	beq.n	80049c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049bc:	4b59      	ldr	r3, [pc, #356]	; (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	4a58      	ldr	r2, [pc, #352]	; (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 80049c2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80049c6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0308 	and.w	r3, r3, #8
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d005      	beq.n	80049e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049d4:	4b53      	ldr	r3, [pc, #332]	; (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	4a52      	ldr	r2, [pc, #328]	; (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 80049da:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80049de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049e0:	4b50      	ldr	r3, [pc, #320]	; (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	494d      	ldr	r1, [pc, #308]	; (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 80049ee:	4313      	orrs	r3, r2
 80049f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0301 	and.w	r3, r3, #1
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d044      	beq.n	8004a88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d107      	bne.n	8004a16 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a06:	4b47      	ldr	r3, [pc, #284]	; (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d119      	bne.n	8004a46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e07f      	b.n	8004b16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	2b02      	cmp	r3, #2
 8004a1c:	d003      	beq.n	8004a26 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a22:	2b03      	cmp	r3, #3
 8004a24:	d107      	bne.n	8004a36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a26:	4b3f      	ldr	r3, [pc, #252]	; (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d109      	bne.n	8004a46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e06f      	b.n	8004b16 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a36:	4b3b      	ldr	r3, [pc, #236]	; (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d101      	bne.n	8004a46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e067      	b.n	8004b16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a46:	4b37      	ldr	r3, [pc, #220]	; (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f023 0203 	bic.w	r2, r3, #3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	4934      	ldr	r1, [pc, #208]	; (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004a54:	4313      	orrs	r3, r2
 8004a56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a58:	f7fe fe14 	bl	8003684 <HAL_GetTick>
 8004a5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a5e:	e00a      	b.n	8004a76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a60:	f7fe fe10 	bl	8003684 <HAL_GetTick>
 8004a64:	4602      	mov	r2, r0
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d901      	bls.n	8004a76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a72:	2303      	movs	r3, #3
 8004a74:	e04f      	b.n	8004b16 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a76:	4b2b      	ldr	r3, [pc, #172]	; (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	f003 020c 	and.w	r2, r3, #12
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d1eb      	bne.n	8004a60 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a88:	4b25      	ldr	r3, [pc, #148]	; (8004b20 <HAL_RCC_ClockConfig+0x1b8>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0307 	and.w	r3, r3, #7
 8004a90:	683a      	ldr	r2, [r7, #0]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d20c      	bcs.n	8004ab0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a96:	4b22      	ldr	r3, [pc, #136]	; (8004b20 <HAL_RCC_ClockConfig+0x1b8>)
 8004a98:	683a      	ldr	r2, [r7, #0]
 8004a9a:	b2d2      	uxtb	r2, r2
 8004a9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a9e:	4b20      	ldr	r3, [pc, #128]	; (8004b20 <HAL_RCC_ClockConfig+0x1b8>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 0307 	and.w	r3, r3, #7
 8004aa6:	683a      	ldr	r2, [r7, #0]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d001      	beq.n	8004ab0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e032      	b.n	8004b16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0304 	and.w	r3, r3, #4
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d008      	beq.n	8004ace <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004abc:	4b19      	ldr	r3, [pc, #100]	; (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	4916      	ldr	r1, [pc, #88]	; (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004aca:	4313      	orrs	r3, r2
 8004acc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f003 0308 	and.w	r3, r3, #8
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d009      	beq.n	8004aee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ada:	4b12      	ldr	r3, [pc, #72]	; (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	691b      	ldr	r3, [r3, #16]
 8004ae6:	00db      	lsls	r3, r3, #3
 8004ae8:	490e      	ldr	r1, [pc, #56]	; (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004aea:	4313      	orrs	r3, r2
 8004aec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004aee:	f000 f821 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 8004af2:	4602      	mov	r2, r0
 8004af4:	4b0b      	ldr	r3, [pc, #44]	; (8004b24 <HAL_RCC_ClockConfig+0x1bc>)
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	091b      	lsrs	r3, r3, #4
 8004afa:	f003 030f 	and.w	r3, r3, #15
 8004afe:	490a      	ldr	r1, [pc, #40]	; (8004b28 <HAL_RCC_ClockConfig+0x1c0>)
 8004b00:	5ccb      	ldrb	r3, [r1, r3]
 8004b02:	fa22 f303 	lsr.w	r3, r2, r3
 8004b06:	4a09      	ldr	r2, [pc, #36]	; (8004b2c <HAL_RCC_ClockConfig+0x1c4>)
 8004b08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004b0a:	4b09      	ldr	r3, [pc, #36]	; (8004b30 <HAL_RCC_ClockConfig+0x1c8>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f7fe fd74 	bl	80035fc <HAL_InitTick>

  return HAL_OK;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3710      	adds	r7, #16
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	40023c00 	.word	0x40023c00
 8004b24:	40023800 	.word	0x40023800
 8004b28:	08015cc4 	.word	0x08015cc4
 8004b2c:	20000000 	.word	0x20000000
 8004b30:	20000004 	.word	0x20000004

08004b34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b38:	b094      	sub	sp, #80	; 0x50
 8004b3a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	647b      	str	r3, [r7, #68]	; 0x44
 8004b40:	2300      	movs	r3, #0
 8004b42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b44:	2300      	movs	r3, #0
 8004b46:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b4c:	4b79      	ldr	r3, [pc, #484]	; (8004d34 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f003 030c 	and.w	r3, r3, #12
 8004b54:	2b08      	cmp	r3, #8
 8004b56:	d00d      	beq.n	8004b74 <HAL_RCC_GetSysClockFreq+0x40>
 8004b58:	2b08      	cmp	r3, #8
 8004b5a:	f200 80e1 	bhi.w	8004d20 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d002      	beq.n	8004b68 <HAL_RCC_GetSysClockFreq+0x34>
 8004b62:	2b04      	cmp	r3, #4
 8004b64:	d003      	beq.n	8004b6e <HAL_RCC_GetSysClockFreq+0x3a>
 8004b66:	e0db      	b.n	8004d20 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b68:	4b73      	ldr	r3, [pc, #460]	; (8004d38 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b6a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004b6c:	e0db      	b.n	8004d26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b6e:	4b73      	ldr	r3, [pc, #460]	; (8004d3c <HAL_RCC_GetSysClockFreq+0x208>)
 8004b70:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004b72:	e0d8      	b.n	8004d26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b74:	4b6f      	ldr	r3, [pc, #444]	; (8004d34 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b7c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b7e:	4b6d      	ldr	r3, [pc, #436]	; (8004d34 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d063      	beq.n	8004c52 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b8a:	4b6a      	ldr	r3, [pc, #424]	; (8004d34 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	099b      	lsrs	r3, r3, #6
 8004b90:	2200      	movs	r2, #0
 8004b92:	63bb      	str	r3, [r7, #56]	; 0x38
 8004b94:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b9c:	633b      	str	r3, [r7, #48]	; 0x30
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	637b      	str	r3, [r7, #52]	; 0x34
 8004ba2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004ba6:	4622      	mov	r2, r4
 8004ba8:	462b      	mov	r3, r5
 8004baa:	f04f 0000 	mov.w	r0, #0
 8004bae:	f04f 0100 	mov.w	r1, #0
 8004bb2:	0159      	lsls	r1, r3, #5
 8004bb4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bb8:	0150      	lsls	r0, r2, #5
 8004bba:	4602      	mov	r2, r0
 8004bbc:	460b      	mov	r3, r1
 8004bbe:	4621      	mov	r1, r4
 8004bc0:	1a51      	subs	r1, r2, r1
 8004bc2:	6139      	str	r1, [r7, #16]
 8004bc4:	4629      	mov	r1, r5
 8004bc6:	eb63 0301 	sbc.w	r3, r3, r1
 8004bca:	617b      	str	r3, [r7, #20]
 8004bcc:	f04f 0200 	mov.w	r2, #0
 8004bd0:	f04f 0300 	mov.w	r3, #0
 8004bd4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bd8:	4659      	mov	r1, fp
 8004bda:	018b      	lsls	r3, r1, #6
 8004bdc:	4651      	mov	r1, sl
 8004bde:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004be2:	4651      	mov	r1, sl
 8004be4:	018a      	lsls	r2, r1, #6
 8004be6:	4651      	mov	r1, sl
 8004be8:	ebb2 0801 	subs.w	r8, r2, r1
 8004bec:	4659      	mov	r1, fp
 8004bee:	eb63 0901 	sbc.w	r9, r3, r1
 8004bf2:	f04f 0200 	mov.w	r2, #0
 8004bf6:	f04f 0300 	mov.w	r3, #0
 8004bfa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004bfe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c06:	4690      	mov	r8, r2
 8004c08:	4699      	mov	r9, r3
 8004c0a:	4623      	mov	r3, r4
 8004c0c:	eb18 0303 	adds.w	r3, r8, r3
 8004c10:	60bb      	str	r3, [r7, #8]
 8004c12:	462b      	mov	r3, r5
 8004c14:	eb49 0303 	adc.w	r3, r9, r3
 8004c18:	60fb      	str	r3, [r7, #12]
 8004c1a:	f04f 0200 	mov.w	r2, #0
 8004c1e:	f04f 0300 	mov.w	r3, #0
 8004c22:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c26:	4629      	mov	r1, r5
 8004c28:	024b      	lsls	r3, r1, #9
 8004c2a:	4621      	mov	r1, r4
 8004c2c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c30:	4621      	mov	r1, r4
 8004c32:	024a      	lsls	r2, r1, #9
 8004c34:	4610      	mov	r0, r2
 8004c36:	4619      	mov	r1, r3
 8004c38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c3e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c40:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004c44:	f7fc f810 	bl	8000c68 <__aeabi_uldivmod>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	4613      	mov	r3, r2
 8004c4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c50:	e058      	b.n	8004d04 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c52:	4b38      	ldr	r3, [pc, #224]	; (8004d34 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	099b      	lsrs	r3, r3, #6
 8004c58:	2200      	movs	r2, #0
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	4611      	mov	r1, r2
 8004c5e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c62:	623b      	str	r3, [r7, #32]
 8004c64:	2300      	movs	r3, #0
 8004c66:	627b      	str	r3, [r7, #36]	; 0x24
 8004c68:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c6c:	4642      	mov	r2, r8
 8004c6e:	464b      	mov	r3, r9
 8004c70:	f04f 0000 	mov.w	r0, #0
 8004c74:	f04f 0100 	mov.w	r1, #0
 8004c78:	0159      	lsls	r1, r3, #5
 8004c7a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c7e:	0150      	lsls	r0, r2, #5
 8004c80:	4602      	mov	r2, r0
 8004c82:	460b      	mov	r3, r1
 8004c84:	4641      	mov	r1, r8
 8004c86:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c8a:	4649      	mov	r1, r9
 8004c8c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c90:	f04f 0200 	mov.w	r2, #0
 8004c94:	f04f 0300 	mov.w	r3, #0
 8004c98:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c9c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004ca0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004ca4:	ebb2 040a 	subs.w	r4, r2, sl
 8004ca8:	eb63 050b 	sbc.w	r5, r3, fp
 8004cac:	f04f 0200 	mov.w	r2, #0
 8004cb0:	f04f 0300 	mov.w	r3, #0
 8004cb4:	00eb      	lsls	r3, r5, #3
 8004cb6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cba:	00e2      	lsls	r2, r4, #3
 8004cbc:	4614      	mov	r4, r2
 8004cbe:	461d      	mov	r5, r3
 8004cc0:	4643      	mov	r3, r8
 8004cc2:	18e3      	adds	r3, r4, r3
 8004cc4:	603b      	str	r3, [r7, #0]
 8004cc6:	464b      	mov	r3, r9
 8004cc8:	eb45 0303 	adc.w	r3, r5, r3
 8004ccc:	607b      	str	r3, [r7, #4]
 8004cce:	f04f 0200 	mov.w	r2, #0
 8004cd2:	f04f 0300 	mov.w	r3, #0
 8004cd6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cda:	4629      	mov	r1, r5
 8004cdc:	028b      	lsls	r3, r1, #10
 8004cde:	4621      	mov	r1, r4
 8004ce0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ce4:	4621      	mov	r1, r4
 8004ce6:	028a      	lsls	r2, r1, #10
 8004ce8:	4610      	mov	r0, r2
 8004cea:	4619      	mov	r1, r3
 8004cec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cee:	2200      	movs	r2, #0
 8004cf0:	61bb      	str	r3, [r7, #24]
 8004cf2:	61fa      	str	r2, [r7, #28]
 8004cf4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cf8:	f7fb ffb6 	bl	8000c68 <__aeabi_uldivmod>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	460b      	mov	r3, r1
 8004d00:	4613      	mov	r3, r2
 8004d02:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004d04:	4b0b      	ldr	r3, [pc, #44]	; (8004d34 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	0c1b      	lsrs	r3, r3, #16
 8004d0a:	f003 0303 	and.w	r3, r3, #3
 8004d0e:	3301      	adds	r3, #1
 8004d10:	005b      	lsls	r3, r3, #1
 8004d12:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004d14:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d18:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d1c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004d1e:	e002      	b.n	8004d26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d20:	4b05      	ldr	r3, [pc, #20]	; (8004d38 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d22:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004d24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3750      	adds	r7, #80	; 0x50
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d32:	bf00      	nop
 8004d34:	40023800 	.word	0x40023800
 8004d38:	00f42400 	.word	0x00f42400
 8004d3c:	007a1200 	.word	0x007a1200

08004d40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d40:	b480      	push	{r7}
 8004d42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d44:	4b03      	ldr	r3, [pc, #12]	; (8004d54 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d46:	681b      	ldr	r3, [r3, #0]
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr
 8004d52:	bf00      	nop
 8004d54:	20000000 	.word	0x20000000

08004d58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004d5c:	f7ff fff0 	bl	8004d40 <HAL_RCC_GetHCLKFreq>
 8004d60:	4602      	mov	r2, r0
 8004d62:	4b05      	ldr	r3, [pc, #20]	; (8004d78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	0a9b      	lsrs	r3, r3, #10
 8004d68:	f003 0307 	and.w	r3, r3, #7
 8004d6c:	4903      	ldr	r1, [pc, #12]	; (8004d7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d6e:	5ccb      	ldrb	r3, [r1, r3]
 8004d70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	40023800 	.word	0x40023800
 8004d7c:	08015cd4 	.word	0x08015cd4

08004d80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004d84:	f7ff ffdc 	bl	8004d40 <HAL_RCC_GetHCLKFreq>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	4b05      	ldr	r3, [pc, #20]	; (8004da0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	0b5b      	lsrs	r3, r3, #13
 8004d90:	f003 0307 	and.w	r3, r3, #7
 8004d94:	4903      	ldr	r1, [pc, #12]	; (8004da4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d96:	5ccb      	ldrb	r3, [r1, r3]
 8004d98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	40023800 	.word	0x40023800
 8004da4:	08015cd4 	.word	0x08015cd4

08004da8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b082      	sub	sp, #8
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d101      	bne.n	8004dba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	e07b      	b.n	8004eb2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d108      	bne.n	8004dd4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004dca:	d009      	beq.n	8004de0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	61da      	str	r2, [r3, #28]
 8004dd2:	e005      	b.n	8004de0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d106      	bne.n	8004e00 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f7fd fefa 	bl	8002bf4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2202      	movs	r2, #2
 8004e04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e16:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004e28:	431a      	orrs	r2, r3
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	68db      	ldr	r3, [r3, #12]
 8004e2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e32:	431a      	orrs	r2, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	691b      	ldr	r3, [r3, #16]
 8004e38:	f003 0302 	and.w	r3, r3, #2
 8004e3c:	431a      	orrs	r2, r3
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	695b      	ldr	r3, [r3, #20]
 8004e42:	f003 0301 	and.w	r3, r3, #1
 8004e46:	431a      	orrs	r2, r3
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	699b      	ldr	r3, [r3, #24]
 8004e4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e50:	431a      	orrs	r2, r3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	69db      	ldr	r3, [r3, #28]
 8004e56:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004e5a:	431a      	orrs	r2, r3
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a1b      	ldr	r3, [r3, #32]
 8004e60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e64:	ea42 0103 	orr.w	r1, r2, r3
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e6c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	430a      	orrs	r2, r1
 8004e76:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	699b      	ldr	r3, [r3, #24]
 8004e7c:	0c1b      	lsrs	r3, r3, #16
 8004e7e:	f003 0104 	and.w	r1, r3, #4
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e86:	f003 0210 	and.w	r2, r3, #16
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	430a      	orrs	r2, r1
 8004e90:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	69da      	ldr	r2, [r3, #28]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ea0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3708      	adds	r7, #8
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}

08004eba <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004eba:	b580      	push	{r7, lr}
 8004ebc:	b08c      	sub	sp, #48	; 0x30
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	60f8      	str	r0, [r7, #12]
 8004ec2:	60b9      	str	r1, [r7, #8]
 8004ec4:	607a      	str	r2, [r7, #4]
 8004ec6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d101      	bne.n	8004ee0 <HAL_SPI_TransmitReceive+0x26>
 8004edc:	2302      	movs	r3, #2
 8004ede:	e18a      	b.n	80051f6 <HAL_SPI_TransmitReceive+0x33c>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ee8:	f7fe fbcc 	bl	8003684 <HAL_GetTick>
 8004eec:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ef4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004efe:	887b      	ldrh	r3, [r7, #2]
 8004f00:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004f02:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d00f      	beq.n	8004f2a <HAL_SPI_TransmitReceive+0x70>
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f10:	d107      	bne.n	8004f22 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d103      	bne.n	8004f22 <HAL_SPI_TransmitReceive+0x68>
 8004f1a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f1e:	2b04      	cmp	r3, #4
 8004f20:	d003      	beq.n	8004f2a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004f22:	2302      	movs	r3, #2
 8004f24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004f28:	e15b      	b.n	80051e2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d005      	beq.n	8004f3c <HAL_SPI_TransmitReceive+0x82>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d002      	beq.n	8004f3c <HAL_SPI_TransmitReceive+0x82>
 8004f36:	887b      	ldrh	r3, [r7, #2]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d103      	bne.n	8004f44 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004f42:	e14e      	b.n	80051e2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	2b04      	cmp	r3, #4
 8004f4e:	d003      	beq.n	8004f58 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2205      	movs	r2, #5
 8004f54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	687a      	ldr	r2, [r7, #4]
 8004f62:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	887a      	ldrh	r2, [r7, #2]
 8004f68:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	887a      	ldrh	r2, [r7, #2]
 8004f6e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	68ba      	ldr	r2, [r7, #8]
 8004f74:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	887a      	ldrh	r2, [r7, #2]
 8004f7a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	887a      	ldrh	r2, [r7, #2]
 8004f80:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2200      	movs	r2, #0
 8004f86:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f98:	2b40      	cmp	r3, #64	; 0x40
 8004f9a:	d007      	beq.n	8004fac <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004faa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fb4:	d178      	bne.n	80050a8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d002      	beq.n	8004fc4 <HAL_SPI_TransmitReceive+0x10a>
 8004fbe:	8b7b      	ldrh	r3, [r7, #26]
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d166      	bne.n	8005092 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fc8:	881a      	ldrh	r2, [r3, #0]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fd4:	1c9a      	adds	r2, r3, #2
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	3b01      	subs	r3, #1
 8004fe2:	b29a      	uxth	r2, r3
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fe8:	e053      	b.n	8005092 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	f003 0302 	and.w	r3, r3, #2
 8004ff4:	2b02      	cmp	r3, #2
 8004ff6:	d11b      	bne.n	8005030 <HAL_SPI_TransmitReceive+0x176>
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d016      	beq.n	8005030 <HAL_SPI_TransmitReceive+0x176>
 8005002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005004:	2b01      	cmp	r3, #1
 8005006:	d113      	bne.n	8005030 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800500c:	881a      	ldrh	r2, [r3, #0]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005018:	1c9a      	adds	r2, r3, #2
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005022:	b29b      	uxth	r3, r3
 8005024:	3b01      	subs	r3, #1
 8005026:	b29a      	uxth	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800502c:	2300      	movs	r3, #0
 800502e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	f003 0301 	and.w	r3, r3, #1
 800503a:	2b01      	cmp	r3, #1
 800503c:	d119      	bne.n	8005072 <HAL_SPI_TransmitReceive+0x1b8>
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005042:	b29b      	uxth	r3, r3
 8005044:	2b00      	cmp	r3, #0
 8005046:	d014      	beq.n	8005072 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	68da      	ldr	r2, [r3, #12]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005052:	b292      	uxth	r2, r2
 8005054:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800505a:	1c9a      	adds	r2, r3, #2
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005064:	b29b      	uxth	r3, r3
 8005066:	3b01      	subs	r3, #1
 8005068:	b29a      	uxth	r2, r3
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800506e:	2301      	movs	r3, #1
 8005070:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005072:	f7fe fb07 	bl	8003684 <HAL_GetTick>
 8005076:	4602      	mov	r2, r0
 8005078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800507a:	1ad3      	subs	r3, r2, r3
 800507c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800507e:	429a      	cmp	r2, r3
 8005080:	d807      	bhi.n	8005092 <HAL_SPI_TransmitReceive+0x1d8>
 8005082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005088:	d003      	beq.n	8005092 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005090:	e0a7      	b.n	80051e2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005096:	b29b      	uxth	r3, r3
 8005098:	2b00      	cmp	r3, #0
 800509a:	d1a6      	bne.n	8004fea <HAL_SPI_TransmitReceive+0x130>
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050a0:	b29b      	uxth	r3, r3
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d1a1      	bne.n	8004fea <HAL_SPI_TransmitReceive+0x130>
 80050a6:	e07c      	b.n	80051a2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d002      	beq.n	80050b6 <HAL_SPI_TransmitReceive+0x1fc>
 80050b0:	8b7b      	ldrh	r3, [r7, #26]
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d16b      	bne.n	800518e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	330c      	adds	r3, #12
 80050c0:	7812      	ldrb	r2, [r2, #0]
 80050c2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050c8:	1c5a      	adds	r2, r3, #1
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	3b01      	subs	r3, #1
 80050d6:	b29a      	uxth	r2, r3
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050dc:	e057      	b.n	800518e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	f003 0302 	and.w	r3, r3, #2
 80050e8:	2b02      	cmp	r3, #2
 80050ea:	d11c      	bne.n	8005126 <HAL_SPI_TransmitReceive+0x26c>
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d017      	beq.n	8005126 <HAL_SPI_TransmitReceive+0x26c>
 80050f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d114      	bne.n	8005126 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	330c      	adds	r3, #12
 8005106:	7812      	ldrb	r2, [r2, #0]
 8005108:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800510e:	1c5a      	adds	r2, r3, #1
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005118:	b29b      	uxth	r3, r3
 800511a:	3b01      	subs	r3, #1
 800511c:	b29a      	uxth	r2, r3
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005122:	2300      	movs	r3, #0
 8005124:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	f003 0301 	and.w	r3, r3, #1
 8005130:	2b01      	cmp	r3, #1
 8005132:	d119      	bne.n	8005168 <HAL_SPI_TransmitReceive+0x2ae>
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005138:	b29b      	uxth	r3, r3
 800513a:	2b00      	cmp	r3, #0
 800513c:	d014      	beq.n	8005168 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	68da      	ldr	r2, [r3, #12]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005148:	b2d2      	uxtb	r2, r2
 800514a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005150:	1c5a      	adds	r2, r3, #1
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800515a:	b29b      	uxth	r3, r3
 800515c:	3b01      	subs	r3, #1
 800515e:	b29a      	uxth	r2, r3
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005164:	2301      	movs	r3, #1
 8005166:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005168:	f7fe fa8c 	bl	8003684 <HAL_GetTick>
 800516c:	4602      	mov	r2, r0
 800516e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005174:	429a      	cmp	r2, r3
 8005176:	d803      	bhi.n	8005180 <HAL_SPI_TransmitReceive+0x2c6>
 8005178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800517a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800517e:	d102      	bne.n	8005186 <HAL_SPI_TransmitReceive+0x2cc>
 8005180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005182:	2b00      	cmp	r3, #0
 8005184:	d103      	bne.n	800518e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800518c:	e029      	b.n	80051e2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005192:	b29b      	uxth	r3, r3
 8005194:	2b00      	cmp	r3, #0
 8005196:	d1a2      	bne.n	80050de <HAL_SPI_TransmitReceive+0x224>
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800519c:	b29b      	uxth	r3, r3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d19d      	bne.n	80050de <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80051a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051a4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80051a6:	68f8      	ldr	r0, [r7, #12]
 80051a8:	f000 f8b2 	bl	8005310 <SPI_EndRxTxTransaction>
 80051ac:	4603      	mov	r3, r0
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d006      	beq.n	80051c0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2220      	movs	r2, #32
 80051bc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80051be:	e010      	b.n	80051e2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d10b      	bne.n	80051e0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80051c8:	2300      	movs	r3, #0
 80051ca:	617b      	str	r3, [r7, #20]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	617b      	str	r3, [r7, #20]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	617b      	str	r3, [r7, #20]
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	e000      	b.n	80051e2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80051e0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2201      	movs	r2, #1
 80051e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80051f2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3730      	adds	r7, #48	; 0x30
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
	...

08005200 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b088      	sub	sp, #32
 8005204:	af00      	add	r7, sp, #0
 8005206:	60f8      	str	r0, [r7, #12]
 8005208:	60b9      	str	r1, [r7, #8]
 800520a:	603b      	str	r3, [r7, #0]
 800520c:	4613      	mov	r3, r2
 800520e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005210:	f7fe fa38 	bl	8003684 <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005218:	1a9b      	subs	r3, r3, r2
 800521a:	683a      	ldr	r2, [r7, #0]
 800521c:	4413      	add	r3, r2
 800521e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005220:	f7fe fa30 	bl	8003684 <HAL_GetTick>
 8005224:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005226:	4b39      	ldr	r3, [pc, #228]	; (800530c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	015b      	lsls	r3, r3, #5
 800522c:	0d1b      	lsrs	r3, r3, #20
 800522e:	69fa      	ldr	r2, [r7, #28]
 8005230:	fb02 f303 	mul.w	r3, r2, r3
 8005234:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005236:	e054      	b.n	80052e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800523e:	d050      	beq.n	80052e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005240:	f7fe fa20 	bl	8003684 <HAL_GetTick>
 8005244:	4602      	mov	r2, r0
 8005246:	69bb      	ldr	r3, [r7, #24]
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	69fa      	ldr	r2, [r7, #28]
 800524c:	429a      	cmp	r2, r3
 800524e:	d902      	bls.n	8005256 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d13d      	bne.n	80052d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	685a      	ldr	r2, [r3, #4]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005264:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800526e:	d111      	bne.n	8005294 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005278:	d004      	beq.n	8005284 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005282:	d107      	bne.n	8005294 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005292:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005298:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800529c:	d10f      	bne.n	80052be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80052ac:	601a      	str	r2, [r3, #0]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2201      	movs	r2, #1
 80052c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80052ce:	2303      	movs	r3, #3
 80052d0:	e017      	b.n	8005302 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d101      	bne.n	80052dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80052d8:	2300      	movs	r3, #0
 80052da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	3b01      	subs	r3, #1
 80052e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	689a      	ldr	r2, [r3, #8]
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	4013      	ands	r3, r2
 80052ec:	68ba      	ldr	r2, [r7, #8]
 80052ee:	429a      	cmp	r2, r3
 80052f0:	bf0c      	ite	eq
 80052f2:	2301      	moveq	r3, #1
 80052f4:	2300      	movne	r3, #0
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	461a      	mov	r2, r3
 80052fa:	79fb      	ldrb	r3, [r7, #7]
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d19b      	bne.n	8005238 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005300:	2300      	movs	r3, #0
}
 8005302:	4618      	mov	r0, r3
 8005304:	3720      	adds	r7, #32
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}
 800530a:	bf00      	nop
 800530c:	20000000 	.word	0x20000000

08005310 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b088      	sub	sp, #32
 8005314:	af02      	add	r7, sp, #8
 8005316:	60f8      	str	r0, [r7, #12]
 8005318:	60b9      	str	r1, [r7, #8]
 800531a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800531c:	4b1b      	ldr	r3, [pc, #108]	; (800538c <SPI_EndRxTxTransaction+0x7c>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a1b      	ldr	r2, [pc, #108]	; (8005390 <SPI_EndRxTxTransaction+0x80>)
 8005322:	fba2 2303 	umull	r2, r3, r2, r3
 8005326:	0d5b      	lsrs	r3, r3, #21
 8005328:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800532c:	fb02 f303 	mul.w	r3, r2, r3
 8005330:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800533a:	d112      	bne.n	8005362 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	9300      	str	r3, [sp, #0]
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	2200      	movs	r2, #0
 8005344:	2180      	movs	r1, #128	; 0x80
 8005346:	68f8      	ldr	r0, [r7, #12]
 8005348:	f7ff ff5a 	bl	8005200 <SPI_WaitFlagStateUntilTimeout>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d016      	beq.n	8005380 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005356:	f043 0220 	orr.w	r2, r3, #32
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800535e:	2303      	movs	r3, #3
 8005360:	e00f      	b.n	8005382 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d00a      	beq.n	800537e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	3b01      	subs	r3, #1
 800536c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005378:	2b80      	cmp	r3, #128	; 0x80
 800537a:	d0f2      	beq.n	8005362 <SPI_EndRxTxTransaction+0x52>
 800537c:	e000      	b.n	8005380 <SPI_EndRxTxTransaction+0x70>
        break;
 800537e:	bf00      	nop
  }

  return HAL_OK;
 8005380:	2300      	movs	r3, #0
}
 8005382:	4618      	mov	r0, r3
 8005384:	3718      	adds	r7, #24
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	20000000 	.word	0x20000000
 8005390:	165e9f81 	.word	0x165e9f81

08005394 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b082      	sub	sp, #8
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d101      	bne.n	80053a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e041      	b.n	800542a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d106      	bne.n	80053c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f7fd ff0a 	bl	80031d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2202      	movs	r2, #2
 80053c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	3304      	adds	r3, #4
 80053d0:	4619      	mov	r1, r3
 80053d2:	4610      	mov	r0, r2
 80053d4:	f000 fd88 	bl	8005ee8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2201      	movs	r2, #1
 80053e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2201      	movs	r2, #1
 800541c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005428:	2300      	movs	r3, #0
}
 800542a:	4618      	mov	r0, r3
 800542c:	3708      	adds	r7, #8
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}
	...

08005434 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005434:	b480      	push	{r7}
 8005436:	b085      	sub	sp, #20
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005442:	b2db      	uxtb	r3, r3
 8005444:	2b01      	cmp	r3, #1
 8005446:	d001      	beq.n	800544c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e046      	b.n	80054da <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2202      	movs	r2, #2
 8005450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a23      	ldr	r2, [pc, #140]	; (80054e8 <HAL_TIM_Base_Start+0xb4>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d022      	beq.n	80054a4 <HAL_TIM_Base_Start+0x70>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005466:	d01d      	beq.n	80054a4 <HAL_TIM_Base_Start+0x70>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a1f      	ldr	r2, [pc, #124]	; (80054ec <HAL_TIM_Base_Start+0xb8>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d018      	beq.n	80054a4 <HAL_TIM_Base_Start+0x70>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a1e      	ldr	r2, [pc, #120]	; (80054f0 <HAL_TIM_Base_Start+0xbc>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d013      	beq.n	80054a4 <HAL_TIM_Base_Start+0x70>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a1c      	ldr	r2, [pc, #112]	; (80054f4 <HAL_TIM_Base_Start+0xc0>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d00e      	beq.n	80054a4 <HAL_TIM_Base_Start+0x70>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a1b      	ldr	r2, [pc, #108]	; (80054f8 <HAL_TIM_Base_Start+0xc4>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d009      	beq.n	80054a4 <HAL_TIM_Base_Start+0x70>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a19      	ldr	r2, [pc, #100]	; (80054fc <HAL_TIM_Base_Start+0xc8>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d004      	beq.n	80054a4 <HAL_TIM_Base_Start+0x70>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a18      	ldr	r2, [pc, #96]	; (8005500 <HAL_TIM_Base_Start+0xcc>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d111      	bne.n	80054c8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	f003 0307 	and.w	r3, r3, #7
 80054ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2b06      	cmp	r3, #6
 80054b4:	d010      	beq.n	80054d8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f042 0201 	orr.w	r2, r2, #1
 80054c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054c6:	e007      	b.n	80054d8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f042 0201 	orr.w	r2, r2, #1
 80054d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054d8:	2300      	movs	r3, #0
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3714      	adds	r7, #20
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	40010000 	.word	0x40010000
 80054ec:	40000400 	.word	0x40000400
 80054f0:	40000800 	.word	0x40000800
 80054f4:	40000c00 	.word	0x40000c00
 80054f8:	40010400 	.word	0x40010400
 80054fc:	40014000 	.word	0x40014000
 8005500:	40001800 	.word	0x40001800

08005504 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b082      	sub	sp, #8
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d101      	bne.n	8005516 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e041      	b.n	800559a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800551c:	b2db      	uxtb	r3, r3
 800551e:	2b00      	cmp	r3, #0
 8005520:	d106      	bne.n	8005530 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f7fd fea4 	bl	8003278 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2202      	movs	r2, #2
 8005534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	3304      	adds	r3, #4
 8005540:	4619      	mov	r1, r3
 8005542:	4610      	mov	r0, r2
 8005544:	f000 fcd0 	bl	8005ee8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2201      	movs	r2, #1
 8005554:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2201      	movs	r2, #1
 800555c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2201      	movs	r2, #1
 800556c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2201      	movs	r2, #1
 8005574:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005598:	2300      	movs	r3, #0
}
 800559a:	4618      	mov	r0, r3
 800559c:	3708      	adds	r7, #8
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}
	...

080055a4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
 80055ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d109      	bne.n	80055c8 <HAL_TIM_PWM_Start+0x24>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	2b01      	cmp	r3, #1
 80055be:	bf14      	ite	ne
 80055c0:	2301      	movne	r3, #1
 80055c2:	2300      	moveq	r3, #0
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	e022      	b.n	800560e <HAL_TIM_PWM_Start+0x6a>
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	2b04      	cmp	r3, #4
 80055cc:	d109      	bne.n	80055e2 <HAL_TIM_PWM_Start+0x3e>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	bf14      	ite	ne
 80055da:	2301      	movne	r3, #1
 80055dc:	2300      	moveq	r3, #0
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	e015      	b.n	800560e <HAL_TIM_PWM_Start+0x6a>
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	2b08      	cmp	r3, #8
 80055e6:	d109      	bne.n	80055fc <HAL_TIM_PWM_Start+0x58>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	bf14      	ite	ne
 80055f4:	2301      	movne	r3, #1
 80055f6:	2300      	moveq	r3, #0
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	e008      	b.n	800560e <HAL_TIM_PWM_Start+0x6a>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005602:	b2db      	uxtb	r3, r3
 8005604:	2b01      	cmp	r3, #1
 8005606:	bf14      	ite	ne
 8005608:	2301      	movne	r3, #1
 800560a:	2300      	moveq	r3, #0
 800560c:	b2db      	uxtb	r3, r3
 800560e:	2b00      	cmp	r3, #0
 8005610:	d001      	beq.n	8005616 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e07c      	b.n	8005710 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d104      	bne.n	8005626 <HAL_TIM_PWM_Start+0x82>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2202      	movs	r2, #2
 8005620:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005624:	e013      	b.n	800564e <HAL_TIM_PWM_Start+0xaa>
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	2b04      	cmp	r3, #4
 800562a:	d104      	bne.n	8005636 <HAL_TIM_PWM_Start+0x92>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2202      	movs	r2, #2
 8005630:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005634:	e00b      	b.n	800564e <HAL_TIM_PWM_Start+0xaa>
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	2b08      	cmp	r3, #8
 800563a:	d104      	bne.n	8005646 <HAL_TIM_PWM_Start+0xa2>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2202      	movs	r2, #2
 8005640:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005644:	e003      	b.n	800564e <HAL_TIM_PWM_Start+0xaa>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2202      	movs	r2, #2
 800564a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	2201      	movs	r2, #1
 8005654:	6839      	ldr	r1, [r7, #0]
 8005656:	4618      	mov	r0, r3
 8005658:	f000 ff30 	bl	80064bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a2d      	ldr	r2, [pc, #180]	; (8005718 <HAL_TIM_PWM_Start+0x174>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d004      	beq.n	8005670 <HAL_TIM_PWM_Start+0xcc>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4a2c      	ldr	r2, [pc, #176]	; (800571c <HAL_TIM_PWM_Start+0x178>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d101      	bne.n	8005674 <HAL_TIM_PWM_Start+0xd0>
 8005670:	2301      	movs	r3, #1
 8005672:	e000      	b.n	8005676 <HAL_TIM_PWM_Start+0xd2>
 8005674:	2300      	movs	r3, #0
 8005676:	2b00      	cmp	r3, #0
 8005678:	d007      	beq.n	800568a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005688:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a22      	ldr	r2, [pc, #136]	; (8005718 <HAL_TIM_PWM_Start+0x174>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d022      	beq.n	80056da <HAL_TIM_PWM_Start+0x136>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800569c:	d01d      	beq.n	80056da <HAL_TIM_PWM_Start+0x136>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a1f      	ldr	r2, [pc, #124]	; (8005720 <HAL_TIM_PWM_Start+0x17c>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d018      	beq.n	80056da <HAL_TIM_PWM_Start+0x136>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a1d      	ldr	r2, [pc, #116]	; (8005724 <HAL_TIM_PWM_Start+0x180>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d013      	beq.n	80056da <HAL_TIM_PWM_Start+0x136>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a1c      	ldr	r2, [pc, #112]	; (8005728 <HAL_TIM_PWM_Start+0x184>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d00e      	beq.n	80056da <HAL_TIM_PWM_Start+0x136>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a16      	ldr	r2, [pc, #88]	; (800571c <HAL_TIM_PWM_Start+0x178>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d009      	beq.n	80056da <HAL_TIM_PWM_Start+0x136>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a18      	ldr	r2, [pc, #96]	; (800572c <HAL_TIM_PWM_Start+0x188>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d004      	beq.n	80056da <HAL_TIM_PWM_Start+0x136>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a16      	ldr	r2, [pc, #88]	; (8005730 <HAL_TIM_PWM_Start+0x18c>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d111      	bne.n	80056fe <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	f003 0307 	and.w	r3, r3, #7
 80056e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2b06      	cmp	r3, #6
 80056ea:	d010      	beq.n	800570e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f042 0201 	orr.w	r2, r2, #1
 80056fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056fc:	e007      	b.n	800570e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f042 0201 	orr.w	r2, r2, #1
 800570c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800570e:	2300      	movs	r3, #0
}
 8005710:	4618      	mov	r0, r3
 8005712:	3710      	adds	r7, #16
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}
 8005718:	40010000 	.word	0x40010000
 800571c:	40010400 	.word	0x40010400
 8005720:	40000400 	.word	0x40000400
 8005724:	40000800 	.word	0x40000800
 8005728:	40000c00 	.word	0x40000c00
 800572c:	40014000 	.word	0x40014000
 8005730:	40001800 	.word	0x40001800

08005734 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b084      	sub	sp, #16
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800573e:	2300      	movs	r3, #0
 8005740:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d109      	bne.n	800575c <HAL_TIM_PWM_Start_IT+0x28>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800574e:	b2db      	uxtb	r3, r3
 8005750:	2b01      	cmp	r3, #1
 8005752:	bf14      	ite	ne
 8005754:	2301      	movne	r3, #1
 8005756:	2300      	moveq	r3, #0
 8005758:	b2db      	uxtb	r3, r3
 800575a:	e022      	b.n	80057a2 <HAL_TIM_PWM_Start_IT+0x6e>
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	2b04      	cmp	r3, #4
 8005760:	d109      	bne.n	8005776 <HAL_TIM_PWM_Start_IT+0x42>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005768:	b2db      	uxtb	r3, r3
 800576a:	2b01      	cmp	r3, #1
 800576c:	bf14      	ite	ne
 800576e:	2301      	movne	r3, #1
 8005770:	2300      	moveq	r3, #0
 8005772:	b2db      	uxtb	r3, r3
 8005774:	e015      	b.n	80057a2 <HAL_TIM_PWM_Start_IT+0x6e>
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	2b08      	cmp	r3, #8
 800577a:	d109      	bne.n	8005790 <HAL_TIM_PWM_Start_IT+0x5c>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005782:	b2db      	uxtb	r3, r3
 8005784:	2b01      	cmp	r3, #1
 8005786:	bf14      	ite	ne
 8005788:	2301      	movne	r3, #1
 800578a:	2300      	moveq	r3, #0
 800578c:	b2db      	uxtb	r3, r3
 800578e:	e008      	b.n	80057a2 <HAL_TIM_PWM_Start_IT+0x6e>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005796:	b2db      	uxtb	r3, r3
 8005798:	2b01      	cmp	r3, #1
 800579a:	bf14      	ite	ne
 800579c:	2301      	movne	r3, #1
 800579e:	2300      	moveq	r3, #0
 80057a0:	b2db      	uxtb	r3, r3
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d001      	beq.n	80057aa <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	e0c7      	b.n	800593a <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d104      	bne.n	80057ba <HAL_TIM_PWM_Start_IT+0x86>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2202      	movs	r2, #2
 80057b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80057b8:	e013      	b.n	80057e2 <HAL_TIM_PWM_Start_IT+0xae>
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	2b04      	cmp	r3, #4
 80057be:	d104      	bne.n	80057ca <HAL_TIM_PWM_Start_IT+0x96>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2202      	movs	r2, #2
 80057c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80057c8:	e00b      	b.n	80057e2 <HAL_TIM_PWM_Start_IT+0xae>
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	2b08      	cmp	r3, #8
 80057ce:	d104      	bne.n	80057da <HAL_TIM_PWM_Start_IT+0xa6>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2202      	movs	r2, #2
 80057d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80057d8:	e003      	b.n	80057e2 <HAL_TIM_PWM_Start_IT+0xae>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2202      	movs	r2, #2
 80057de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	2b0c      	cmp	r3, #12
 80057e6:	d841      	bhi.n	800586c <HAL_TIM_PWM_Start_IT+0x138>
 80057e8:	a201      	add	r2, pc, #4	; (adr r2, 80057f0 <HAL_TIM_PWM_Start_IT+0xbc>)
 80057ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ee:	bf00      	nop
 80057f0:	08005825 	.word	0x08005825
 80057f4:	0800586d 	.word	0x0800586d
 80057f8:	0800586d 	.word	0x0800586d
 80057fc:	0800586d 	.word	0x0800586d
 8005800:	08005837 	.word	0x08005837
 8005804:	0800586d 	.word	0x0800586d
 8005808:	0800586d 	.word	0x0800586d
 800580c:	0800586d 	.word	0x0800586d
 8005810:	08005849 	.word	0x08005849
 8005814:	0800586d 	.word	0x0800586d
 8005818:	0800586d 	.word	0x0800586d
 800581c:	0800586d 	.word	0x0800586d
 8005820:	0800585b 	.word	0x0800585b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	68da      	ldr	r2, [r3, #12]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f042 0202 	orr.w	r2, r2, #2
 8005832:	60da      	str	r2, [r3, #12]
      break;
 8005834:	e01d      	b.n	8005872 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	68da      	ldr	r2, [r3, #12]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f042 0204 	orr.w	r2, r2, #4
 8005844:	60da      	str	r2, [r3, #12]
      break;
 8005846:	e014      	b.n	8005872 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	68da      	ldr	r2, [r3, #12]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f042 0208 	orr.w	r2, r2, #8
 8005856:	60da      	str	r2, [r3, #12]
      break;
 8005858:	e00b      	b.n	8005872 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	68da      	ldr	r2, [r3, #12]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f042 0210 	orr.w	r2, r2, #16
 8005868:	60da      	str	r2, [r3, #12]
      break;
 800586a:	e002      	b.n	8005872 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 800586c:	2301      	movs	r3, #1
 800586e:	73fb      	strb	r3, [r7, #15]
      break;
 8005870:	bf00      	nop
  }

  if (status == HAL_OK)
 8005872:	7bfb      	ldrb	r3, [r7, #15]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d15f      	bne.n	8005938 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2201      	movs	r2, #1
 800587e:	6839      	ldr	r1, [r7, #0]
 8005880:	4618      	mov	r0, r3
 8005882:	f000 fe1b 	bl	80064bc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a2e      	ldr	r2, [pc, #184]	; (8005944 <HAL_TIM_PWM_Start_IT+0x210>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d004      	beq.n	800589a <HAL_TIM_PWM_Start_IT+0x166>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a2c      	ldr	r2, [pc, #176]	; (8005948 <HAL_TIM_PWM_Start_IT+0x214>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d101      	bne.n	800589e <HAL_TIM_PWM_Start_IT+0x16a>
 800589a:	2301      	movs	r3, #1
 800589c:	e000      	b.n	80058a0 <HAL_TIM_PWM_Start_IT+0x16c>
 800589e:	2300      	movs	r3, #0
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d007      	beq.n	80058b4 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80058b2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a22      	ldr	r2, [pc, #136]	; (8005944 <HAL_TIM_PWM_Start_IT+0x210>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d022      	beq.n	8005904 <HAL_TIM_PWM_Start_IT+0x1d0>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058c6:	d01d      	beq.n	8005904 <HAL_TIM_PWM_Start_IT+0x1d0>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a1f      	ldr	r2, [pc, #124]	; (800594c <HAL_TIM_PWM_Start_IT+0x218>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d018      	beq.n	8005904 <HAL_TIM_PWM_Start_IT+0x1d0>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4a1e      	ldr	r2, [pc, #120]	; (8005950 <HAL_TIM_PWM_Start_IT+0x21c>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d013      	beq.n	8005904 <HAL_TIM_PWM_Start_IT+0x1d0>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a1c      	ldr	r2, [pc, #112]	; (8005954 <HAL_TIM_PWM_Start_IT+0x220>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d00e      	beq.n	8005904 <HAL_TIM_PWM_Start_IT+0x1d0>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a17      	ldr	r2, [pc, #92]	; (8005948 <HAL_TIM_PWM_Start_IT+0x214>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d009      	beq.n	8005904 <HAL_TIM_PWM_Start_IT+0x1d0>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a18      	ldr	r2, [pc, #96]	; (8005958 <HAL_TIM_PWM_Start_IT+0x224>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d004      	beq.n	8005904 <HAL_TIM_PWM_Start_IT+0x1d0>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a17      	ldr	r2, [pc, #92]	; (800595c <HAL_TIM_PWM_Start_IT+0x228>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d111      	bne.n	8005928 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	f003 0307 	and.w	r3, r3, #7
 800590e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	2b06      	cmp	r3, #6
 8005914:	d010      	beq.n	8005938 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f042 0201 	orr.w	r2, r2, #1
 8005924:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005926:	e007      	b.n	8005938 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f042 0201 	orr.w	r2, r2, #1
 8005936:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005938:	7bfb      	ldrb	r3, [r7, #15]
}
 800593a:	4618      	mov	r0, r3
 800593c:	3710      	adds	r7, #16
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	40010000 	.word	0x40010000
 8005948:	40010400 	.word	0x40010400
 800594c:	40000400 	.word	0x40000400
 8005950:	40000800 	.word	0x40000800
 8005954:	40000c00 	.word	0x40000c00
 8005958:	40014000 	.word	0x40014000
 800595c:	40001800 	.word	0x40001800

08005960 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	691b      	ldr	r3, [r3, #16]
 800596e:	f003 0302 	and.w	r3, r3, #2
 8005972:	2b02      	cmp	r3, #2
 8005974:	d122      	bne.n	80059bc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	f003 0302 	and.w	r3, r3, #2
 8005980:	2b02      	cmp	r3, #2
 8005982:	d11b      	bne.n	80059bc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f06f 0202 	mvn.w	r2, #2
 800598c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2201      	movs	r2, #1
 8005992:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	699b      	ldr	r3, [r3, #24]
 800599a:	f003 0303 	and.w	r3, r3, #3
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d003      	beq.n	80059aa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f000 fa81 	bl	8005eaa <HAL_TIM_IC_CaptureCallback>
 80059a8:	e005      	b.n	80059b6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f000 fa73 	bl	8005e96 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059b0:	6878      	ldr	r0, [r7, #4]
 80059b2:	f000 fa84 	bl	8005ebe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	691b      	ldr	r3, [r3, #16]
 80059c2:	f003 0304 	and.w	r3, r3, #4
 80059c6:	2b04      	cmp	r3, #4
 80059c8:	d122      	bne.n	8005a10 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	f003 0304 	and.w	r3, r3, #4
 80059d4:	2b04      	cmp	r3, #4
 80059d6:	d11b      	bne.n	8005a10 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f06f 0204 	mvn.w	r2, #4
 80059e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2202      	movs	r2, #2
 80059e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	699b      	ldr	r3, [r3, #24]
 80059ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d003      	beq.n	80059fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f000 fa57 	bl	8005eaa <HAL_TIM_IC_CaptureCallback>
 80059fc:	e005      	b.n	8005a0a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f000 fa49 	bl	8005e96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	f000 fa5a 	bl	8005ebe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	691b      	ldr	r3, [r3, #16]
 8005a16:	f003 0308 	and.w	r3, r3, #8
 8005a1a:	2b08      	cmp	r3, #8
 8005a1c:	d122      	bne.n	8005a64 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	68db      	ldr	r3, [r3, #12]
 8005a24:	f003 0308 	and.w	r3, r3, #8
 8005a28:	2b08      	cmp	r3, #8
 8005a2a:	d11b      	bne.n	8005a64 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f06f 0208 	mvn.w	r2, #8
 8005a34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2204      	movs	r2, #4
 8005a3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	69db      	ldr	r3, [r3, #28]
 8005a42:	f003 0303 	and.w	r3, r3, #3
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d003      	beq.n	8005a52 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f000 fa2d 	bl	8005eaa <HAL_TIM_IC_CaptureCallback>
 8005a50:	e005      	b.n	8005a5e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f000 fa1f 	bl	8005e96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f000 fa30 	bl	8005ebe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2200      	movs	r2, #0
 8005a62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	691b      	ldr	r3, [r3, #16]
 8005a6a:	f003 0310 	and.w	r3, r3, #16
 8005a6e:	2b10      	cmp	r3, #16
 8005a70:	d122      	bne.n	8005ab8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68db      	ldr	r3, [r3, #12]
 8005a78:	f003 0310 	and.w	r3, r3, #16
 8005a7c:	2b10      	cmp	r3, #16
 8005a7e:	d11b      	bne.n	8005ab8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f06f 0210 	mvn.w	r2, #16
 8005a88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2208      	movs	r2, #8
 8005a8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	69db      	ldr	r3, [r3, #28]
 8005a96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d003      	beq.n	8005aa6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f000 fa03 	bl	8005eaa <HAL_TIM_IC_CaptureCallback>
 8005aa4:	e005      	b.n	8005ab2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f000 f9f5 	bl	8005e96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f000 fa06 	bl	8005ebe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	691b      	ldr	r3, [r3, #16]
 8005abe:	f003 0301 	and.w	r3, r3, #1
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d10e      	bne.n	8005ae4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68db      	ldr	r3, [r3, #12]
 8005acc:	f003 0301 	and.w	r3, r3, #1
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d107      	bne.n	8005ae4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f06f 0201 	mvn.w	r2, #1
 8005adc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f000 f9cf 	bl	8005e82 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	691b      	ldr	r3, [r3, #16]
 8005aea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aee:	2b80      	cmp	r3, #128	; 0x80
 8005af0:	d10e      	bne.n	8005b10 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	68db      	ldr	r3, [r3, #12]
 8005af8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005afc:	2b80      	cmp	r3, #128	; 0x80
 8005afe:	d107      	bne.n	8005b10 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005b08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 fd82 	bl	8006614 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b1a:	2b40      	cmp	r3, #64	; 0x40
 8005b1c:	d10e      	bne.n	8005b3c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b28:	2b40      	cmp	r3, #64	; 0x40
 8005b2a:	d107      	bne.n	8005b3c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005b34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f000 f9cb 	bl	8005ed2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	691b      	ldr	r3, [r3, #16]
 8005b42:	f003 0320 	and.w	r3, r3, #32
 8005b46:	2b20      	cmp	r3, #32
 8005b48:	d10e      	bne.n	8005b68 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	68db      	ldr	r3, [r3, #12]
 8005b50:	f003 0320 	and.w	r3, r3, #32
 8005b54:	2b20      	cmp	r3, #32
 8005b56:	d107      	bne.n	8005b68 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f06f 0220 	mvn.w	r2, #32
 8005b60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	f000 fd4c 	bl	8006600 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b68:	bf00      	nop
 8005b6a:	3708      	adds	r7, #8
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bd80      	pop	{r7, pc}

08005b70 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b086      	sub	sp, #24
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	60f8      	str	r0, [r7, #12]
 8005b78:	60b9      	str	r1, [r7, #8]
 8005b7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d101      	bne.n	8005b8e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005b8a:	2302      	movs	r3, #2
 8005b8c:	e0ae      	b.n	8005cec <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2201      	movs	r2, #1
 8005b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2b0c      	cmp	r3, #12
 8005b9a:	f200 809f 	bhi.w	8005cdc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005b9e:	a201      	add	r2, pc, #4	; (adr r2, 8005ba4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ba4:	08005bd9 	.word	0x08005bd9
 8005ba8:	08005cdd 	.word	0x08005cdd
 8005bac:	08005cdd 	.word	0x08005cdd
 8005bb0:	08005cdd 	.word	0x08005cdd
 8005bb4:	08005c19 	.word	0x08005c19
 8005bb8:	08005cdd 	.word	0x08005cdd
 8005bbc:	08005cdd 	.word	0x08005cdd
 8005bc0:	08005cdd 	.word	0x08005cdd
 8005bc4:	08005c5b 	.word	0x08005c5b
 8005bc8:	08005cdd 	.word	0x08005cdd
 8005bcc:	08005cdd 	.word	0x08005cdd
 8005bd0:	08005cdd 	.word	0x08005cdd
 8005bd4:	08005c9b 	.word	0x08005c9b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	68b9      	ldr	r1, [r7, #8]
 8005bde:	4618      	mov	r0, r3
 8005be0:	f000 fa22 	bl	8006028 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	699a      	ldr	r2, [r3, #24]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f042 0208 	orr.w	r2, r2, #8
 8005bf2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	699a      	ldr	r2, [r3, #24]
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f022 0204 	bic.w	r2, r2, #4
 8005c02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	6999      	ldr	r1, [r3, #24]
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	691a      	ldr	r2, [r3, #16]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	430a      	orrs	r2, r1
 8005c14:	619a      	str	r2, [r3, #24]
      break;
 8005c16:	e064      	b.n	8005ce2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	68b9      	ldr	r1, [r7, #8]
 8005c1e:	4618      	mov	r0, r3
 8005c20:	f000 fa72 	bl	8006108 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	699a      	ldr	r2, [r3, #24]
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	699a      	ldr	r2, [r3, #24]
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	6999      	ldr	r1, [r3, #24]
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	691b      	ldr	r3, [r3, #16]
 8005c4e:	021a      	lsls	r2, r3, #8
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	430a      	orrs	r2, r1
 8005c56:	619a      	str	r2, [r3, #24]
      break;
 8005c58:	e043      	b.n	8005ce2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	68b9      	ldr	r1, [r7, #8]
 8005c60:	4618      	mov	r0, r3
 8005c62:	f000 fac7 	bl	80061f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	69da      	ldr	r2, [r3, #28]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f042 0208 	orr.w	r2, r2, #8
 8005c74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	69da      	ldr	r2, [r3, #28]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f022 0204 	bic.w	r2, r2, #4
 8005c84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	69d9      	ldr	r1, [r3, #28]
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	691a      	ldr	r2, [r3, #16]
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	430a      	orrs	r2, r1
 8005c96:	61da      	str	r2, [r3, #28]
      break;
 8005c98:	e023      	b.n	8005ce2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68b9      	ldr	r1, [r7, #8]
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f000 fb1b 	bl	80062dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	69da      	ldr	r2, [r3, #28]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005cb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	69da      	ldr	r2, [r3, #28]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	69d9      	ldr	r1, [r3, #28]
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	691b      	ldr	r3, [r3, #16]
 8005cd0:	021a      	lsls	r2, r3, #8
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	430a      	orrs	r2, r1
 8005cd8:	61da      	str	r2, [r3, #28]
      break;
 8005cda:	e002      	b.n	8005ce2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	75fb      	strb	r3, [r7, #23]
      break;
 8005ce0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005cea:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3718      	adds	r7, #24
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}

08005cf4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b084      	sub	sp, #16
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
 8005cfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d101      	bne.n	8005d10 <HAL_TIM_ConfigClockSource+0x1c>
 8005d0c:	2302      	movs	r3, #2
 8005d0e:	e0b4      	b.n	8005e7a <HAL_TIM_ConfigClockSource+0x186>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2201      	movs	r2, #1
 8005d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2202      	movs	r2, #2
 8005d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005d2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d36:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68ba      	ldr	r2, [r7, #8]
 8005d3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d48:	d03e      	beq.n	8005dc8 <HAL_TIM_ConfigClockSource+0xd4>
 8005d4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d4e:	f200 8087 	bhi.w	8005e60 <HAL_TIM_ConfigClockSource+0x16c>
 8005d52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d56:	f000 8086 	beq.w	8005e66 <HAL_TIM_ConfigClockSource+0x172>
 8005d5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d5e:	d87f      	bhi.n	8005e60 <HAL_TIM_ConfigClockSource+0x16c>
 8005d60:	2b70      	cmp	r3, #112	; 0x70
 8005d62:	d01a      	beq.n	8005d9a <HAL_TIM_ConfigClockSource+0xa6>
 8005d64:	2b70      	cmp	r3, #112	; 0x70
 8005d66:	d87b      	bhi.n	8005e60 <HAL_TIM_ConfigClockSource+0x16c>
 8005d68:	2b60      	cmp	r3, #96	; 0x60
 8005d6a:	d050      	beq.n	8005e0e <HAL_TIM_ConfigClockSource+0x11a>
 8005d6c:	2b60      	cmp	r3, #96	; 0x60
 8005d6e:	d877      	bhi.n	8005e60 <HAL_TIM_ConfigClockSource+0x16c>
 8005d70:	2b50      	cmp	r3, #80	; 0x50
 8005d72:	d03c      	beq.n	8005dee <HAL_TIM_ConfigClockSource+0xfa>
 8005d74:	2b50      	cmp	r3, #80	; 0x50
 8005d76:	d873      	bhi.n	8005e60 <HAL_TIM_ConfigClockSource+0x16c>
 8005d78:	2b40      	cmp	r3, #64	; 0x40
 8005d7a:	d058      	beq.n	8005e2e <HAL_TIM_ConfigClockSource+0x13a>
 8005d7c:	2b40      	cmp	r3, #64	; 0x40
 8005d7e:	d86f      	bhi.n	8005e60 <HAL_TIM_ConfigClockSource+0x16c>
 8005d80:	2b30      	cmp	r3, #48	; 0x30
 8005d82:	d064      	beq.n	8005e4e <HAL_TIM_ConfigClockSource+0x15a>
 8005d84:	2b30      	cmp	r3, #48	; 0x30
 8005d86:	d86b      	bhi.n	8005e60 <HAL_TIM_ConfigClockSource+0x16c>
 8005d88:	2b20      	cmp	r3, #32
 8005d8a:	d060      	beq.n	8005e4e <HAL_TIM_ConfigClockSource+0x15a>
 8005d8c:	2b20      	cmp	r3, #32
 8005d8e:	d867      	bhi.n	8005e60 <HAL_TIM_ConfigClockSource+0x16c>
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d05c      	beq.n	8005e4e <HAL_TIM_ConfigClockSource+0x15a>
 8005d94:	2b10      	cmp	r3, #16
 8005d96:	d05a      	beq.n	8005e4e <HAL_TIM_ConfigClockSource+0x15a>
 8005d98:	e062      	b.n	8005e60 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6818      	ldr	r0, [r3, #0]
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	6899      	ldr	r1, [r3, #8]
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	685a      	ldr	r2, [r3, #4]
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	68db      	ldr	r3, [r3, #12]
 8005daa:	f000 fb67 	bl	800647c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005dbc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	68ba      	ldr	r2, [r7, #8]
 8005dc4:	609a      	str	r2, [r3, #8]
      break;
 8005dc6:	e04f      	b.n	8005e68 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6818      	ldr	r0, [r3, #0]
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	6899      	ldr	r1, [r3, #8]
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	685a      	ldr	r2, [r3, #4]
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	68db      	ldr	r3, [r3, #12]
 8005dd8:	f000 fb50 	bl	800647c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	689a      	ldr	r2, [r3, #8]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005dea:	609a      	str	r2, [r3, #8]
      break;
 8005dec:	e03c      	b.n	8005e68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6818      	ldr	r0, [r3, #0]
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	6859      	ldr	r1, [r3, #4]
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	68db      	ldr	r3, [r3, #12]
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	f000 fac4 	bl	8006388 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2150      	movs	r1, #80	; 0x50
 8005e06:	4618      	mov	r0, r3
 8005e08:	f000 fb1d 	bl	8006446 <TIM_ITRx_SetConfig>
      break;
 8005e0c:	e02c      	b.n	8005e68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6818      	ldr	r0, [r3, #0]
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	6859      	ldr	r1, [r3, #4]
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	68db      	ldr	r3, [r3, #12]
 8005e1a:	461a      	mov	r2, r3
 8005e1c:	f000 fae3 	bl	80063e6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	2160      	movs	r1, #96	; 0x60
 8005e26:	4618      	mov	r0, r3
 8005e28:	f000 fb0d 	bl	8006446 <TIM_ITRx_SetConfig>
      break;
 8005e2c:	e01c      	b.n	8005e68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6818      	ldr	r0, [r3, #0]
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	6859      	ldr	r1, [r3, #4]
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	68db      	ldr	r3, [r3, #12]
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	f000 faa4 	bl	8006388 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	2140      	movs	r1, #64	; 0x40
 8005e46:	4618      	mov	r0, r3
 8005e48:	f000 fafd 	bl	8006446 <TIM_ITRx_SetConfig>
      break;
 8005e4c:	e00c      	b.n	8005e68 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4619      	mov	r1, r3
 8005e58:	4610      	mov	r0, r2
 8005e5a:	f000 faf4 	bl	8006446 <TIM_ITRx_SetConfig>
      break;
 8005e5e:	e003      	b.n	8005e68 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	73fb      	strb	r3, [r7, #15]
      break;
 8005e64:	e000      	b.n	8005e68 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005e66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3710      	adds	r7, #16
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}

08005e82 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e82:	b480      	push	{r7}
 8005e84:	b083      	sub	sp, #12
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005e8a:	bf00      	nop
 8005e8c:	370c      	adds	r7, #12
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e94:	4770      	bx	lr

08005e96 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e96:	b480      	push	{r7}
 8005e98:	b083      	sub	sp, #12
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e9e:	bf00      	nop
 8005ea0:	370c      	adds	r7, #12
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr

08005eaa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005eaa:	b480      	push	{r7}
 8005eac:	b083      	sub	sp, #12
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005eb2:	bf00      	nop
 8005eb4:	370c      	adds	r7, #12
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr

08005ebe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ebe:	b480      	push	{r7}
 8005ec0:	b083      	sub	sp, #12
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ec6:	bf00      	nop
 8005ec8:	370c      	adds	r7, #12
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr

08005ed2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	b083      	sub	sp, #12
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005eda:	bf00      	nop
 8005edc:	370c      	adds	r7, #12
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr
	...

08005ee8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b085      	sub	sp, #20
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
 8005ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	4a40      	ldr	r2, [pc, #256]	; (8005ffc <TIM_Base_SetConfig+0x114>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d013      	beq.n	8005f28 <TIM_Base_SetConfig+0x40>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f06:	d00f      	beq.n	8005f28 <TIM_Base_SetConfig+0x40>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	4a3d      	ldr	r2, [pc, #244]	; (8006000 <TIM_Base_SetConfig+0x118>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d00b      	beq.n	8005f28 <TIM_Base_SetConfig+0x40>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	4a3c      	ldr	r2, [pc, #240]	; (8006004 <TIM_Base_SetConfig+0x11c>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d007      	beq.n	8005f28 <TIM_Base_SetConfig+0x40>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	4a3b      	ldr	r2, [pc, #236]	; (8006008 <TIM_Base_SetConfig+0x120>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d003      	beq.n	8005f28 <TIM_Base_SetConfig+0x40>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	4a3a      	ldr	r2, [pc, #232]	; (800600c <TIM_Base_SetConfig+0x124>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d108      	bne.n	8005f3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	68fa      	ldr	r2, [r7, #12]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a2f      	ldr	r2, [pc, #188]	; (8005ffc <TIM_Base_SetConfig+0x114>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d02b      	beq.n	8005f9a <TIM_Base_SetConfig+0xb2>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f48:	d027      	beq.n	8005f9a <TIM_Base_SetConfig+0xb2>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	4a2c      	ldr	r2, [pc, #176]	; (8006000 <TIM_Base_SetConfig+0x118>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d023      	beq.n	8005f9a <TIM_Base_SetConfig+0xb2>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a2b      	ldr	r2, [pc, #172]	; (8006004 <TIM_Base_SetConfig+0x11c>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d01f      	beq.n	8005f9a <TIM_Base_SetConfig+0xb2>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a2a      	ldr	r2, [pc, #168]	; (8006008 <TIM_Base_SetConfig+0x120>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d01b      	beq.n	8005f9a <TIM_Base_SetConfig+0xb2>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a29      	ldr	r2, [pc, #164]	; (800600c <TIM_Base_SetConfig+0x124>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d017      	beq.n	8005f9a <TIM_Base_SetConfig+0xb2>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4a28      	ldr	r2, [pc, #160]	; (8006010 <TIM_Base_SetConfig+0x128>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d013      	beq.n	8005f9a <TIM_Base_SetConfig+0xb2>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a27      	ldr	r2, [pc, #156]	; (8006014 <TIM_Base_SetConfig+0x12c>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d00f      	beq.n	8005f9a <TIM_Base_SetConfig+0xb2>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a26      	ldr	r2, [pc, #152]	; (8006018 <TIM_Base_SetConfig+0x130>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d00b      	beq.n	8005f9a <TIM_Base_SetConfig+0xb2>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4a25      	ldr	r2, [pc, #148]	; (800601c <TIM_Base_SetConfig+0x134>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d007      	beq.n	8005f9a <TIM_Base_SetConfig+0xb2>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a24      	ldr	r2, [pc, #144]	; (8006020 <TIM_Base_SetConfig+0x138>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d003      	beq.n	8005f9a <TIM_Base_SetConfig+0xb2>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	4a23      	ldr	r2, [pc, #140]	; (8006024 <TIM_Base_SetConfig+0x13c>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d108      	bne.n	8005fac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fa0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	68db      	ldr	r3, [r3, #12]
 8005fa6:	68fa      	ldr	r2, [r7, #12]
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	695b      	ldr	r3, [r3, #20]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	68fa      	ldr	r2, [r7, #12]
 8005fbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	689a      	ldr	r2, [r3, #8]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	4a0a      	ldr	r2, [pc, #40]	; (8005ffc <TIM_Base_SetConfig+0x114>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d003      	beq.n	8005fe0 <TIM_Base_SetConfig+0xf8>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	4a0c      	ldr	r2, [pc, #48]	; (800600c <TIM_Base_SetConfig+0x124>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d103      	bne.n	8005fe8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	691a      	ldr	r2, [r3, #16]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	615a      	str	r2, [r3, #20]
}
 8005fee:	bf00      	nop
 8005ff0:	3714      	adds	r7, #20
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	40010000 	.word	0x40010000
 8006000:	40000400 	.word	0x40000400
 8006004:	40000800 	.word	0x40000800
 8006008:	40000c00 	.word	0x40000c00
 800600c:	40010400 	.word	0x40010400
 8006010:	40014000 	.word	0x40014000
 8006014:	40014400 	.word	0x40014400
 8006018:	40014800 	.word	0x40014800
 800601c:	40001800 	.word	0x40001800
 8006020:	40001c00 	.word	0x40001c00
 8006024:	40002000 	.word	0x40002000

08006028 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006028:	b480      	push	{r7}
 800602a:	b087      	sub	sp, #28
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a1b      	ldr	r3, [r3, #32]
 8006036:	f023 0201 	bic.w	r2, r3, #1
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006056:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f023 0303 	bic.w	r3, r3, #3
 800605e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68fa      	ldr	r2, [r7, #12]
 8006066:	4313      	orrs	r3, r2
 8006068:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	f023 0302 	bic.w	r3, r3, #2
 8006070:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	697a      	ldr	r2, [r7, #20]
 8006078:	4313      	orrs	r3, r2
 800607a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a20      	ldr	r2, [pc, #128]	; (8006100 <TIM_OC1_SetConfig+0xd8>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d003      	beq.n	800608c <TIM_OC1_SetConfig+0x64>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	4a1f      	ldr	r2, [pc, #124]	; (8006104 <TIM_OC1_SetConfig+0xdc>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d10c      	bne.n	80060a6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	f023 0308 	bic.w	r3, r3, #8
 8006092:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	68db      	ldr	r3, [r3, #12]
 8006098:	697a      	ldr	r2, [r7, #20]
 800609a:	4313      	orrs	r3, r2
 800609c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	f023 0304 	bic.w	r3, r3, #4
 80060a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a15      	ldr	r2, [pc, #84]	; (8006100 <TIM_OC1_SetConfig+0xd8>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d003      	beq.n	80060b6 <TIM_OC1_SetConfig+0x8e>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	4a14      	ldr	r2, [pc, #80]	; (8006104 <TIM_OC1_SetConfig+0xdc>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d111      	bne.n	80060da <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80060bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80060c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	695b      	ldr	r3, [r3, #20]
 80060ca:	693a      	ldr	r2, [r7, #16]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	699b      	ldr	r3, [r3, #24]
 80060d4:	693a      	ldr	r2, [r7, #16]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	693a      	ldr	r2, [r7, #16]
 80060de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	68fa      	ldr	r2, [r7, #12]
 80060e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	685a      	ldr	r2, [r3, #4]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	697a      	ldr	r2, [r7, #20]
 80060f2:	621a      	str	r2, [r3, #32]
}
 80060f4:	bf00      	nop
 80060f6:	371c      	adds	r7, #28
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr
 8006100:	40010000 	.word	0x40010000
 8006104:	40010400 	.word	0x40010400

08006108 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006108:	b480      	push	{r7}
 800610a:	b087      	sub	sp, #28
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6a1b      	ldr	r3, [r3, #32]
 8006116:	f023 0210 	bic.w	r2, r3, #16
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6a1b      	ldr	r3, [r3, #32]
 8006122:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	699b      	ldr	r3, [r3, #24]
 800612e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006136:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800613e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	021b      	lsls	r3, r3, #8
 8006146:	68fa      	ldr	r2, [r7, #12]
 8006148:	4313      	orrs	r3, r2
 800614a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	f023 0320 	bic.w	r3, r3, #32
 8006152:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	011b      	lsls	r3, r3, #4
 800615a:	697a      	ldr	r2, [r7, #20]
 800615c:	4313      	orrs	r3, r2
 800615e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	4a22      	ldr	r2, [pc, #136]	; (80061ec <TIM_OC2_SetConfig+0xe4>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d003      	beq.n	8006170 <TIM_OC2_SetConfig+0x68>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	4a21      	ldr	r2, [pc, #132]	; (80061f0 <TIM_OC2_SetConfig+0xe8>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d10d      	bne.n	800618c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006176:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	011b      	lsls	r3, r3, #4
 800617e:	697a      	ldr	r2, [r7, #20]
 8006180:	4313      	orrs	r3, r2
 8006182:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800618a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	4a17      	ldr	r2, [pc, #92]	; (80061ec <TIM_OC2_SetConfig+0xe4>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d003      	beq.n	800619c <TIM_OC2_SetConfig+0x94>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	4a16      	ldr	r2, [pc, #88]	; (80061f0 <TIM_OC2_SetConfig+0xe8>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d113      	bne.n	80061c4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80061a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80061aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	695b      	ldr	r3, [r3, #20]
 80061b0:	009b      	lsls	r3, r3, #2
 80061b2:	693a      	ldr	r2, [r7, #16]
 80061b4:	4313      	orrs	r3, r2
 80061b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	699b      	ldr	r3, [r3, #24]
 80061bc:	009b      	lsls	r3, r3, #2
 80061be:	693a      	ldr	r2, [r7, #16]
 80061c0:	4313      	orrs	r3, r2
 80061c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	693a      	ldr	r2, [r7, #16]
 80061c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	68fa      	ldr	r2, [r7, #12]
 80061ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	685a      	ldr	r2, [r3, #4]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	697a      	ldr	r2, [r7, #20]
 80061dc:	621a      	str	r2, [r3, #32]
}
 80061de:	bf00      	nop
 80061e0:	371c      	adds	r7, #28
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr
 80061ea:	bf00      	nop
 80061ec:	40010000 	.word	0x40010000
 80061f0:	40010400 	.word	0x40010400

080061f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b087      	sub	sp, #28
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6a1b      	ldr	r3, [r3, #32]
 8006202:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6a1b      	ldr	r3, [r3, #32]
 800620e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	69db      	ldr	r3, [r3, #28]
 800621a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006222:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f023 0303 	bic.w	r3, r3, #3
 800622a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	68fa      	ldr	r2, [r7, #12]
 8006232:	4313      	orrs	r3, r2
 8006234:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800623c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	021b      	lsls	r3, r3, #8
 8006244:	697a      	ldr	r2, [r7, #20]
 8006246:	4313      	orrs	r3, r2
 8006248:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4a21      	ldr	r2, [pc, #132]	; (80062d4 <TIM_OC3_SetConfig+0xe0>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d003      	beq.n	800625a <TIM_OC3_SetConfig+0x66>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	4a20      	ldr	r2, [pc, #128]	; (80062d8 <TIM_OC3_SetConfig+0xe4>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d10d      	bne.n	8006276 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006260:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	68db      	ldr	r3, [r3, #12]
 8006266:	021b      	lsls	r3, r3, #8
 8006268:	697a      	ldr	r2, [r7, #20]
 800626a:	4313      	orrs	r3, r2
 800626c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006274:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	4a16      	ldr	r2, [pc, #88]	; (80062d4 <TIM_OC3_SetConfig+0xe0>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d003      	beq.n	8006286 <TIM_OC3_SetConfig+0x92>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	4a15      	ldr	r2, [pc, #84]	; (80062d8 <TIM_OC3_SetConfig+0xe4>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d113      	bne.n	80062ae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800628c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006294:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	695b      	ldr	r3, [r3, #20]
 800629a:	011b      	lsls	r3, r3, #4
 800629c:	693a      	ldr	r2, [r7, #16]
 800629e:	4313      	orrs	r3, r2
 80062a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	699b      	ldr	r3, [r3, #24]
 80062a6:	011b      	lsls	r3, r3, #4
 80062a8:	693a      	ldr	r2, [r7, #16]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	693a      	ldr	r2, [r7, #16]
 80062b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	68fa      	ldr	r2, [r7, #12]
 80062b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	685a      	ldr	r2, [r3, #4]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	697a      	ldr	r2, [r7, #20]
 80062c6:	621a      	str	r2, [r3, #32]
}
 80062c8:	bf00      	nop
 80062ca:	371c      	adds	r7, #28
 80062cc:	46bd      	mov	sp, r7
 80062ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d2:	4770      	bx	lr
 80062d4:	40010000 	.word	0x40010000
 80062d8:	40010400 	.word	0x40010400

080062dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80062dc:	b480      	push	{r7}
 80062de:	b087      	sub	sp, #28
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
 80062e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6a1b      	ldr	r3, [r3, #32]
 80062ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6a1b      	ldr	r3, [r3, #32]
 80062f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	69db      	ldr	r3, [r3, #28]
 8006302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800630a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006312:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	021b      	lsls	r3, r3, #8
 800631a:	68fa      	ldr	r2, [r7, #12]
 800631c:	4313      	orrs	r3, r2
 800631e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006320:	693b      	ldr	r3, [r7, #16]
 8006322:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006326:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	031b      	lsls	r3, r3, #12
 800632e:	693a      	ldr	r2, [r7, #16]
 8006330:	4313      	orrs	r3, r2
 8006332:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	4a12      	ldr	r2, [pc, #72]	; (8006380 <TIM_OC4_SetConfig+0xa4>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d003      	beq.n	8006344 <TIM_OC4_SetConfig+0x68>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	4a11      	ldr	r2, [pc, #68]	; (8006384 <TIM_OC4_SetConfig+0xa8>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d109      	bne.n	8006358 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800634a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	695b      	ldr	r3, [r3, #20]
 8006350:	019b      	lsls	r3, r3, #6
 8006352:	697a      	ldr	r2, [r7, #20]
 8006354:	4313      	orrs	r3, r2
 8006356:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	697a      	ldr	r2, [r7, #20]
 800635c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	68fa      	ldr	r2, [r7, #12]
 8006362:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	685a      	ldr	r2, [r3, #4]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	693a      	ldr	r2, [r7, #16]
 8006370:	621a      	str	r2, [r3, #32]
}
 8006372:	bf00      	nop
 8006374:	371c      	adds	r7, #28
 8006376:	46bd      	mov	sp, r7
 8006378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637c:	4770      	bx	lr
 800637e:	bf00      	nop
 8006380:	40010000 	.word	0x40010000
 8006384:	40010400 	.word	0x40010400

08006388 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006388:	b480      	push	{r7}
 800638a:	b087      	sub	sp, #28
 800638c:	af00      	add	r7, sp, #0
 800638e:	60f8      	str	r0, [r7, #12]
 8006390:	60b9      	str	r1, [r7, #8]
 8006392:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6a1b      	ldr	r3, [r3, #32]
 8006398:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	6a1b      	ldr	r3, [r3, #32]
 800639e:	f023 0201 	bic.w	r2, r3, #1
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	699b      	ldr	r3, [r3, #24]
 80063aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80063b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	011b      	lsls	r3, r3, #4
 80063b8:	693a      	ldr	r2, [r7, #16]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	f023 030a 	bic.w	r3, r3, #10
 80063c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80063c6:	697a      	ldr	r2, [r7, #20]
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	693a      	ldr	r2, [r7, #16]
 80063d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	697a      	ldr	r2, [r7, #20]
 80063d8:	621a      	str	r2, [r3, #32]
}
 80063da:	bf00      	nop
 80063dc:	371c      	adds	r7, #28
 80063de:	46bd      	mov	sp, r7
 80063e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e4:	4770      	bx	lr

080063e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063e6:	b480      	push	{r7}
 80063e8:	b087      	sub	sp, #28
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	60f8      	str	r0, [r7, #12]
 80063ee:	60b9      	str	r1, [r7, #8]
 80063f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	6a1b      	ldr	r3, [r3, #32]
 80063f6:	f023 0210 	bic.w	r2, r3, #16
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	699b      	ldr	r3, [r3, #24]
 8006402:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6a1b      	ldr	r3, [r3, #32]
 8006408:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006410:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	031b      	lsls	r3, r3, #12
 8006416:	697a      	ldr	r2, [r7, #20]
 8006418:	4313      	orrs	r3, r2
 800641a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006422:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	011b      	lsls	r3, r3, #4
 8006428:	693a      	ldr	r2, [r7, #16]
 800642a:	4313      	orrs	r3, r2
 800642c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	697a      	ldr	r2, [r7, #20]
 8006432:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	693a      	ldr	r2, [r7, #16]
 8006438:	621a      	str	r2, [r3, #32]
}
 800643a:	bf00      	nop
 800643c:	371c      	adds	r7, #28
 800643e:	46bd      	mov	sp, r7
 8006440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006444:	4770      	bx	lr

08006446 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006446:	b480      	push	{r7}
 8006448:	b085      	sub	sp, #20
 800644a:	af00      	add	r7, sp, #0
 800644c:	6078      	str	r0, [r7, #4]
 800644e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	689b      	ldr	r3, [r3, #8]
 8006454:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800645c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800645e:	683a      	ldr	r2, [r7, #0]
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	4313      	orrs	r3, r2
 8006464:	f043 0307 	orr.w	r3, r3, #7
 8006468:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	68fa      	ldr	r2, [r7, #12]
 800646e:	609a      	str	r2, [r3, #8]
}
 8006470:	bf00      	nop
 8006472:	3714      	adds	r7, #20
 8006474:	46bd      	mov	sp, r7
 8006476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647a:	4770      	bx	lr

0800647c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800647c:	b480      	push	{r7}
 800647e:	b087      	sub	sp, #28
 8006480:	af00      	add	r7, sp, #0
 8006482:	60f8      	str	r0, [r7, #12]
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	607a      	str	r2, [r7, #4]
 8006488:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	689b      	ldr	r3, [r3, #8]
 800648e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006490:	697b      	ldr	r3, [r7, #20]
 8006492:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006496:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	021a      	lsls	r2, r3, #8
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	431a      	orrs	r2, r3
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	4313      	orrs	r3, r2
 80064a4:	697a      	ldr	r2, [r7, #20]
 80064a6:	4313      	orrs	r3, r2
 80064a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	697a      	ldr	r2, [r7, #20]
 80064ae:	609a      	str	r2, [r3, #8]
}
 80064b0:	bf00      	nop
 80064b2:	371c      	adds	r7, #28
 80064b4:	46bd      	mov	sp, r7
 80064b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ba:	4770      	bx	lr

080064bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80064bc:	b480      	push	{r7}
 80064be:	b087      	sub	sp, #28
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	60f8      	str	r0, [r7, #12]
 80064c4:	60b9      	str	r1, [r7, #8]
 80064c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	f003 031f 	and.w	r3, r3, #31
 80064ce:	2201      	movs	r2, #1
 80064d0:	fa02 f303 	lsl.w	r3, r2, r3
 80064d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6a1a      	ldr	r2, [r3, #32]
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	43db      	mvns	r3, r3
 80064de:	401a      	ands	r2, r3
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	6a1a      	ldr	r2, [r3, #32]
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	f003 031f 	and.w	r3, r3, #31
 80064ee:	6879      	ldr	r1, [r7, #4]
 80064f0:	fa01 f303 	lsl.w	r3, r1, r3
 80064f4:	431a      	orrs	r2, r3
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	621a      	str	r2, [r3, #32]
}
 80064fa:	bf00      	nop
 80064fc:	371c      	adds	r7, #28
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr
	...

08006508 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006508:	b480      	push	{r7}
 800650a:	b085      	sub	sp, #20
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
 8006510:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006518:	2b01      	cmp	r3, #1
 800651a:	d101      	bne.n	8006520 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800651c:	2302      	movs	r3, #2
 800651e:	e05a      	b.n	80065d6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2201      	movs	r2, #1
 8006524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2202      	movs	r2, #2
 800652c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	689b      	ldr	r3, [r3, #8]
 800653e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006546:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	68fa      	ldr	r2, [r7, #12]
 800654e:	4313      	orrs	r3, r2
 8006550:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	68fa      	ldr	r2, [r7, #12]
 8006558:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a21      	ldr	r2, [pc, #132]	; (80065e4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d022      	beq.n	80065aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800656c:	d01d      	beq.n	80065aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a1d      	ldr	r2, [pc, #116]	; (80065e8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d018      	beq.n	80065aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a1b      	ldr	r2, [pc, #108]	; (80065ec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d013      	beq.n	80065aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a1a      	ldr	r2, [pc, #104]	; (80065f0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d00e      	beq.n	80065aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a18      	ldr	r2, [pc, #96]	; (80065f4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d009      	beq.n	80065aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a17      	ldr	r2, [pc, #92]	; (80065f8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d004      	beq.n	80065aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a15      	ldr	r2, [pc, #84]	; (80065fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d10c      	bne.n	80065c4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	68ba      	ldr	r2, [r7, #8]
 80065b8:	4313      	orrs	r3, r2
 80065ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	68ba      	ldr	r2, [r7, #8]
 80065c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80065d4:	2300      	movs	r3, #0
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3714      	adds	r7, #20
 80065da:	46bd      	mov	sp, r7
 80065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e0:	4770      	bx	lr
 80065e2:	bf00      	nop
 80065e4:	40010000 	.word	0x40010000
 80065e8:	40000400 	.word	0x40000400
 80065ec:	40000800 	.word	0x40000800
 80065f0:	40000c00 	.word	0x40000c00
 80065f4:	40010400 	.word	0x40010400
 80065f8:	40014000 	.word	0x40014000
 80065fc:	40001800 	.word	0x40001800

08006600 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006600:	b480      	push	{r7}
 8006602:	b083      	sub	sp, #12
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006608:	bf00      	nop
 800660a:	370c      	adds	r7, #12
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr

08006614 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006614:	b480      	push	{r7}
 8006616:	b083      	sub	sp, #12
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800661c:	bf00      	nop
 800661e:	370c      	adds	r7, #12
 8006620:	46bd      	mov	sp, r7
 8006622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006626:	4770      	bx	lr

08006628 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b082      	sub	sp, #8
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d101      	bne.n	800663a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	e03f      	b.n	80066ba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006640:	b2db      	uxtb	r3, r3
 8006642:	2b00      	cmp	r3, #0
 8006644:	d106      	bne.n	8006654 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2200      	movs	r2, #0
 800664a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f7fc fe9a 	bl	8003388 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2224      	movs	r2, #36	; 0x24
 8006658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	68da      	ldr	r2, [r3, #12]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800666a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800666c:	6878      	ldr	r0, [r7, #4]
 800666e:	f000 fde9 	bl	8007244 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	691a      	ldr	r2, [r3, #16]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006680:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	695a      	ldr	r2, [r3, #20]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006690:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68da      	ldr	r2, [r3, #12]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80066a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2200      	movs	r2, #0
 80066a6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2220      	movs	r2, #32
 80066ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2220      	movs	r2, #32
 80066b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80066b8:	2300      	movs	r3, #0
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	3708      	adds	r7, #8
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}

080066c2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066c2:	b580      	push	{r7, lr}
 80066c4:	b08a      	sub	sp, #40	; 0x28
 80066c6:	af02      	add	r7, sp, #8
 80066c8:	60f8      	str	r0, [r7, #12]
 80066ca:	60b9      	str	r1, [r7, #8]
 80066cc:	603b      	str	r3, [r7, #0]
 80066ce:	4613      	mov	r3, r2
 80066d0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80066d2:	2300      	movs	r3, #0
 80066d4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066dc:	b2db      	uxtb	r3, r3
 80066de:	2b20      	cmp	r3, #32
 80066e0:	d17c      	bne.n	80067dc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d002      	beq.n	80066ee <HAL_UART_Transmit+0x2c>
 80066e8:	88fb      	ldrh	r3, [r7, #6]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d101      	bne.n	80066f2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80066ee:	2301      	movs	r3, #1
 80066f0:	e075      	b.n	80067de <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d101      	bne.n	8006700 <HAL_UART_Transmit+0x3e>
 80066fc:	2302      	movs	r3, #2
 80066fe:	e06e      	b.n	80067de <HAL_UART_Transmit+0x11c>
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2201      	movs	r2, #1
 8006704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	2200      	movs	r2, #0
 800670c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2221      	movs	r2, #33	; 0x21
 8006712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006716:	f7fc ffb5 	bl	8003684 <HAL_GetTick>
 800671a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	88fa      	ldrh	r2, [r7, #6]
 8006720:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	88fa      	ldrh	r2, [r7, #6]
 8006726:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006730:	d108      	bne.n	8006744 <HAL_UART_Transmit+0x82>
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	691b      	ldr	r3, [r3, #16]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d104      	bne.n	8006744 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800673a:	2300      	movs	r3, #0
 800673c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	61bb      	str	r3, [r7, #24]
 8006742:	e003      	b.n	800674c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006748:	2300      	movs	r3, #0
 800674a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2200      	movs	r2, #0
 8006750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006754:	e02a      	b.n	80067ac <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	9300      	str	r3, [sp, #0]
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	2200      	movs	r2, #0
 800675e:	2180      	movs	r1, #128	; 0x80
 8006760:	68f8      	ldr	r0, [r7, #12]
 8006762:	f000 fb29 	bl	8006db8 <UART_WaitOnFlagUntilTimeout>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d001      	beq.n	8006770 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800676c:	2303      	movs	r3, #3
 800676e:	e036      	b.n	80067de <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006770:	69fb      	ldr	r3, [r7, #28]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d10b      	bne.n	800678e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006776:	69bb      	ldr	r3, [r7, #24]
 8006778:	881b      	ldrh	r3, [r3, #0]
 800677a:	461a      	mov	r2, r3
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006784:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006786:	69bb      	ldr	r3, [r7, #24]
 8006788:	3302      	adds	r3, #2
 800678a:	61bb      	str	r3, [r7, #24]
 800678c:	e007      	b.n	800679e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800678e:	69fb      	ldr	r3, [r7, #28]
 8006790:	781a      	ldrb	r2, [r3, #0]
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006798:	69fb      	ldr	r3, [r7, #28]
 800679a:	3301      	adds	r3, #1
 800679c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80067a2:	b29b      	uxth	r3, r3
 80067a4:	3b01      	subs	r3, #1
 80067a6:	b29a      	uxth	r2, r3
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d1cf      	bne.n	8006756 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	9300      	str	r3, [sp, #0]
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	2200      	movs	r2, #0
 80067be:	2140      	movs	r1, #64	; 0x40
 80067c0:	68f8      	ldr	r0, [r7, #12]
 80067c2:	f000 faf9 	bl	8006db8 <UART_WaitOnFlagUntilTimeout>
 80067c6:	4603      	mov	r3, r0
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d001      	beq.n	80067d0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80067cc:	2303      	movs	r3, #3
 80067ce:	e006      	b.n	80067de <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2220      	movs	r2, #32
 80067d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80067d8:	2300      	movs	r3, #0
 80067da:	e000      	b.n	80067de <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80067dc:	2302      	movs	r3, #2
  }
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3720      	adds	r7, #32
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}

080067e6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067e6:	b580      	push	{r7, lr}
 80067e8:	b084      	sub	sp, #16
 80067ea:	af00      	add	r7, sp, #0
 80067ec:	60f8      	str	r0, [r7, #12]
 80067ee:	60b9      	str	r1, [r7, #8]
 80067f0:	4613      	mov	r3, r2
 80067f2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80067fa:	b2db      	uxtb	r3, r3
 80067fc:	2b20      	cmp	r3, #32
 80067fe:	d11d      	bne.n	800683c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d002      	beq.n	800680c <HAL_UART_Receive_IT+0x26>
 8006806:	88fb      	ldrh	r3, [r7, #6]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d101      	bne.n	8006810 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e016      	b.n	800683e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006816:	2b01      	cmp	r3, #1
 8006818:	d101      	bne.n	800681e <HAL_UART_Receive_IT+0x38>
 800681a:	2302      	movs	r3, #2
 800681c:	e00f      	b.n	800683e <HAL_UART_Receive_IT+0x58>
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	2201      	movs	r2, #1
 8006822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2200      	movs	r2, #0
 800682a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800682c:	88fb      	ldrh	r3, [r7, #6]
 800682e:	461a      	mov	r2, r3
 8006830:	68b9      	ldr	r1, [r7, #8]
 8006832:	68f8      	ldr	r0, [r7, #12]
 8006834:	f000 fb2e 	bl	8006e94 <UART_Start_Receive_IT>
 8006838:	4603      	mov	r3, r0
 800683a:	e000      	b.n	800683e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800683c:	2302      	movs	r3, #2
  }
}
 800683e:	4618      	mov	r0, r3
 8006840:	3710      	adds	r7, #16
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}
	...

08006848 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b0ba      	sub	sp, #232	; 0xe8
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	695b      	ldr	r3, [r3, #20]
 800686a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800686e:	2300      	movs	r3, #0
 8006870:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006874:	2300      	movs	r3, #0
 8006876:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800687a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800687e:	f003 030f 	and.w	r3, r3, #15
 8006882:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006886:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800688a:	2b00      	cmp	r3, #0
 800688c:	d10f      	bne.n	80068ae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800688e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006892:	f003 0320 	and.w	r3, r3, #32
 8006896:	2b00      	cmp	r3, #0
 8006898:	d009      	beq.n	80068ae <HAL_UART_IRQHandler+0x66>
 800689a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800689e:	f003 0320 	and.w	r3, r3, #32
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d003      	beq.n	80068ae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80068a6:	6878      	ldr	r0, [r7, #4]
 80068a8:	f000 fc11 	bl	80070ce <UART_Receive_IT>
      return;
 80068ac:	e256      	b.n	8006d5c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80068ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	f000 80de 	beq.w	8006a74 <HAL_UART_IRQHandler+0x22c>
 80068b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068bc:	f003 0301 	and.w	r3, r3, #1
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d106      	bne.n	80068d2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80068c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068c8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	f000 80d1 	beq.w	8006a74 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80068d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068d6:	f003 0301 	and.w	r3, r3, #1
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d00b      	beq.n	80068f6 <HAL_UART_IRQHandler+0xae>
 80068de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d005      	beq.n	80068f6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ee:	f043 0201 	orr.w	r2, r3, #1
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80068f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068fa:	f003 0304 	and.w	r3, r3, #4
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d00b      	beq.n	800691a <HAL_UART_IRQHandler+0xd2>
 8006902:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006906:	f003 0301 	and.w	r3, r3, #1
 800690a:	2b00      	cmp	r3, #0
 800690c:	d005      	beq.n	800691a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006912:	f043 0202 	orr.w	r2, r3, #2
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800691a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800691e:	f003 0302 	and.w	r3, r3, #2
 8006922:	2b00      	cmp	r3, #0
 8006924:	d00b      	beq.n	800693e <HAL_UART_IRQHandler+0xf6>
 8006926:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800692a:	f003 0301 	and.w	r3, r3, #1
 800692e:	2b00      	cmp	r3, #0
 8006930:	d005      	beq.n	800693e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006936:	f043 0204 	orr.w	r2, r3, #4
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800693e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006942:	f003 0308 	and.w	r3, r3, #8
 8006946:	2b00      	cmp	r3, #0
 8006948:	d011      	beq.n	800696e <HAL_UART_IRQHandler+0x126>
 800694a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800694e:	f003 0320 	and.w	r3, r3, #32
 8006952:	2b00      	cmp	r3, #0
 8006954:	d105      	bne.n	8006962 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006956:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800695a:	f003 0301 	and.w	r3, r3, #1
 800695e:	2b00      	cmp	r3, #0
 8006960:	d005      	beq.n	800696e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006966:	f043 0208 	orr.w	r2, r3, #8
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006972:	2b00      	cmp	r3, #0
 8006974:	f000 81ed 	beq.w	8006d52 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006978:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800697c:	f003 0320 	and.w	r3, r3, #32
 8006980:	2b00      	cmp	r3, #0
 8006982:	d008      	beq.n	8006996 <HAL_UART_IRQHandler+0x14e>
 8006984:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006988:	f003 0320 	and.w	r3, r3, #32
 800698c:	2b00      	cmp	r3, #0
 800698e:	d002      	beq.n	8006996 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f000 fb9c 	bl	80070ce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	695b      	ldr	r3, [r3, #20]
 800699c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069a0:	2b40      	cmp	r3, #64	; 0x40
 80069a2:	bf0c      	ite	eq
 80069a4:	2301      	moveq	r3, #1
 80069a6:	2300      	movne	r3, #0
 80069a8:	b2db      	uxtb	r3, r3
 80069aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069b2:	f003 0308 	and.w	r3, r3, #8
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d103      	bne.n	80069c2 <HAL_UART_IRQHandler+0x17a>
 80069ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d04f      	beq.n	8006a62 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f000 faa4 	bl	8006f10 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	695b      	ldr	r3, [r3, #20]
 80069ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069d2:	2b40      	cmp	r3, #64	; 0x40
 80069d4:	d141      	bne.n	8006a5a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	3314      	adds	r3, #20
 80069dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80069e4:	e853 3f00 	ldrex	r3, [r3]
 80069e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80069ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80069f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	3314      	adds	r3, #20
 80069fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006a02:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006a06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a0a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006a0e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006a12:	e841 2300 	strex	r3, r2, [r1]
 8006a16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006a1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d1d9      	bne.n	80069d6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d013      	beq.n	8006a52 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a2e:	4a7d      	ldr	r2, [pc, #500]	; (8006c24 <HAL_UART_IRQHandler+0x3dc>)
 8006a30:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a36:	4618      	mov	r0, r3
 8006a38:	f7fd f8dc 	bl	8003bf4 <HAL_DMA_Abort_IT>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d016      	beq.n	8006a70 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a48:	687a      	ldr	r2, [r7, #4]
 8006a4a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006a4c:	4610      	mov	r0, r2
 8006a4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a50:	e00e      	b.n	8006a70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	f000 f99a 	bl	8006d8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a58:	e00a      	b.n	8006a70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f000 f996 	bl	8006d8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a60:	e006      	b.n	8006a70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f000 f992 	bl	8006d8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006a6e:	e170      	b.n	8006d52 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a70:	bf00      	nop
    return;
 8006a72:	e16e      	b.n	8006d52 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	f040 814a 	bne.w	8006d12 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006a7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a82:	f003 0310 	and.w	r3, r3, #16
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	f000 8143 	beq.w	8006d12 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006a8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a90:	f003 0310 	and.w	r3, r3, #16
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	f000 813c 	beq.w	8006d12 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	60bb      	str	r3, [r7, #8]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	60bb      	str	r3, [r7, #8]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	685b      	ldr	r3, [r3, #4]
 8006aac:	60bb      	str	r3, [r7, #8]
 8006aae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	695b      	ldr	r3, [r3, #20]
 8006ab6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006aba:	2b40      	cmp	r3, #64	; 0x40
 8006abc:	f040 80b4 	bne.w	8006c28 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006acc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	f000 8140 	beq.w	8006d56 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006ada:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	f080 8139 	bcs.w	8006d56 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006aea:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006af0:	69db      	ldr	r3, [r3, #28]
 8006af2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006af6:	f000 8088 	beq.w	8006c0a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	330c      	adds	r3, #12
 8006b00:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b04:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006b08:	e853 3f00 	ldrex	r3, [r3]
 8006b0c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006b10:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006b14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b18:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	330c      	adds	r3, #12
 8006b22:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006b26:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006b2a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b2e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006b32:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006b36:	e841 2300 	strex	r3, r2, [r1]
 8006b3a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006b3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d1d9      	bne.n	8006afa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	3314      	adds	r3, #20
 8006b4c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b50:	e853 3f00 	ldrex	r3, [r3]
 8006b54:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006b56:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006b58:	f023 0301 	bic.w	r3, r3, #1
 8006b5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	3314      	adds	r3, #20
 8006b66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006b6a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006b6e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b70:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006b72:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006b76:	e841 2300 	strex	r3, r2, [r1]
 8006b7a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006b7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d1e1      	bne.n	8006b46 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	3314      	adds	r3, #20
 8006b88:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b8a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006b8c:	e853 3f00 	ldrex	r3, [r3]
 8006b90:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006b92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	3314      	adds	r3, #20
 8006ba2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006ba6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006ba8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006baa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006bac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006bae:	e841 2300 	strex	r3, r2, [r1]
 8006bb2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006bb4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d1e3      	bne.n	8006b82 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2220      	movs	r2, #32
 8006bbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	330c      	adds	r3, #12
 8006bce:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bd2:	e853 3f00 	ldrex	r3, [r3]
 8006bd6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006bd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006bda:	f023 0310 	bic.w	r3, r3, #16
 8006bde:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	330c      	adds	r3, #12
 8006be8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006bec:	65ba      	str	r2, [r7, #88]	; 0x58
 8006bee:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bf0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006bf2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006bf4:	e841 2300 	strex	r3, r2, [r1]
 8006bf8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006bfa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d1e3      	bne.n	8006bc8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c04:	4618      	mov	r0, r3
 8006c06:	f7fc ff85 	bl	8003b14 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	1ad3      	subs	r3, r2, r3
 8006c16:	b29b      	uxth	r3, r3
 8006c18:	4619      	mov	r1, r3
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 f8c0 	bl	8006da0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c20:	e099      	b.n	8006d56 <HAL_UART_IRQHandler+0x50e>
 8006c22:	bf00      	nop
 8006c24:	08006fd7 	.word	0x08006fd7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006c30:	b29b      	uxth	r3, r3
 8006c32:	1ad3      	subs	r3, r2, r3
 8006c34:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006c3c:	b29b      	uxth	r3, r3
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	f000 808b 	beq.w	8006d5a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006c44:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	f000 8086 	beq.w	8006d5a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	330c      	adds	r3, #12
 8006c54:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c58:	e853 3f00 	ldrex	r3, [r3]
 8006c5c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006c5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c60:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c64:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	330c      	adds	r3, #12
 8006c6e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006c72:	647a      	str	r2, [r7, #68]	; 0x44
 8006c74:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c76:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006c78:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c7a:	e841 2300 	strex	r3, r2, [r1]
 8006c7e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006c80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d1e3      	bne.n	8006c4e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	3314      	adds	r3, #20
 8006c8c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c90:	e853 3f00 	ldrex	r3, [r3]
 8006c94:	623b      	str	r3, [r7, #32]
   return(result);
 8006c96:	6a3b      	ldr	r3, [r7, #32]
 8006c98:	f023 0301 	bic.w	r3, r3, #1
 8006c9c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	3314      	adds	r3, #20
 8006ca6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006caa:	633a      	str	r2, [r7, #48]	; 0x30
 8006cac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006cb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cb2:	e841 2300 	strex	r3, r2, [r1]
 8006cb6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d1e3      	bne.n	8006c86 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2220      	movs	r2, #32
 8006cc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2200      	movs	r2, #0
 8006cca:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	330c      	adds	r3, #12
 8006cd2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	e853 3f00 	ldrex	r3, [r3]
 8006cda:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f023 0310 	bic.w	r3, r3, #16
 8006ce2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	330c      	adds	r3, #12
 8006cec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006cf0:	61fa      	str	r2, [r7, #28]
 8006cf2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf4:	69b9      	ldr	r1, [r7, #24]
 8006cf6:	69fa      	ldr	r2, [r7, #28]
 8006cf8:	e841 2300 	strex	r3, r2, [r1]
 8006cfc:	617b      	str	r3, [r7, #20]
   return(result);
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d1e3      	bne.n	8006ccc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006d04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006d08:	4619      	mov	r1, r3
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f000 f848 	bl	8006da0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006d10:	e023      	b.n	8006d5a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006d12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d009      	beq.n	8006d32 <HAL_UART_IRQHandler+0x4ea>
 8006d1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d003      	beq.n	8006d32 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f000 f967 	bl	8006ffe <UART_Transmit_IT>
    return;
 8006d30:	e014      	b.n	8006d5c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006d32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d00e      	beq.n	8006d5c <HAL_UART_IRQHandler+0x514>
 8006d3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d008      	beq.n	8006d5c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f000 f9a7 	bl	800709e <UART_EndTransmit_IT>
    return;
 8006d50:	e004      	b.n	8006d5c <HAL_UART_IRQHandler+0x514>
    return;
 8006d52:	bf00      	nop
 8006d54:	e002      	b.n	8006d5c <HAL_UART_IRQHandler+0x514>
      return;
 8006d56:	bf00      	nop
 8006d58:	e000      	b.n	8006d5c <HAL_UART_IRQHandler+0x514>
      return;
 8006d5a:	bf00      	nop
  }
}
 8006d5c:	37e8      	adds	r7, #232	; 0xe8
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}
 8006d62:	bf00      	nop

08006d64 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006d6c:	bf00      	nop
 8006d6e:	370c      	adds	r7, #12
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr

08006d78 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b083      	sub	sp, #12
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006d80:	bf00      	nop
 8006d82:	370c      	adds	r7, #12
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr

08006d8c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b083      	sub	sp, #12
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006d94:	bf00      	nop
 8006d96:	370c      	adds	r7, #12
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr

08006da0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006da0:	b480      	push	{r7}
 8006da2:	b083      	sub	sp, #12
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
 8006da8:	460b      	mov	r3, r1
 8006daa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006dac:	bf00      	nop
 8006dae:	370c      	adds	r7, #12
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	4770      	bx	lr

08006db8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b090      	sub	sp, #64	; 0x40
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	60f8      	str	r0, [r7, #12]
 8006dc0:	60b9      	str	r1, [r7, #8]
 8006dc2:	603b      	str	r3, [r7, #0]
 8006dc4:	4613      	mov	r3, r2
 8006dc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dc8:	e050      	b.n	8006e6c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006dca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dd0:	d04c      	beq.n	8006e6c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006dd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d007      	beq.n	8006de8 <UART_WaitOnFlagUntilTimeout+0x30>
 8006dd8:	f7fc fc54 	bl	8003684 <HAL_GetTick>
 8006ddc:	4602      	mov	r2, r0
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	1ad3      	subs	r3, r2, r3
 8006de2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d241      	bcs.n	8006e6c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	330c      	adds	r3, #12
 8006dee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006df2:	e853 3f00 	ldrex	r3, [r3]
 8006df6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dfa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006dfe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	330c      	adds	r3, #12
 8006e06:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006e08:	637a      	str	r2, [r7, #52]	; 0x34
 8006e0a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e0c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006e0e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006e10:	e841 2300 	strex	r3, r2, [r1]
 8006e14:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006e16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d1e5      	bne.n	8006de8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	3314      	adds	r3, #20
 8006e22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e24:	697b      	ldr	r3, [r7, #20]
 8006e26:	e853 3f00 	ldrex	r3, [r3]
 8006e2a:	613b      	str	r3, [r7, #16]
   return(result);
 8006e2c:	693b      	ldr	r3, [r7, #16]
 8006e2e:	f023 0301 	bic.w	r3, r3, #1
 8006e32:	63bb      	str	r3, [r7, #56]	; 0x38
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	3314      	adds	r3, #20
 8006e3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006e3c:	623a      	str	r2, [r7, #32]
 8006e3e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e40:	69f9      	ldr	r1, [r7, #28]
 8006e42:	6a3a      	ldr	r2, [r7, #32]
 8006e44:	e841 2300 	strex	r3, r2, [r1]
 8006e48:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e4a:	69bb      	ldr	r3, [r7, #24]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d1e5      	bne.n	8006e1c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2220      	movs	r2, #32
 8006e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2220      	movs	r2, #32
 8006e5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006e68:	2303      	movs	r3, #3
 8006e6a:	e00f      	b.n	8006e8c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	681a      	ldr	r2, [r3, #0]
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	4013      	ands	r3, r2
 8006e76:	68ba      	ldr	r2, [r7, #8]
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	bf0c      	ite	eq
 8006e7c:	2301      	moveq	r3, #1
 8006e7e:	2300      	movne	r3, #0
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	461a      	mov	r2, r3
 8006e84:	79fb      	ldrb	r3, [r7, #7]
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d09f      	beq.n	8006dca <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006e8a:	2300      	movs	r3, #0
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3740      	adds	r7, #64	; 0x40
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}

08006e94 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e94:	b480      	push	{r7}
 8006e96:	b085      	sub	sp, #20
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	60f8      	str	r0, [r7, #12]
 8006e9c:	60b9      	str	r1, [r7, #8]
 8006e9e:	4613      	mov	r3, r2
 8006ea0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	68ba      	ldr	r2, [r7, #8]
 8006ea6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	88fa      	ldrh	r2, [r7, #6]
 8006eac:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	88fa      	ldrh	r2, [r7, #6]
 8006eb2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2222      	movs	r2, #34	; 0x22
 8006ebe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	691b      	ldr	r3, [r3, #16]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d007      	beq.n	8006ee2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	68da      	ldr	r2, [r3, #12]
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ee0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	695a      	ldr	r2, [r3, #20]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f042 0201 	orr.w	r2, r2, #1
 8006ef0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	68da      	ldr	r2, [r3, #12]
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f042 0220 	orr.w	r2, r2, #32
 8006f00:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006f02:	2300      	movs	r3, #0
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3714      	adds	r7, #20
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr

08006f10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b095      	sub	sp, #84	; 0x54
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	330c      	adds	r3, #12
 8006f1e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f22:	e853 3f00 	ldrex	r3, [r3]
 8006f26:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f2a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006f2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	330c      	adds	r3, #12
 8006f36:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006f38:	643a      	str	r2, [r7, #64]	; 0x40
 8006f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f3c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006f3e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006f40:	e841 2300 	strex	r3, r2, [r1]
 8006f44:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d1e5      	bne.n	8006f18 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	3314      	adds	r3, #20
 8006f52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f54:	6a3b      	ldr	r3, [r7, #32]
 8006f56:	e853 3f00 	ldrex	r3, [r3]
 8006f5a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f5c:	69fb      	ldr	r3, [r7, #28]
 8006f5e:	f023 0301 	bic.w	r3, r3, #1
 8006f62:	64bb      	str	r3, [r7, #72]	; 0x48
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	3314      	adds	r3, #20
 8006f6a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006f6c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006f6e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f74:	e841 2300 	strex	r3, r2, [r1]
 8006f78:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d1e5      	bne.n	8006f4c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d119      	bne.n	8006fbc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	330c      	adds	r3, #12
 8006f8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	e853 3f00 	ldrex	r3, [r3]
 8006f96:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	f023 0310 	bic.w	r3, r3, #16
 8006f9e:	647b      	str	r3, [r7, #68]	; 0x44
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	330c      	adds	r3, #12
 8006fa6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006fa8:	61ba      	str	r2, [r7, #24]
 8006faa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fac:	6979      	ldr	r1, [r7, #20]
 8006fae:	69ba      	ldr	r2, [r7, #24]
 8006fb0:	e841 2300 	strex	r3, r2, [r1]
 8006fb4:	613b      	str	r3, [r7, #16]
   return(result);
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d1e5      	bne.n	8006f88 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2220      	movs	r2, #32
 8006fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006fca:	bf00      	nop
 8006fcc:	3754      	adds	r7, #84	; 0x54
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd4:	4770      	bx	lr

08006fd6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006fd6:	b580      	push	{r7, lr}
 8006fd8:	b084      	sub	sp, #16
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fe2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2200      	movs	r2, #0
 8006fee:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006ff0:	68f8      	ldr	r0, [r7, #12]
 8006ff2:	f7ff fecb 	bl	8006d8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ff6:	bf00      	nop
 8006ff8:	3710      	adds	r7, #16
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}

08006ffe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006ffe:	b480      	push	{r7}
 8007000:	b085      	sub	sp, #20
 8007002:	af00      	add	r7, sp, #0
 8007004:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800700c:	b2db      	uxtb	r3, r3
 800700e:	2b21      	cmp	r3, #33	; 0x21
 8007010:	d13e      	bne.n	8007090 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800701a:	d114      	bne.n	8007046 <UART_Transmit_IT+0x48>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	691b      	ldr	r3, [r3, #16]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d110      	bne.n	8007046 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6a1b      	ldr	r3, [r3, #32]
 8007028:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	881b      	ldrh	r3, [r3, #0]
 800702e:	461a      	mov	r2, r3
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007038:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6a1b      	ldr	r3, [r3, #32]
 800703e:	1c9a      	adds	r2, r3, #2
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	621a      	str	r2, [r3, #32]
 8007044:	e008      	b.n	8007058 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6a1b      	ldr	r3, [r3, #32]
 800704a:	1c59      	adds	r1, r3, #1
 800704c:	687a      	ldr	r2, [r7, #4]
 800704e:	6211      	str	r1, [r2, #32]
 8007050:	781a      	ldrb	r2, [r3, #0]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800705c:	b29b      	uxth	r3, r3
 800705e:	3b01      	subs	r3, #1
 8007060:	b29b      	uxth	r3, r3
 8007062:	687a      	ldr	r2, [r7, #4]
 8007064:	4619      	mov	r1, r3
 8007066:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007068:	2b00      	cmp	r3, #0
 800706a:	d10f      	bne.n	800708c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	68da      	ldr	r2, [r3, #12]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800707a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	68da      	ldr	r2, [r3, #12]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800708a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800708c:	2300      	movs	r3, #0
 800708e:	e000      	b.n	8007092 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007090:	2302      	movs	r3, #2
  }
}
 8007092:	4618      	mov	r0, r3
 8007094:	3714      	adds	r7, #20
 8007096:	46bd      	mov	sp, r7
 8007098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709c:	4770      	bx	lr

0800709e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800709e:	b580      	push	{r7, lr}
 80070a0:	b082      	sub	sp, #8
 80070a2:	af00      	add	r7, sp, #0
 80070a4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	68da      	ldr	r2, [r3, #12]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070b4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2220      	movs	r2, #32
 80070ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f7ff fe50 	bl	8006d64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80070c4:	2300      	movs	r3, #0
}
 80070c6:	4618      	mov	r0, r3
 80070c8:	3708      	adds	r7, #8
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bd80      	pop	{r7, pc}

080070ce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80070ce:	b580      	push	{r7, lr}
 80070d0:	b08c      	sub	sp, #48	; 0x30
 80070d2:	af00      	add	r7, sp, #0
 80070d4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80070dc:	b2db      	uxtb	r3, r3
 80070de:	2b22      	cmp	r3, #34	; 0x22
 80070e0:	f040 80ab 	bne.w	800723a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070ec:	d117      	bne.n	800711e <UART_Receive_IT+0x50>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	691b      	ldr	r3, [r3, #16]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d113      	bne.n	800711e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80070f6:	2300      	movs	r3, #0
 80070f8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070fe:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	685b      	ldr	r3, [r3, #4]
 8007106:	b29b      	uxth	r3, r3
 8007108:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800710c:	b29a      	uxth	r2, r3
 800710e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007110:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007116:	1c9a      	adds	r2, r3, #2
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	629a      	str	r2, [r3, #40]	; 0x28
 800711c:	e026      	b.n	800716c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007122:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007124:	2300      	movs	r3, #0
 8007126:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	689b      	ldr	r3, [r3, #8]
 800712c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007130:	d007      	beq.n	8007142 <UART_Receive_IT+0x74>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d10a      	bne.n	8007150 <UART_Receive_IT+0x82>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	691b      	ldr	r3, [r3, #16]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d106      	bne.n	8007150 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	b2da      	uxtb	r2, r3
 800714a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800714c:	701a      	strb	r2, [r3, #0]
 800714e:	e008      	b.n	8007162 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	b2db      	uxtb	r3, r3
 8007158:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800715c:	b2da      	uxtb	r2, r3
 800715e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007160:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007166:	1c5a      	adds	r2, r3, #1
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007170:	b29b      	uxth	r3, r3
 8007172:	3b01      	subs	r3, #1
 8007174:	b29b      	uxth	r3, r3
 8007176:	687a      	ldr	r2, [r7, #4]
 8007178:	4619      	mov	r1, r3
 800717a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800717c:	2b00      	cmp	r3, #0
 800717e:	d15a      	bne.n	8007236 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	68da      	ldr	r2, [r3, #12]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f022 0220 	bic.w	r2, r2, #32
 800718e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	68da      	ldr	r2, [r3, #12]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800719e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	695a      	ldr	r2, [r3, #20]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f022 0201 	bic.w	r2, r2, #1
 80071ae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2220      	movs	r2, #32
 80071b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d135      	bne.n	800722c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2200      	movs	r2, #0
 80071c4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	330c      	adds	r3, #12
 80071cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	e853 3f00 	ldrex	r3, [r3]
 80071d4:	613b      	str	r3, [r7, #16]
   return(result);
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	f023 0310 	bic.w	r3, r3, #16
 80071dc:	627b      	str	r3, [r7, #36]	; 0x24
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	330c      	adds	r3, #12
 80071e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071e6:	623a      	str	r2, [r7, #32]
 80071e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ea:	69f9      	ldr	r1, [r7, #28]
 80071ec:	6a3a      	ldr	r2, [r7, #32]
 80071ee:	e841 2300 	strex	r3, r2, [r1]
 80071f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80071f4:	69bb      	ldr	r3, [r7, #24]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d1e5      	bne.n	80071c6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f003 0310 	and.w	r3, r3, #16
 8007204:	2b10      	cmp	r3, #16
 8007206:	d10a      	bne.n	800721e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007208:	2300      	movs	r3, #0
 800720a:	60fb      	str	r3, [r7, #12]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	60fb      	str	r3, [r7, #12]
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	685b      	ldr	r3, [r3, #4]
 800721a:	60fb      	str	r3, [r7, #12]
 800721c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007222:	4619      	mov	r1, r3
 8007224:	6878      	ldr	r0, [r7, #4]
 8007226:	f7ff fdbb 	bl	8006da0 <HAL_UARTEx_RxEventCallback>
 800722a:	e002      	b.n	8007232 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800722c:	6878      	ldr	r0, [r7, #4]
 800722e:	f7ff fda3 	bl	8006d78 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007232:	2300      	movs	r3, #0
 8007234:	e002      	b.n	800723c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007236:	2300      	movs	r3, #0
 8007238:	e000      	b.n	800723c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800723a:	2302      	movs	r3, #2
  }
}
 800723c:	4618      	mov	r0, r3
 800723e:	3730      	adds	r7, #48	; 0x30
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}

08007244 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007244:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007248:	b0c0      	sub	sp, #256	; 0x100
 800724a:	af00      	add	r7, sp, #0
 800724c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	691b      	ldr	r3, [r3, #16]
 8007258:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800725c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007260:	68d9      	ldr	r1, [r3, #12]
 8007262:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007266:	681a      	ldr	r2, [r3, #0]
 8007268:	ea40 0301 	orr.w	r3, r0, r1
 800726c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800726e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007272:	689a      	ldr	r2, [r3, #8]
 8007274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007278:	691b      	ldr	r3, [r3, #16]
 800727a:	431a      	orrs	r2, r3
 800727c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007280:	695b      	ldr	r3, [r3, #20]
 8007282:	431a      	orrs	r2, r3
 8007284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007288:	69db      	ldr	r3, [r3, #28]
 800728a:	4313      	orrs	r3, r2
 800728c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800729c:	f021 010c 	bic.w	r1, r1, #12
 80072a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072a4:	681a      	ldr	r2, [r3, #0]
 80072a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80072aa:	430b      	orrs	r3, r1
 80072ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80072ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	695b      	ldr	r3, [r3, #20]
 80072b6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80072ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072be:	6999      	ldr	r1, [r3, #24]
 80072c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072c4:	681a      	ldr	r2, [r3, #0]
 80072c6:	ea40 0301 	orr.w	r3, r0, r1
 80072ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80072cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072d0:	681a      	ldr	r2, [r3, #0]
 80072d2:	4b8f      	ldr	r3, [pc, #572]	; (8007510 <UART_SetConfig+0x2cc>)
 80072d4:	429a      	cmp	r2, r3
 80072d6:	d005      	beq.n	80072e4 <UART_SetConfig+0xa0>
 80072d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072dc:	681a      	ldr	r2, [r3, #0]
 80072de:	4b8d      	ldr	r3, [pc, #564]	; (8007514 <UART_SetConfig+0x2d0>)
 80072e0:	429a      	cmp	r2, r3
 80072e2:	d104      	bne.n	80072ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80072e4:	f7fd fd4c 	bl	8004d80 <HAL_RCC_GetPCLK2Freq>
 80072e8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80072ec:	e003      	b.n	80072f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80072ee:	f7fd fd33 	bl	8004d58 <HAL_RCC_GetPCLK1Freq>
 80072f2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072fa:	69db      	ldr	r3, [r3, #28]
 80072fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007300:	f040 810c 	bne.w	800751c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007304:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007308:	2200      	movs	r2, #0
 800730a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800730e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007312:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007316:	4622      	mov	r2, r4
 8007318:	462b      	mov	r3, r5
 800731a:	1891      	adds	r1, r2, r2
 800731c:	65b9      	str	r1, [r7, #88]	; 0x58
 800731e:	415b      	adcs	r3, r3
 8007320:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007322:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007326:	4621      	mov	r1, r4
 8007328:	eb12 0801 	adds.w	r8, r2, r1
 800732c:	4629      	mov	r1, r5
 800732e:	eb43 0901 	adc.w	r9, r3, r1
 8007332:	f04f 0200 	mov.w	r2, #0
 8007336:	f04f 0300 	mov.w	r3, #0
 800733a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800733e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007342:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007346:	4690      	mov	r8, r2
 8007348:	4699      	mov	r9, r3
 800734a:	4623      	mov	r3, r4
 800734c:	eb18 0303 	adds.w	r3, r8, r3
 8007350:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007354:	462b      	mov	r3, r5
 8007356:	eb49 0303 	adc.w	r3, r9, r3
 800735a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800735e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	2200      	movs	r2, #0
 8007366:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800736a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800736e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007372:	460b      	mov	r3, r1
 8007374:	18db      	adds	r3, r3, r3
 8007376:	653b      	str	r3, [r7, #80]	; 0x50
 8007378:	4613      	mov	r3, r2
 800737a:	eb42 0303 	adc.w	r3, r2, r3
 800737e:	657b      	str	r3, [r7, #84]	; 0x54
 8007380:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007384:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007388:	f7f9 fc6e 	bl	8000c68 <__aeabi_uldivmod>
 800738c:	4602      	mov	r2, r0
 800738e:	460b      	mov	r3, r1
 8007390:	4b61      	ldr	r3, [pc, #388]	; (8007518 <UART_SetConfig+0x2d4>)
 8007392:	fba3 2302 	umull	r2, r3, r3, r2
 8007396:	095b      	lsrs	r3, r3, #5
 8007398:	011c      	lsls	r4, r3, #4
 800739a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800739e:	2200      	movs	r2, #0
 80073a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80073a4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80073a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80073ac:	4642      	mov	r2, r8
 80073ae:	464b      	mov	r3, r9
 80073b0:	1891      	adds	r1, r2, r2
 80073b2:	64b9      	str	r1, [r7, #72]	; 0x48
 80073b4:	415b      	adcs	r3, r3
 80073b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80073b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80073bc:	4641      	mov	r1, r8
 80073be:	eb12 0a01 	adds.w	sl, r2, r1
 80073c2:	4649      	mov	r1, r9
 80073c4:	eb43 0b01 	adc.w	fp, r3, r1
 80073c8:	f04f 0200 	mov.w	r2, #0
 80073cc:	f04f 0300 	mov.w	r3, #0
 80073d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80073d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80073d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80073dc:	4692      	mov	sl, r2
 80073de:	469b      	mov	fp, r3
 80073e0:	4643      	mov	r3, r8
 80073e2:	eb1a 0303 	adds.w	r3, sl, r3
 80073e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80073ea:	464b      	mov	r3, r9
 80073ec:	eb4b 0303 	adc.w	r3, fp, r3
 80073f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80073f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	2200      	movs	r2, #0
 80073fc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007400:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007404:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007408:	460b      	mov	r3, r1
 800740a:	18db      	adds	r3, r3, r3
 800740c:	643b      	str	r3, [r7, #64]	; 0x40
 800740e:	4613      	mov	r3, r2
 8007410:	eb42 0303 	adc.w	r3, r2, r3
 8007414:	647b      	str	r3, [r7, #68]	; 0x44
 8007416:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800741a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800741e:	f7f9 fc23 	bl	8000c68 <__aeabi_uldivmod>
 8007422:	4602      	mov	r2, r0
 8007424:	460b      	mov	r3, r1
 8007426:	4611      	mov	r1, r2
 8007428:	4b3b      	ldr	r3, [pc, #236]	; (8007518 <UART_SetConfig+0x2d4>)
 800742a:	fba3 2301 	umull	r2, r3, r3, r1
 800742e:	095b      	lsrs	r3, r3, #5
 8007430:	2264      	movs	r2, #100	; 0x64
 8007432:	fb02 f303 	mul.w	r3, r2, r3
 8007436:	1acb      	subs	r3, r1, r3
 8007438:	00db      	lsls	r3, r3, #3
 800743a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800743e:	4b36      	ldr	r3, [pc, #216]	; (8007518 <UART_SetConfig+0x2d4>)
 8007440:	fba3 2302 	umull	r2, r3, r3, r2
 8007444:	095b      	lsrs	r3, r3, #5
 8007446:	005b      	lsls	r3, r3, #1
 8007448:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800744c:	441c      	add	r4, r3
 800744e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007452:	2200      	movs	r2, #0
 8007454:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007458:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800745c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007460:	4642      	mov	r2, r8
 8007462:	464b      	mov	r3, r9
 8007464:	1891      	adds	r1, r2, r2
 8007466:	63b9      	str	r1, [r7, #56]	; 0x38
 8007468:	415b      	adcs	r3, r3
 800746a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800746c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007470:	4641      	mov	r1, r8
 8007472:	1851      	adds	r1, r2, r1
 8007474:	6339      	str	r1, [r7, #48]	; 0x30
 8007476:	4649      	mov	r1, r9
 8007478:	414b      	adcs	r3, r1
 800747a:	637b      	str	r3, [r7, #52]	; 0x34
 800747c:	f04f 0200 	mov.w	r2, #0
 8007480:	f04f 0300 	mov.w	r3, #0
 8007484:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007488:	4659      	mov	r1, fp
 800748a:	00cb      	lsls	r3, r1, #3
 800748c:	4651      	mov	r1, sl
 800748e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007492:	4651      	mov	r1, sl
 8007494:	00ca      	lsls	r2, r1, #3
 8007496:	4610      	mov	r0, r2
 8007498:	4619      	mov	r1, r3
 800749a:	4603      	mov	r3, r0
 800749c:	4642      	mov	r2, r8
 800749e:	189b      	adds	r3, r3, r2
 80074a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80074a4:	464b      	mov	r3, r9
 80074a6:	460a      	mov	r2, r1
 80074a8:	eb42 0303 	adc.w	r3, r2, r3
 80074ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80074b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80074bc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80074c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80074c4:	460b      	mov	r3, r1
 80074c6:	18db      	adds	r3, r3, r3
 80074c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80074ca:	4613      	mov	r3, r2
 80074cc:	eb42 0303 	adc.w	r3, r2, r3
 80074d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80074d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80074d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80074da:	f7f9 fbc5 	bl	8000c68 <__aeabi_uldivmod>
 80074de:	4602      	mov	r2, r0
 80074e0:	460b      	mov	r3, r1
 80074e2:	4b0d      	ldr	r3, [pc, #52]	; (8007518 <UART_SetConfig+0x2d4>)
 80074e4:	fba3 1302 	umull	r1, r3, r3, r2
 80074e8:	095b      	lsrs	r3, r3, #5
 80074ea:	2164      	movs	r1, #100	; 0x64
 80074ec:	fb01 f303 	mul.w	r3, r1, r3
 80074f0:	1ad3      	subs	r3, r2, r3
 80074f2:	00db      	lsls	r3, r3, #3
 80074f4:	3332      	adds	r3, #50	; 0x32
 80074f6:	4a08      	ldr	r2, [pc, #32]	; (8007518 <UART_SetConfig+0x2d4>)
 80074f8:	fba2 2303 	umull	r2, r3, r2, r3
 80074fc:	095b      	lsrs	r3, r3, #5
 80074fe:	f003 0207 	and.w	r2, r3, #7
 8007502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	4422      	add	r2, r4
 800750a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800750c:	e105      	b.n	800771a <UART_SetConfig+0x4d6>
 800750e:	bf00      	nop
 8007510:	40011000 	.word	0x40011000
 8007514:	40011400 	.word	0x40011400
 8007518:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800751c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007520:	2200      	movs	r2, #0
 8007522:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007526:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800752a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800752e:	4642      	mov	r2, r8
 8007530:	464b      	mov	r3, r9
 8007532:	1891      	adds	r1, r2, r2
 8007534:	6239      	str	r1, [r7, #32]
 8007536:	415b      	adcs	r3, r3
 8007538:	627b      	str	r3, [r7, #36]	; 0x24
 800753a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800753e:	4641      	mov	r1, r8
 8007540:	1854      	adds	r4, r2, r1
 8007542:	4649      	mov	r1, r9
 8007544:	eb43 0501 	adc.w	r5, r3, r1
 8007548:	f04f 0200 	mov.w	r2, #0
 800754c:	f04f 0300 	mov.w	r3, #0
 8007550:	00eb      	lsls	r3, r5, #3
 8007552:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007556:	00e2      	lsls	r2, r4, #3
 8007558:	4614      	mov	r4, r2
 800755a:	461d      	mov	r5, r3
 800755c:	4643      	mov	r3, r8
 800755e:	18e3      	adds	r3, r4, r3
 8007560:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007564:	464b      	mov	r3, r9
 8007566:	eb45 0303 	adc.w	r3, r5, r3
 800756a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800756e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	2200      	movs	r2, #0
 8007576:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800757a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800757e:	f04f 0200 	mov.w	r2, #0
 8007582:	f04f 0300 	mov.w	r3, #0
 8007586:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800758a:	4629      	mov	r1, r5
 800758c:	008b      	lsls	r3, r1, #2
 800758e:	4621      	mov	r1, r4
 8007590:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007594:	4621      	mov	r1, r4
 8007596:	008a      	lsls	r2, r1, #2
 8007598:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800759c:	f7f9 fb64 	bl	8000c68 <__aeabi_uldivmod>
 80075a0:	4602      	mov	r2, r0
 80075a2:	460b      	mov	r3, r1
 80075a4:	4b60      	ldr	r3, [pc, #384]	; (8007728 <UART_SetConfig+0x4e4>)
 80075a6:	fba3 2302 	umull	r2, r3, r3, r2
 80075aa:	095b      	lsrs	r3, r3, #5
 80075ac:	011c      	lsls	r4, r3, #4
 80075ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075b2:	2200      	movs	r2, #0
 80075b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80075b8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80075bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80075c0:	4642      	mov	r2, r8
 80075c2:	464b      	mov	r3, r9
 80075c4:	1891      	adds	r1, r2, r2
 80075c6:	61b9      	str	r1, [r7, #24]
 80075c8:	415b      	adcs	r3, r3
 80075ca:	61fb      	str	r3, [r7, #28]
 80075cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80075d0:	4641      	mov	r1, r8
 80075d2:	1851      	adds	r1, r2, r1
 80075d4:	6139      	str	r1, [r7, #16]
 80075d6:	4649      	mov	r1, r9
 80075d8:	414b      	adcs	r3, r1
 80075da:	617b      	str	r3, [r7, #20]
 80075dc:	f04f 0200 	mov.w	r2, #0
 80075e0:	f04f 0300 	mov.w	r3, #0
 80075e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80075e8:	4659      	mov	r1, fp
 80075ea:	00cb      	lsls	r3, r1, #3
 80075ec:	4651      	mov	r1, sl
 80075ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80075f2:	4651      	mov	r1, sl
 80075f4:	00ca      	lsls	r2, r1, #3
 80075f6:	4610      	mov	r0, r2
 80075f8:	4619      	mov	r1, r3
 80075fa:	4603      	mov	r3, r0
 80075fc:	4642      	mov	r2, r8
 80075fe:	189b      	adds	r3, r3, r2
 8007600:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007604:	464b      	mov	r3, r9
 8007606:	460a      	mov	r2, r1
 8007608:	eb42 0303 	adc.w	r3, r2, r3
 800760c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	2200      	movs	r2, #0
 8007618:	67bb      	str	r3, [r7, #120]	; 0x78
 800761a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800761c:	f04f 0200 	mov.w	r2, #0
 8007620:	f04f 0300 	mov.w	r3, #0
 8007624:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007628:	4649      	mov	r1, r9
 800762a:	008b      	lsls	r3, r1, #2
 800762c:	4641      	mov	r1, r8
 800762e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007632:	4641      	mov	r1, r8
 8007634:	008a      	lsls	r2, r1, #2
 8007636:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800763a:	f7f9 fb15 	bl	8000c68 <__aeabi_uldivmod>
 800763e:	4602      	mov	r2, r0
 8007640:	460b      	mov	r3, r1
 8007642:	4b39      	ldr	r3, [pc, #228]	; (8007728 <UART_SetConfig+0x4e4>)
 8007644:	fba3 1302 	umull	r1, r3, r3, r2
 8007648:	095b      	lsrs	r3, r3, #5
 800764a:	2164      	movs	r1, #100	; 0x64
 800764c:	fb01 f303 	mul.w	r3, r1, r3
 8007650:	1ad3      	subs	r3, r2, r3
 8007652:	011b      	lsls	r3, r3, #4
 8007654:	3332      	adds	r3, #50	; 0x32
 8007656:	4a34      	ldr	r2, [pc, #208]	; (8007728 <UART_SetConfig+0x4e4>)
 8007658:	fba2 2303 	umull	r2, r3, r2, r3
 800765c:	095b      	lsrs	r3, r3, #5
 800765e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007662:	441c      	add	r4, r3
 8007664:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007668:	2200      	movs	r2, #0
 800766a:	673b      	str	r3, [r7, #112]	; 0x70
 800766c:	677a      	str	r2, [r7, #116]	; 0x74
 800766e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007672:	4642      	mov	r2, r8
 8007674:	464b      	mov	r3, r9
 8007676:	1891      	adds	r1, r2, r2
 8007678:	60b9      	str	r1, [r7, #8]
 800767a:	415b      	adcs	r3, r3
 800767c:	60fb      	str	r3, [r7, #12]
 800767e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007682:	4641      	mov	r1, r8
 8007684:	1851      	adds	r1, r2, r1
 8007686:	6039      	str	r1, [r7, #0]
 8007688:	4649      	mov	r1, r9
 800768a:	414b      	adcs	r3, r1
 800768c:	607b      	str	r3, [r7, #4]
 800768e:	f04f 0200 	mov.w	r2, #0
 8007692:	f04f 0300 	mov.w	r3, #0
 8007696:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800769a:	4659      	mov	r1, fp
 800769c:	00cb      	lsls	r3, r1, #3
 800769e:	4651      	mov	r1, sl
 80076a0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80076a4:	4651      	mov	r1, sl
 80076a6:	00ca      	lsls	r2, r1, #3
 80076a8:	4610      	mov	r0, r2
 80076aa:	4619      	mov	r1, r3
 80076ac:	4603      	mov	r3, r0
 80076ae:	4642      	mov	r2, r8
 80076b0:	189b      	adds	r3, r3, r2
 80076b2:	66bb      	str	r3, [r7, #104]	; 0x68
 80076b4:	464b      	mov	r3, r9
 80076b6:	460a      	mov	r2, r1
 80076b8:	eb42 0303 	adc.w	r3, r2, r3
 80076bc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80076be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076c2:	685b      	ldr	r3, [r3, #4]
 80076c4:	2200      	movs	r2, #0
 80076c6:	663b      	str	r3, [r7, #96]	; 0x60
 80076c8:	667a      	str	r2, [r7, #100]	; 0x64
 80076ca:	f04f 0200 	mov.w	r2, #0
 80076ce:	f04f 0300 	mov.w	r3, #0
 80076d2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80076d6:	4649      	mov	r1, r9
 80076d8:	008b      	lsls	r3, r1, #2
 80076da:	4641      	mov	r1, r8
 80076dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80076e0:	4641      	mov	r1, r8
 80076e2:	008a      	lsls	r2, r1, #2
 80076e4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80076e8:	f7f9 fabe 	bl	8000c68 <__aeabi_uldivmod>
 80076ec:	4602      	mov	r2, r0
 80076ee:	460b      	mov	r3, r1
 80076f0:	4b0d      	ldr	r3, [pc, #52]	; (8007728 <UART_SetConfig+0x4e4>)
 80076f2:	fba3 1302 	umull	r1, r3, r3, r2
 80076f6:	095b      	lsrs	r3, r3, #5
 80076f8:	2164      	movs	r1, #100	; 0x64
 80076fa:	fb01 f303 	mul.w	r3, r1, r3
 80076fe:	1ad3      	subs	r3, r2, r3
 8007700:	011b      	lsls	r3, r3, #4
 8007702:	3332      	adds	r3, #50	; 0x32
 8007704:	4a08      	ldr	r2, [pc, #32]	; (8007728 <UART_SetConfig+0x4e4>)
 8007706:	fba2 2303 	umull	r2, r3, r2, r3
 800770a:	095b      	lsrs	r3, r3, #5
 800770c:	f003 020f 	and.w	r2, r3, #15
 8007710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4422      	add	r2, r4
 8007718:	609a      	str	r2, [r3, #8]
}
 800771a:	bf00      	nop
 800771c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007720:	46bd      	mov	sp, r7
 8007722:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007726:	bf00      	nop
 8007728:	51eb851f 	.word	0x51eb851f

0800772c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007730:	4904      	ldr	r1, [pc, #16]	; (8007744 <MX_FATFS_Init+0x18>)
 8007732:	4805      	ldr	r0, [pc, #20]	; (8007748 <MX_FATFS_Init+0x1c>)
 8007734:	f002 fec0 	bl	800a4b8 <FATFS_LinkDriver>
 8007738:	4603      	mov	r3, r0
 800773a:	461a      	mov	r2, r3
 800773c:	4b03      	ldr	r3, [pc, #12]	; (800774c <MX_FATFS_Init+0x20>)
 800773e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007740:	bf00      	nop
 8007742:	bd80      	pop	{r7, pc}
 8007744:	20013734 	.word	0x20013734
 8007748:	2000000c 	.word	0x2000000c
 800774c:	20013730 	.word	0x20013730

08007750 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007750:	b480      	push	{r7}
 8007752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007754:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007756:	4618      	mov	r0, r3
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr

08007760 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b082      	sub	sp, #8
 8007764:	af00      	add	r7, sp, #0
 8007766:	4603      	mov	r3, r0
 8007768:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 800776a:	79fb      	ldrb	r3, [r7, #7]
 800776c:	4618      	mov	r0, r3
 800776e:	f000 f9d9 	bl	8007b24 <USER_SPI_initialize>
 8007772:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8007774:	4618      	mov	r0, r3
 8007776:	3708      	adds	r7, #8
 8007778:	46bd      	mov	sp, r7
 800777a:	bd80      	pop	{r7, pc}

0800777c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b082      	sub	sp, #8
 8007780:	af00      	add	r7, sp, #0
 8007782:	4603      	mov	r3, r0
 8007784:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8007786:	79fb      	ldrb	r3, [r7, #7]
 8007788:	4618      	mov	r0, r3
 800778a:	f000 fab7 	bl	8007cfc <USER_SPI_status>
 800778e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8007790:	4618      	mov	r0, r3
 8007792:	3708      	adds	r7, #8
 8007794:	46bd      	mov	sp, r7
 8007796:	bd80      	pop	{r7, pc}

08007798 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b084      	sub	sp, #16
 800779c:	af00      	add	r7, sp, #0
 800779e:	60b9      	str	r1, [r7, #8]
 80077a0:	607a      	str	r2, [r7, #4]
 80077a2:	603b      	str	r3, [r7, #0]
 80077a4:	4603      	mov	r3, r0
 80077a6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 80077a8:	7bf8      	ldrb	r0, [r7, #15]
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	687a      	ldr	r2, [r7, #4]
 80077ae:	68b9      	ldr	r1, [r7, #8]
 80077b0:	f000 faba 	bl	8007d28 <USER_SPI_read>
 80077b4:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3710      	adds	r7, #16
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}

080077be <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80077be:	b580      	push	{r7, lr}
 80077c0:	b084      	sub	sp, #16
 80077c2:	af00      	add	r7, sp, #0
 80077c4:	60b9      	str	r1, [r7, #8]
 80077c6:	607a      	str	r2, [r7, #4]
 80077c8:	603b      	str	r3, [r7, #0]
 80077ca:	4603      	mov	r3, r0
 80077cc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 80077ce:	7bf8      	ldrb	r0, [r7, #15]
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	687a      	ldr	r2, [r7, #4]
 80077d4:	68b9      	ldr	r1, [r7, #8]
 80077d6:	f000 fb0d 	bl	8007df4 <USER_SPI_write>
 80077da:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 80077dc:	4618      	mov	r0, r3
 80077de:	3710      	adds	r7, #16
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}

080077e4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b082      	sub	sp, #8
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	4603      	mov	r3, r0
 80077ec:	603a      	str	r2, [r7, #0]
 80077ee:	71fb      	strb	r3, [r7, #7]
 80077f0:	460b      	mov	r3, r1
 80077f2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 80077f4:	79b9      	ldrb	r1, [r7, #6]
 80077f6:	79fb      	ldrb	r3, [r7, #7]
 80077f8:	683a      	ldr	r2, [r7, #0]
 80077fa:	4618      	mov	r0, r3
 80077fc:	f000 fb76 	bl	8007eec <USER_SPI_ioctl>
 8007800:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8007802:	4618      	mov	r0, r3
 8007804:	3708      	adds	r7, #8
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}
	...

0800780c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800780c:	b580      	push	{r7, lr}
 800780e:	b082      	sub	sp, #8
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8007814:	f7fb ff36 	bl	8003684 <HAL_GetTick>
 8007818:	4603      	mov	r3, r0
 800781a:	4a04      	ldr	r2, [pc, #16]	; (800782c <SPI_Timer_On+0x20>)
 800781c:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800781e:	4a04      	ldr	r2, [pc, #16]	; (8007830 <SPI_Timer_On+0x24>)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6013      	str	r3, [r2, #0]
}
 8007824:	bf00      	nop
 8007826:	3708      	adds	r7, #8
 8007828:	46bd      	mov	sp, r7
 800782a:	bd80      	pop	{r7, pc}
 800782c:	2001373c 	.word	0x2001373c
 8007830:	20013740 	.word	0x20013740

08007834 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8007834:	b580      	push	{r7, lr}
 8007836:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8007838:	f7fb ff24 	bl	8003684 <HAL_GetTick>
 800783c:	4602      	mov	r2, r0
 800783e:	4b06      	ldr	r3, [pc, #24]	; (8007858 <SPI_Timer_Status+0x24>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	1ad2      	subs	r2, r2, r3
 8007844:	4b05      	ldr	r3, [pc, #20]	; (800785c <SPI_Timer_Status+0x28>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	429a      	cmp	r2, r3
 800784a:	bf34      	ite	cc
 800784c:	2301      	movcc	r3, #1
 800784e:	2300      	movcs	r3, #0
 8007850:	b2db      	uxtb	r3, r3
}
 8007852:	4618      	mov	r0, r3
 8007854:	bd80      	pop	{r7, pc}
 8007856:	bf00      	nop
 8007858:	2001373c 	.word	0x2001373c
 800785c:	20013740 	.word	0x20013740

08007860 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b086      	sub	sp, #24
 8007864:	af02      	add	r7, sp, #8
 8007866:	4603      	mov	r3, r0
 8007868:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800786a:	f107 020f 	add.w	r2, r7, #15
 800786e:	1df9      	adds	r1, r7, #7
 8007870:	2332      	movs	r3, #50	; 0x32
 8007872:	9300      	str	r3, [sp, #0]
 8007874:	2301      	movs	r3, #1
 8007876:	4804      	ldr	r0, [pc, #16]	; (8007888 <xchg_spi+0x28>)
 8007878:	f7fd fb1f 	bl	8004eba <HAL_SPI_TransmitReceive>
    return rxDat;
 800787c:	7bfb      	ldrb	r3, [r7, #15]
}
 800787e:	4618      	mov	r0, r3
 8007880:	3710      	adds	r7, #16
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}
 8007886:	bf00      	nop
 8007888:	200008a0 	.word	0x200008a0

0800788c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800788c:	b590      	push	{r4, r7, lr}
 800788e:	b085      	sub	sp, #20
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
 8007894:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8007896:	2300      	movs	r3, #0
 8007898:	60fb      	str	r3, [r7, #12]
 800789a:	e00a      	b.n	80078b2 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800789c:	687a      	ldr	r2, [r7, #4]
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	18d4      	adds	r4, r2, r3
 80078a2:	20ff      	movs	r0, #255	; 0xff
 80078a4:	f7ff ffdc 	bl	8007860 <xchg_spi>
 80078a8:	4603      	mov	r3, r0
 80078aa:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	3301      	adds	r3, #1
 80078b0:	60fb      	str	r3, [r7, #12]
 80078b2:	68fa      	ldr	r2, [r7, #12]
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	429a      	cmp	r2, r3
 80078b8:	d3f0      	bcc.n	800789c <rcvr_spi_multi+0x10>
	}
}
 80078ba:	bf00      	nop
 80078bc:	bf00      	nop
 80078be:	3714      	adds	r7, #20
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd90      	pop	{r4, r7, pc}

080078c4 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b084      	sub	sp, #16
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 80078ce:	2300      	movs	r3, #0
 80078d0:	60fb      	str	r3, [r7, #12]
 80078d2:	e009      	b.n	80078e8 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 80078d4:	687a      	ldr	r2, [r7, #4]
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	4413      	add	r3, r2
 80078da:	781b      	ldrb	r3, [r3, #0]
 80078dc:	4618      	mov	r0, r3
 80078de:	f7ff ffbf 	bl	8007860 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	3301      	adds	r3, #1
 80078e6:	60fb      	str	r3, [r7, #12]
 80078e8:	68fa      	ldr	r2, [r7, #12]
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	429a      	cmp	r2, r3
 80078ee:	d3f1      	bcc.n	80078d4 <xmit_spi_multi+0x10>
	}
}
 80078f0:	bf00      	nop
 80078f2:	bf00      	nop
 80078f4:	3710      	adds	r7, #16
 80078f6:	46bd      	mov	sp, r7
 80078f8:	bd80      	pop	{r7, pc}

080078fa <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 80078fa:	b580      	push	{r7, lr}
 80078fc:	b086      	sub	sp, #24
 80078fe:	af00      	add	r7, sp, #0
 8007900:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8007902:	f7fb febf 	bl	8003684 <HAL_GetTick>
 8007906:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800790c:	20ff      	movs	r0, #255	; 0xff
 800790e:	f7ff ffa7 	bl	8007860 <xchg_spi>
 8007912:	4603      	mov	r3, r0
 8007914:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8007916:	7bfb      	ldrb	r3, [r7, #15]
 8007918:	2bff      	cmp	r3, #255	; 0xff
 800791a:	d007      	beq.n	800792c <wait_ready+0x32>
 800791c:	f7fb feb2 	bl	8003684 <HAL_GetTick>
 8007920:	4602      	mov	r2, r0
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	1ad3      	subs	r3, r2, r3
 8007926:	693a      	ldr	r2, [r7, #16]
 8007928:	429a      	cmp	r2, r3
 800792a:	d8ef      	bhi.n	800790c <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800792c:	7bfb      	ldrb	r3, [r7, #15]
 800792e:	2bff      	cmp	r3, #255	; 0xff
 8007930:	bf0c      	ite	eq
 8007932:	2301      	moveq	r3, #1
 8007934:	2300      	movne	r3, #0
 8007936:	b2db      	uxtb	r3, r3
}
 8007938:	4618      	mov	r0, r3
 800793a:	3718      	adds	r7, #24
 800793c:	46bd      	mov	sp, r7
 800793e:	bd80      	pop	{r7, pc}

08007940 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8007944:	2201      	movs	r2, #1
 8007946:	2102      	movs	r1, #2
 8007948:	4803      	ldr	r0, [pc, #12]	; (8007958 <despiselect+0x18>)
 800794a:	f7fc fd7b 	bl	8004444 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800794e:	20ff      	movs	r0, #255	; 0xff
 8007950:	f7ff ff86 	bl	8007860 <xchg_spi>

}
 8007954:	bf00      	nop
 8007956:	bd80      	pop	{r7, pc}
 8007958:	40020000 	.word	0x40020000

0800795c <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800795c:	b580      	push	{r7, lr}
 800795e:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8007960:	2200      	movs	r2, #0
 8007962:	2102      	movs	r1, #2
 8007964:	4809      	ldr	r0, [pc, #36]	; (800798c <spiselect+0x30>)
 8007966:	f7fc fd6d 	bl	8004444 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800796a:	20ff      	movs	r0, #255	; 0xff
 800796c:	f7ff ff78 	bl	8007860 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8007970:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007974:	f7ff ffc1 	bl	80078fa <wait_ready>
 8007978:	4603      	mov	r3, r0
 800797a:	2b00      	cmp	r3, #0
 800797c:	d001      	beq.n	8007982 <spiselect+0x26>
 800797e:	2301      	movs	r3, #1
 8007980:	e002      	b.n	8007988 <spiselect+0x2c>

	despiselect();
 8007982:	f7ff ffdd 	bl	8007940 <despiselect>
	return 0;	/* Timeout */
 8007986:	2300      	movs	r3, #0
}
 8007988:	4618      	mov	r0, r3
 800798a:	bd80      	pop	{r7, pc}
 800798c:	40020000 	.word	0x40020000

08007990 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
 8007998:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800799a:	20c8      	movs	r0, #200	; 0xc8
 800799c:	f7ff ff36 	bl	800780c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80079a0:	20ff      	movs	r0, #255	; 0xff
 80079a2:	f7ff ff5d 	bl	8007860 <xchg_spi>
 80079a6:	4603      	mov	r3, r0
 80079a8:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80079aa:	7bfb      	ldrb	r3, [r7, #15]
 80079ac:	2bff      	cmp	r3, #255	; 0xff
 80079ae:	d104      	bne.n	80079ba <rcvr_datablock+0x2a>
 80079b0:	f7ff ff40 	bl	8007834 <SPI_Timer_Status>
 80079b4:	4603      	mov	r3, r0
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d1f2      	bne.n	80079a0 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80079ba:	7bfb      	ldrb	r3, [r7, #15]
 80079bc:	2bfe      	cmp	r3, #254	; 0xfe
 80079be:	d001      	beq.n	80079c4 <rcvr_datablock+0x34>
 80079c0:	2300      	movs	r3, #0
 80079c2:	e00a      	b.n	80079da <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80079c4:	6839      	ldr	r1, [r7, #0]
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	f7ff ff60 	bl	800788c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80079cc:	20ff      	movs	r0, #255	; 0xff
 80079ce:	f7ff ff47 	bl	8007860 <xchg_spi>
 80079d2:	20ff      	movs	r0, #255	; 0xff
 80079d4:	f7ff ff44 	bl	8007860 <xchg_spi>

	return 1;						/* Function succeeded */
 80079d8:	2301      	movs	r3, #1
}
 80079da:	4618      	mov	r0, r3
 80079dc:	3710      	adds	r7, #16
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}

080079e2 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 80079e2:	b580      	push	{r7, lr}
 80079e4:	b084      	sub	sp, #16
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	6078      	str	r0, [r7, #4]
 80079ea:	460b      	mov	r3, r1
 80079ec:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 80079ee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80079f2:	f7ff ff82 	bl	80078fa <wait_ready>
 80079f6:	4603      	mov	r3, r0
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d101      	bne.n	8007a00 <xmit_datablock+0x1e>
 80079fc:	2300      	movs	r3, #0
 80079fe:	e01e      	b.n	8007a3e <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8007a00:	78fb      	ldrb	r3, [r7, #3]
 8007a02:	4618      	mov	r0, r3
 8007a04:	f7ff ff2c 	bl	8007860 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8007a08:	78fb      	ldrb	r3, [r7, #3]
 8007a0a:	2bfd      	cmp	r3, #253	; 0xfd
 8007a0c:	d016      	beq.n	8007a3c <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8007a0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f7ff ff56 	bl	80078c4 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8007a18:	20ff      	movs	r0, #255	; 0xff
 8007a1a:	f7ff ff21 	bl	8007860 <xchg_spi>
 8007a1e:	20ff      	movs	r0, #255	; 0xff
 8007a20:	f7ff ff1e 	bl	8007860 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8007a24:	20ff      	movs	r0, #255	; 0xff
 8007a26:	f7ff ff1b 	bl	8007860 <xchg_spi>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8007a2e:	7bfb      	ldrb	r3, [r7, #15]
 8007a30:	f003 031f 	and.w	r3, r3, #31
 8007a34:	2b05      	cmp	r3, #5
 8007a36:	d001      	beq.n	8007a3c <xmit_datablock+0x5a>
 8007a38:	2300      	movs	r3, #0
 8007a3a:	e000      	b.n	8007a3e <xmit_datablock+0x5c>
	}
	return 1;
 8007a3c:	2301      	movs	r3, #1
}
 8007a3e:	4618      	mov	r0, r3
 8007a40:	3710      	adds	r7, #16
 8007a42:	46bd      	mov	sp, r7
 8007a44:	bd80      	pop	{r7, pc}

08007a46 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8007a46:	b580      	push	{r7, lr}
 8007a48:	b084      	sub	sp, #16
 8007a4a:	af00      	add	r7, sp, #0
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	6039      	str	r1, [r7, #0]
 8007a50:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8007a52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	da0e      	bge.n	8007a78 <send_cmd+0x32>
		cmd &= 0x7F;
 8007a5a:	79fb      	ldrb	r3, [r7, #7]
 8007a5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a60:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8007a62:	2100      	movs	r1, #0
 8007a64:	2037      	movs	r0, #55	; 0x37
 8007a66:	f7ff ffee 	bl	8007a46 <send_cmd>
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8007a6e:	7bbb      	ldrb	r3, [r7, #14]
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	d901      	bls.n	8007a78 <send_cmd+0x32>
 8007a74:	7bbb      	ldrb	r3, [r7, #14]
 8007a76:	e051      	b.n	8007b1c <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8007a78:	79fb      	ldrb	r3, [r7, #7]
 8007a7a:	2b0c      	cmp	r3, #12
 8007a7c:	d008      	beq.n	8007a90 <send_cmd+0x4a>
		despiselect();
 8007a7e:	f7ff ff5f 	bl	8007940 <despiselect>
		if (!spiselect()) return 0xFF;
 8007a82:	f7ff ff6b 	bl	800795c <spiselect>
 8007a86:	4603      	mov	r3, r0
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d101      	bne.n	8007a90 <send_cmd+0x4a>
 8007a8c:	23ff      	movs	r3, #255	; 0xff
 8007a8e:	e045      	b.n	8007b1c <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8007a90:	79fb      	ldrb	r3, [r7, #7]
 8007a92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a96:	b2db      	uxtb	r3, r3
 8007a98:	4618      	mov	r0, r3
 8007a9a:	f7ff fee1 	bl	8007860 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	0e1b      	lsrs	r3, r3, #24
 8007aa2:	b2db      	uxtb	r3, r3
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f7ff fedb 	bl	8007860 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	0c1b      	lsrs	r3, r3, #16
 8007aae:	b2db      	uxtb	r3, r3
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	f7ff fed5 	bl	8007860 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	0a1b      	lsrs	r3, r3, #8
 8007aba:	b2db      	uxtb	r3, r3
 8007abc:	4618      	mov	r0, r3
 8007abe:	f7ff fecf 	bl	8007860 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	b2db      	uxtb	r3, r3
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f7ff feca 	bl	8007860 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8007acc:	2301      	movs	r3, #1
 8007ace:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8007ad0:	79fb      	ldrb	r3, [r7, #7]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d101      	bne.n	8007ada <send_cmd+0x94>
 8007ad6:	2395      	movs	r3, #149	; 0x95
 8007ad8:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8007ada:	79fb      	ldrb	r3, [r7, #7]
 8007adc:	2b08      	cmp	r3, #8
 8007ade:	d101      	bne.n	8007ae4 <send_cmd+0x9e>
 8007ae0:	2387      	movs	r3, #135	; 0x87
 8007ae2:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8007ae4:	7bfb      	ldrb	r3, [r7, #15]
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	f7ff feba 	bl	8007860 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8007aec:	79fb      	ldrb	r3, [r7, #7]
 8007aee:	2b0c      	cmp	r3, #12
 8007af0:	d102      	bne.n	8007af8 <send_cmd+0xb2>
 8007af2:	20ff      	movs	r0, #255	; 0xff
 8007af4:	f7ff feb4 	bl	8007860 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8007af8:	230a      	movs	r3, #10
 8007afa:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8007afc:	20ff      	movs	r0, #255	; 0xff
 8007afe:	f7ff feaf 	bl	8007860 <xchg_spi>
 8007b02:	4603      	mov	r3, r0
 8007b04:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8007b06:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	da05      	bge.n	8007b1a <send_cmd+0xd4>
 8007b0e:	7bfb      	ldrb	r3, [r7, #15]
 8007b10:	3b01      	subs	r3, #1
 8007b12:	73fb      	strb	r3, [r7, #15]
 8007b14:	7bfb      	ldrb	r3, [r7, #15]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d1f0      	bne.n	8007afc <send_cmd+0xb6>

	return res;							/* Return received response */
 8007b1a:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3710      	adds	r7, #16
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}

08007b24 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007b24:	b590      	push	{r4, r7, lr}
 8007b26:	b085      	sub	sp, #20
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8007b2e:	79fb      	ldrb	r3, [r7, #7]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d001      	beq.n	8007b38 <USER_SPI_initialize+0x14>
 8007b34:	2301      	movs	r3, #1
 8007b36:	e0d6      	b.n	8007ce6 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8007b38:	4b6d      	ldr	r3, [pc, #436]	; (8007cf0 <USER_SPI_initialize+0x1cc>)
 8007b3a:	781b      	ldrb	r3, [r3, #0]
 8007b3c:	b2db      	uxtb	r3, r3
 8007b3e:	f003 0302 	and.w	r3, r3, #2
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d003      	beq.n	8007b4e <USER_SPI_initialize+0x2a>
 8007b46:	4b6a      	ldr	r3, [pc, #424]	; (8007cf0 <USER_SPI_initialize+0x1cc>)
 8007b48:	781b      	ldrb	r3, [r3, #0]
 8007b4a:	b2db      	uxtb	r3, r3
 8007b4c:	e0cb      	b.n	8007ce6 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8007b4e:	4b69      	ldr	r3, [pc, #420]	; (8007cf4 <USER_SPI_initialize+0x1d0>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8007b58:	4b66      	ldr	r3, [pc, #408]	; (8007cf4 <USER_SPI_initialize+0x1d0>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8007b60:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8007b62:	230a      	movs	r3, #10
 8007b64:	73fb      	strb	r3, [r7, #15]
 8007b66:	e005      	b.n	8007b74 <USER_SPI_initialize+0x50>
 8007b68:	20ff      	movs	r0, #255	; 0xff
 8007b6a:	f7ff fe79 	bl	8007860 <xchg_spi>
 8007b6e:	7bfb      	ldrb	r3, [r7, #15]
 8007b70:	3b01      	subs	r3, #1
 8007b72:	73fb      	strb	r3, [r7, #15]
 8007b74:	7bfb      	ldrb	r3, [r7, #15]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d1f6      	bne.n	8007b68 <USER_SPI_initialize+0x44>

	ty = 0;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8007b7e:	2100      	movs	r1, #0
 8007b80:	2000      	movs	r0, #0
 8007b82:	f7ff ff60 	bl	8007a46 <send_cmd>
 8007b86:	4603      	mov	r3, r0
 8007b88:	2b01      	cmp	r3, #1
 8007b8a:	f040 808b 	bne.w	8007ca4 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8007b8e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007b92:	f7ff fe3b 	bl	800780c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8007b96:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007b9a:	2008      	movs	r0, #8
 8007b9c:	f7ff ff53 	bl	8007a46 <send_cmd>
 8007ba0:	4603      	mov	r3, r0
 8007ba2:	2b01      	cmp	r3, #1
 8007ba4:	d151      	bne.n	8007c4a <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	73fb      	strb	r3, [r7, #15]
 8007baa:	e00d      	b.n	8007bc8 <USER_SPI_initialize+0xa4>
 8007bac:	7bfc      	ldrb	r4, [r7, #15]
 8007bae:	20ff      	movs	r0, #255	; 0xff
 8007bb0:	f7ff fe56 	bl	8007860 <xchg_spi>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	461a      	mov	r2, r3
 8007bb8:	f104 0310 	add.w	r3, r4, #16
 8007bbc:	443b      	add	r3, r7
 8007bbe:	f803 2c08 	strb.w	r2, [r3, #-8]
 8007bc2:	7bfb      	ldrb	r3, [r7, #15]
 8007bc4:	3301      	adds	r3, #1
 8007bc6:	73fb      	strb	r3, [r7, #15]
 8007bc8:	7bfb      	ldrb	r3, [r7, #15]
 8007bca:	2b03      	cmp	r3, #3
 8007bcc:	d9ee      	bls.n	8007bac <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8007bce:	7abb      	ldrb	r3, [r7, #10]
 8007bd0:	2b01      	cmp	r3, #1
 8007bd2:	d167      	bne.n	8007ca4 <USER_SPI_initialize+0x180>
 8007bd4:	7afb      	ldrb	r3, [r7, #11]
 8007bd6:	2baa      	cmp	r3, #170	; 0xaa
 8007bd8:	d164      	bne.n	8007ca4 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8007bda:	bf00      	nop
 8007bdc:	f7ff fe2a 	bl	8007834 <SPI_Timer_Status>
 8007be0:	4603      	mov	r3, r0
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d007      	beq.n	8007bf6 <USER_SPI_initialize+0xd2>
 8007be6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8007bea:	20a9      	movs	r0, #169	; 0xa9
 8007bec:	f7ff ff2b 	bl	8007a46 <send_cmd>
 8007bf0:	4603      	mov	r3, r0
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d1f2      	bne.n	8007bdc <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8007bf6:	f7ff fe1d 	bl	8007834 <SPI_Timer_Status>
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d051      	beq.n	8007ca4 <USER_SPI_initialize+0x180>
 8007c00:	2100      	movs	r1, #0
 8007c02:	203a      	movs	r0, #58	; 0x3a
 8007c04:	f7ff ff1f 	bl	8007a46 <send_cmd>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d14a      	bne.n	8007ca4 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8007c0e:	2300      	movs	r3, #0
 8007c10:	73fb      	strb	r3, [r7, #15]
 8007c12:	e00d      	b.n	8007c30 <USER_SPI_initialize+0x10c>
 8007c14:	7bfc      	ldrb	r4, [r7, #15]
 8007c16:	20ff      	movs	r0, #255	; 0xff
 8007c18:	f7ff fe22 	bl	8007860 <xchg_spi>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	461a      	mov	r2, r3
 8007c20:	f104 0310 	add.w	r3, r4, #16
 8007c24:	443b      	add	r3, r7
 8007c26:	f803 2c08 	strb.w	r2, [r3, #-8]
 8007c2a:	7bfb      	ldrb	r3, [r7, #15]
 8007c2c:	3301      	adds	r3, #1
 8007c2e:	73fb      	strb	r3, [r7, #15]
 8007c30:	7bfb      	ldrb	r3, [r7, #15]
 8007c32:	2b03      	cmp	r3, #3
 8007c34:	d9ee      	bls.n	8007c14 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8007c36:	7a3b      	ldrb	r3, [r7, #8]
 8007c38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d001      	beq.n	8007c44 <USER_SPI_initialize+0x120>
 8007c40:	230c      	movs	r3, #12
 8007c42:	e000      	b.n	8007c46 <USER_SPI_initialize+0x122>
 8007c44:	2304      	movs	r3, #4
 8007c46:	737b      	strb	r3, [r7, #13]
 8007c48:	e02c      	b.n	8007ca4 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8007c4a:	2100      	movs	r1, #0
 8007c4c:	20a9      	movs	r0, #169	; 0xa9
 8007c4e:	f7ff fefa 	bl	8007a46 <send_cmd>
 8007c52:	4603      	mov	r3, r0
 8007c54:	2b01      	cmp	r3, #1
 8007c56:	d804      	bhi.n	8007c62 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8007c58:	2302      	movs	r3, #2
 8007c5a:	737b      	strb	r3, [r7, #13]
 8007c5c:	23a9      	movs	r3, #169	; 0xa9
 8007c5e:	73bb      	strb	r3, [r7, #14]
 8007c60:	e003      	b.n	8007c6a <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8007c62:	2301      	movs	r3, #1
 8007c64:	737b      	strb	r3, [r7, #13]
 8007c66:	2301      	movs	r3, #1
 8007c68:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8007c6a:	bf00      	nop
 8007c6c:	f7ff fde2 	bl	8007834 <SPI_Timer_Status>
 8007c70:	4603      	mov	r3, r0
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d007      	beq.n	8007c86 <USER_SPI_initialize+0x162>
 8007c76:	7bbb      	ldrb	r3, [r7, #14]
 8007c78:	2100      	movs	r1, #0
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	f7ff fee3 	bl	8007a46 <send_cmd>
 8007c80:	4603      	mov	r3, r0
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d1f2      	bne.n	8007c6c <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8007c86:	f7ff fdd5 	bl	8007834 <SPI_Timer_Status>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d007      	beq.n	8007ca0 <USER_SPI_initialize+0x17c>
 8007c90:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007c94:	2010      	movs	r0, #16
 8007c96:	f7ff fed6 	bl	8007a46 <send_cmd>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d001      	beq.n	8007ca4 <USER_SPI_initialize+0x180>
				ty = 0;
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8007ca4:	4a14      	ldr	r2, [pc, #80]	; (8007cf8 <USER_SPI_initialize+0x1d4>)
 8007ca6:	7b7b      	ldrb	r3, [r7, #13]
 8007ca8:	7013      	strb	r3, [r2, #0]
	despiselect();
 8007caa:	f7ff fe49 	bl	8007940 <despiselect>

	if (ty) {			/* OK */
 8007cae:	7b7b      	ldrb	r3, [r7, #13]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d012      	beq.n	8007cda <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8007cb4:	4b0f      	ldr	r3, [pc, #60]	; (8007cf4 <USER_SPI_initialize+0x1d0>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8007cbe:	4b0d      	ldr	r3, [pc, #52]	; (8007cf4 <USER_SPI_initialize+0x1d0>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f042 0210 	orr.w	r2, r2, #16
 8007cc6:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8007cc8:	4b09      	ldr	r3, [pc, #36]	; (8007cf0 <USER_SPI_initialize+0x1cc>)
 8007cca:	781b      	ldrb	r3, [r3, #0]
 8007ccc:	b2db      	uxtb	r3, r3
 8007cce:	f023 0301 	bic.w	r3, r3, #1
 8007cd2:	b2da      	uxtb	r2, r3
 8007cd4:	4b06      	ldr	r3, [pc, #24]	; (8007cf0 <USER_SPI_initialize+0x1cc>)
 8007cd6:	701a      	strb	r2, [r3, #0]
 8007cd8:	e002      	b.n	8007ce0 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8007cda:	4b05      	ldr	r3, [pc, #20]	; (8007cf0 <USER_SPI_initialize+0x1cc>)
 8007cdc:	2201      	movs	r2, #1
 8007cde:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8007ce0:	4b03      	ldr	r3, [pc, #12]	; (8007cf0 <USER_SPI_initialize+0x1cc>)
 8007ce2:	781b      	ldrb	r3, [r3, #0]
 8007ce4:	b2db      	uxtb	r3, r3
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3714      	adds	r7, #20
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd90      	pop	{r4, r7, pc}
 8007cee:	bf00      	nop
 8007cf0:	20000020 	.word	0x20000020
 8007cf4:	200008a0 	.word	0x200008a0
 8007cf8:	20013738 	.word	0x20013738

08007cfc <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b083      	sub	sp, #12
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	4603      	mov	r3, r0
 8007d04:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8007d06:	79fb      	ldrb	r3, [r7, #7]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d001      	beq.n	8007d10 <USER_SPI_status+0x14>
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	e002      	b.n	8007d16 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8007d10:	4b04      	ldr	r3, [pc, #16]	; (8007d24 <USER_SPI_status+0x28>)
 8007d12:	781b      	ldrb	r3, [r3, #0]
 8007d14:	b2db      	uxtb	r3, r3
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	370c      	adds	r7, #12
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d20:	4770      	bx	lr
 8007d22:	bf00      	nop
 8007d24:	20000020 	.word	0x20000020

08007d28 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b084      	sub	sp, #16
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	60b9      	str	r1, [r7, #8]
 8007d30:	607a      	str	r2, [r7, #4]
 8007d32:	603b      	str	r3, [r7, #0]
 8007d34:	4603      	mov	r3, r0
 8007d36:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007d38:	7bfb      	ldrb	r3, [r7, #15]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d102      	bne.n	8007d44 <USER_SPI_read+0x1c>
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d101      	bne.n	8007d48 <USER_SPI_read+0x20>
 8007d44:	2304      	movs	r3, #4
 8007d46:	e04d      	b.n	8007de4 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007d48:	4b28      	ldr	r3, [pc, #160]	; (8007dec <USER_SPI_read+0xc4>)
 8007d4a:	781b      	ldrb	r3, [r3, #0]
 8007d4c:	b2db      	uxtb	r3, r3
 8007d4e:	f003 0301 	and.w	r3, r3, #1
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d001      	beq.n	8007d5a <USER_SPI_read+0x32>
 8007d56:	2303      	movs	r3, #3
 8007d58:	e044      	b.n	8007de4 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8007d5a:	4b25      	ldr	r3, [pc, #148]	; (8007df0 <USER_SPI_read+0xc8>)
 8007d5c:	781b      	ldrb	r3, [r3, #0]
 8007d5e:	f003 0308 	and.w	r3, r3, #8
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d102      	bne.n	8007d6c <USER_SPI_read+0x44>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	025b      	lsls	r3, r3, #9
 8007d6a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	2b01      	cmp	r3, #1
 8007d70:	d111      	bne.n	8007d96 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8007d72:	6879      	ldr	r1, [r7, #4]
 8007d74:	2011      	movs	r0, #17
 8007d76:	f7ff fe66 	bl	8007a46 <send_cmd>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d129      	bne.n	8007dd4 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8007d80:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007d84:	68b8      	ldr	r0, [r7, #8]
 8007d86:	f7ff fe03 	bl	8007990 <rcvr_datablock>
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d021      	beq.n	8007dd4 <USER_SPI_read+0xac>
			count = 0;
 8007d90:	2300      	movs	r3, #0
 8007d92:	603b      	str	r3, [r7, #0]
 8007d94:	e01e      	b.n	8007dd4 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8007d96:	6879      	ldr	r1, [r7, #4]
 8007d98:	2012      	movs	r0, #18
 8007d9a:	f7ff fe54 	bl	8007a46 <send_cmd>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d117      	bne.n	8007dd4 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8007da4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007da8:	68b8      	ldr	r0, [r7, #8]
 8007daa:	f7ff fdf1 	bl	8007990 <rcvr_datablock>
 8007dae:	4603      	mov	r3, r0
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d00a      	beq.n	8007dca <USER_SPI_read+0xa2>
				buff += 512;
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8007dba:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	3b01      	subs	r3, #1
 8007dc0:	603b      	str	r3, [r7, #0]
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d1ed      	bne.n	8007da4 <USER_SPI_read+0x7c>
 8007dc8:	e000      	b.n	8007dcc <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8007dca:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8007dcc:	2100      	movs	r1, #0
 8007dce:	200c      	movs	r0, #12
 8007dd0:	f7ff fe39 	bl	8007a46 <send_cmd>
		}
	}
	despiselect();
 8007dd4:	f7ff fdb4 	bl	8007940 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	bf14      	ite	ne
 8007dde:	2301      	movne	r3, #1
 8007de0:	2300      	moveq	r3, #0
 8007de2:	b2db      	uxtb	r3, r3
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	3710      	adds	r7, #16
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}
 8007dec:	20000020 	.word	0x20000020
 8007df0:	20013738 	.word	0x20013738

08007df4 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b084      	sub	sp, #16
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	60b9      	str	r1, [r7, #8]
 8007dfc:	607a      	str	r2, [r7, #4]
 8007dfe:	603b      	str	r3, [r7, #0]
 8007e00:	4603      	mov	r3, r0
 8007e02:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007e04:	7bfb      	ldrb	r3, [r7, #15]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d102      	bne.n	8007e10 <USER_SPI_write+0x1c>
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d101      	bne.n	8007e14 <USER_SPI_write+0x20>
 8007e10:	2304      	movs	r3, #4
 8007e12:	e063      	b.n	8007edc <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8007e14:	4b33      	ldr	r3, [pc, #204]	; (8007ee4 <USER_SPI_write+0xf0>)
 8007e16:	781b      	ldrb	r3, [r3, #0]
 8007e18:	b2db      	uxtb	r3, r3
 8007e1a:	f003 0301 	and.w	r3, r3, #1
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d001      	beq.n	8007e26 <USER_SPI_write+0x32>
 8007e22:	2303      	movs	r3, #3
 8007e24:	e05a      	b.n	8007edc <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8007e26:	4b2f      	ldr	r3, [pc, #188]	; (8007ee4 <USER_SPI_write+0xf0>)
 8007e28:	781b      	ldrb	r3, [r3, #0]
 8007e2a:	b2db      	uxtb	r3, r3
 8007e2c:	f003 0304 	and.w	r3, r3, #4
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d001      	beq.n	8007e38 <USER_SPI_write+0x44>
 8007e34:	2302      	movs	r3, #2
 8007e36:	e051      	b.n	8007edc <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8007e38:	4b2b      	ldr	r3, [pc, #172]	; (8007ee8 <USER_SPI_write+0xf4>)
 8007e3a:	781b      	ldrb	r3, [r3, #0]
 8007e3c:	f003 0308 	and.w	r3, r3, #8
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d102      	bne.n	8007e4a <USER_SPI_write+0x56>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	025b      	lsls	r3, r3, #9
 8007e48:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	2b01      	cmp	r3, #1
 8007e4e:	d110      	bne.n	8007e72 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8007e50:	6879      	ldr	r1, [r7, #4]
 8007e52:	2018      	movs	r0, #24
 8007e54:	f7ff fdf7 	bl	8007a46 <send_cmd>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d136      	bne.n	8007ecc <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8007e5e:	21fe      	movs	r1, #254	; 0xfe
 8007e60:	68b8      	ldr	r0, [r7, #8]
 8007e62:	f7ff fdbe 	bl	80079e2 <xmit_datablock>
 8007e66:	4603      	mov	r3, r0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d02f      	beq.n	8007ecc <USER_SPI_write+0xd8>
			count = 0;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	603b      	str	r3, [r7, #0]
 8007e70:	e02c      	b.n	8007ecc <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8007e72:	4b1d      	ldr	r3, [pc, #116]	; (8007ee8 <USER_SPI_write+0xf4>)
 8007e74:	781b      	ldrb	r3, [r3, #0]
 8007e76:	f003 0306 	and.w	r3, r3, #6
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d003      	beq.n	8007e86 <USER_SPI_write+0x92>
 8007e7e:	6839      	ldr	r1, [r7, #0]
 8007e80:	2097      	movs	r0, #151	; 0x97
 8007e82:	f7ff fde0 	bl	8007a46 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8007e86:	6879      	ldr	r1, [r7, #4]
 8007e88:	2019      	movs	r0, #25
 8007e8a:	f7ff fddc 	bl	8007a46 <send_cmd>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d11b      	bne.n	8007ecc <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8007e94:	21fc      	movs	r1, #252	; 0xfc
 8007e96:	68b8      	ldr	r0, [r7, #8]
 8007e98:	f7ff fda3 	bl	80079e2 <xmit_datablock>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d00a      	beq.n	8007eb8 <USER_SPI_write+0xc4>
				buff += 512;
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8007ea8:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	3b01      	subs	r3, #1
 8007eae:	603b      	str	r3, [r7, #0]
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d1ee      	bne.n	8007e94 <USER_SPI_write+0xa0>
 8007eb6:	e000      	b.n	8007eba <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8007eb8:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8007eba:	21fd      	movs	r1, #253	; 0xfd
 8007ebc:	2000      	movs	r0, #0
 8007ebe:	f7ff fd90 	bl	80079e2 <xmit_datablock>
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d101      	bne.n	8007ecc <USER_SPI_write+0xd8>
 8007ec8:	2301      	movs	r3, #1
 8007eca:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8007ecc:	f7ff fd38 	bl	8007940 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	bf14      	ite	ne
 8007ed6:	2301      	movne	r3, #1
 8007ed8:	2300      	moveq	r3, #0
 8007eda:	b2db      	uxtb	r3, r3
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3710      	adds	r7, #16
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bd80      	pop	{r7, pc}
 8007ee4:	20000020 	.word	0x20000020
 8007ee8:	20013738 	.word	0x20013738

08007eec <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b08c      	sub	sp, #48	; 0x30
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	603a      	str	r2, [r7, #0]
 8007ef6:	71fb      	strb	r3, [r7, #7]
 8007ef8:	460b      	mov	r3, r1
 8007efa:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8007efc:	79fb      	ldrb	r3, [r7, #7]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d001      	beq.n	8007f06 <USER_SPI_ioctl+0x1a>
 8007f02:	2304      	movs	r3, #4
 8007f04:	e15a      	b.n	80081bc <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007f06:	4baf      	ldr	r3, [pc, #700]	; (80081c4 <USER_SPI_ioctl+0x2d8>)
 8007f08:	781b      	ldrb	r3, [r3, #0]
 8007f0a:	b2db      	uxtb	r3, r3
 8007f0c:	f003 0301 	and.w	r3, r3, #1
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d001      	beq.n	8007f18 <USER_SPI_ioctl+0x2c>
 8007f14:	2303      	movs	r3, #3
 8007f16:	e151      	b.n	80081bc <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8007f18:	2301      	movs	r3, #1
 8007f1a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8007f1e:	79bb      	ldrb	r3, [r7, #6]
 8007f20:	2b04      	cmp	r3, #4
 8007f22:	f200 8136 	bhi.w	8008192 <USER_SPI_ioctl+0x2a6>
 8007f26:	a201      	add	r2, pc, #4	; (adr r2, 8007f2c <USER_SPI_ioctl+0x40>)
 8007f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f2c:	08007f41 	.word	0x08007f41
 8007f30:	08007f55 	.word	0x08007f55
 8007f34:	08008193 	.word	0x08008193
 8007f38:	08008001 	.word	0x08008001
 8007f3c:	080080f7 	.word	0x080080f7
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8007f40:	f7ff fd0c 	bl	800795c <spiselect>
 8007f44:	4603      	mov	r3, r0
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	f000 8127 	beq.w	800819a <USER_SPI_ioctl+0x2ae>
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8007f52:	e122      	b.n	800819a <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8007f54:	2100      	movs	r1, #0
 8007f56:	2009      	movs	r0, #9
 8007f58:	f7ff fd75 	bl	8007a46 <send_cmd>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	f040 811d 	bne.w	800819e <USER_SPI_ioctl+0x2b2>
 8007f64:	f107 030c 	add.w	r3, r7, #12
 8007f68:	2110      	movs	r1, #16
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f7ff fd10 	bl	8007990 <rcvr_datablock>
 8007f70:	4603      	mov	r3, r0
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	f000 8113 	beq.w	800819e <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8007f78:	7b3b      	ldrb	r3, [r7, #12]
 8007f7a:	099b      	lsrs	r3, r3, #6
 8007f7c:	b2db      	uxtb	r3, r3
 8007f7e:	2b01      	cmp	r3, #1
 8007f80:	d111      	bne.n	8007fa6 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8007f82:	7d7b      	ldrb	r3, [r7, #21]
 8007f84:	461a      	mov	r2, r3
 8007f86:	7d3b      	ldrb	r3, [r7, #20]
 8007f88:	021b      	lsls	r3, r3, #8
 8007f8a:	4413      	add	r3, r2
 8007f8c:	461a      	mov	r2, r3
 8007f8e:	7cfb      	ldrb	r3, [r7, #19]
 8007f90:	041b      	lsls	r3, r3, #16
 8007f92:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8007f96:	4413      	add	r3, r2
 8007f98:	3301      	adds	r3, #1
 8007f9a:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8007f9c:	69fb      	ldr	r3, [r7, #28]
 8007f9e:	029a      	lsls	r2, r3, #10
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	601a      	str	r2, [r3, #0]
 8007fa4:	e028      	b.n	8007ff8 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8007fa6:	7c7b      	ldrb	r3, [r7, #17]
 8007fa8:	f003 030f 	and.w	r3, r3, #15
 8007fac:	b2da      	uxtb	r2, r3
 8007fae:	7dbb      	ldrb	r3, [r7, #22]
 8007fb0:	09db      	lsrs	r3, r3, #7
 8007fb2:	b2db      	uxtb	r3, r3
 8007fb4:	4413      	add	r3, r2
 8007fb6:	b2da      	uxtb	r2, r3
 8007fb8:	7d7b      	ldrb	r3, [r7, #21]
 8007fba:	005b      	lsls	r3, r3, #1
 8007fbc:	b2db      	uxtb	r3, r3
 8007fbe:	f003 0306 	and.w	r3, r3, #6
 8007fc2:	b2db      	uxtb	r3, r3
 8007fc4:	4413      	add	r3, r2
 8007fc6:	b2db      	uxtb	r3, r3
 8007fc8:	3302      	adds	r3, #2
 8007fca:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8007fce:	7d3b      	ldrb	r3, [r7, #20]
 8007fd0:	099b      	lsrs	r3, r3, #6
 8007fd2:	b2db      	uxtb	r3, r3
 8007fd4:	461a      	mov	r2, r3
 8007fd6:	7cfb      	ldrb	r3, [r7, #19]
 8007fd8:	009b      	lsls	r3, r3, #2
 8007fda:	441a      	add	r2, r3
 8007fdc:	7cbb      	ldrb	r3, [r7, #18]
 8007fde:	029b      	lsls	r3, r3, #10
 8007fe0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007fe4:	4413      	add	r3, r2
 8007fe6:	3301      	adds	r3, #1
 8007fe8:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8007fea:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8007fee:	3b09      	subs	r3, #9
 8007ff0:	69fa      	ldr	r2, [r7, #28]
 8007ff2:	409a      	lsls	r2, r3
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8007ffe:	e0ce      	b.n	800819e <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8008000:	4b71      	ldr	r3, [pc, #452]	; (80081c8 <USER_SPI_ioctl+0x2dc>)
 8008002:	781b      	ldrb	r3, [r3, #0]
 8008004:	f003 0304 	and.w	r3, r3, #4
 8008008:	2b00      	cmp	r3, #0
 800800a:	d031      	beq.n	8008070 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800800c:	2100      	movs	r1, #0
 800800e:	208d      	movs	r0, #141	; 0x8d
 8008010:	f7ff fd19 	bl	8007a46 <send_cmd>
 8008014:	4603      	mov	r3, r0
 8008016:	2b00      	cmp	r3, #0
 8008018:	f040 80c3 	bne.w	80081a2 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800801c:	20ff      	movs	r0, #255	; 0xff
 800801e:	f7ff fc1f 	bl	8007860 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8008022:	f107 030c 	add.w	r3, r7, #12
 8008026:	2110      	movs	r1, #16
 8008028:	4618      	mov	r0, r3
 800802a:	f7ff fcb1 	bl	8007990 <rcvr_datablock>
 800802e:	4603      	mov	r3, r0
 8008030:	2b00      	cmp	r3, #0
 8008032:	f000 80b6 	beq.w	80081a2 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8008036:	2330      	movs	r3, #48	; 0x30
 8008038:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800803c:	e007      	b.n	800804e <USER_SPI_ioctl+0x162>
 800803e:	20ff      	movs	r0, #255	; 0xff
 8008040:	f7ff fc0e 	bl	8007860 <xchg_spi>
 8008044:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008048:	3b01      	subs	r3, #1
 800804a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800804e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008052:	2b00      	cmp	r3, #0
 8008054:	d1f3      	bne.n	800803e <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8008056:	7dbb      	ldrb	r3, [r7, #22]
 8008058:	091b      	lsrs	r3, r3, #4
 800805a:	b2db      	uxtb	r3, r3
 800805c:	461a      	mov	r2, r3
 800805e:	2310      	movs	r3, #16
 8008060:	fa03 f202 	lsl.w	r2, r3, r2
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8008068:	2300      	movs	r3, #0
 800806a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800806e:	e098      	b.n	80081a2 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8008070:	2100      	movs	r1, #0
 8008072:	2009      	movs	r0, #9
 8008074:	f7ff fce7 	bl	8007a46 <send_cmd>
 8008078:	4603      	mov	r3, r0
 800807a:	2b00      	cmp	r3, #0
 800807c:	f040 8091 	bne.w	80081a2 <USER_SPI_ioctl+0x2b6>
 8008080:	f107 030c 	add.w	r3, r7, #12
 8008084:	2110      	movs	r1, #16
 8008086:	4618      	mov	r0, r3
 8008088:	f7ff fc82 	bl	8007990 <rcvr_datablock>
 800808c:	4603      	mov	r3, r0
 800808e:	2b00      	cmp	r3, #0
 8008090:	f000 8087 	beq.w	80081a2 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8008094:	4b4c      	ldr	r3, [pc, #304]	; (80081c8 <USER_SPI_ioctl+0x2dc>)
 8008096:	781b      	ldrb	r3, [r3, #0]
 8008098:	f003 0302 	and.w	r3, r3, #2
 800809c:	2b00      	cmp	r3, #0
 800809e:	d012      	beq.n	80080c6 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80080a0:	7dbb      	ldrb	r3, [r7, #22]
 80080a2:	005b      	lsls	r3, r3, #1
 80080a4:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80080a8:	7dfa      	ldrb	r2, [r7, #23]
 80080aa:	09d2      	lsrs	r2, r2, #7
 80080ac:	b2d2      	uxtb	r2, r2
 80080ae:	4413      	add	r3, r2
 80080b0:	1c5a      	adds	r2, r3, #1
 80080b2:	7e7b      	ldrb	r3, [r7, #25]
 80080b4:	099b      	lsrs	r3, r3, #6
 80080b6:	b2db      	uxtb	r3, r3
 80080b8:	3b01      	subs	r3, #1
 80080ba:	fa02 f303 	lsl.w	r3, r2, r3
 80080be:	461a      	mov	r2, r3
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	601a      	str	r2, [r3, #0]
 80080c4:	e013      	b.n	80080ee <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80080c6:	7dbb      	ldrb	r3, [r7, #22]
 80080c8:	109b      	asrs	r3, r3, #2
 80080ca:	b29b      	uxth	r3, r3
 80080cc:	f003 031f 	and.w	r3, r3, #31
 80080d0:	3301      	adds	r3, #1
 80080d2:	7dfa      	ldrb	r2, [r7, #23]
 80080d4:	00d2      	lsls	r2, r2, #3
 80080d6:	f002 0218 	and.w	r2, r2, #24
 80080da:	7df9      	ldrb	r1, [r7, #23]
 80080dc:	0949      	lsrs	r1, r1, #5
 80080de:	b2c9      	uxtb	r1, r1
 80080e0:	440a      	add	r2, r1
 80080e2:	3201      	adds	r2, #1
 80080e4:	fb02 f303 	mul.w	r3, r2, r3
 80080e8:	461a      	mov	r2, r3
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80080ee:	2300      	movs	r3, #0
 80080f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80080f4:	e055      	b.n	80081a2 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80080f6:	4b34      	ldr	r3, [pc, #208]	; (80081c8 <USER_SPI_ioctl+0x2dc>)
 80080f8:	781b      	ldrb	r3, [r3, #0]
 80080fa:	f003 0306 	and.w	r3, r3, #6
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d051      	beq.n	80081a6 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008102:	f107 020c 	add.w	r2, r7, #12
 8008106:	79fb      	ldrb	r3, [r7, #7]
 8008108:	210b      	movs	r1, #11
 800810a:	4618      	mov	r0, r3
 800810c:	f7ff feee 	bl	8007eec <USER_SPI_ioctl>
 8008110:	4603      	mov	r3, r0
 8008112:	2b00      	cmp	r3, #0
 8008114:	d149      	bne.n	80081aa <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008116:	7b3b      	ldrb	r3, [r7, #12]
 8008118:	099b      	lsrs	r3, r3, #6
 800811a:	b2db      	uxtb	r3, r3
 800811c:	2b00      	cmp	r3, #0
 800811e:	d104      	bne.n	800812a <USER_SPI_ioctl+0x23e>
 8008120:	7dbb      	ldrb	r3, [r7, #22]
 8008122:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008126:	2b00      	cmp	r3, #0
 8008128:	d041      	beq.n	80081ae <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	623b      	str	r3, [r7, #32]
 800812e:	6a3b      	ldr	r3, [r7, #32]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	62bb      	str	r3, [r7, #40]	; 0x28
 8008134:	6a3b      	ldr	r3, [r7, #32]
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 800813a:	4b23      	ldr	r3, [pc, #140]	; (80081c8 <USER_SPI_ioctl+0x2dc>)
 800813c:	781b      	ldrb	r3, [r3, #0]
 800813e:	f003 0308 	and.w	r3, r3, #8
 8008142:	2b00      	cmp	r3, #0
 8008144:	d105      	bne.n	8008152 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8008146:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008148:	025b      	lsls	r3, r3, #9
 800814a:	62bb      	str	r3, [r7, #40]	; 0x28
 800814c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800814e:	025b      	lsls	r3, r3, #9
 8008150:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8008152:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008154:	2020      	movs	r0, #32
 8008156:	f7ff fc76 	bl	8007a46 <send_cmd>
 800815a:	4603      	mov	r3, r0
 800815c:	2b00      	cmp	r3, #0
 800815e:	d128      	bne.n	80081b2 <USER_SPI_ioctl+0x2c6>
 8008160:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008162:	2021      	movs	r0, #33	; 0x21
 8008164:	f7ff fc6f 	bl	8007a46 <send_cmd>
 8008168:	4603      	mov	r3, r0
 800816a:	2b00      	cmp	r3, #0
 800816c:	d121      	bne.n	80081b2 <USER_SPI_ioctl+0x2c6>
 800816e:	2100      	movs	r1, #0
 8008170:	2026      	movs	r0, #38	; 0x26
 8008172:	f7ff fc68 	bl	8007a46 <send_cmd>
 8008176:	4603      	mov	r3, r0
 8008178:	2b00      	cmp	r3, #0
 800817a:	d11a      	bne.n	80081b2 <USER_SPI_ioctl+0x2c6>
 800817c:	f247 5030 	movw	r0, #30000	; 0x7530
 8008180:	f7ff fbbb 	bl	80078fa <wait_ready>
 8008184:	4603      	mov	r3, r0
 8008186:	2b00      	cmp	r3, #0
 8008188:	d013      	beq.n	80081b2 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800818a:	2300      	movs	r3, #0
 800818c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8008190:	e00f      	b.n	80081b2 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8008192:	2304      	movs	r3, #4
 8008194:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8008198:	e00c      	b.n	80081b4 <USER_SPI_ioctl+0x2c8>
		break;
 800819a:	bf00      	nop
 800819c:	e00a      	b.n	80081b4 <USER_SPI_ioctl+0x2c8>
		break;
 800819e:	bf00      	nop
 80081a0:	e008      	b.n	80081b4 <USER_SPI_ioctl+0x2c8>
		break;
 80081a2:	bf00      	nop
 80081a4:	e006      	b.n	80081b4 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80081a6:	bf00      	nop
 80081a8:	e004      	b.n	80081b4 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80081aa:	bf00      	nop
 80081ac:	e002      	b.n	80081b4 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80081ae:	bf00      	nop
 80081b0:	e000      	b.n	80081b4 <USER_SPI_ioctl+0x2c8>
		break;
 80081b2:	bf00      	nop
	}

	despiselect();
 80081b4:	f7ff fbc4 	bl	8007940 <despiselect>

	return res;
 80081b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3730      	adds	r7, #48	; 0x30
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}
 80081c4:	20000020 	.word	0x20000020
 80081c8:	20013738 	.word	0x20013738

080081cc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b084      	sub	sp, #16
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	4603      	mov	r3, r0
 80081d4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80081d6:	79fb      	ldrb	r3, [r7, #7]
 80081d8:	4a08      	ldr	r2, [pc, #32]	; (80081fc <disk_status+0x30>)
 80081da:	009b      	lsls	r3, r3, #2
 80081dc:	4413      	add	r3, r2
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	685b      	ldr	r3, [r3, #4]
 80081e2:	79fa      	ldrb	r2, [r7, #7]
 80081e4:	4905      	ldr	r1, [pc, #20]	; (80081fc <disk_status+0x30>)
 80081e6:	440a      	add	r2, r1
 80081e8:	7a12      	ldrb	r2, [r2, #8]
 80081ea:	4610      	mov	r0, r2
 80081ec:	4798      	blx	r3
 80081ee:	4603      	mov	r3, r0
 80081f0:	73fb      	strb	r3, [r7, #15]
  return stat;
 80081f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3710      	adds	r7, #16
 80081f8:	46bd      	mov	sp, r7
 80081fa:	bd80      	pop	{r7, pc}
 80081fc:	2001376c 	.word	0x2001376c

08008200 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b084      	sub	sp, #16
 8008204:	af00      	add	r7, sp, #0
 8008206:	4603      	mov	r3, r0
 8008208:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800820a:	2300      	movs	r3, #0
 800820c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800820e:	79fb      	ldrb	r3, [r7, #7]
 8008210:	4a0d      	ldr	r2, [pc, #52]	; (8008248 <disk_initialize+0x48>)
 8008212:	5cd3      	ldrb	r3, [r2, r3]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d111      	bne.n	800823c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8008218:	79fb      	ldrb	r3, [r7, #7]
 800821a:	4a0b      	ldr	r2, [pc, #44]	; (8008248 <disk_initialize+0x48>)
 800821c:	2101      	movs	r1, #1
 800821e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008220:	79fb      	ldrb	r3, [r7, #7]
 8008222:	4a09      	ldr	r2, [pc, #36]	; (8008248 <disk_initialize+0x48>)
 8008224:	009b      	lsls	r3, r3, #2
 8008226:	4413      	add	r3, r2
 8008228:	685b      	ldr	r3, [r3, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	79fa      	ldrb	r2, [r7, #7]
 800822e:	4906      	ldr	r1, [pc, #24]	; (8008248 <disk_initialize+0x48>)
 8008230:	440a      	add	r2, r1
 8008232:	7a12      	ldrb	r2, [r2, #8]
 8008234:	4610      	mov	r0, r2
 8008236:	4798      	blx	r3
 8008238:	4603      	mov	r3, r0
 800823a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800823c:	7bfb      	ldrb	r3, [r7, #15]
}
 800823e:	4618      	mov	r0, r3
 8008240:	3710      	adds	r7, #16
 8008242:	46bd      	mov	sp, r7
 8008244:	bd80      	pop	{r7, pc}
 8008246:	bf00      	nop
 8008248:	2001376c 	.word	0x2001376c

0800824c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800824c:	b590      	push	{r4, r7, lr}
 800824e:	b087      	sub	sp, #28
 8008250:	af00      	add	r7, sp, #0
 8008252:	60b9      	str	r1, [r7, #8]
 8008254:	607a      	str	r2, [r7, #4]
 8008256:	603b      	str	r3, [r7, #0]
 8008258:	4603      	mov	r3, r0
 800825a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800825c:	7bfb      	ldrb	r3, [r7, #15]
 800825e:	4a0a      	ldr	r2, [pc, #40]	; (8008288 <disk_read+0x3c>)
 8008260:	009b      	lsls	r3, r3, #2
 8008262:	4413      	add	r3, r2
 8008264:	685b      	ldr	r3, [r3, #4]
 8008266:	689c      	ldr	r4, [r3, #8]
 8008268:	7bfb      	ldrb	r3, [r7, #15]
 800826a:	4a07      	ldr	r2, [pc, #28]	; (8008288 <disk_read+0x3c>)
 800826c:	4413      	add	r3, r2
 800826e:	7a18      	ldrb	r0, [r3, #8]
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	687a      	ldr	r2, [r7, #4]
 8008274:	68b9      	ldr	r1, [r7, #8]
 8008276:	47a0      	blx	r4
 8008278:	4603      	mov	r3, r0
 800827a:	75fb      	strb	r3, [r7, #23]
  return res;
 800827c:	7dfb      	ldrb	r3, [r7, #23]
}
 800827e:	4618      	mov	r0, r3
 8008280:	371c      	adds	r7, #28
 8008282:	46bd      	mov	sp, r7
 8008284:	bd90      	pop	{r4, r7, pc}
 8008286:	bf00      	nop
 8008288:	2001376c 	.word	0x2001376c

0800828c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800828c:	b590      	push	{r4, r7, lr}
 800828e:	b087      	sub	sp, #28
 8008290:	af00      	add	r7, sp, #0
 8008292:	60b9      	str	r1, [r7, #8]
 8008294:	607a      	str	r2, [r7, #4]
 8008296:	603b      	str	r3, [r7, #0]
 8008298:	4603      	mov	r3, r0
 800829a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800829c:	7bfb      	ldrb	r3, [r7, #15]
 800829e:	4a0a      	ldr	r2, [pc, #40]	; (80082c8 <disk_write+0x3c>)
 80082a0:	009b      	lsls	r3, r3, #2
 80082a2:	4413      	add	r3, r2
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	68dc      	ldr	r4, [r3, #12]
 80082a8:	7bfb      	ldrb	r3, [r7, #15]
 80082aa:	4a07      	ldr	r2, [pc, #28]	; (80082c8 <disk_write+0x3c>)
 80082ac:	4413      	add	r3, r2
 80082ae:	7a18      	ldrb	r0, [r3, #8]
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	687a      	ldr	r2, [r7, #4]
 80082b4:	68b9      	ldr	r1, [r7, #8]
 80082b6:	47a0      	blx	r4
 80082b8:	4603      	mov	r3, r0
 80082ba:	75fb      	strb	r3, [r7, #23]
  return res;
 80082bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80082be:	4618      	mov	r0, r3
 80082c0:	371c      	adds	r7, #28
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd90      	pop	{r4, r7, pc}
 80082c6:	bf00      	nop
 80082c8:	2001376c 	.word	0x2001376c

080082cc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b084      	sub	sp, #16
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	4603      	mov	r3, r0
 80082d4:	603a      	str	r2, [r7, #0]
 80082d6:	71fb      	strb	r3, [r7, #7]
 80082d8:	460b      	mov	r3, r1
 80082da:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80082dc:	79fb      	ldrb	r3, [r7, #7]
 80082de:	4a09      	ldr	r2, [pc, #36]	; (8008304 <disk_ioctl+0x38>)
 80082e0:	009b      	lsls	r3, r3, #2
 80082e2:	4413      	add	r3, r2
 80082e4:	685b      	ldr	r3, [r3, #4]
 80082e6:	691b      	ldr	r3, [r3, #16]
 80082e8:	79fa      	ldrb	r2, [r7, #7]
 80082ea:	4906      	ldr	r1, [pc, #24]	; (8008304 <disk_ioctl+0x38>)
 80082ec:	440a      	add	r2, r1
 80082ee:	7a10      	ldrb	r0, [r2, #8]
 80082f0:	79b9      	ldrb	r1, [r7, #6]
 80082f2:	683a      	ldr	r2, [r7, #0]
 80082f4:	4798      	blx	r3
 80082f6:	4603      	mov	r3, r0
 80082f8:	73fb      	strb	r3, [r7, #15]
  return res;
 80082fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	3710      	adds	r7, #16
 8008300:	46bd      	mov	sp, r7
 8008302:	bd80      	pop	{r7, pc}
 8008304:	2001376c 	.word	0x2001376c

08008308 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8008308:	b480      	push	{r7}
 800830a:	b085      	sub	sp, #20
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	3301      	adds	r3, #1
 8008314:	781b      	ldrb	r3, [r3, #0]
 8008316:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8008318:	89fb      	ldrh	r3, [r7, #14]
 800831a:	021b      	lsls	r3, r3, #8
 800831c:	b21a      	sxth	r2, r3
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	781b      	ldrb	r3, [r3, #0]
 8008322:	b21b      	sxth	r3, r3
 8008324:	4313      	orrs	r3, r2
 8008326:	b21b      	sxth	r3, r3
 8008328:	81fb      	strh	r3, [r7, #14]
	return rv;
 800832a:	89fb      	ldrh	r3, [r7, #14]
}
 800832c:	4618      	mov	r0, r3
 800832e:	3714      	adds	r7, #20
 8008330:	46bd      	mov	sp, r7
 8008332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008336:	4770      	bx	lr

08008338 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008338:	b480      	push	{r7}
 800833a:	b085      	sub	sp, #20
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	3303      	adds	r3, #3
 8008344:	781b      	ldrb	r3, [r3, #0]
 8008346:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	021b      	lsls	r3, r3, #8
 800834c:	687a      	ldr	r2, [r7, #4]
 800834e:	3202      	adds	r2, #2
 8008350:	7812      	ldrb	r2, [r2, #0]
 8008352:	4313      	orrs	r3, r2
 8008354:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	021b      	lsls	r3, r3, #8
 800835a:	687a      	ldr	r2, [r7, #4]
 800835c:	3201      	adds	r2, #1
 800835e:	7812      	ldrb	r2, [r2, #0]
 8008360:	4313      	orrs	r3, r2
 8008362:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	021b      	lsls	r3, r3, #8
 8008368:	687a      	ldr	r2, [r7, #4]
 800836a:	7812      	ldrb	r2, [r2, #0]
 800836c:	4313      	orrs	r3, r2
 800836e:	60fb      	str	r3, [r7, #12]
	return rv;
 8008370:	68fb      	ldr	r3, [r7, #12]
}
 8008372:	4618      	mov	r0, r3
 8008374:	3714      	adds	r7, #20
 8008376:	46bd      	mov	sp, r7
 8008378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837c:	4770      	bx	lr

0800837e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800837e:	b480      	push	{r7}
 8008380:	b083      	sub	sp, #12
 8008382:	af00      	add	r7, sp, #0
 8008384:	6078      	str	r0, [r7, #4]
 8008386:	460b      	mov	r3, r1
 8008388:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	1c5a      	adds	r2, r3, #1
 800838e:	607a      	str	r2, [r7, #4]
 8008390:	887a      	ldrh	r2, [r7, #2]
 8008392:	b2d2      	uxtb	r2, r2
 8008394:	701a      	strb	r2, [r3, #0]
 8008396:	887b      	ldrh	r3, [r7, #2]
 8008398:	0a1b      	lsrs	r3, r3, #8
 800839a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	1c5a      	adds	r2, r3, #1
 80083a0:	607a      	str	r2, [r7, #4]
 80083a2:	887a      	ldrh	r2, [r7, #2]
 80083a4:	b2d2      	uxtb	r2, r2
 80083a6:	701a      	strb	r2, [r3, #0]
}
 80083a8:	bf00      	nop
 80083aa:	370c      	adds	r7, #12
 80083ac:	46bd      	mov	sp, r7
 80083ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b2:	4770      	bx	lr

080083b4 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80083b4:	b480      	push	{r7}
 80083b6:	b083      	sub	sp, #12
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	1c5a      	adds	r2, r3, #1
 80083c2:	607a      	str	r2, [r7, #4]
 80083c4:	683a      	ldr	r2, [r7, #0]
 80083c6:	b2d2      	uxtb	r2, r2
 80083c8:	701a      	strb	r2, [r3, #0]
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	0a1b      	lsrs	r3, r3, #8
 80083ce:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	1c5a      	adds	r2, r3, #1
 80083d4:	607a      	str	r2, [r7, #4]
 80083d6:	683a      	ldr	r2, [r7, #0]
 80083d8:	b2d2      	uxtb	r2, r2
 80083da:	701a      	strb	r2, [r3, #0]
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	0a1b      	lsrs	r3, r3, #8
 80083e0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	1c5a      	adds	r2, r3, #1
 80083e6:	607a      	str	r2, [r7, #4]
 80083e8:	683a      	ldr	r2, [r7, #0]
 80083ea:	b2d2      	uxtb	r2, r2
 80083ec:	701a      	strb	r2, [r3, #0]
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	0a1b      	lsrs	r3, r3, #8
 80083f2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	1c5a      	adds	r2, r3, #1
 80083f8:	607a      	str	r2, [r7, #4]
 80083fa:	683a      	ldr	r2, [r7, #0]
 80083fc:	b2d2      	uxtb	r2, r2
 80083fe:	701a      	strb	r2, [r3, #0]
}
 8008400:	bf00      	nop
 8008402:	370c      	adds	r7, #12
 8008404:	46bd      	mov	sp, r7
 8008406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840a:	4770      	bx	lr

0800840c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800840c:	b480      	push	{r7}
 800840e:	b087      	sub	sp, #28
 8008410:	af00      	add	r7, sp, #0
 8008412:	60f8      	str	r0, [r7, #12]
 8008414:	60b9      	str	r1, [r7, #8]
 8008416:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d00d      	beq.n	8008442 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8008426:	693a      	ldr	r2, [r7, #16]
 8008428:	1c53      	adds	r3, r2, #1
 800842a:	613b      	str	r3, [r7, #16]
 800842c:	697b      	ldr	r3, [r7, #20]
 800842e:	1c59      	adds	r1, r3, #1
 8008430:	6179      	str	r1, [r7, #20]
 8008432:	7812      	ldrb	r2, [r2, #0]
 8008434:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	3b01      	subs	r3, #1
 800843a:	607b      	str	r3, [r7, #4]
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d1f1      	bne.n	8008426 <mem_cpy+0x1a>
	}
}
 8008442:	bf00      	nop
 8008444:	371c      	adds	r7, #28
 8008446:	46bd      	mov	sp, r7
 8008448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844c:	4770      	bx	lr

0800844e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800844e:	b480      	push	{r7}
 8008450:	b087      	sub	sp, #28
 8008452:	af00      	add	r7, sp, #0
 8008454:	60f8      	str	r0, [r7, #12]
 8008456:	60b9      	str	r1, [r7, #8]
 8008458:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	1c5a      	adds	r2, r3, #1
 8008462:	617a      	str	r2, [r7, #20]
 8008464:	68ba      	ldr	r2, [r7, #8]
 8008466:	b2d2      	uxtb	r2, r2
 8008468:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	3b01      	subs	r3, #1
 800846e:	607b      	str	r3, [r7, #4]
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d1f3      	bne.n	800845e <mem_set+0x10>
}
 8008476:	bf00      	nop
 8008478:	bf00      	nop
 800847a:	371c      	adds	r7, #28
 800847c:	46bd      	mov	sp, r7
 800847e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008482:	4770      	bx	lr

08008484 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008484:	b480      	push	{r7}
 8008486:	b089      	sub	sp, #36	; 0x24
 8008488:	af00      	add	r7, sp, #0
 800848a:	60f8      	str	r0, [r7, #12]
 800848c:	60b9      	str	r1, [r7, #8]
 800848e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	61fb      	str	r3, [r7, #28]
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008498:	2300      	movs	r3, #0
 800849a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800849c:	69fb      	ldr	r3, [r7, #28]
 800849e:	1c5a      	adds	r2, r3, #1
 80084a0:	61fa      	str	r2, [r7, #28]
 80084a2:	781b      	ldrb	r3, [r3, #0]
 80084a4:	4619      	mov	r1, r3
 80084a6:	69bb      	ldr	r3, [r7, #24]
 80084a8:	1c5a      	adds	r2, r3, #1
 80084aa:	61ba      	str	r2, [r7, #24]
 80084ac:	781b      	ldrb	r3, [r3, #0]
 80084ae:	1acb      	subs	r3, r1, r3
 80084b0:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	3b01      	subs	r3, #1
 80084b6:	607b      	str	r3, [r7, #4]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d002      	beq.n	80084c4 <mem_cmp+0x40>
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d0eb      	beq.n	800849c <mem_cmp+0x18>

	return r;
 80084c4:	697b      	ldr	r3, [r7, #20]
}
 80084c6:	4618      	mov	r0, r3
 80084c8:	3724      	adds	r7, #36	; 0x24
 80084ca:	46bd      	mov	sp, r7
 80084cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d0:	4770      	bx	lr

080084d2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80084d2:	b480      	push	{r7}
 80084d4:	b083      	sub	sp, #12
 80084d6:	af00      	add	r7, sp, #0
 80084d8:	6078      	str	r0, [r7, #4]
 80084da:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80084dc:	e002      	b.n	80084e4 <chk_chr+0x12>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	3301      	adds	r3, #1
 80084e2:	607b      	str	r3, [r7, #4]
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	781b      	ldrb	r3, [r3, #0]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d005      	beq.n	80084f8 <chk_chr+0x26>
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	781b      	ldrb	r3, [r3, #0]
 80084f0:	461a      	mov	r2, r3
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d1f2      	bne.n	80084de <chk_chr+0xc>
	return *str;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	781b      	ldrb	r3, [r3, #0]
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	370c      	adds	r7, #12
 8008500:	46bd      	mov	sp, r7
 8008502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008506:	4770      	bx	lr

08008508 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008508:	b480      	push	{r7}
 800850a:	b085      	sub	sp, #20
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008512:	2300      	movs	r3, #0
 8008514:	60bb      	str	r3, [r7, #8]
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	60fb      	str	r3, [r7, #12]
 800851a:	e029      	b.n	8008570 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800851c:	4a27      	ldr	r2, [pc, #156]	; (80085bc <chk_lock+0xb4>)
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	011b      	lsls	r3, r3, #4
 8008522:	4413      	add	r3, r2
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d01d      	beq.n	8008566 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800852a:	4a24      	ldr	r2, [pc, #144]	; (80085bc <chk_lock+0xb4>)
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	011b      	lsls	r3, r3, #4
 8008530:	4413      	add	r3, r2
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	429a      	cmp	r2, r3
 800853a:	d116      	bne.n	800856a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800853c:	4a1f      	ldr	r2, [pc, #124]	; (80085bc <chk_lock+0xb4>)
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	011b      	lsls	r3, r3, #4
 8008542:	4413      	add	r3, r2
 8008544:	3304      	adds	r3, #4
 8008546:	681a      	ldr	r2, [r3, #0]
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800854c:	429a      	cmp	r2, r3
 800854e:	d10c      	bne.n	800856a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008550:	4a1a      	ldr	r2, [pc, #104]	; (80085bc <chk_lock+0xb4>)
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	011b      	lsls	r3, r3, #4
 8008556:	4413      	add	r3, r2
 8008558:	3308      	adds	r3, #8
 800855a:	681a      	ldr	r2, [r3, #0]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008560:	429a      	cmp	r2, r3
 8008562:	d102      	bne.n	800856a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008564:	e007      	b.n	8008576 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008566:	2301      	movs	r3, #1
 8008568:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	3301      	adds	r3, #1
 800856e:	60fb      	str	r3, [r7, #12]
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2b01      	cmp	r3, #1
 8008574:	d9d2      	bls.n	800851c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	2b02      	cmp	r3, #2
 800857a:	d109      	bne.n	8008590 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800857c:	68bb      	ldr	r3, [r7, #8]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d102      	bne.n	8008588 <chk_lock+0x80>
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	2b02      	cmp	r3, #2
 8008586:	d101      	bne.n	800858c <chk_lock+0x84>
 8008588:	2300      	movs	r3, #0
 800858a:	e010      	b.n	80085ae <chk_lock+0xa6>
 800858c:	2312      	movs	r3, #18
 800858e:	e00e      	b.n	80085ae <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d108      	bne.n	80085a8 <chk_lock+0xa0>
 8008596:	4a09      	ldr	r2, [pc, #36]	; (80085bc <chk_lock+0xb4>)
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	011b      	lsls	r3, r3, #4
 800859c:	4413      	add	r3, r2
 800859e:	330c      	adds	r3, #12
 80085a0:	881b      	ldrh	r3, [r3, #0]
 80085a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80085a6:	d101      	bne.n	80085ac <chk_lock+0xa4>
 80085a8:	2310      	movs	r3, #16
 80085aa:	e000      	b.n	80085ae <chk_lock+0xa6>
 80085ac:	2300      	movs	r3, #0
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3714      	adds	r7, #20
 80085b2:	46bd      	mov	sp, r7
 80085b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b8:	4770      	bx	lr
 80085ba:	bf00      	nop
 80085bc:	2001374c 	.word	0x2001374c

080085c0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80085c0:	b480      	push	{r7}
 80085c2:	b083      	sub	sp, #12
 80085c4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80085c6:	2300      	movs	r3, #0
 80085c8:	607b      	str	r3, [r7, #4]
 80085ca:	e002      	b.n	80085d2 <enq_lock+0x12>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	3301      	adds	r3, #1
 80085d0:	607b      	str	r3, [r7, #4]
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	d806      	bhi.n	80085e6 <enq_lock+0x26>
 80085d8:	4a09      	ldr	r2, [pc, #36]	; (8008600 <enq_lock+0x40>)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	011b      	lsls	r3, r3, #4
 80085de:	4413      	add	r3, r2
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d1f2      	bne.n	80085cc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2b02      	cmp	r3, #2
 80085ea:	bf14      	ite	ne
 80085ec:	2301      	movne	r3, #1
 80085ee:	2300      	moveq	r3, #0
 80085f0:	b2db      	uxtb	r3, r3
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	370c      	adds	r7, #12
 80085f6:	46bd      	mov	sp, r7
 80085f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fc:	4770      	bx	lr
 80085fe:	bf00      	nop
 8008600:	2001374c 	.word	0x2001374c

08008604 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008604:	b480      	push	{r7}
 8008606:	b085      	sub	sp, #20
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
 800860c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800860e:	2300      	movs	r3, #0
 8008610:	60fb      	str	r3, [r7, #12]
 8008612:	e01f      	b.n	8008654 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008614:	4a41      	ldr	r2, [pc, #260]	; (800871c <inc_lock+0x118>)
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	011b      	lsls	r3, r3, #4
 800861a:	4413      	add	r3, r2
 800861c:	681a      	ldr	r2, [r3, #0]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	429a      	cmp	r2, r3
 8008624:	d113      	bne.n	800864e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8008626:	4a3d      	ldr	r2, [pc, #244]	; (800871c <inc_lock+0x118>)
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	011b      	lsls	r3, r3, #4
 800862c:	4413      	add	r3, r2
 800862e:	3304      	adds	r3, #4
 8008630:	681a      	ldr	r2, [r3, #0]
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008636:	429a      	cmp	r2, r3
 8008638:	d109      	bne.n	800864e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800863a:	4a38      	ldr	r2, [pc, #224]	; (800871c <inc_lock+0x118>)
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	011b      	lsls	r3, r3, #4
 8008640:	4413      	add	r3, r2
 8008642:	3308      	adds	r3, #8
 8008644:	681a      	ldr	r2, [r3, #0]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800864a:	429a      	cmp	r2, r3
 800864c:	d006      	beq.n	800865c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	3301      	adds	r3, #1
 8008652:	60fb      	str	r3, [r7, #12]
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	2b01      	cmp	r3, #1
 8008658:	d9dc      	bls.n	8008614 <inc_lock+0x10>
 800865a:	e000      	b.n	800865e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800865c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	2b02      	cmp	r3, #2
 8008662:	d132      	bne.n	80086ca <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008664:	2300      	movs	r3, #0
 8008666:	60fb      	str	r3, [r7, #12]
 8008668:	e002      	b.n	8008670 <inc_lock+0x6c>
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	3301      	adds	r3, #1
 800866e:	60fb      	str	r3, [r7, #12]
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	2b01      	cmp	r3, #1
 8008674:	d806      	bhi.n	8008684 <inc_lock+0x80>
 8008676:	4a29      	ldr	r2, [pc, #164]	; (800871c <inc_lock+0x118>)
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	011b      	lsls	r3, r3, #4
 800867c:	4413      	add	r3, r2
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d1f2      	bne.n	800866a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2b02      	cmp	r3, #2
 8008688:	d101      	bne.n	800868e <inc_lock+0x8a>
 800868a:	2300      	movs	r3, #0
 800868c:	e040      	b.n	8008710 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681a      	ldr	r2, [r3, #0]
 8008692:	4922      	ldr	r1, [pc, #136]	; (800871c <inc_lock+0x118>)
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	011b      	lsls	r3, r3, #4
 8008698:	440b      	add	r3, r1
 800869a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	689a      	ldr	r2, [r3, #8]
 80086a0:	491e      	ldr	r1, [pc, #120]	; (800871c <inc_lock+0x118>)
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	011b      	lsls	r3, r3, #4
 80086a6:	440b      	add	r3, r1
 80086a8:	3304      	adds	r3, #4
 80086aa:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	695a      	ldr	r2, [r3, #20]
 80086b0:	491a      	ldr	r1, [pc, #104]	; (800871c <inc_lock+0x118>)
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	011b      	lsls	r3, r3, #4
 80086b6:	440b      	add	r3, r1
 80086b8:	3308      	adds	r3, #8
 80086ba:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80086bc:	4a17      	ldr	r2, [pc, #92]	; (800871c <inc_lock+0x118>)
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	011b      	lsls	r3, r3, #4
 80086c2:	4413      	add	r3, r2
 80086c4:	330c      	adds	r3, #12
 80086c6:	2200      	movs	r2, #0
 80086c8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d009      	beq.n	80086e4 <inc_lock+0xe0>
 80086d0:	4a12      	ldr	r2, [pc, #72]	; (800871c <inc_lock+0x118>)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	011b      	lsls	r3, r3, #4
 80086d6:	4413      	add	r3, r2
 80086d8:	330c      	adds	r3, #12
 80086da:	881b      	ldrh	r3, [r3, #0]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d001      	beq.n	80086e4 <inc_lock+0xe0>
 80086e0:	2300      	movs	r3, #0
 80086e2:	e015      	b.n	8008710 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d108      	bne.n	80086fc <inc_lock+0xf8>
 80086ea:	4a0c      	ldr	r2, [pc, #48]	; (800871c <inc_lock+0x118>)
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	011b      	lsls	r3, r3, #4
 80086f0:	4413      	add	r3, r2
 80086f2:	330c      	adds	r3, #12
 80086f4:	881b      	ldrh	r3, [r3, #0]
 80086f6:	3301      	adds	r3, #1
 80086f8:	b29a      	uxth	r2, r3
 80086fa:	e001      	b.n	8008700 <inc_lock+0xfc>
 80086fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008700:	4906      	ldr	r1, [pc, #24]	; (800871c <inc_lock+0x118>)
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	011b      	lsls	r3, r3, #4
 8008706:	440b      	add	r3, r1
 8008708:	330c      	adds	r3, #12
 800870a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	3301      	adds	r3, #1
}
 8008710:	4618      	mov	r0, r3
 8008712:	3714      	adds	r7, #20
 8008714:	46bd      	mov	sp, r7
 8008716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871a:	4770      	bx	lr
 800871c:	2001374c 	.word	0x2001374c

08008720 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008720:	b480      	push	{r7}
 8008722:	b085      	sub	sp, #20
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	3b01      	subs	r3, #1
 800872c:	607b      	str	r3, [r7, #4]
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2b01      	cmp	r3, #1
 8008732:	d825      	bhi.n	8008780 <dec_lock+0x60>
		n = Files[i].ctr;
 8008734:	4a17      	ldr	r2, [pc, #92]	; (8008794 <dec_lock+0x74>)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	011b      	lsls	r3, r3, #4
 800873a:	4413      	add	r3, r2
 800873c:	330c      	adds	r3, #12
 800873e:	881b      	ldrh	r3, [r3, #0]
 8008740:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008742:	89fb      	ldrh	r3, [r7, #14]
 8008744:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008748:	d101      	bne.n	800874e <dec_lock+0x2e>
 800874a:	2300      	movs	r3, #0
 800874c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800874e:	89fb      	ldrh	r3, [r7, #14]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d002      	beq.n	800875a <dec_lock+0x3a>
 8008754:	89fb      	ldrh	r3, [r7, #14]
 8008756:	3b01      	subs	r3, #1
 8008758:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800875a:	4a0e      	ldr	r2, [pc, #56]	; (8008794 <dec_lock+0x74>)
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	011b      	lsls	r3, r3, #4
 8008760:	4413      	add	r3, r2
 8008762:	330c      	adds	r3, #12
 8008764:	89fa      	ldrh	r2, [r7, #14]
 8008766:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8008768:	89fb      	ldrh	r3, [r7, #14]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d105      	bne.n	800877a <dec_lock+0x5a>
 800876e:	4a09      	ldr	r2, [pc, #36]	; (8008794 <dec_lock+0x74>)
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	011b      	lsls	r3, r3, #4
 8008774:	4413      	add	r3, r2
 8008776:	2200      	movs	r2, #0
 8008778:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800877a:	2300      	movs	r3, #0
 800877c:	737b      	strb	r3, [r7, #13]
 800877e:	e001      	b.n	8008784 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008780:	2302      	movs	r3, #2
 8008782:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008784:	7b7b      	ldrb	r3, [r7, #13]
}
 8008786:	4618      	mov	r0, r3
 8008788:	3714      	adds	r7, #20
 800878a:	46bd      	mov	sp, r7
 800878c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008790:	4770      	bx	lr
 8008792:	bf00      	nop
 8008794:	2001374c 	.word	0x2001374c

08008798 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008798:	b480      	push	{r7}
 800879a:	b085      	sub	sp, #20
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80087a0:	2300      	movs	r3, #0
 80087a2:	60fb      	str	r3, [r7, #12]
 80087a4:	e010      	b.n	80087c8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80087a6:	4a0d      	ldr	r2, [pc, #52]	; (80087dc <clear_lock+0x44>)
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	011b      	lsls	r3, r3, #4
 80087ac:	4413      	add	r3, r2
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	687a      	ldr	r2, [r7, #4]
 80087b2:	429a      	cmp	r2, r3
 80087b4:	d105      	bne.n	80087c2 <clear_lock+0x2a>
 80087b6:	4a09      	ldr	r2, [pc, #36]	; (80087dc <clear_lock+0x44>)
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	011b      	lsls	r3, r3, #4
 80087bc:	4413      	add	r3, r2
 80087be:	2200      	movs	r2, #0
 80087c0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	3301      	adds	r3, #1
 80087c6:	60fb      	str	r3, [r7, #12]
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	2b01      	cmp	r3, #1
 80087cc:	d9eb      	bls.n	80087a6 <clear_lock+0xe>
	}
}
 80087ce:	bf00      	nop
 80087d0:	bf00      	nop
 80087d2:	3714      	adds	r7, #20
 80087d4:	46bd      	mov	sp, r7
 80087d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087da:	4770      	bx	lr
 80087dc:	2001374c 	.word	0x2001374c

080087e0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b086      	sub	sp, #24
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80087e8:	2300      	movs	r3, #0
 80087ea:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	78db      	ldrb	r3, [r3, #3]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d034      	beq.n	800885e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087f8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	7858      	ldrb	r0, [r3, #1]
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008804:	2301      	movs	r3, #1
 8008806:	697a      	ldr	r2, [r7, #20]
 8008808:	f7ff fd40 	bl	800828c <disk_write>
 800880c:	4603      	mov	r3, r0
 800880e:	2b00      	cmp	r3, #0
 8008810:	d002      	beq.n	8008818 <sync_window+0x38>
			res = FR_DISK_ERR;
 8008812:	2301      	movs	r3, #1
 8008814:	73fb      	strb	r3, [r7, #15]
 8008816:	e022      	b.n	800885e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2200      	movs	r2, #0
 800881c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6a1b      	ldr	r3, [r3, #32]
 8008822:	697a      	ldr	r2, [r7, #20]
 8008824:	1ad2      	subs	r2, r2, r3
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	699b      	ldr	r3, [r3, #24]
 800882a:	429a      	cmp	r2, r3
 800882c:	d217      	bcs.n	800885e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	789b      	ldrb	r3, [r3, #2]
 8008832:	613b      	str	r3, [r7, #16]
 8008834:	e010      	b.n	8008858 <sync_window+0x78>
					wsect += fs->fsize;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	699b      	ldr	r3, [r3, #24]
 800883a:	697a      	ldr	r2, [r7, #20]
 800883c:	4413      	add	r3, r2
 800883e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	7858      	ldrb	r0, [r3, #1]
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800884a:	2301      	movs	r3, #1
 800884c:	697a      	ldr	r2, [r7, #20]
 800884e:	f7ff fd1d 	bl	800828c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008852:	693b      	ldr	r3, [r7, #16]
 8008854:	3b01      	subs	r3, #1
 8008856:	613b      	str	r3, [r7, #16]
 8008858:	693b      	ldr	r3, [r7, #16]
 800885a:	2b01      	cmp	r3, #1
 800885c:	d8eb      	bhi.n	8008836 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800885e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008860:	4618      	mov	r0, r3
 8008862:	3718      	adds	r7, #24
 8008864:	46bd      	mov	sp, r7
 8008866:	bd80      	pop	{r7, pc}

08008868 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b084      	sub	sp, #16
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
 8008870:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008872:	2300      	movs	r3, #0
 8008874:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800887a:	683a      	ldr	r2, [r7, #0]
 800887c:	429a      	cmp	r2, r3
 800887e:	d01b      	beq.n	80088b8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008880:	6878      	ldr	r0, [r7, #4]
 8008882:	f7ff ffad 	bl	80087e0 <sync_window>
 8008886:	4603      	mov	r3, r0
 8008888:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800888a:	7bfb      	ldrb	r3, [r7, #15]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d113      	bne.n	80088b8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	7858      	ldrb	r0, [r3, #1]
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800889a:	2301      	movs	r3, #1
 800889c:	683a      	ldr	r2, [r7, #0]
 800889e:	f7ff fcd5 	bl	800824c <disk_read>
 80088a2:	4603      	mov	r3, r0
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d004      	beq.n	80088b2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80088a8:	f04f 33ff 	mov.w	r3, #4294967295
 80088ac:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80088ae:	2301      	movs	r3, #1
 80088b0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	683a      	ldr	r2, [r7, #0]
 80088b6:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 80088b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80088ba:	4618      	mov	r0, r3
 80088bc:	3710      	adds	r7, #16
 80088be:	46bd      	mov	sp, r7
 80088c0:	bd80      	pop	{r7, pc}
	...

080088c4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b084      	sub	sp, #16
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f7ff ff87 	bl	80087e0 <sync_window>
 80088d2:	4603      	mov	r3, r0
 80088d4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80088d6:	7bfb      	ldrb	r3, [r7, #15]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d158      	bne.n	800898e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	781b      	ldrb	r3, [r3, #0]
 80088e0:	2b03      	cmp	r3, #3
 80088e2:	d148      	bne.n	8008976 <sync_fs+0xb2>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	791b      	ldrb	r3, [r3, #4]
 80088e8:	2b01      	cmp	r3, #1
 80088ea:	d144      	bne.n	8008976 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	3330      	adds	r3, #48	; 0x30
 80088f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80088f4:	2100      	movs	r1, #0
 80088f6:	4618      	mov	r0, r3
 80088f8:	f7ff fda9 	bl	800844e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	3330      	adds	r3, #48	; 0x30
 8008900:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008904:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8008908:	4618      	mov	r0, r3
 800890a:	f7ff fd38 	bl	800837e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	3330      	adds	r3, #48	; 0x30
 8008912:	4921      	ldr	r1, [pc, #132]	; (8008998 <sync_fs+0xd4>)
 8008914:	4618      	mov	r0, r3
 8008916:	f7ff fd4d 	bl	80083b4 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	3330      	adds	r3, #48	; 0x30
 800891e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008922:	491e      	ldr	r1, [pc, #120]	; (800899c <sync_fs+0xd8>)
 8008924:	4618      	mov	r0, r3
 8008926:	f7ff fd45 	bl	80083b4 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	3330      	adds	r3, #48	; 0x30
 800892e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	691b      	ldr	r3, [r3, #16]
 8008936:	4619      	mov	r1, r3
 8008938:	4610      	mov	r0, r2
 800893a:	f7ff fd3b 	bl	80083b4 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	3330      	adds	r3, #48	; 0x30
 8008942:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	68db      	ldr	r3, [r3, #12]
 800894a:	4619      	mov	r1, r3
 800894c:	4610      	mov	r0, r2
 800894e:	f7ff fd31 	bl	80083b4 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	69db      	ldr	r3, [r3, #28]
 8008956:	1c5a      	adds	r2, r3, #1
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	7858      	ldrb	r0, [r3, #1]
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800896a:	2301      	movs	r3, #1
 800896c:	f7ff fc8e 	bl	800828c <disk_write>
			fs->fsi_flag = 0;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2200      	movs	r2, #0
 8008974:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	785b      	ldrb	r3, [r3, #1]
 800897a:	2200      	movs	r2, #0
 800897c:	2100      	movs	r1, #0
 800897e:	4618      	mov	r0, r3
 8008980:	f7ff fca4 	bl	80082cc <disk_ioctl>
 8008984:	4603      	mov	r3, r0
 8008986:	2b00      	cmp	r3, #0
 8008988:	d001      	beq.n	800898e <sync_fs+0xca>
 800898a:	2301      	movs	r3, #1
 800898c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800898e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008990:	4618      	mov	r0, r3
 8008992:	3710      	adds	r7, #16
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}
 8008998:	41615252 	.word	0x41615252
 800899c:	61417272 	.word	0x61417272

080089a0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b083      	sub	sp, #12
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
 80089a8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	3b02      	subs	r3, #2
 80089ae:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	695b      	ldr	r3, [r3, #20]
 80089b4:	3b02      	subs	r3, #2
 80089b6:	683a      	ldr	r2, [r7, #0]
 80089b8:	429a      	cmp	r2, r3
 80089ba:	d301      	bcc.n	80089c0 <clust2sect+0x20>
 80089bc:	2300      	movs	r3, #0
 80089be:	e008      	b.n	80089d2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	895b      	ldrh	r3, [r3, #10]
 80089c4:	461a      	mov	r2, r3
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	fb03 f202 	mul.w	r2, r3, r2
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089d0:	4413      	add	r3, r2
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	370c      	adds	r7, #12
 80089d6:	46bd      	mov	sp, r7
 80089d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089dc:	4770      	bx	lr

080089de <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80089de:	b580      	push	{r7, lr}
 80089e0:	b086      	sub	sp, #24
 80089e2:	af00      	add	r7, sp, #0
 80089e4:	6078      	str	r0, [r7, #4]
 80089e6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	2b01      	cmp	r3, #1
 80089f2:	d904      	bls.n	80089fe <get_fat+0x20>
 80089f4:	693b      	ldr	r3, [r7, #16]
 80089f6:	695b      	ldr	r3, [r3, #20]
 80089f8:	683a      	ldr	r2, [r7, #0]
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d302      	bcc.n	8008a04 <get_fat+0x26>
		val = 1;	/* Internal error */
 80089fe:	2301      	movs	r3, #1
 8008a00:	617b      	str	r3, [r7, #20]
 8008a02:	e08f      	b.n	8008b24 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008a04:	f04f 33ff 	mov.w	r3, #4294967295
 8008a08:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008a0a:	693b      	ldr	r3, [r7, #16]
 8008a0c:	781b      	ldrb	r3, [r3, #0]
 8008a0e:	2b03      	cmp	r3, #3
 8008a10:	d062      	beq.n	8008ad8 <get_fat+0xfa>
 8008a12:	2b03      	cmp	r3, #3
 8008a14:	dc7c      	bgt.n	8008b10 <get_fat+0x132>
 8008a16:	2b01      	cmp	r3, #1
 8008a18:	d002      	beq.n	8008a20 <get_fat+0x42>
 8008a1a:	2b02      	cmp	r3, #2
 8008a1c:	d042      	beq.n	8008aa4 <get_fat+0xc6>
 8008a1e:	e077      	b.n	8008b10 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	60fb      	str	r3, [r7, #12]
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	085b      	lsrs	r3, r3, #1
 8008a28:	68fa      	ldr	r2, [r7, #12]
 8008a2a:	4413      	add	r3, r2
 8008a2c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008a2e:	693b      	ldr	r3, [r7, #16]
 8008a30:	6a1a      	ldr	r2, [r3, #32]
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	0a5b      	lsrs	r3, r3, #9
 8008a36:	4413      	add	r3, r2
 8008a38:	4619      	mov	r1, r3
 8008a3a:	6938      	ldr	r0, [r7, #16]
 8008a3c:	f7ff ff14 	bl	8008868 <move_window>
 8008a40:	4603      	mov	r3, r0
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d167      	bne.n	8008b16 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	1c5a      	adds	r2, r3, #1
 8008a4a:	60fa      	str	r2, [r7, #12]
 8008a4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a50:	693a      	ldr	r2, [r7, #16]
 8008a52:	4413      	add	r3, r2
 8008a54:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008a58:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008a5a:	693b      	ldr	r3, [r7, #16]
 8008a5c:	6a1a      	ldr	r2, [r3, #32]
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	0a5b      	lsrs	r3, r3, #9
 8008a62:	4413      	add	r3, r2
 8008a64:	4619      	mov	r1, r3
 8008a66:	6938      	ldr	r0, [r7, #16]
 8008a68:	f7ff fefe 	bl	8008868 <move_window>
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d153      	bne.n	8008b1a <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a78:	693a      	ldr	r2, [r7, #16]
 8008a7a:	4413      	add	r3, r2
 8008a7c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008a80:	021b      	lsls	r3, r3, #8
 8008a82:	461a      	mov	r2, r3
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	4313      	orrs	r3, r2
 8008a88:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	f003 0301 	and.w	r3, r3, #1
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d002      	beq.n	8008a9a <get_fat+0xbc>
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	091b      	lsrs	r3, r3, #4
 8008a98:	e002      	b.n	8008aa0 <get_fat+0xc2>
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008aa0:	617b      	str	r3, [r7, #20]
			break;
 8008aa2:	e03f      	b.n	8008b24 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008aa4:	693b      	ldr	r3, [r7, #16]
 8008aa6:	6a1a      	ldr	r2, [r3, #32]
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	0a1b      	lsrs	r3, r3, #8
 8008aac:	4413      	add	r3, r2
 8008aae:	4619      	mov	r1, r3
 8008ab0:	6938      	ldr	r0, [r7, #16]
 8008ab2:	f7ff fed9 	bl	8008868 <move_window>
 8008ab6:	4603      	mov	r3, r0
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d130      	bne.n	8008b1e <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	005b      	lsls	r3, r3, #1
 8008ac6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8008aca:	4413      	add	r3, r2
 8008acc:	4618      	mov	r0, r3
 8008ace:	f7ff fc1b 	bl	8008308 <ld_word>
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	617b      	str	r3, [r7, #20]
			break;
 8008ad6:	e025      	b.n	8008b24 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008ad8:	693b      	ldr	r3, [r7, #16]
 8008ada:	6a1a      	ldr	r2, [r3, #32]
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	09db      	lsrs	r3, r3, #7
 8008ae0:	4413      	add	r3, r2
 8008ae2:	4619      	mov	r1, r3
 8008ae4:	6938      	ldr	r0, [r7, #16]
 8008ae6:	f7ff febf 	bl	8008868 <move_window>
 8008aea:	4603      	mov	r3, r0
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d118      	bne.n	8008b22 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008af0:	693b      	ldr	r3, [r7, #16]
 8008af2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	009b      	lsls	r3, r3, #2
 8008afa:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008afe:	4413      	add	r3, r2
 8008b00:	4618      	mov	r0, r3
 8008b02:	f7ff fc19 	bl	8008338 <ld_dword>
 8008b06:	4603      	mov	r3, r0
 8008b08:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008b0c:	617b      	str	r3, [r7, #20]
			break;
 8008b0e:	e009      	b.n	8008b24 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008b10:	2301      	movs	r3, #1
 8008b12:	617b      	str	r3, [r7, #20]
 8008b14:	e006      	b.n	8008b24 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008b16:	bf00      	nop
 8008b18:	e004      	b.n	8008b24 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008b1a:	bf00      	nop
 8008b1c:	e002      	b.n	8008b24 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008b1e:	bf00      	nop
 8008b20:	e000      	b.n	8008b24 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008b22:	bf00      	nop
		}
	}

	return val;
 8008b24:	697b      	ldr	r3, [r7, #20]
}
 8008b26:	4618      	mov	r0, r3
 8008b28:	3718      	adds	r7, #24
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	bd80      	pop	{r7, pc}

08008b2e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008b2e:	b590      	push	{r4, r7, lr}
 8008b30:	b089      	sub	sp, #36	; 0x24
 8008b32:	af00      	add	r7, sp, #0
 8008b34:	60f8      	str	r0, [r7, #12]
 8008b36:	60b9      	str	r1, [r7, #8]
 8008b38:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008b3a:	2302      	movs	r3, #2
 8008b3c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	2b01      	cmp	r3, #1
 8008b42:	f240 80d2 	bls.w	8008cea <put_fat+0x1bc>
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	695b      	ldr	r3, [r3, #20]
 8008b4a:	68ba      	ldr	r2, [r7, #8]
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	f080 80cc 	bcs.w	8008cea <put_fat+0x1bc>
		switch (fs->fs_type) {
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	781b      	ldrb	r3, [r3, #0]
 8008b56:	2b03      	cmp	r3, #3
 8008b58:	f000 8096 	beq.w	8008c88 <put_fat+0x15a>
 8008b5c:	2b03      	cmp	r3, #3
 8008b5e:	f300 80cd 	bgt.w	8008cfc <put_fat+0x1ce>
 8008b62:	2b01      	cmp	r3, #1
 8008b64:	d002      	beq.n	8008b6c <put_fat+0x3e>
 8008b66:	2b02      	cmp	r3, #2
 8008b68:	d06e      	beq.n	8008c48 <put_fat+0x11a>
 8008b6a:	e0c7      	b.n	8008cfc <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	61bb      	str	r3, [r7, #24]
 8008b70:	69bb      	ldr	r3, [r7, #24]
 8008b72:	085b      	lsrs	r3, r3, #1
 8008b74:	69ba      	ldr	r2, [r7, #24]
 8008b76:	4413      	add	r3, r2
 8008b78:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	6a1a      	ldr	r2, [r3, #32]
 8008b7e:	69bb      	ldr	r3, [r7, #24]
 8008b80:	0a5b      	lsrs	r3, r3, #9
 8008b82:	4413      	add	r3, r2
 8008b84:	4619      	mov	r1, r3
 8008b86:	68f8      	ldr	r0, [r7, #12]
 8008b88:	f7ff fe6e 	bl	8008868 <move_window>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008b90:	7ffb      	ldrb	r3, [r7, #31]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	f040 80ab 	bne.w	8008cee <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008b9e:	69bb      	ldr	r3, [r7, #24]
 8008ba0:	1c59      	adds	r1, r3, #1
 8008ba2:	61b9      	str	r1, [r7, #24]
 8008ba4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ba8:	4413      	add	r3, r2
 8008baa:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	f003 0301 	and.w	r3, r3, #1
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d00d      	beq.n	8008bd2 <put_fat+0xa4>
 8008bb6:	697b      	ldr	r3, [r7, #20]
 8008bb8:	781b      	ldrb	r3, [r3, #0]
 8008bba:	b25b      	sxtb	r3, r3
 8008bbc:	f003 030f 	and.w	r3, r3, #15
 8008bc0:	b25a      	sxtb	r2, r3
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	b2db      	uxtb	r3, r3
 8008bc6:	011b      	lsls	r3, r3, #4
 8008bc8:	b25b      	sxtb	r3, r3
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	b25b      	sxtb	r3, r3
 8008bce:	b2db      	uxtb	r3, r3
 8008bd0:	e001      	b.n	8008bd6 <put_fat+0xa8>
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	b2db      	uxtb	r3, r3
 8008bd6:	697a      	ldr	r2, [r7, #20]
 8008bd8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2201      	movs	r2, #1
 8008bde:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	6a1a      	ldr	r2, [r3, #32]
 8008be4:	69bb      	ldr	r3, [r7, #24]
 8008be6:	0a5b      	lsrs	r3, r3, #9
 8008be8:	4413      	add	r3, r2
 8008bea:	4619      	mov	r1, r3
 8008bec:	68f8      	ldr	r0, [r7, #12]
 8008bee:	f7ff fe3b 	bl	8008868 <move_window>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008bf6:	7ffb      	ldrb	r3, [r7, #31]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d17a      	bne.n	8008cf2 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008c02:	69bb      	ldr	r3, [r7, #24]
 8008c04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c08:	4413      	add	r3, r2
 8008c0a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008c0c:	68bb      	ldr	r3, [r7, #8]
 8008c0e:	f003 0301 	and.w	r3, r3, #1
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d003      	beq.n	8008c1e <put_fat+0xf0>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	091b      	lsrs	r3, r3, #4
 8008c1a:	b2db      	uxtb	r3, r3
 8008c1c:	e00e      	b.n	8008c3c <put_fat+0x10e>
 8008c1e:	697b      	ldr	r3, [r7, #20]
 8008c20:	781b      	ldrb	r3, [r3, #0]
 8008c22:	b25b      	sxtb	r3, r3
 8008c24:	f023 030f 	bic.w	r3, r3, #15
 8008c28:	b25a      	sxtb	r2, r3
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	0a1b      	lsrs	r3, r3, #8
 8008c2e:	b25b      	sxtb	r3, r3
 8008c30:	f003 030f 	and.w	r3, r3, #15
 8008c34:	b25b      	sxtb	r3, r3
 8008c36:	4313      	orrs	r3, r2
 8008c38:	b25b      	sxtb	r3, r3
 8008c3a:	b2db      	uxtb	r3, r3
 8008c3c:	697a      	ldr	r2, [r7, #20]
 8008c3e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	2201      	movs	r2, #1
 8008c44:	70da      	strb	r2, [r3, #3]
			break;
 8008c46:	e059      	b.n	8008cfc <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	6a1a      	ldr	r2, [r3, #32]
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	0a1b      	lsrs	r3, r3, #8
 8008c50:	4413      	add	r3, r2
 8008c52:	4619      	mov	r1, r3
 8008c54:	68f8      	ldr	r0, [r7, #12]
 8008c56:	f7ff fe07 	bl	8008868 <move_window>
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008c5e:	7ffb      	ldrb	r3, [r7, #31]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d148      	bne.n	8008cf6 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008c6a:	68bb      	ldr	r3, [r7, #8]
 8008c6c:	005b      	lsls	r3, r3, #1
 8008c6e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8008c72:	4413      	add	r3, r2
 8008c74:	687a      	ldr	r2, [r7, #4]
 8008c76:	b292      	uxth	r2, r2
 8008c78:	4611      	mov	r1, r2
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	f7ff fb7f 	bl	800837e <st_word>
			fs->wflag = 1;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	2201      	movs	r2, #1
 8008c84:	70da      	strb	r2, [r3, #3]
			break;
 8008c86:	e039      	b.n	8008cfc <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	6a1a      	ldr	r2, [r3, #32]
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	09db      	lsrs	r3, r3, #7
 8008c90:	4413      	add	r3, r2
 8008c92:	4619      	mov	r1, r3
 8008c94:	68f8      	ldr	r0, [r7, #12]
 8008c96:	f7ff fde7 	bl	8008868 <move_window>
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008c9e:	7ffb      	ldrb	r3, [r7, #31]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d12a      	bne.n	8008cfa <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	009b      	lsls	r3, r3, #2
 8008cb4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008cb8:	4413      	add	r3, r2
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f7ff fb3c 	bl	8008338 <ld_dword>
 8008cc0:	4603      	mov	r3, r0
 8008cc2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008cc6:	4323      	orrs	r3, r4
 8008cc8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	009b      	lsls	r3, r3, #2
 8008cd4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008cd8:	4413      	add	r3, r2
 8008cda:	6879      	ldr	r1, [r7, #4]
 8008cdc:	4618      	mov	r0, r3
 8008cde:	f7ff fb69 	bl	80083b4 <st_dword>
			fs->wflag = 1;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	2201      	movs	r2, #1
 8008ce6:	70da      	strb	r2, [r3, #3]
			break;
 8008ce8:	e008      	b.n	8008cfc <put_fat+0x1ce>
		}
	}
 8008cea:	bf00      	nop
 8008cec:	e006      	b.n	8008cfc <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008cee:	bf00      	nop
 8008cf0:	e004      	b.n	8008cfc <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008cf2:	bf00      	nop
 8008cf4:	e002      	b.n	8008cfc <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008cf6:	bf00      	nop
 8008cf8:	e000      	b.n	8008cfc <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008cfa:	bf00      	nop
	return res;
 8008cfc:	7ffb      	ldrb	r3, [r7, #31]
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3724      	adds	r7, #36	; 0x24
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bd90      	pop	{r4, r7, pc}

08008d06 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008d06:	b580      	push	{r7, lr}
 8008d08:	b088      	sub	sp, #32
 8008d0a:	af00      	add	r7, sp, #0
 8008d0c:	60f8      	str	r0, [r7, #12]
 8008d0e:	60b9      	str	r1, [r7, #8]
 8008d10:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008d12:	2300      	movs	r3, #0
 8008d14:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	2b01      	cmp	r3, #1
 8008d20:	d904      	bls.n	8008d2c <remove_chain+0x26>
 8008d22:	69bb      	ldr	r3, [r7, #24]
 8008d24:	695b      	ldr	r3, [r3, #20]
 8008d26:	68ba      	ldr	r2, [r7, #8]
 8008d28:	429a      	cmp	r2, r3
 8008d2a:	d301      	bcc.n	8008d30 <remove_chain+0x2a>
 8008d2c:	2302      	movs	r3, #2
 8008d2e:	e04b      	b.n	8008dc8 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d00c      	beq.n	8008d50 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008d36:	f04f 32ff 	mov.w	r2, #4294967295
 8008d3a:	6879      	ldr	r1, [r7, #4]
 8008d3c:	69b8      	ldr	r0, [r7, #24]
 8008d3e:	f7ff fef6 	bl	8008b2e <put_fat>
 8008d42:	4603      	mov	r3, r0
 8008d44:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008d46:	7ffb      	ldrb	r3, [r7, #31]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d001      	beq.n	8008d50 <remove_chain+0x4a>
 8008d4c:	7ffb      	ldrb	r3, [r7, #31]
 8008d4e:	e03b      	b.n	8008dc8 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008d50:	68b9      	ldr	r1, [r7, #8]
 8008d52:	68f8      	ldr	r0, [r7, #12]
 8008d54:	f7ff fe43 	bl	80089de <get_fat>
 8008d58:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008d5a:	697b      	ldr	r3, [r7, #20]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d031      	beq.n	8008dc4 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008d60:	697b      	ldr	r3, [r7, #20]
 8008d62:	2b01      	cmp	r3, #1
 8008d64:	d101      	bne.n	8008d6a <remove_chain+0x64>
 8008d66:	2302      	movs	r3, #2
 8008d68:	e02e      	b.n	8008dc8 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008d6a:	697b      	ldr	r3, [r7, #20]
 8008d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d70:	d101      	bne.n	8008d76 <remove_chain+0x70>
 8008d72:	2301      	movs	r3, #1
 8008d74:	e028      	b.n	8008dc8 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008d76:	2200      	movs	r2, #0
 8008d78:	68b9      	ldr	r1, [r7, #8]
 8008d7a:	69b8      	ldr	r0, [r7, #24]
 8008d7c:	f7ff fed7 	bl	8008b2e <put_fat>
 8008d80:	4603      	mov	r3, r0
 8008d82:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8008d84:	7ffb      	ldrb	r3, [r7, #31]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d001      	beq.n	8008d8e <remove_chain+0x88>
 8008d8a:	7ffb      	ldrb	r3, [r7, #31]
 8008d8c:	e01c      	b.n	8008dc8 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8008d8e:	69bb      	ldr	r3, [r7, #24]
 8008d90:	691a      	ldr	r2, [r3, #16]
 8008d92:	69bb      	ldr	r3, [r7, #24]
 8008d94:	695b      	ldr	r3, [r3, #20]
 8008d96:	3b02      	subs	r3, #2
 8008d98:	429a      	cmp	r2, r3
 8008d9a:	d20b      	bcs.n	8008db4 <remove_chain+0xae>
			fs->free_clst++;
 8008d9c:	69bb      	ldr	r3, [r7, #24]
 8008d9e:	691b      	ldr	r3, [r3, #16]
 8008da0:	1c5a      	adds	r2, r3, #1
 8008da2:	69bb      	ldr	r3, [r7, #24]
 8008da4:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8008da6:	69bb      	ldr	r3, [r7, #24]
 8008da8:	791b      	ldrb	r3, [r3, #4]
 8008daa:	f043 0301 	orr.w	r3, r3, #1
 8008dae:	b2da      	uxtb	r2, r3
 8008db0:	69bb      	ldr	r3, [r7, #24]
 8008db2:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8008db4:	697b      	ldr	r3, [r7, #20]
 8008db6:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008db8:	69bb      	ldr	r3, [r7, #24]
 8008dba:	695b      	ldr	r3, [r3, #20]
 8008dbc:	68ba      	ldr	r2, [r7, #8]
 8008dbe:	429a      	cmp	r2, r3
 8008dc0:	d3c6      	bcc.n	8008d50 <remove_chain+0x4a>
 8008dc2:	e000      	b.n	8008dc6 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8008dc4:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8008dc6:	2300      	movs	r3, #0
}
 8008dc8:	4618      	mov	r0, r3
 8008dca:	3720      	adds	r7, #32
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}

08008dd0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b088      	sub	sp, #32
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
 8008dd8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d10d      	bne.n	8008e02 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008de6:	693b      	ldr	r3, [r7, #16]
 8008de8:	68db      	ldr	r3, [r3, #12]
 8008dea:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008dec:	69bb      	ldr	r3, [r7, #24]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d004      	beq.n	8008dfc <create_chain+0x2c>
 8008df2:	693b      	ldr	r3, [r7, #16]
 8008df4:	695b      	ldr	r3, [r3, #20]
 8008df6:	69ba      	ldr	r2, [r7, #24]
 8008df8:	429a      	cmp	r2, r3
 8008dfa:	d31b      	bcc.n	8008e34 <create_chain+0x64>
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	61bb      	str	r3, [r7, #24]
 8008e00:	e018      	b.n	8008e34 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008e02:	6839      	ldr	r1, [r7, #0]
 8008e04:	6878      	ldr	r0, [r7, #4]
 8008e06:	f7ff fdea 	bl	80089de <get_fat>
 8008e0a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2b01      	cmp	r3, #1
 8008e10:	d801      	bhi.n	8008e16 <create_chain+0x46>
 8008e12:	2301      	movs	r3, #1
 8008e14:	e070      	b.n	8008ef8 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e1c:	d101      	bne.n	8008e22 <create_chain+0x52>
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	e06a      	b.n	8008ef8 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008e22:	693b      	ldr	r3, [r7, #16]
 8008e24:	695b      	ldr	r3, [r3, #20]
 8008e26:	68fa      	ldr	r2, [r7, #12]
 8008e28:	429a      	cmp	r2, r3
 8008e2a:	d201      	bcs.n	8008e30 <create_chain+0x60>
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	e063      	b.n	8008ef8 <create_chain+0x128>
		scl = clst;
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8008e34:	69bb      	ldr	r3, [r7, #24]
 8008e36:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8008e38:	69fb      	ldr	r3, [r7, #28]
 8008e3a:	3301      	adds	r3, #1
 8008e3c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008e3e:	693b      	ldr	r3, [r7, #16]
 8008e40:	695b      	ldr	r3, [r3, #20]
 8008e42:	69fa      	ldr	r2, [r7, #28]
 8008e44:	429a      	cmp	r2, r3
 8008e46:	d307      	bcc.n	8008e58 <create_chain+0x88>
				ncl = 2;
 8008e48:	2302      	movs	r3, #2
 8008e4a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008e4c:	69fa      	ldr	r2, [r7, #28]
 8008e4e:	69bb      	ldr	r3, [r7, #24]
 8008e50:	429a      	cmp	r2, r3
 8008e52:	d901      	bls.n	8008e58 <create_chain+0x88>
 8008e54:	2300      	movs	r3, #0
 8008e56:	e04f      	b.n	8008ef8 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008e58:	69f9      	ldr	r1, [r7, #28]
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f7ff fdbf 	bl	80089de <get_fat>
 8008e60:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d00e      	beq.n	8008e86 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	2b01      	cmp	r3, #1
 8008e6c:	d003      	beq.n	8008e76 <create_chain+0xa6>
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e74:	d101      	bne.n	8008e7a <create_chain+0xaa>
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	e03e      	b.n	8008ef8 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8008e7a:	69fa      	ldr	r2, [r7, #28]
 8008e7c:	69bb      	ldr	r3, [r7, #24]
 8008e7e:	429a      	cmp	r2, r3
 8008e80:	d1da      	bne.n	8008e38 <create_chain+0x68>
 8008e82:	2300      	movs	r3, #0
 8008e84:	e038      	b.n	8008ef8 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8008e86:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008e88:	f04f 32ff 	mov.w	r2, #4294967295
 8008e8c:	69f9      	ldr	r1, [r7, #28]
 8008e8e:	6938      	ldr	r0, [r7, #16]
 8008e90:	f7ff fe4d 	bl	8008b2e <put_fat>
 8008e94:	4603      	mov	r3, r0
 8008e96:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8008e98:	7dfb      	ldrb	r3, [r7, #23]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d109      	bne.n	8008eb2 <create_chain+0xe2>
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d006      	beq.n	8008eb2 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008ea4:	69fa      	ldr	r2, [r7, #28]
 8008ea6:	6839      	ldr	r1, [r7, #0]
 8008ea8:	6938      	ldr	r0, [r7, #16]
 8008eaa:	f7ff fe40 	bl	8008b2e <put_fat>
 8008eae:	4603      	mov	r3, r0
 8008eb0:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008eb2:	7dfb      	ldrb	r3, [r7, #23]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d116      	bne.n	8008ee6 <create_chain+0x116>
		fs->last_clst = ncl;
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	69fa      	ldr	r2, [r7, #28]
 8008ebc:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008ebe:	693b      	ldr	r3, [r7, #16]
 8008ec0:	691a      	ldr	r2, [r3, #16]
 8008ec2:	693b      	ldr	r3, [r7, #16]
 8008ec4:	695b      	ldr	r3, [r3, #20]
 8008ec6:	3b02      	subs	r3, #2
 8008ec8:	429a      	cmp	r2, r3
 8008eca:	d804      	bhi.n	8008ed6 <create_chain+0x106>
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	691b      	ldr	r3, [r3, #16]
 8008ed0:	1e5a      	subs	r2, r3, #1
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8008ed6:	693b      	ldr	r3, [r7, #16]
 8008ed8:	791b      	ldrb	r3, [r3, #4]
 8008eda:	f043 0301 	orr.w	r3, r3, #1
 8008ede:	b2da      	uxtb	r2, r3
 8008ee0:	693b      	ldr	r3, [r7, #16]
 8008ee2:	711a      	strb	r2, [r3, #4]
 8008ee4:	e007      	b.n	8008ef6 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008ee6:	7dfb      	ldrb	r3, [r7, #23]
 8008ee8:	2b01      	cmp	r3, #1
 8008eea:	d102      	bne.n	8008ef2 <create_chain+0x122>
 8008eec:	f04f 33ff 	mov.w	r3, #4294967295
 8008ef0:	e000      	b.n	8008ef4 <create_chain+0x124>
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008ef6:	69fb      	ldr	r3, [r7, #28]
}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	3720      	adds	r7, #32
 8008efc:	46bd      	mov	sp, r7
 8008efe:	bd80      	pop	{r7, pc}

08008f00 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b087      	sub	sp, #28
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
 8008f08:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f14:	3304      	adds	r3, #4
 8008f16:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	0a5b      	lsrs	r3, r3, #9
 8008f1c:	68fa      	ldr	r2, [r7, #12]
 8008f1e:	8952      	ldrh	r2, [r2, #10]
 8008f20:	fbb3 f3f2 	udiv	r3, r3, r2
 8008f24:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008f26:	693b      	ldr	r3, [r7, #16]
 8008f28:	1d1a      	adds	r2, r3, #4
 8008f2a:	613a      	str	r2, [r7, #16]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d101      	bne.n	8008f3a <clmt_clust+0x3a>
 8008f36:	2300      	movs	r3, #0
 8008f38:	e010      	b.n	8008f5c <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8008f3a:	697a      	ldr	r2, [r7, #20]
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	429a      	cmp	r2, r3
 8008f40:	d307      	bcc.n	8008f52 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8008f42:	697a      	ldr	r2, [r7, #20]
 8008f44:	68bb      	ldr	r3, [r7, #8]
 8008f46:	1ad3      	subs	r3, r2, r3
 8008f48:	617b      	str	r3, [r7, #20]
 8008f4a:	693b      	ldr	r3, [r7, #16]
 8008f4c:	3304      	adds	r3, #4
 8008f4e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008f50:	e7e9      	b.n	8008f26 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8008f52:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008f54:	693b      	ldr	r3, [r7, #16]
 8008f56:	681a      	ldr	r2, [r3, #0]
 8008f58:	697b      	ldr	r3, [r7, #20]
 8008f5a:	4413      	add	r3, r2
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	371c      	adds	r7, #28
 8008f60:	46bd      	mov	sp, r7
 8008f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f66:	4770      	bx	lr

08008f68 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b086      	sub	sp, #24
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	6078      	str	r0, [r7, #4]
 8008f70:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008f7e:	d204      	bcs.n	8008f8a <dir_sdi+0x22>
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	f003 031f 	and.w	r3, r3, #31
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d001      	beq.n	8008f8e <dir_sdi+0x26>
		return FR_INT_ERR;
 8008f8a:	2302      	movs	r3, #2
 8008f8c:	e063      	b.n	8009056 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	683a      	ldr	r2, [r7, #0]
 8008f92:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	689b      	ldr	r3, [r3, #8]
 8008f98:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008f9a:	697b      	ldr	r3, [r7, #20]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d106      	bne.n	8008fae <dir_sdi+0x46>
 8008fa0:	693b      	ldr	r3, [r7, #16]
 8008fa2:	781b      	ldrb	r3, [r3, #0]
 8008fa4:	2b02      	cmp	r3, #2
 8008fa6:	d902      	bls.n	8008fae <dir_sdi+0x46>
		clst = fs->dirbase;
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fac:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d10c      	bne.n	8008fce <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	095b      	lsrs	r3, r3, #5
 8008fb8:	693a      	ldr	r2, [r7, #16]
 8008fba:	8912      	ldrh	r2, [r2, #8]
 8008fbc:	4293      	cmp	r3, r2
 8008fbe:	d301      	bcc.n	8008fc4 <dir_sdi+0x5c>
 8008fc0:	2302      	movs	r3, #2
 8008fc2:	e048      	b.n	8009056 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	61da      	str	r2, [r3, #28]
 8008fcc:	e029      	b.n	8009022 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008fce:	693b      	ldr	r3, [r7, #16]
 8008fd0:	895b      	ldrh	r3, [r3, #10]
 8008fd2:	025b      	lsls	r3, r3, #9
 8008fd4:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008fd6:	e019      	b.n	800900c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6979      	ldr	r1, [r7, #20]
 8008fdc:	4618      	mov	r0, r3
 8008fde:	f7ff fcfe 	bl	80089de <get_fat>
 8008fe2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008fe4:	697b      	ldr	r3, [r7, #20]
 8008fe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fea:	d101      	bne.n	8008ff0 <dir_sdi+0x88>
 8008fec:	2301      	movs	r3, #1
 8008fee:	e032      	b.n	8009056 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008ff0:	697b      	ldr	r3, [r7, #20]
 8008ff2:	2b01      	cmp	r3, #1
 8008ff4:	d904      	bls.n	8009000 <dir_sdi+0x98>
 8008ff6:	693b      	ldr	r3, [r7, #16]
 8008ff8:	695b      	ldr	r3, [r3, #20]
 8008ffa:	697a      	ldr	r2, [r7, #20]
 8008ffc:	429a      	cmp	r2, r3
 8008ffe:	d301      	bcc.n	8009004 <dir_sdi+0x9c>
 8009000:	2302      	movs	r3, #2
 8009002:	e028      	b.n	8009056 <dir_sdi+0xee>
			ofs -= csz;
 8009004:	683a      	ldr	r2, [r7, #0]
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	1ad3      	subs	r3, r2, r3
 800900a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800900c:	683a      	ldr	r2, [r7, #0]
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	429a      	cmp	r2, r3
 8009012:	d2e1      	bcs.n	8008fd8 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8009014:	6979      	ldr	r1, [r7, #20]
 8009016:	6938      	ldr	r0, [r7, #16]
 8009018:	f7ff fcc2 	bl	80089a0 <clust2sect>
 800901c:	4602      	mov	r2, r0
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	697a      	ldr	r2, [r7, #20]
 8009026:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	69db      	ldr	r3, [r3, #28]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d101      	bne.n	8009034 <dir_sdi+0xcc>
 8009030:	2302      	movs	r3, #2
 8009032:	e010      	b.n	8009056 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	69da      	ldr	r2, [r3, #28]
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	0a5b      	lsrs	r3, r3, #9
 800903c:	441a      	add	r2, r3
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8009042:	693b      	ldr	r3, [r7, #16]
 8009044:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800904e:	441a      	add	r2, r3
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009054:	2300      	movs	r3, #0
}
 8009056:	4618      	mov	r0, r3
 8009058:	3718      	adds	r7, #24
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}

0800905e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800905e:	b580      	push	{r7, lr}
 8009060:	b086      	sub	sp, #24
 8009062:	af00      	add	r7, sp, #0
 8009064:	6078      	str	r0, [r7, #4]
 8009066:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	695b      	ldr	r3, [r3, #20]
 8009072:	3320      	adds	r3, #32
 8009074:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	69db      	ldr	r3, [r3, #28]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d003      	beq.n	8009086 <dir_next+0x28>
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009084:	d301      	bcc.n	800908a <dir_next+0x2c>
 8009086:	2304      	movs	r3, #4
 8009088:	e0aa      	b.n	80091e0 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009090:	2b00      	cmp	r3, #0
 8009092:	f040 8098 	bne.w	80091c6 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	69db      	ldr	r3, [r3, #28]
 800909a:	1c5a      	adds	r2, r3, #1
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	699b      	ldr	r3, [r3, #24]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d10b      	bne.n	80090c0 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80090a8:	68bb      	ldr	r3, [r7, #8]
 80090aa:	095b      	lsrs	r3, r3, #5
 80090ac:	68fa      	ldr	r2, [r7, #12]
 80090ae:	8912      	ldrh	r2, [r2, #8]
 80090b0:	4293      	cmp	r3, r2
 80090b2:	f0c0 8088 	bcc.w	80091c6 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2200      	movs	r2, #0
 80090ba:	61da      	str	r2, [r3, #28]
 80090bc:	2304      	movs	r3, #4
 80090be:	e08f      	b.n	80091e0 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80090c0:	68bb      	ldr	r3, [r7, #8]
 80090c2:	0a5b      	lsrs	r3, r3, #9
 80090c4:	68fa      	ldr	r2, [r7, #12]
 80090c6:	8952      	ldrh	r2, [r2, #10]
 80090c8:	3a01      	subs	r2, #1
 80090ca:	4013      	ands	r3, r2
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d17a      	bne.n	80091c6 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80090d0:	687a      	ldr	r2, [r7, #4]
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	699b      	ldr	r3, [r3, #24]
 80090d6:	4619      	mov	r1, r3
 80090d8:	4610      	mov	r0, r2
 80090da:	f7ff fc80 	bl	80089de <get_fat>
 80090de:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80090e0:	697b      	ldr	r3, [r7, #20]
 80090e2:	2b01      	cmp	r3, #1
 80090e4:	d801      	bhi.n	80090ea <dir_next+0x8c>
 80090e6:	2302      	movs	r3, #2
 80090e8:	e07a      	b.n	80091e0 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80090ea:	697b      	ldr	r3, [r7, #20]
 80090ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090f0:	d101      	bne.n	80090f6 <dir_next+0x98>
 80090f2:	2301      	movs	r3, #1
 80090f4:	e074      	b.n	80091e0 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	695b      	ldr	r3, [r3, #20]
 80090fa:	697a      	ldr	r2, [r7, #20]
 80090fc:	429a      	cmp	r2, r3
 80090fe:	d358      	bcc.n	80091b2 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d104      	bne.n	8009110 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2200      	movs	r2, #0
 800910a:	61da      	str	r2, [r3, #28]
 800910c:	2304      	movs	r3, #4
 800910e:	e067      	b.n	80091e0 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8009110:	687a      	ldr	r2, [r7, #4]
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	699b      	ldr	r3, [r3, #24]
 8009116:	4619      	mov	r1, r3
 8009118:	4610      	mov	r0, r2
 800911a:	f7ff fe59 	bl	8008dd0 <create_chain>
 800911e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d101      	bne.n	800912a <dir_next+0xcc>
 8009126:	2307      	movs	r3, #7
 8009128:	e05a      	b.n	80091e0 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	2b01      	cmp	r3, #1
 800912e:	d101      	bne.n	8009134 <dir_next+0xd6>
 8009130:	2302      	movs	r3, #2
 8009132:	e055      	b.n	80091e0 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009134:	697b      	ldr	r3, [r7, #20]
 8009136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800913a:	d101      	bne.n	8009140 <dir_next+0xe2>
 800913c:	2301      	movs	r3, #1
 800913e:	e04f      	b.n	80091e0 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8009140:	68f8      	ldr	r0, [r7, #12]
 8009142:	f7ff fb4d 	bl	80087e0 <sync_window>
 8009146:	4603      	mov	r3, r0
 8009148:	2b00      	cmp	r3, #0
 800914a:	d001      	beq.n	8009150 <dir_next+0xf2>
 800914c:	2301      	movs	r3, #1
 800914e:	e047      	b.n	80091e0 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	3330      	adds	r3, #48	; 0x30
 8009154:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009158:	2100      	movs	r1, #0
 800915a:	4618      	mov	r0, r3
 800915c:	f7ff f977 	bl	800844e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009160:	2300      	movs	r3, #0
 8009162:	613b      	str	r3, [r7, #16]
 8009164:	6979      	ldr	r1, [r7, #20]
 8009166:	68f8      	ldr	r0, [r7, #12]
 8009168:	f7ff fc1a 	bl	80089a0 <clust2sect>
 800916c:	4602      	mov	r2, r0
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	62da      	str	r2, [r3, #44]	; 0x2c
 8009172:	e012      	b.n	800919a <dir_next+0x13c>
						fs->wflag = 1;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	2201      	movs	r2, #1
 8009178:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800917a:	68f8      	ldr	r0, [r7, #12]
 800917c:	f7ff fb30 	bl	80087e0 <sync_window>
 8009180:	4603      	mov	r3, r0
 8009182:	2b00      	cmp	r3, #0
 8009184:	d001      	beq.n	800918a <dir_next+0x12c>
 8009186:	2301      	movs	r3, #1
 8009188:	e02a      	b.n	80091e0 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	3301      	adds	r3, #1
 800918e:	613b      	str	r3, [r7, #16]
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009194:	1c5a      	adds	r2, r3, #1
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	62da      	str	r2, [r3, #44]	; 0x2c
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	895b      	ldrh	r3, [r3, #10]
 800919e:	461a      	mov	r2, r3
 80091a0:	693b      	ldr	r3, [r7, #16]
 80091a2:	4293      	cmp	r3, r2
 80091a4:	d3e6      	bcc.n	8009174 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091aa:	693b      	ldr	r3, [r7, #16]
 80091ac:	1ad2      	subs	r2, r2, r3
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	697a      	ldr	r2, [r7, #20]
 80091b6:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80091b8:	6979      	ldr	r1, [r7, #20]
 80091ba:	68f8      	ldr	r0, [r7, #12]
 80091bc:	f7ff fbf0 	bl	80089a0 <clust2sect>
 80091c0:	4602      	mov	r2, r0
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	68ba      	ldr	r2, [r7, #8]
 80091ca:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091d8:	441a      	add	r2, r3
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80091de:	2300      	movs	r3, #0
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	3718      	adds	r7, #24
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}

080091e8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b086      	sub	sp, #24
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
 80091f0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80091f8:	2100      	movs	r1, #0
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f7ff feb4 	bl	8008f68 <dir_sdi>
 8009200:	4603      	mov	r3, r0
 8009202:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009204:	7dfb      	ldrb	r3, [r7, #23]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d12b      	bne.n	8009262 <dir_alloc+0x7a>
		n = 0;
 800920a:	2300      	movs	r3, #0
 800920c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	69db      	ldr	r3, [r3, #28]
 8009212:	4619      	mov	r1, r3
 8009214:	68f8      	ldr	r0, [r7, #12]
 8009216:	f7ff fb27 	bl	8008868 <move_window>
 800921a:	4603      	mov	r3, r0
 800921c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800921e:	7dfb      	ldrb	r3, [r7, #23]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d11d      	bne.n	8009260 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6a1b      	ldr	r3, [r3, #32]
 8009228:	781b      	ldrb	r3, [r3, #0]
 800922a:	2be5      	cmp	r3, #229	; 0xe5
 800922c:	d004      	beq.n	8009238 <dir_alloc+0x50>
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	6a1b      	ldr	r3, [r3, #32]
 8009232:	781b      	ldrb	r3, [r3, #0]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d107      	bne.n	8009248 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009238:	693b      	ldr	r3, [r7, #16]
 800923a:	3301      	adds	r3, #1
 800923c:	613b      	str	r3, [r7, #16]
 800923e:	693a      	ldr	r2, [r7, #16]
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	429a      	cmp	r2, r3
 8009244:	d102      	bne.n	800924c <dir_alloc+0x64>
 8009246:	e00c      	b.n	8009262 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8009248:	2300      	movs	r3, #0
 800924a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800924c:	2101      	movs	r1, #1
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f7ff ff05 	bl	800905e <dir_next>
 8009254:	4603      	mov	r3, r0
 8009256:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009258:	7dfb      	ldrb	r3, [r7, #23]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d0d7      	beq.n	800920e <dir_alloc+0x26>
 800925e:	e000      	b.n	8009262 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8009260:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009262:	7dfb      	ldrb	r3, [r7, #23]
 8009264:	2b04      	cmp	r3, #4
 8009266:	d101      	bne.n	800926c <dir_alloc+0x84>
 8009268:	2307      	movs	r3, #7
 800926a:	75fb      	strb	r3, [r7, #23]
	return res;
 800926c:	7dfb      	ldrb	r3, [r7, #23]
}
 800926e:	4618      	mov	r0, r3
 8009270:	3718      	adds	r7, #24
 8009272:	46bd      	mov	sp, r7
 8009274:	bd80      	pop	{r7, pc}

08009276 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8009276:	b580      	push	{r7, lr}
 8009278:	b084      	sub	sp, #16
 800927a:	af00      	add	r7, sp, #0
 800927c:	6078      	str	r0, [r7, #4]
 800927e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	331a      	adds	r3, #26
 8009284:	4618      	mov	r0, r3
 8009286:	f7ff f83f 	bl	8008308 <ld_word>
 800928a:	4603      	mov	r3, r0
 800928c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	781b      	ldrb	r3, [r3, #0]
 8009292:	2b03      	cmp	r3, #3
 8009294:	d109      	bne.n	80092aa <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009296:	683b      	ldr	r3, [r7, #0]
 8009298:	3314      	adds	r3, #20
 800929a:	4618      	mov	r0, r3
 800929c:	f7ff f834 	bl	8008308 <ld_word>
 80092a0:	4603      	mov	r3, r0
 80092a2:	041b      	lsls	r3, r3, #16
 80092a4:	68fa      	ldr	r2, [r7, #12]
 80092a6:	4313      	orrs	r3, r2
 80092a8:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80092aa:	68fb      	ldr	r3, [r7, #12]
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	3710      	adds	r7, #16
 80092b0:	46bd      	mov	sp, r7
 80092b2:	bd80      	pop	{r7, pc}

080092b4 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b084      	sub	sp, #16
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	60f8      	str	r0, [r7, #12]
 80092bc:	60b9      	str	r1, [r7, #8]
 80092be:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	331a      	adds	r3, #26
 80092c4:	687a      	ldr	r2, [r7, #4]
 80092c6:	b292      	uxth	r2, r2
 80092c8:	4611      	mov	r1, r2
 80092ca:	4618      	mov	r0, r3
 80092cc:	f7ff f857 	bl	800837e <st_word>
	if (fs->fs_type == FS_FAT32) {
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	781b      	ldrb	r3, [r3, #0]
 80092d4:	2b03      	cmp	r3, #3
 80092d6:	d109      	bne.n	80092ec <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	f103 0214 	add.w	r2, r3, #20
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	0c1b      	lsrs	r3, r3, #16
 80092e2:	b29b      	uxth	r3, r3
 80092e4:	4619      	mov	r1, r3
 80092e6:	4610      	mov	r0, r2
 80092e8:	f7ff f849 	bl	800837e <st_word>
	}
}
 80092ec:	bf00      	nop
 80092ee:	3710      	adds	r7, #16
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}

080092f4 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b086      	sub	sp, #24
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009302:	2100      	movs	r1, #0
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f7ff fe2f 	bl	8008f68 <dir_sdi>
 800930a:	4603      	mov	r3, r0
 800930c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800930e:	7dfb      	ldrb	r3, [r7, #23]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d001      	beq.n	8009318 <dir_find+0x24>
 8009314:	7dfb      	ldrb	r3, [r7, #23]
 8009316:	e03e      	b.n	8009396 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	69db      	ldr	r3, [r3, #28]
 800931c:	4619      	mov	r1, r3
 800931e:	6938      	ldr	r0, [r7, #16]
 8009320:	f7ff faa2 	bl	8008868 <move_window>
 8009324:	4603      	mov	r3, r0
 8009326:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009328:	7dfb      	ldrb	r3, [r7, #23]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d12f      	bne.n	800938e <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6a1b      	ldr	r3, [r3, #32]
 8009332:	781b      	ldrb	r3, [r3, #0]
 8009334:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009336:	7bfb      	ldrb	r3, [r7, #15]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d102      	bne.n	8009342 <dir_find+0x4e>
 800933c:	2304      	movs	r3, #4
 800933e:	75fb      	strb	r3, [r7, #23]
 8009340:	e028      	b.n	8009394 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6a1b      	ldr	r3, [r3, #32]
 8009346:	330b      	adds	r3, #11
 8009348:	781b      	ldrb	r3, [r3, #0]
 800934a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800934e:	b2da      	uxtb	r2, r3
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6a1b      	ldr	r3, [r3, #32]
 8009358:	330b      	adds	r3, #11
 800935a:	781b      	ldrb	r3, [r3, #0]
 800935c:	f003 0308 	and.w	r3, r3, #8
 8009360:	2b00      	cmp	r3, #0
 8009362:	d10a      	bne.n	800937a <dir_find+0x86>
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	6a18      	ldr	r0, [r3, #32]
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	3324      	adds	r3, #36	; 0x24
 800936c:	220b      	movs	r2, #11
 800936e:	4619      	mov	r1, r3
 8009370:	f7ff f888 	bl	8008484 <mem_cmp>
 8009374:	4603      	mov	r3, r0
 8009376:	2b00      	cmp	r3, #0
 8009378:	d00b      	beq.n	8009392 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800937a:	2100      	movs	r1, #0
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f7ff fe6e 	bl	800905e <dir_next>
 8009382:	4603      	mov	r3, r0
 8009384:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009386:	7dfb      	ldrb	r3, [r7, #23]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d0c5      	beq.n	8009318 <dir_find+0x24>
 800938c:	e002      	b.n	8009394 <dir_find+0xa0>
		if (res != FR_OK) break;
 800938e:	bf00      	nop
 8009390:	e000      	b.n	8009394 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8009392:	bf00      	nop

	return res;
 8009394:	7dfb      	ldrb	r3, [r7, #23]
}
 8009396:	4618      	mov	r0, r3
 8009398:	3718      	adds	r7, #24
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}

0800939e <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800939e:	b580      	push	{r7, lr}
 80093a0:	b084      	sub	sp, #16
 80093a2:	af00      	add	r7, sp, #0
 80093a4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80093ac:	2101      	movs	r1, #1
 80093ae:	6878      	ldr	r0, [r7, #4]
 80093b0:	f7ff ff1a 	bl	80091e8 <dir_alloc>
 80093b4:	4603      	mov	r3, r0
 80093b6:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80093b8:	7bfb      	ldrb	r3, [r7, #15]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d11c      	bne.n	80093f8 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	69db      	ldr	r3, [r3, #28]
 80093c2:	4619      	mov	r1, r3
 80093c4:	68b8      	ldr	r0, [r7, #8]
 80093c6:	f7ff fa4f 	bl	8008868 <move_window>
 80093ca:	4603      	mov	r3, r0
 80093cc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80093ce:	7bfb      	ldrb	r3, [r7, #15]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d111      	bne.n	80093f8 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	6a1b      	ldr	r3, [r3, #32]
 80093d8:	2220      	movs	r2, #32
 80093da:	2100      	movs	r1, #0
 80093dc:	4618      	mov	r0, r3
 80093de:	f7ff f836 	bl	800844e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	6a18      	ldr	r0, [r3, #32]
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	3324      	adds	r3, #36	; 0x24
 80093ea:	220b      	movs	r2, #11
 80093ec:	4619      	mov	r1, r3
 80093ee:	f7ff f80d 	bl	800840c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	2201      	movs	r2, #1
 80093f6:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80093f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80093fa:	4618      	mov	r0, r3
 80093fc:	3710      	adds	r7, #16
 80093fe:	46bd      	mov	sp, r7
 8009400:	bd80      	pop	{r7, pc}
	...

08009404 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b088      	sub	sp, #32
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
 800940c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	60fb      	str	r3, [r7, #12]
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	3324      	adds	r3, #36	; 0x24
 8009418:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800941a:	220b      	movs	r2, #11
 800941c:	2120      	movs	r1, #32
 800941e:	68b8      	ldr	r0, [r7, #8]
 8009420:	f7ff f815 	bl	800844e <mem_set>
	si = i = 0; ni = 8;
 8009424:	2300      	movs	r3, #0
 8009426:	613b      	str	r3, [r7, #16]
 8009428:	693b      	ldr	r3, [r7, #16]
 800942a:	61fb      	str	r3, [r7, #28]
 800942c:	2308      	movs	r3, #8
 800942e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8009430:	69fb      	ldr	r3, [r7, #28]
 8009432:	1c5a      	adds	r2, r3, #1
 8009434:	61fa      	str	r2, [r7, #28]
 8009436:	68fa      	ldr	r2, [r7, #12]
 8009438:	4413      	add	r3, r2
 800943a:	781b      	ldrb	r3, [r3, #0]
 800943c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800943e:	7efb      	ldrb	r3, [r7, #27]
 8009440:	2b20      	cmp	r3, #32
 8009442:	d94e      	bls.n	80094e2 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8009444:	7efb      	ldrb	r3, [r7, #27]
 8009446:	2b2f      	cmp	r3, #47	; 0x2f
 8009448:	d006      	beq.n	8009458 <create_name+0x54>
 800944a:	7efb      	ldrb	r3, [r7, #27]
 800944c:	2b5c      	cmp	r3, #92	; 0x5c
 800944e:	d110      	bne.n	8009472 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8009450:	e002      	b.n	8009458 <create_name+0x54>
 8009452:	69fb      	ldr	r3, [r7, #28]
 8009454:	3301      	adds	r3, #1
 8009456:	61fb      	str	r3, [r7, #28]
 8009458:	68fa      	ldr	r2, [r7, #12]
 800945a:	69fb      	ldr	r3, [r7, #28]
 800945c:	4413      	add	r3, r2
 800945e:	781b      	ldrb	r3, [r3, #0]
 8009460:	2b2f      	cmp	r3, #47	; 0x2f
 8009462:	d0f6      	beq.n	8009452 <create_name+0x4e>
 8009464:	68fa      	ldr	r2, [r7, #12]
 8009466:	69fb      	ldr	r3, [r7, #28]
 8009468:	4413      	add	r3, r2
 800946a:	781b      	ldrb	r3, [r3, #0]
 800946c:	2b5c      	cmp	r3, #92	; 0x5c
 800946e:	d0f0      	beq.n	8009452 <create_name+0x4e>
			break;
 8009470:	e038      	b.n	80094e4 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8009472:	7efb      	ldrb	r3, [r7, #27]
 8009474:	2b2e      	cmp	r3, #46	; 0x2e
 8009476:	d003      	beq.n	8009480 <create_name+0x7c>
 8009478:	693a      	ldr	r2, [r7, #16]
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	429a      	cmp	r2, r3
 800947e:	d30c      	bcc.n	800949a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8009480:	697b      	ldr	r3, [r7, #20]
 8009482:	2b0b      	cmp	r3, #11
 8009484:	d002      	beq.n	800948c <create_name+0x88>
 8009486:	7efb      	ldrb	r3, [r7, #27]
 8009488:	2b2e      	cmp	r3, #46	; 0x2e
 800948a:	d001      	beq.n	8009490 <create_name+0x8c>
 800948c:	2306      	movs	r3, #6
 800948e:	e044      	b.n	800951a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8009490:	2308      	movs	r3, #8
 8009492:	613b      	str	r3, [r7, #16]
 8009494:	230b      	movs	r3, #11
 8009496:	617b      	str	r3, [r7, #20]
			continue;
 8009498:	e022      	b.n	80094e0 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800949a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	da04      	bge.n	80094ac <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80094a2:	7efb      	ldrb	r3, [r7, #27]
 80094a4:	3b80      	subs	r3, #128	; 0x80
 80094a6:	4a1f      	ldr	r2, [pc, #124]	; (8009524 <create_name+0x120>)
 80094a8:	5cd3      	ldrb	r3, [r2, r3]
 80094aa:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80094ac:	7efb      	ldrb	r3, [r7, #27]
 80094ae:	4619      	mov	r1, r3
 80094b0:	481d      	ldr	r0, [pc, #116]	; (8009528 <create_name+0x124>)
 80094b2:	f7ff f80e 	bl	80084d2 <chk_chr>
 80094b6:	4603      	mov	r3, r0
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d001      	beq.n	80094c0 <create_name+0xbc>
 80094bc:	2306      	movs	r3, #6
 80094be:	e02c      	b.n	800951a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80094c0:	7efb      	ldrb	r3, [r7, #27]
 80094c2:	2b60      	cmp	r3, #96	; 0x60
 80094c4:	d905      	bls.n	80094d2 <create_name+0xce>
 80094c6:	7efb      	ldrb	r3, [r7, #27]
 80094c8:	2b7a      	cmp	r3, #122	; 0x7a
 80094ca:	d802      	bhi.n	80094d2 <create_name+0xce>
 80094cc:	7efb      	ldrb	r3, [r7, #27]
 80094ce:	3b20      	subs	r3, #32
 80094d0:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 80094d2:	693b      	ldr	r3, [r7, #16]
 80094d4:	1c5a      	adds	r2, r3, #1
 80094d6:	613a      	str	r2, [r7, #16]
 80094d8:	68ba      	ldr	r2, [r7, #8]
 80094da:	4413      	add	r3, r2
 80094dc:	7efa      	ldrb	r2, [r7, #27]
 80094de:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80094e0:	e7a6      	b.n	8009430 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80094e2:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80094e4:	68fa      	ldr	r2, [r7, #12]
 80094e6:	69fb      	ldr	r3, [r7, #28]
 80094e8:	441a      	add	r2, r3
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80094ee:	693b      	ldr	r3, [r7, #16]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d101      	bne.n	80094f8 <create_name+0xf4>
 80094f4:	2306      	movs	r3, #6
 80094f6:	e010      	b.n	800951a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80094f8:	68bb      	ldr	r3, [r7, #8]
 80094fa:	781b      	ldrb	r3, [r3, #0]
 80094fc:	2be5      	cmp	r3, #229	; 0xe5
 80094fe:	d102      	bne.n	8009506 <create_name+0x102>
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	2205      	movs	r2, #5
 8009504:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009506:	7efb      	ldrb	r3, [r7, #27]
 8009508:	2b20      	cmp	r3, #32
 800950a:	d801      	bhi.n	8009510 <create_name+0x10c>
 800950c:	2204      	movs	r2, #4
 800950e:	e000      	b.n	8009512 <create_name+0x10e>
 8009510:	2200      	movs	r2, #0
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	330b      	adds	r3, #11
 8009516:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8009518:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800951a:	4618      	mov	r0, r3
 800951c:	3720      	adds	r7, #32
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}
 8009522:	bf00      	nop
 8009524:	08015ce4 	.word	0x08015ce4
 8009528:	0800c77c 	.word	0x0800c77c

0800952c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800952c:	b580      	push	{r7, lr}
 800952e:	b086      	sub	sp, #24
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
 8009534:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800953a:	693b      	ldr	r3, [r7, #16]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009540:	e002      	b.n	8009548 <follow_path+0x1c>
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	3301      	adds	r3, #1
 8009546:	603b      	str	r3, [r7, #0]
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	781b      	ldrb	r3, [r3, #0]
 800954c:	2b2f      	cmp	r3, #47	; 0x2f
 800954e:	d0f8      	beq.n	8009542 <follow_path+0x16>
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	781b      	ldrb	r3, [r3, #0]
 8009554:	2b5c      	cmp	r3, #92	; 0x5c
 8009556:	d0f4      	beq.n	8009542 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8009558:	693b      	ldr	r3, [r7, #16]
 800955a:	2200      	movs	r2, #0
 800955c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	781b      	ldrb	r3, [r3, #0]
 8009562:	2b1f      	cmp	r3, #31
 8009564:	d80a      	bhi.n	800957c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2280      	movs	r2, #128	; 0x80
 800956a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800956e:	2100      	movs	r1, #0
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f7ff fcf9 	bl	8008f68 <dir_sdi>
 8009576:	4603      	mov	r3, r0
 8009578:	75fb      	strb	r3, [r7, #23]
 800957a:	e043      	b.n	8009604 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800957c:	463b      	mov	r3, r7
 800957e:	4619      	mov	r1, r3
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f7ff ff3f 	bl	8009404 <create_name>
 8009586:	4603      	mov	r3, r0
 8009588:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800958a:	7dfb      	ldrb	r3, [r7, #23]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d134      	bne.n	80095fa <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009590:	6878      	ldr	r0, [r7, #4]
 8009592:	f7ff feaf 	bl	80092f4 <dir_find>
 8009596:	4603      	mov	r3, r0
 8009598:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80095a0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80095a2:	7dfb      	ldrb	r3, [r7, #23]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d00a      	beq.n	80095be <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80095a8:	7dfb      	ldrb	r3, [r7, #23]
 80095aa:	2b04      	cmp	r3, #4
 80095ac:	d127      	bne.n	80095fe <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80095ae:	7afb      	ldrb	r3, [r7, #11]
 80095b0:	f003 0304 	and.w	r3, r3, #4
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d122      	bne.n	80095fe <follow_path+0xd2>
 80095b8:	2305      	movs	r3, #5
 80095ba:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80095bc:	e01f      	b.n	80095fe <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80095be:	7afb      	ldrb	r3, [r7, #11]
 80095c0:	f003 0304 	and.w	r3, r3, #4
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d11c      	bne.n	8009602 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80095c8:	693b      	ldr	r3, [r7, #16]
 80095ca:	799b      	ldrb	r3, [r3, #6]
 80095cc:	f003 0310 	and.w	r3, r3, #16
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d102      	bne.n	80095da <follow_path+0xae>
				res = FR_NO_PATH; break;
 80095d4:	2305      	movs	r3, #5
 80095d6:	75fb      	strb	r3, [r7, #23]
 80095d8:	e014      	b.n	8009604 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	695b      	ldr	r3, [r3, #20]
 80095e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095e8:	4413      	add	r3, r2
 80095ea:	4619      	mov	r1, r3
 80095ec:	68f8      	ldr	r0, [r7, #12]
 80095ee:	f7ff fe42 	bl	8009276 <ld_clust>
 80095f2:	4602      	mov	r2, r0
 80095f4:	693b      	ldr	r3, [r7, #16]
 80095f6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80095f8:	e7c0      	b.n	800957c <follow_path+0x50>
			if (res != FR_OK) break;
 80095fa:	bf00      	nop
 80095fc:	e002      	b.n	8009604 <follow_path+0xd8>
				break;
 80095fe:	bf00      	nop
 8009600:	e000      	b.n	8009604 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009602:	bf00      	nop
			}
		}
	}

	return res;
 8009604:	7dfb      	ldrb	r3, [r7, #23]
}
 8009606:	4618      	mov	r0, r3
 8009608:	3718      	adds	r7, #24
 800960a:	46bd      	mov	sp, r7
 800960c:	bd80      	pop	{r7, pc}

0800960e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800960e:	b480      	push	{r7}
 8009610:	b087      	sub	sp, #28
 8009612:	af00      	add	r7, sp, #0
 8009614:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009616:	f04f 33ff 	mov.w	r3, #4294967295
 800961a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d031      	beq.n	8009688 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	617b      	str	r3, [r7, #20]
 800962a:	e002      	b.n	8009632 <get_ldnumber+0x24>
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	3301      	adds	r3, #1
 8009630:	617b      	str	r3, [r7, #20]
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	781b      	ldrb	r3, [r3, #0]
 8009636:	2b20      	cmp	r3, #32
 8009638:	d903      	bls.n	8009642 <get_ldnumber+0x34>
 800963a:	697b      	ldr	r3, [r7, #20]
 800963c:	781b      	ldrb	r3, [r3, #0]
 800963e:	2b3a      	cmp	r3, #58	; 0x3a
 8009640:	d1f4      	bne.n	800962c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8009642:	697b      	ldr	r3, [r7, #20]
 8009644:	781b      	ldrb	r3, [r3, #0]
 8009646:	2b3a      	cmp	r3, #58	; 0x3a
 8009648:	d11c      	bne.n	8009684 <get_ldnumber+0x76>
			tp = *path;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	1c5a      	adds	r2, r3, #1
 8009654:	60fa      	str	r2, [r7, #12]
 8009656:	781b      	ldrb	r3, [r3, #0]
 8009658:	3b30      	subs	r3, #48	; 0x30
 800965a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	2b09      	cmp	r3, #9
 8009660:	d80e      	bhi.n	8009680 <get_ldnumber+0x72>
 8009662:	68fa      	ldr	r2, [r7, #12]
 8009664:	697b      	ldr	r3, [r7, #20]
 8009666:	429a      	cmp	r2, r3
 8009668:	d10a      	bne.n	8009680 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800966a:	68bb      	ldr	r3, [r7, #8]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d107      	bne.n	8009680 <get_ldnumber+0x72>
					vol = (int)i;
 8009670:	68bb      	ldr	r3, [r7, #8]
 8009672:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8009674:	697b      	ldr	r3, [r7, #20]
 8009676:	3301      	adds	r3, #1
 8009678:	617b      	str	r3, [r7, #20]
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	697a      	ldr	r2, [r7, #20]
 800967e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009680:	693b      	ldr	r3, [r7, #16]
 8009682:	e002      	b.n	800968a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009684:	2300      	movs	r3, #0
 8009686:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8009688:	693b      	ldr	r3, [r7, #16]
}
 800968a:	4618      	mov	r0, r3
 800968c:	371c      	adds	r7, #28
 800968e:	46bd      	mov	sp, r7
 8009690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009694:	4770      	bx	lr
	...

08009698 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8009698:	b580      	push	{r7, lr}
 800969a:	b082      	sub	sp, #8
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
 80096a0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2200      	movs	r2, #0
 80096a6:	70da      	strb	r2, [r3, #3]
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f04f 32ff 	mov.w	r2, #4294967295
 80096ae:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80096b0:	6839      	ldr	r1, [r7, #0]
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f7ff f8d8 	bl	8008868 <move_window>
 80096b8:	4603      	mov	r3, r0
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d001      	beq.n	80096c2 <check_fs+0x2a>
 80096be:	2304      	movs	r3, #4
 80096c0:	e038      	b.n	8009734 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	3330      	adds	r3, #48	; 0x30
 80096c6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80096ca:	4618      	mov	r0, r3
 80096cc:	f7fe fe1c 	bl	8008308 <ld_word>
 80096d0:	4603      	mov	r3, r0
 80096d2:	461a      	mov	r2, r3
 80096d4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80096d8:	429a      	cmp	r2, r3
 80096da:	d001      	beq.n	80096e0 <check_fs+0x48>
 80096dc:	2303      	movs	r3, #3
 80096de:	e029      	b.n	8009734 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80096e6:	2be9      	cmp	r3, #233	; 0xe9
 80096e8:	d009      	beq.n	80096fe <check_fs+0x66>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80096f0:	2beb      	cmp	r3, #235	; 0xeb
 80096f2:	d11e      	bne.n	8009732 <check_fs+0x9a>
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80096fa:	2b90      	cmp	r3, #144	; 0x90
 80096fc:	d119      	bne.n	8009732 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	3330      	adds	r3, #48	; 0x30
 8009702:	3336      	adds	r3, #54	; 0x36
 8009704:	4618      	mov	r0, r3
 8009706:	f7fe fe17 	bl	8008338 <ld_dword>
 800970a:	4603      	mov	r3, r0
 800970c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009710:	4a0a      	ldr	r2, [pc, #40]	; (800973c <check_fs+0xa4>)
 8009712:	4293      	cmp	r3, r2
 8009714:	d101      	bne.n	800971a <check_fs+0x82>
 8009716:	2300      	movs	r3, #0
 8009718:	e00c      	b.n	8009734 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	3330      	adds	r3, #48	; 0x30
 800971e:	3352      	adds	r3, #82	; 0x52
 8009720:	4618      	mov	r0, r3
 8009722:	f7fe fe09 	bl	8008338 <ld_dword>
 8009726:	4603      	mov	r3, r0
 8009728:	4a05      	ldr	r2, [pc, #20]	; (8009740 <check_fs+0xa8>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d101      	bne.n	8009732 <check_fs+0x9a>
 800972e:	2300      	movs	r3, #0
 8009730:	e000      	b.n	8009734 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8009732:	2302      	movs	r3, #2
}
 8009734:	4618      	mov	r0, r3
 8009736:	3708      	adds	r7, #8
 8009738:	46bd      	mov	sp, r7
 800973a:	bd80      	pop	{r7, pc}
 800973c:	00544146 	.word	0x00544146
 8009740:	33544146 	.word	0x33544146

08009744 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009744:	b580      	push	{r7, lr}
 8009746:	b096      	sub	sp, #88	; 0x58
 8009748:	af00      	add	r7, sp, #0
 800974a:	60f8      	str	r0, [r7, #12]
 800974c:	60b9      	str	r1, [r7, #8]
 800974e:	4613      	mov	r3, r2
 8009750:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8009752:	68bb      	ldr	r3, [r7, #8]
 8009754:	2200      	movs	r2, #0
 8009756:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8009758:	68f8      	ldr	r0, [r7, #12]
 800975a:	f7ff ff58 	bl	800960e <get_ldnumber>
 800975e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8009760:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009762:	2b00      	cmp	r3, #0
 8009764:	da01      	bge.n	800976a <find_volume+0x26>
 8009766:	230b      	movs	r3, #11
 8009768:	e22d      	b.n	8009bc6 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800976a:	4aa1      	ldr	r2, [pc, #644]	; (80099f0 <find_volume+0x2ac>)
 800976c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800976e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009772:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009776:	2b00      	cmp	r3, #0
 8009778:	d101      	bne.n	800977e <find_volume+0x3a>
 800977a:	230c      	movs	r3, #12
 800977c:	e223      	b.n	8009bc6 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800977e:	68bb      	ldr	r3, [r7, #8]
 8009780:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009782:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009784:	79fb      	ldrb	r3, [r7, #7]
 8009786:	f023 0301 	bic.w	r3, r3, #1
 800978a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800978c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800978e:	781b      	ldrb	r3, [r3, #0]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d01a      	beq.n	80097ca <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009794:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009796:	785b      	ldrb	r3, [r3, #1]
 8009798:	4618      	mov	r0, r3
 800979a:	f7fe fd17 	bl	80081cc <disk_status>
 800979e:	4603      	mov	r3, r0
 80097a0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80097a4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80097a8:	f003 0301 	and.w	r3, r3, #1
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d10c      	bne.n	80097ca <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80097b0:	79fb      	ldrb	r3, [r7, #7]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d007      	beq.n	80097c6 <find_volume+0x82>
 80097b6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80097ba:	f003 0304 	and.w	r3, r3, #4
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d001      	beq.n	80097c6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80097c2:	230a      	movs	r3, #10
 80097c4:	e1ff      	b.n	8009bc6 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 80097c6:	2300      	movs	r3, #0
 80097c8:	e1fd      	b.n	8009bc6 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80097ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097cc:	2200      	movs	r2, #0
 80097ce:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80097d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097d2:	b2da      	uxtb	r2, r3
 80097d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097d6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80097d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097da:	785b      	ldrb	r3, [r3, #1]
 80097dc:	4618      	mov	r0, r3
 80097de:	f7fe fd0f 	bl	8008200 <disk_initialize>
 80097e2:	4603      	mov	r3, r0
 80097e4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80097e8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80097ec:	f003 0301 	and.w	r3, r3, #1
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d001      	beq.n	80097f8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80097f4:	2303      	movs	r3, #3
 80097f6:	e1e6      	b.n	8009bc6 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80097f8:	79fb      	ldrb	r3, [r7, #7]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d007      	beq.n	800980e <find_volume+0xca>
 80097fe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009802:	f003 0304 	and.w	r3, r3, #4
 8009806:	2b00      	cmp	r3, #0
 8009808:	d001      	beq.n	800980e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800980a:	230a      	movs	r3, #10
 800980c:	e1db      	b.n	8009bc6 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800980e:	2300      	movs	r3, #0
 8009810:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009812:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009814:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009816:	f7ff ff3f 	bl	8009698 <check_fs>
 800981a:	4603      	mov	r3, r0
 800981c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8009820:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009824:	2b02      	cmp	r3, #2
 8009826:	d149      	bne.n	80098bc <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009828:	2300      	movs	r3, #0
 800982a:	643b      	str	r3, [r7, #64]	; 0x40
 800982c:	e01e      	b.n	800986c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800982e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009830:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009834:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009836:	011b      	lsls	r3, r3, #4
 8009838:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800983c:	4413      	add	r3, r2
 800983e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009842:	3304      	adds	r3, #4
 8009844:	781b      	ldrb	r3, [r3, #0]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d006      	beq.n	8009858 <find_volume+0x114>
 800984a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800984c:	3308      	adds	r3, #8
 800984e:	4618      	mov	r0, r3
 8009850:	f7fe fd72 	bl	8008338 <ld_dword>
 8009854:	4602      	mov	r2, r0
 8009856:	e000      	b.n	800985a <find_volume+0x116>
 8009858:	2200      	movs	r2, #0
 800985a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800985c:	009b      	lsls	r3, r3, #2
 800985e:	3358      	adds	r3, #88	; 0x58
 8009860:	443b      	add	r3, r7
 8009862:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009866:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009868:	3301      	adds	r3, #1
 800986a:	643b      	str	r3, [r7, #64]	; 0x40
 800986c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800986e:	2b03      	cmp	r3, #3
 8009870:	d9dd      	bls.n	800982e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8009872:	2300      	movs	r3, #0
 8009874:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8009876:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009878:	2b00      	cmp	r3, #0
 800987a:	d002      	beq.n	8009882 <find_volume+0x13e>
 800987c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800987e:	3b01      	subs	r3, #1
 8009880:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009882:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009884:	009b      	lsls	r3, r3, #2
 8009886:	3358      	adds	r3, #88	; 0x58
 8009888:	443b      	add	r3, r7
 800988a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800988e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009890:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009892:	2b00      	cmp	r3, #0
 8009894:	d005      	beq.n	80098a2 <find_volume+0x15e>
 8009896:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009898:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800989a:	f7ff fefd 	bl	8009698 <check_fs>
 800989e:	4603      	mov	r3, r0
 80098a0:	e000      	b.n	80098a4 <find_volume+0x160>
 80098a2:	2303      	movs	r3, #3
 80098a4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80098a8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80098ac:	2b01      	cmp	r3, #1
 80098ae:	d905      	bls.n	80098bc <find_volume+0x178>
 80098b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80098b2:	3301      	adds	r3, #1
 80098b4:	643b      	str	r3, [r7, #64]	; 0x40
 80098b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80098b8:	2b03      	cmp	r3, #3
 80098ba:	d9e2      	bls.n	8009882 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80098bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80098c0:	2b04      	cmp	r3, #4
 80098c2:	d101      	bne.n	80098c8 <find_volume+0x184>
 80098c4:	2301      	movs	r3, #1
 80098c6:	e17e      	b.n	8009bc6 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80098c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80098cc:	2b01      	cmp	r3, #1
 80098ce:	d901      	bls.n	80098d4 <find_volume+0x190>
 80098d0:	230d      	movs	r3, #13
 80098d2:	e178      	b.n	8009bc6 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80098d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098d6:	3330      	adds	r3, #48	; 0x30
 80098d8:	330b      	adds	r3, #11
 80098da:	4618      	mov	r0, r3
 80098dc:	f7fe fd14 	bl	8008308 <ld_word>
 80098e0:	4603      	mov	r3, r0
 80098e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80098e6:	d001      	beq.n	80098ec <find_volume+0x1a8>
 80098e8:	230d      	movs	r3, #13
 80098ea:	e16c      	b.n	8009bc6 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80098ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098ee:	3330      	adds	r3, #48	; 0x30
 80098f0:	3316      	adds	r3, #22
 80098f2:	4618      	mov	r0, r3
 80098f4:	f7fe fd08 	bl	8008308 <ld_word>
 80098f8:	4603      	mov	r3, r0
 80098fa:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80098fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d106      	bne.n	8009910 <find_volume+0x1cc>
 8009902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009904:	3330      	adds	r3, #48	; 0x30
 8009906:	3324      	adds	r3, #36	; 0x24
 8009908:	4618      	mov	r0, r3
 800990a:	f7fe fd15 	bl	8008338 <ld_dword>
 800990e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8009910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009912:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009914:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8009916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009918:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800991c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800991e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009922:	789b      	ldrb	r3, [r3, #2]
 8009924:	2b01      	cmp	r3, #1
 8009926:	d005      	beq.n	8009934 <find_volume+0x1f0>
 8009928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800992a:	789b      	ldrb	r3, [r3, #2]
 800992c:	2b02      	cmp	r3, #2
 800992e:	d001      	beq.n	8009934 <find_volume+0x1f0>
 8009930:	230d      	movs	r3, #13
 8009932:	e148      	b.n	8009bc6 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8009934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009936:	789b      	ldrb	r3, [r3, #2]
 8009938:	461a      	mov	r2, r3
 800993a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800993c:	fb02 f303 	mul.w	r3, r2, r3
 8009940:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8009942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009944:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009948:	b29a      	uxth	r2, r3
 800994a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800994c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800994e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009950:	895b      	ldrh	r3, [r3, #10]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d008      	beq.n	8009968 <find_volume+0x224>
 8009956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009958:	895b      	ldrh	r3, [r3, #10]
 800995a:	461a      	mov	r2, r3
 800995c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800995e:	895b      	ldrh	r3, [r3, #10]
 8009960:	3b01      	subs	r3, #1
 8009962:	4013      	ands	r3, r2
 8009964:	2b00      	cmp	r3, #0
 8009966:	d001      	beq.n	800996c <find_volume+0x228>
 8009968:	230d      	movs	r3, #13
 800996a:	e12c      	b.n	8009bc6 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800996c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800996e:	3330      	adds	r3, #48	; 0x30
 8009970:	3311      	adds	r3, #17
 8009972:	4618      	mov	r0, r3
 8009974:	f7fe fcc8 	bl	8008308 <ld_word>
 8009978:	4603      	mov	r3, r0
 800997a:	461a      	mov	r2, r3
 800997c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800997e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009982:	891b      	ldrh	r3, [r3, #8]
 8009984:	f003 030f 	and.w	r3, r3, #15
 8009988:	b29b      	uxth	r3, r3
 800998a:	2b00      	cmp	r3, #0
 800998c:	d001      	beq.n	8009992 <find_volume+0x24e>
 800998e:	230d      	movs	r3, #13
 8009990:	e119      	b.n	8009bc6 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009994:	3330      	adds	r3, #48	; 0x30
 8009996:	3313      	adds	r3, #19
 8009998:	4618      	mov	r0, r3
 800999a:	f7fe fcb5 	bl	8008308 <ld_word>
 800999e:	4603      	mov	r3, r0
 80099a0:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80099a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d106      	bne.n	80099b6 <find_volume+0x272>
 80099a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099aa:	3330      	adds	r3, #48	; 0x30
 80099ac:	3320      	adds	r3, #32
 80099ae:	4618      	mov	r0, r3
 80099b0:	f7fe fcc2 	bl	8008338 <ld_dword>
 80099b4:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80099b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099b8:	3330      	adds	r3, #48	; 0x30
 80099ba:	330e      	adds	r3, #14
 80099bc:	4618      	mov	r0, r3
 80099be:	f7fe fca3 	bl	8008308 <ld_word>
 80099c2:	4603      	mov	r3, r0
 80099c4:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80099c6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d101      	bne.n	80099d0 <find_volume+0x28c>
 80099cc:	230d      	movs	r3, #13
 80099ce:	e0fa      	b.n	8009bc6 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80099d0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80099d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80099d4:	4413      	add	r3, r2
 80099d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80099d8:	8912      	ldrh	r2, [r2, #8]
 80099da:	0912      	lsrs	r2, r2, #4
 80099dc:	b292      	uxth	r2, r2
 80099de:	4413      	add	r3, r2
 80099e0:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80099e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80099e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099e6:	429a      	cmp	r2, r3
 80099e8:	d204      	bcs.n	80099f4 <find_volume+0x2b0>
 80099ea:	230d      	movs	r3, #13
 80099ec:	e0eb      	b.n	8009bc6 <find_volume+0x482>
 80099ee:	bf00      	nop
 80099f0:	20013744 	.word	0x20013744
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80099f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80099f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099f8:	1ad3      	subs	r3, r2, r3
 80099fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80099fc:	8952      	ldrh	r2, [r2, #10]
 80099fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8009a02:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d101      	bne.n	8009a0e <find_volume+0x2ca>
 8009a0a:	230d      	movs	r3, #13
 8009a0c:	e0db      	b.n	8009bc6 <find_volume+0x482>
		fmt = FS_FAT32;
 8009a0e:	2303      	movs	r3, #3
 8009a10:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a16:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	d802      	bhi.n	8009a24 <find_volume+0x2e0>
 8009a1e:	2302      	movs	r3, #2
 8009a20:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a26:	f640 72f5 	movw	r2, #4085	; 0xff5
 8009a2a:	4293      	cmp	r3, r2
 8009a2c:	d802      	bhi.n	8009a34 <find_volume+0x2f0>
 8009a2e:	2301      	movs	r3, #1
 8009a30:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a36:	1c9a      	adds	r2, r3, #2
 8009a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a3a:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8009a3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a3e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009a40:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009a42:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009a44:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009a46:	441a      	add	r2, r3
 8009a48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a4a:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8009a4c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a50:	441a      	add	r2, r3
 8009a52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a54:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8009a56:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009a5a:	2b03      	cmp	r3, #3
 8009a5c:	d11e      	bne.n	8009a9c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8009a5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a60:	3330      	adds	r3, #48	; 0x30
 8009a62:	332a      	adds	r3, #42	; 0x2a
 8009a64:	4618      	mov	r0, r3
 8009a66:	f7fe fc4f 	bl	8008308 <ld_word>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d001      	beq.n	8009a74 <find_volume+0x330>
 8009a70:	230d      	movs	r3, #13
 8009a72:	e0a8      	b.n	8009bc6 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a76:	891b      	ldrh	r3, [r3, #8]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d001      	beq.n	8009a80 <find_volume+0x33c>
 8009a7c:	230d      	movs	r3, #13
 8009a7e:	e0a2      	b.n	8009bc6 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a82:	3330      	adds	r3, #48	; 0x30
 8009a84:	332c      	adds	r3, #44	; 0x2c
 8009a86:	4618      	mov	r0, r3
 8009a88:	f7fe fc56 	bl	8008338 <ld_dword>
 8009a8c:	4602      	mov	r2, r0
 8009a8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a90:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009a92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a94:	695b      	ldr	r3, [r3, #20]
 8009a96:	009b      	lsls	r3, r3, #2
 8009a98:	647b      	str	r3, [r7, #68]	; 0x44
 8009a9a:	e01f      	b.n	8009adc <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8009a9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a9e:	891b      	ldrh	r3, [r3, #8]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d101      	bne.n	8009aa8 <find_volume+0x364>
 8009aa4:	230d      	movs	r3, #13
 8009aa6:	e08e      	b.n	8009bc6 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8009aa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009aaa:	6a1a      	ldr	r2, [r3, #32]
 8009aac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009aae:	441a      	add	r2, r3
 8009ab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ab2:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009ab4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009ab8:	2b02      	cmp	r3, #2
 8009aba:	d103      	bne.n	8009ac4 <find_volume+0x380>
 8009abc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009abe:	695b      	ldr	r3, [r3, #20]
 8009ac0:	005b      	lsls	r3, r3, #1
 8009ac2:	e00a      	b.n	8009ada <find_volume+0x396>
 8009ac4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ac6:	695a      	ldr	r2, [r3, #20]
 8009ac8:	4613      	mov	r3, r2
 8009aca:	005b      	lsls	r3, r3, #1
 8009acc:	4413      	add	r3, r2
 8009ace:	085a      	lsrs	r2, r3, #1
 8009ad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ad2:	695b      	ldr	r3, [r3, #20]
 8009ad4:	f003 0301 	and.w	r3, r3, #1
 8009ad8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8009ada:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8009adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ade:	699a      	ldr	r2, [r3, #24]
 8009ae0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009ae2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8009ae6:	0a5b      	lsrs	r3, r3, #9
 8009ae8:	429a      	cmp	r2, r3
 8009aea:	d201      	bcs.n	8009af0 <find_volume+0x3ac>
 8009aec:	230d      	movs	r3, #13
 8009aee:	e06a      	b.n	8009bc6 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8009af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009af2:	f04f 32ff 	mov.w	r2, #4294967295
 8009af6:	611a      	str	r2, [r3, #16]
 8009af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009afa:	691a      	ldr	r2, [r3, #16]
 8009afc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009afe:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8009b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b02:	2280      	movs	r2, #128	; 0x80
 8009b04:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8009b06:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009b0a:	2b03      	cmp	r3, #3
 8009b0c:	d149      	bne.n	8009ba2 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8009b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b10:	3330      	adds	r3, #48	; 0x30
 8009b12:	3330      	adds	r3, #48	; 0x30
 8009b14:	4618      	mov	r0, r3
 8009b16:	f7fe fbf7 	bl	8008308 <ld_word>
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	2b01      	cmp	r3, #1
 8009b1e:	d140      	bne.n	8009ba2 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8009b20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b22:	3301      	adds	r3, #1
 8009b24:	4619      	mov	r1, r3
 8009b26:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009b28:	f7fe fe9e 	bl	8008868 <move_window>
 8009b2c:	4603      	mov	r3, r0
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d137      	bne.n	8009ba2 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8009b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b34:	2200      	movs	r2, #0
 8009b36:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b3a:	3330      	adds	r3, #48	; 0x30
 8009b3c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009b40:	4618      	mov	r0, r3
 8009b42:	f7fe fbe1 	bl	8008308 <ld_word>
 8009b46:	4603      	mov	r3, r0
 8009b48:	461a      	mov	r2, r3
 8009b4a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009b4e:	429a      	cmp	r2, r3
 8009b50:	d127      	bne.n	8009ba2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8009b52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b54:	3330      	adds	r3, #48	; 0x30
 8009b56:	4618      	mov	r0, r3
 8009b58:	f7fe fbee 	bl	8008338 <ld_dword>
 8009b5c:	4603      	mov	r3, r0
 8009b5e:	4a1c      	ldr	r2, [pc, #112]	; (8009bd0 <find_volume+0x48c>)
 8009b60:	4293      	cmp	r3, r2
 8009b62:	d11e      	bne.n	8009ba2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b66:	3330      	adds	r3, #48	; 0x30
 8009b68:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	f7fe fbe3 	bl	8008338 <ld_dword>
 8009b72:	4603      	mov	r3, r0
 8009b74:	4a17      	ldr	r2, [pc, #92]	; (8009bd4 <find_volume+0x490>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d113      	bne.n	8009ba2 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8009b7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b7c:	3330      	adds	r3, #48	; 0x30
 8009b7e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8009b82:	4618      	mov	r0, r3
 8009b84:	f7fe fbd8 	bl	8008338 <ld_dword>
 8009b88:	4602      	mov	r2, r0
 8009b8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b8c:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8009b8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b90:	3330      	adds	r3, #48	; 0x30
 8009b92:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8009b96:	4618      	mov	r0, r3
 8009b98:	f7fe fbce 	bl	8008338 <ld_dword>
 8009b9c:	4602      	mov	r2, r0
 8009b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ba0:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8009ba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ba4:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8009ba8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8009baa:	4b0b      	ldr	r3, [pc, #44]	; (8009bd8 <find_volume+0x494>)
 8009bac:	881b      	ldrh	r3, [r3, #0]
 8009bae:	3301      	adds	r3, #1
 8009bb0:	b29a      	uxth	r2, r3
 8009bb2:	4b09      	ldr	r3, [pc, #36]	; (8009bd8 <find_volume+0x494>)
 8009bb4:	801a      	strh	r2, [r3, #0]
 8009bb6:	4b08      	ldr	r3, [pc, #32]	; (8009bd8 <find_volume+0x494>)
 8009bb8:	881a      	ldrh	r2, [r3, #0]
 8009bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bbc:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8009bbe:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009bc0:	f7fe fdea 	bl	8008798 <clear_lock>
#endif
	return FR_OK;
 8009bc4:	2300      	movs	r3, #0
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	3758      	adds	r7, #88	; 0x58
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}
 8009bce:	bf00      	nop
 8009bd0:	41615252 	.word	0x41615252
 8009bd4:	61417272 	.word	0x61417272
 8009bd8:	20013748 	.word	0x20013748

08009bdc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b084      	sub	sp, #16
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
 8009be4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8009be6:	2309      	movs	r3, #9
 8009be8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d01c      	beq.n	8009c2a <validate+0x4e>
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d018      	beq.n	8009c2a <validate+0x4e>
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	781b      	ldrb	r3, [r3, #0]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d013      	beq.n	8009c2a <validate+0x4e>
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	889a      	ldrh	r2, [r3, #4]
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	88db      	ldrh	r3, [r3, #6]
 8009c0c:	429a      	cmp	r2, r3
 8009c0e:	d10c      	bne.n	8009c2a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	785b      	ldrb	r3, [r3, #1]
 8009c16:	4618      	mov	r0, r3
 8009c18:	f7fe fad8 	bl	80081cc <disk_status>
 8009c1c:	4603      	mov	r3, r0
 8009c1e:	f003 0301 	and.w	r3, r3, #1
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d101      	bne.n	8009c2a <validate+0x4e>
			res = FR_OK;
 8009c26:	2300      	movs	r3, #0
 8009c28:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8009c2a:	7bfb      	ldrb	r3, [r7, #15]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d102      	bne.n	8009c36 <validate+0x5a>
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	e000      	b.n	8009c38 <validate+0x5c>
 8009c36:	2300      	movs	r3, #0
 8009c38:	683a      	ldr	r2, [r7, #0]
 8009c3a:	6013      	str	r3, [r2, #0]
	return res;
 8009c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c3e:	4618      	mov	r0, r3
 8009c40:	3710      	adds	r7, #16
 8009c42:	46bd      	mov	sp, r7
 8009c44:	bd80      	pop	{r7, pc}
	...

08009c48 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b088      	sub	sp, #32
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	60f8      	str	r0, [r7, #12]
 8009c50:	60b9      	str	r1, [r7, #8]
 8009c52:	4613      	mov	r3, r2
 8009c54:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009c56:	68bb      	ldr	r3, [r7, #8]
 8009c58:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8009c5a:	f107 0310 	add.w	r3, r7, #16
 8009c5e:	4618      	mov	r0, r3
 8009c60:	f7ff fcd5 	bl	800960e <get_ldnumber>
 8009c64:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009c66:	69fb      	ldr	r3, [r7, #28]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	da01      	bge.n	8009c70 <f_mount+0x28>
 8009c6c:	230b      	movs	r3, #11
 8009c6e:	e02b      	b.n	8009cc8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009c70:	4a17      	ldr	r2, [pc, #92]	; (8009cd0 <f_mount+0x88>)
 8009c72:	69fb      	ldr	r3, [r7, #28]
 8009c74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009c78:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8009c7a:	69bb      	ldr	r3, [r7, #24]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d005      	beq.n	8009c8c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009c80:	69b8      	ldr	r0, [r7, #24]
 8009c82:	f7fe fd89 	bl	8008798 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009c86:	69bb      	ldr	r3, [r7, #24]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d002      	beq.n	8009c98 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	2200      	movs	r2, #0
 8009c96:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009c98:	68fa      	ldr	r2, [r7, #12]
 8009c9a:	490d      	ldr	r1, [pc, #52]	; (8009cd0 <f_mount+0x88>)
 8009c9c:	69fb      	ldr	r3, [r7, #28]
 8009c9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d002      	beq.n	8009cae <f_mount+0x66>
 8009ca8:	79fb      	ldrb	r3, [r7, #7]
 8009caa:	2b01      	cmp	r3, #1
 8009cac:	d001      	beq.n	8009cb2 <f_mount+0x6a>
 8009cae:	2300      	movs	r3, #0
 8009cb0:	e00a      	b.n	8009cc8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009cb2:	f107 010c 	add.w	r1, r7, #12
 8009cb6:	f107 0308 	add.w	r3, r7, #8
 8009cba:	2200      	movs	r2, #0
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	f7ff fd41 	bl	8009744 <find_volume>
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009cc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	3720      	adds	r7, #32
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	bd80      	pop	{r7, pc}
 8009cd0:	20013744 	.word	0x20013744

08009cd4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b098      	sub	sp, #96	; 0x60
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	60f8      	str	r0, [r7, #12]
 8009cdc:	60b9      	str	r1, [r7, #8]
 8009cde:	4613      	mov	r3, r2
 8009ce0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d101      	bne.n	8009cec <f_open+0x18>
 8009ce8:	2309      	movs	r3, #9
 8009cea:	e1ad      	b.n	800a048 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009cec:	79fb      	ldrb	r3, [r7, #7]
 8009cee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009cf2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009cf4:	79fa      	ldrb	r2, [r7, #7]
 8009cf6:	f107 0110 	add.w	r1, r7, #16
 8009cfa:	f107 0308 	add.w	r3, r7, #8
 8009cfe:	4618      	mov	r0, r3
 8009d00:	f7ff fd20 	bl	8009744 <find_volume>
 8009d04:	4603      	mov	r3, r0
 8009d06:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8009d0a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	f040 8191 	bne.w	800a036 <f_open+0x362>
		dj.obj.fs = fs;
 8009d14:	693b      	ldr	r3, [r7, #16]
 8009d16:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8009d18:	68ba      	ldr	r2, [r7, #8]
 8009d1a:	f107 0314 	add.w	r3, r7, #20
 8009d1e:	4611      	mov	r1, r2
 8009d20:	4618      	mov	r0, r3
 8009d22:	f7ff fc03 	bl	800952c <follow_path>
 8009d26:	4603      	mov	r3, r0
 8009d28:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009d2c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d11a      	bne.n	8009d6a <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009d34:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8009d38:	b25b      	sxtb	r3, r3
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	da03      	bge.n	8009d46 <f_open+0x72>
				res = FR_INVALID_NAME;
 8009d3e:	2306      	movs	r3, #6
 8009d40:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009d44:	e011      	b.n	8009d6a <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009d46:	79fb      	ldrb	r3, [r7, #7]
 8009d48:	f023 0301 	bic.w	r3, r3, #1
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	bf14      	ite	ne
 8009d50:	2301      	movne	r3, #1
 8009d52:	2300      	moveq	r3, #0
 8009d54:	b2db      	uxtb	r3, r3
 8009d56:	461a      	mov	r2, r3
 8009d58:	f107 0314 	add.w	r3, r7, #20
 8009d5c:	4611      	mov	r1, r2
 8009d5e:	4618      	mov	r0, r3
 8009d60:	f7fe fbd2 	bl	8008508 <chk_lock>
 8009d64:	4603      	mov	r3, r0
 8009d66:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009d6a:	79fb      	ldrb	r3, [r7, #7]
 8009d6c:	f003 031c 	and.w	r3, r3, #28
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d07f      	beq.n	8009e74 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8009d74:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d017      	beq.n	8009dac <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009d7c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009d80:	2b04      	cmp	r3, #4
 8009d82:	d10e      	bne.n	8009da2 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009d84:	f7fe fc1c 	bl	80085c0 <enq_lock>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d006      	beq.n	8009d9c <f_open+0xc8>
 8009d8e:	f107 0314 	add.w	r3, r7, #20
 8009d92:	4618      	mov	r0, r3
 8009d94:	f7ff fb03 	bl	800939e <dir_register>
 8009d98:	4603      	mov	r3, r0
 8009d9a:	e000      	b.n	8009d9e <f_open+0xca>
 8009d9c:	2312      	movs	r3, #18
 8009d9e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009da2:	79fb      	ldrb	r3, [r7, #7]
 8009da4:	f043 0308 	orr.w	r3, r3, #8
 8009da8:	71fb      	strb	r3, [r7, #7]
 8009daa:	e010      	b.n	8009dce <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009dac:	7ebb      	ldrb	r3, [r7, #26]
 8009dae:	f003 0311 	and.w	r3, r3, #17
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d003      	beq.n	8009dbe <f_open+0xea>
					res = FR_DENIED;
 8009db6:	2307      	movs	r3, #7
 8009db8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009dbc:	e007      	b.n	8009dce <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009dbe:	79fb      	ldrb	r3, [r7, #7]
 8009dc0:	f003 0304 	and.w	r3, r3, #4
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d002      	beq.n	8009dce <f_open+0xfa>
 8009dc8:	2308      	movs	r3, #8
 8009dca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009dce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d168      	bne.n	8009ea8 <f_open+0x1d4>
 8009dd6:	79fb      	ldrb	r3, [r7, #7]
 8009dd8:	f003 0308 	and.w	r3, r3, #8
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d063      	beq.n	8009ea8 <f_open+0x1d4>
				dw = GET_FATTIME();
 8009de0:	f7fd fcb6 	bl	8007750 <get_fattime>
 8009de4:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009de6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009de8:	330e      	adds	r3, #14
 8009dea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009dec:	4618      	mov	r0, r3
 8009dee:	f7fe fae1 	bl	80083b4 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009df2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009df4:	3316      	adds	r3, #22
 8009df6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009df8:	4618      	mov	r0, r3
 8009dfa:	f7fe fadb 	bl	80083b4 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009dfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e00:	330b      	adds	r3, #11
 8009e02:	2220      	movs	r2, #32
 8009e04:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009e06:	693b      	ldr	r3, [r7, #16]
 8009e08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009e0a:	4611      	mov	r1, r2
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	f7ff fa32 	bl	8009276 <ld_clust>
 8009e12:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009e14:	693b      	ldr	r3, [r7, #16]
 8009e16:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009e18:	2200      	movs	r2, #0
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	f7ff fa4a 	bl	80092b4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009e20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e22:	331c      	adds	r3, #28
 8009e24:	2100      	movs	r1, #0
 8009e26:	4618      	mov	r0, r3
 8009e28:	f7fe fac4 	bl	80083b4 <st_dword>
					fs->wflag = 1;
 8009e2c:	693b      	ldr	r3, [r7, #16]
 8009e2e:	2201      	movs	r2, #1
 8009e30:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009e32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d037      	beq.n	8009ea8 <f_open+0x1d4>
						dw = fs->winsect;
 8009e38:	693b      	ldr	r3, [r7, #16]
 8009e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e3c:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8009e3e:	f107 0314 	add.w	r3, r7, #20
 8009e42:	2200      	movs	r2, #0
 8009e44:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8009e46:	4618      	mov	r0, r3
 8009e48:	f7fe ff5d 	bl	8008d06 <remove_chain>
 8009e4c:	4603      	mov	r3, r0
 8009e4e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8009e52:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d126      	bne.n	8009ea8 <f_open+0x1d4>
							res = move_window(fs, dw);
 8009e5a:	693b      	ldr	r3, [r7, #16]
 8009e5c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009e5e:	4618      	mov	r0, r3
 8009e60:	f7fe fd02 	bl	8008868 <move_window>
 8009e64:	4603      	mov	r3, r0
 8009e66:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009e6a:	693b      	ldr	r3, [r7, #16]
 8009e6c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009e6e:	3a01      	subs	r2, #1
 8009e70:	60da      	str	r2, [r3, #12]
 8009e72:	e019      	b.n	8009ea8 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009e74:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d115      	bne.n	8009ea8 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009e7c:	7ebb      	ldrb	r3, [r7, #26]
 8009e7e:	f003 0310 	and.w	r3, r3, #16
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d003      	beq.n	8009e8e <f_open+0x1ba>
					res = FR_NO_FILE;
 8009e86:	2304      	movs	r3, #4
 8009e88:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009e8c:	e00c      	b.n	8009ea8 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009e8e:	79fb      	ldrb	r3, [r7, #7]
 8009e90:	f003 0302 	and.w	r3, r3, #2
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d007      	beq.n	8009ea8 <f_open+0x1d4>
 8009e98:	7ebb      	ldrb	r3, [r7, #26]
 8009e9a:	f003 0301 	and.w	r3, r3, #1
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d002      	beq.n	8009ea8 <f_open+0x1d4>
						res = FR_DENIED;
 8009ea2:	2307      	movs	r3, #7
 8009ea4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8009ea8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d128      	bne.n	8009f02 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009eb0:	79fb      	ldrb	r3, [r7, #7]
 8009eb2:	f003 0308 	and.w	r3, r3, #8
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d003      	beq.n	8009ec2 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8009eba:	79fb      	ldrb	r3, [r7, #7]
 8009ebc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ec0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009ec2:	693b      	ldr	r3, [r7, #16]
 8009ec4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8009eca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009ed0:	79fb      	ldrb	r3, [r7, #7]
 8009ed2:	f023 0301 	bic.w	r3, r3, #1
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	bf14      	ite	ne
 8009eda:	2301      	movne	r3, #1
 8009edc:	2300      	moveq	r3, #0
 8009ede:	b2db      	uxtb	r3, r3
 8009ee0:	461a      	mov	r2, r3
 8009ee2:	f107 0314 	add.w	r3, r7, #20
 8009ee6:	4611      	mov	r1, r2
 8009ee8:	4618      	mov	r0, r3
 8009eea:	f7fe fb8b 	bl	8008604 <inc_lock>
 8009eee:	4602      	mov	r2, r0
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	691b      	ldr	r3, [r3, #16]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d102      	bne.n	8009f02 <f_open+0x22e>
 8009efc:	2302      	movs	r3, #2
 8009efe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009f02:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	f040 8095 	bne.w	800a036 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009f0c:	693b      	ldr	r3, [r7, #16]
 8009f0e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009f10:	4611      	mov	r1, r2
 8009f12:	4618      	mov	r0, r3
 8009f14:	f7ff f9af 	bl	8009276 <ld_clust>
 8009f18:	4602      	mov	r2, r0
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009f1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f20:	331c      	adds	r3, #28
 8009f22:	4618      	mov	r0, r3
 8009f24:	f7fe fa08 	bl	8008338 <ld_dword>
 8009f28:	4602      	mov	r2, r0
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	2200      	movs	r2, #0
 8009f32:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009f34:	693a      	ldr	r2, [r7, #16]
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009f3a:	693b      	ldr	r3, [r7, #16]
 8009f3c:	88da      	ldrh	r2, [r3, #6]
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	79fa      	ldrb	r2, [r7, #7]
 8009f46:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	2200      	movs	r2, #0
 8009f52:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	2200      	movs	r2, #0
 8009f58:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	3330      	adds	r3, #48	; 0x30
 8009f5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009f62:	2100      	movs	r1, #0
 8009f64:	4618      	mov	r0, r3
 8009f66:	f7fe fa72 	bl	800844e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009f6a:	79fb      	ldrb	r3, [r7, #7]
 8009f6c:	f003 0320 	and.w	r3, r3, #32
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d060      	beq.n	800a036 <f_open+0x362>
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	68db      	ldr	r3, [r3, #12]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d05c      	beq.n	800a036 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	68da      	ldr	r2, [r3, #12]
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009f84:	693b      	ldr	r3, [r7, #16]
 8009f86:	895b      	ldrh	r3, [r3, #10]
 8009f88:	025b      	lsls	r3, r3, #9
 8009f8a:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	689b      	ldr	r3, [r3, #8]
 8009f90:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	68db      	ldr	r3, [r3, #12]
 8009f96:	657b      	str	r3, [r7, #84]	; 0x54
 8009f98:	e016      	b.n	8009fc8 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	f7fe fd1d 	bl	80089de <get_fat>
 8009fa4:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8009fa6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009fa8:	2b01      	cmp	r3, #1
 8009faa:	d802      	bhi.n	8009fb2 <f_open+0x2de>
 8009fac:	2302      	movs	r3, #2
 8009fae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009fb2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fb8:	d102      	bne.n	8009fc0 <f_open+0x2ec>
 8009fba:	2301      	movs	r3, #1
 8009fbc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009fc0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009fc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009fc4:	1ad3      	subs	r3, r2, r3
 8009fc6:	657b      	str	r3, [r7, #84]	; 0x54
 8009fc8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d103      	bne.n	8009fd8 <f_open+0x304>
 8009fd0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009fd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009fd4:	429a      	cmp	r2, r3
 8009fd6:	d8e0      	bhi.n	8009f9a <f_open+0x2c6>
				}
				fp->clust = clst;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009fdc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009fde:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d127      	bne.n	800a036 <f_open+0x362>
 8009fe6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009fe8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d022      	beq.n	800a036 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009ff0:	693b      	ldr	r3, [r7, #16]
 8009ff2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	f7fe fcd3 	bl	80089a0 <clust2sect>
 8009ffa:	6478      	str	r0, [r7, #68]	; 0x44
 8009ffc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d103      	bne.n	800a00a <f_open+0x336>
						res = FR_INT_ERR;
 800a002:	2302      	movs	r3, #2
 800a004:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800a008:	e015      	b.n	800a036 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800a00a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a00c:	0a5a      	lsrs	r2, r3, #9
 800a00e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a010:	441a      	add	r2, r3
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800a016:	693b      	ldr	r3, [r7, #16]
 800a018:	7858      	ldrb	r0, [r3, #1]
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	6a1a      	ldr	r2, [r3, #32]
 800a024:	2301      	movs	r3, #1
 800a026:	f7fe f911 	bl	800824c <disk_read>
 800a02a:	4603      	mov	r3, r0
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d002      	beq.n	800a036 <f_open+0x362>
 800a030:	2301      	movs	r3, #1
 800a032:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800a036:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d002      	beq.n	800a044 <f_open+0x370>
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	2200      	movs	r2, #0
 800a042:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800a044:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800a048:	4618      	mov	r0, r3
 800a04a:	3760      	adds	r7, #96	; 0x60
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bd80      	pop	{r7, pc}

0800a050 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b08e      	sub	sp, #56	; 0x38
 800a054:	af00      	add	r7, sp, #0
 800a056:	60f8      	str	r0, [r7, #12]
 800a058:	60b9      	str	r1, [r7, #8]
 800a05a:	607a      	str	r2, [r7, #4]
 800a05c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800a05e:	68bb      	ldr	r3, [r7, #8]
 800a060:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	2200      	movs	r2, #0
 800a066:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	f107 0214 	add.w	r2, r7, #20
 800a06e:	4611      	mov	r1, r2
 800a070:	4618      	mov	r0, r3
 800a072:	f7ff fdb3 	bl	8009bdc <validate>
 800a076:	4603      	mov	r3, r0
 800a078:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a07c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a080:	2b00      	cmp	r3, #0
 800a082:	d107      	bne.n	800a094 <f_read+0x44>
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	7d5b      	ldrb	r3, [r3, #21]
 800a088:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800a08c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a090:	2b00      	cmp	r3, #0
 800a092:	d002      	beq.n	800a09a <f_read+0x4a>
 800a094:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a098:	e115      	b.n	800a2c6 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	7d1b      	ldrb	r3, [r3, #20]
 800a09e:	f003 0301 	and.w	r3, r3, #1
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d101      	bne.n	800a0aa <f_read+0x5a>
 800a0a6:	2307      	movs	r3, #7
 800a0a8:	e10d      	b.n	800a2c6 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	68da      	ldr	r2, [r3, #12]
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	699b      	ldr	r3, [r3, #24]
 800a0b2:	1ad3      	subs	r3, r2, r3
 800a0b4:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800a0b6:	687a      	ldr	r2, [r7, #4]
 800a0b8:	6a3b      	ldr	r3, [r7, #32]
 800a0ba:	429a      	cmp	r2, r3
 800a0bc:	f240 80fe 	bls.w	800a2bc <f_read+0x26c>
 800a0c0:	6a3b      	ldr	r3, [r7, #32]
 800a0c2:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800a0c4:	e0fa      	b.n	800a2bc <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	699b      	ldr	r3, [r3, #24]
 800a0ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	f040 80c6 	bne.w	800a260 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	699b      	ldr	r3, [r3, #24]
 800a0d8:	0a5b      	lsrs	r3, r3, #9
 800a0da:	697a      	ldr	r2, [r7, #20]
 800a0dc:	8952      	ldrh	r2, [r2, #10]
 800a0de:	3a01      	subs	r2, #1
 800a0e0:	4013      	ands	r3, r2
 800a0e2:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800a0e4:	69fb      	ldr	r3, [r7, #28]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d12f      	bne.n	800a14a <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	699b      	ldr	r3, [r3, #24]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d103      	bne.n	800a0fa <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	689b      	ldr	r3, [r3, #8]
 800a0f6:	633b      	str	r3, [r7, #48]	; 0x30
 800a0f8:	e013      	b.n	800a122 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d007      	beq.n	800a112 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	699b      	ldr	r3, [r3, #24]
 800a106:	4619      	mov	r1, r3
 800a108:	68f8      	ldr	r0, [r7, #12]
 800a10a:	f7fe fef9 	bl	8008f00 <clmt_clust>
 800a10e:	6338      	str	r0, [r7, #48]	; 0x30
 800a110:	e007      	b.n	800a122 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800a112:	68fa      	ldr	r2, [r7, #12]
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	69db      	ldr	r3, [r3, #28]
 800a118:	4619      	mov	r1, r3
 800a11a:	4610      	mov	r0, r2
 800a11c:	f7fe fc5f 	bl	80089de <get_fat>
 800a120:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800a122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a124:	2b01      	cmp	r3, #1
 800a126:	d804      	bhi.n	800a132 <f_read+0xe2>
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	2202      	movs	r2, #2
 800a12c:	755a      	strb	r2, [r3, #21]
 800a12e:	2302      	movs	r3, #2
 800a130:	e0c9      	b.n	800a2c6 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a134:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a138:	d104      	bne.n	800a144 <f_read+0xf4>
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	2201      	movs	r2, #1
 800a13e:	755a      	strb	r2, [r3, #21]
 800a140:	2301      	movs	r3, #1
 800a142:	e0c0      	b.n	800a2c6 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a148:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800a14a:	697a      	ldr	r2, [r7, #20]
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	69db      	ldr	r3, [r3, #28]
 800a150:	4619      	mov	r1, r3
 800a152:	4610      	mov	r0, r2
 800a154:	f7fe fc24 	bl	80089a0 <clust2sect>
 800a158:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800a15a:	69bb      	ldr	r3, [r7, #24]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d104      	bne.n	800a16a <f_read+0x11a>
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	2202      	movs	r2, #2
 800a164:	755a      	strb	r2, [r3, #21]
 800a166:	2302      	movs	r3, #2
 800a168:	e0ad      	b.n	800a2c6 <f_read+0x276>
			sect += csect;
 800a16a:	69ba      	ldr	r2, [r7, #24]
 800a16c:	69fb      	ldr	r3, [r7, #28]
 800a16e:	4413      	add	r3, r2
 800a170:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	0a5b      	lsrs	r3, r3, #9
 800a176:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800a178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d039      	beq.n	800a1f2 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800a17e:	69fa      	ldr	r2, [r7, #28]
 800a180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a182:	4413      	add	r3, r2
 800a184:	697a      	ldr	r2, [r7, #20]
 800a186:	8952      	ldrh	r2, [r2, #10]
 800a188:	4293      	cmp	r3, r2
 800a18a:	d905      	bls.n	800a198 <f_read+0x148>
					cc = fs->csize - csect;
 800a18c:	697b      	ldr	r3, [r7, #20]
 800a18e:	895b      	ldrh	r3, [r3, #10]
 800a190:	461a      	mov	r2, r3
 800a192:	69fb      	ldr	r3, [r7, #28]
 800a194:	1ad3      	subs	r3, r2, r3
 800a196:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a198:	697b      	ldr	r3, [r7, #20]
 800a19a:	7858      	ldrb	r0, [r3, #1]
 800a19c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a19e:	69ba      	ldr	r2, [r7, #24]
 800a1a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a1a2:	f7fe f853 	bl	800824c <disk_read>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d004      	beq.n	800a1b6 <f_read+0x166>
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	2201      	movs	r2, #1
 800a1b0:	755a      	strb	r2, [r3, #21]
 800a1b2:	2301      	movs	r3, #1
 800a1b4:	e087      	b.n	800a2c6 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	7d1b      	ldrb	r3, [r3, #20]
 800a1ba:	b25b      	sxtb	r3, r3
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	da14      	bge.n	800a1ea <f_read+0x19a>
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	6a1a      	ldr	r2, [r3, #32]
 800a1c4:	69bb      	ldr	r3, [r7, #24]
 800a1c6:	1ad3      	subs	r3, r2, r3
 800a1c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a1ca:	429a      	cmp	r2, r3
 800a1cc:	d90d      	bls.n	800a1ea <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	6a1a      	ldr	r2, [r3, #32]
 800a1d2:	69bb      	ldr	r3, [r7, #24]
 800a1d4:	1ad3      	subs	r3, r2, r3
 800a1d6:	025b      	lsls	r3, r3, #9
 800a1d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1da:	18d0      	adds	r0, r2, r3
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	3330      	adds	r3, #48	; 0x30
 800a1e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a1e4:	4619      	mov	r1, r3
 800a1e6:	f7fe f911 	bl	800840c <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800a1ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ec:	025b      	lsls	r3, r3, #9
 800a1ee:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800a1f0:	e050      	b.n	800a294 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	6a1b      	ldr	r3, [r3, #32]
 800a1f6:	69ba      	ldr	r2, [r7, #24]
 800a1f8:	429a      	cmp	r2, r3
 800a1fa:	d02e      	beq.n	800a25a <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	7d1b      	ldrb	r3, [r3, #20]
 800a200:	b25b      	sxtb	r3, r3
 800a202:	2b00      	cmp	r3, #0
 800a204:	da18      	bge.n	800a238 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a206:	697b      	ldr	r3, [r7, #20]
 800a208:	7858      	ldrb	r0, [r3, #1]
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	6a1a      	ldr	r2, [r3, #32]
 800a214:	2301      	movs	r3, #1
 800a216:	f7fe f839 	bl	800828c <disk_write>
 800a21a:	4603      	mov	r3, r0
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d004      	beq.n	800a22a <f_read+0x1da>
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	2201      	movs	r2, #1
 800a224:	755a      	strb	r2, [r3, #21]
 800a226:	2301      	movs	r3, #1
 800a228:	e04d      	b.n	800a2c6 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	7d1b      	ldrb	r3, [r3, #20]
 800a22e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a232:	b2da      	uxtb	r2, r3
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	7858      	ldrb	r0, [r3, #1]
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a242:	2301      	movs	r3, #1
 800a244:	69ba      	ldr	r2, [r7, #24]
 800a246:	f7fe f801 	bl	800824c <disk_read>
 800a24a:	4603      	mov	r3, r0
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d004      	beq.n	800a25a <f_read+0x20a>
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	2201      	movs	r2, #1
 800a254:	755a      	strb	r2, [r3, #21]
 800a256:	2301      	movs	r3, #1
 800a258:	e035      	b.n	800a2c6 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	69ba      	ldr	r2, [r7, #24]
 800a25e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	699b      	ldr	r3, [r3, #24]
 800a264:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a268:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800a26c:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800a26e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	429a      	cmp	r2, r3
 800a274:	d901      	bls.n	800a27a <f_read+0x22a>
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	699b      	ldr	r3, [r3, #24]
 800a284:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a288:	4413      	add	r3, r2
 800a28a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a28c:	4619      	mov	r1, r3
 800a28e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a290:	f7fe f8bc 	bl	800840c <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800a294:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a298:	4413      	add	r3, r2
 800a29a:	627b      	str	r3, [r7, #36]	; 0x24
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	699a      	ldr	r2, [r3, #24]
 800a2a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2a2:	441a      	add	r2, r3
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	619a      	str	r2, [r3, #24]
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	681a      	ldr	r2, [r3, #0]
 800a2ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2ae:	441a      	add	r2, r3
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	601a      	str	r2, [r3, #0]
 800a2b4:	687a      	ldr	r2, [r7, #4]
 800a2b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2b8:	1ad3      	subs	r3, r2, r3
 800a2ba:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	f47f af01 	bne.w	800a0c6 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800a2c4:	2300      	movs	r3, #0
}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	3738      	adds	r7, #56	; 0x38
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	bd80      	pop	{r7, pc}

0800a2ce <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a2ce:	b580      	push	{r7, lr}
 800a2d0:	b086      	sub	sp, #24
 800a2d2:	af00      	add	r7, sp, #0
 800a2d4:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	f107 0208 	add.w	r2, r7, #8
 800a2dc:	4611      	mov	r1, r2
 800a2de:	4618      	mov	r0, r3
 800a2e0:	f7ff fc7c 	bl	8009bdc <validate>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a2e8:	7dfb      	ldrb	r3, [r7, #23]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d168      	bne.n	800a3c0 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	7d1b      	ldrb	r3, [r3, #20]
 800a2f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d062      	beq.n	800a3c0 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	7d1b      	ldrb	r3, [r3, #20]
 800a2fe:	b25b      	sxtb	r3, r3
 800a300:	2b00      	cmp	r3, #0
 800a302:	da15      	bge.n	800a330 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	7858      	ldrb	r0, [r3, #1]
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	6a1a      	ldr	r2, [r3, #32]
 800a312:	2301      	movs	r3, #1
 800a314:	f7fd ffba 	bl	800828c <disk_write>
 800a318:	4603      	mov	r3, r0
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d001      	beq.n	800a322 <f_sync+0x54>
 800a31e:	2301      	movs	r3, #1
 800a320:	e04f      	b.n	800a3c2 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	7d1b      	ldrb	r3, [r3, #20]
 800a326:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a32a:	b2da      	uxtb	r2, r3
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a330:	f7fd fa0e 	bl	8007750 <get_fattime>
 800a334:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a336:	68ba      	ldr	r2, [r7, #8]
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a33c:	4619      	mov	r1, r3
 800a33e:	4610      	mov	r0, r2
 800a340:	f7fe fa92 	bl	8008868 <move_window>
 800a344:	4603      	mov	r3, r0
 800a346:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800a348:	7dfb      	ldrb	r3, [r7, #23]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d138      	bne.n	800a3c0 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a352:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	330b      	adds	r3, #11
 800a358:	781a      	ldrb	r2, [r3, #0]
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	330b      	adds	r3, #11
 800a35e:	f042 0220 	orr.w	r2, r2, #32
 800a362:	b2d2      	uxtb	r2, r2
 800a364:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	6818      	ldr	r0, [r3, #0]
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	689b      	ldr	r3, [r3, #8]
 800a36e:	461a      	mov	r2, r3
 800a370:	68f9      	ldr	r1, [r7, #12]
 800a372:	f7fe ff9f 	bl	80092b4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	f103 021c 	add.w	r2, r3, #28
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	68db      	ldr	r3, [r3, #12]
 800a380:	4619      	mov	r1, r3
 800a382:	4610      	mov	r0, r2
 800a384:	f7fe f816 	bl	80083b4 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	3316      	adds	r3, #22
 800a38c:	6939      	ldr	r1, [r7, #16]
 800a38e:	4618      	mov	r0, r3
 800a390:	f7fe f810 	bl	80083b4 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	3312      	adds	r3, #18
 800a398:	2100      	movs	r1, #0
 800a39a:	4618      	mov	r0, r3
 800a39c:	f7fd ffef 	bl	800837e <st_word>
					fs->wflag = 1;
 800a3a0:	68bb      	ldr	r3, [r7, #8]
 800a3a2:	2201      	movs	r2, #1
 800a3a4:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800a3a6:	68bb      	ldr	r3, [r7, #8]
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	f7fe fa8b 	bl	80088c4 <sync_fs>
 800a3ae:	4603      	mov	r3, r0
 800a3b0:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	7d1b      	ldrb	r3, [r3, #20]
 800a3b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a3ba:	b2da      	uxtb	r2, r3
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800a3c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	3718      	adds	r7, #24
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bd80      	pop	{r7, pc}

0800a3ca <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800a3ca:	b580      	push	{r7, lr}
 800a3cc:	b084      	sub	sp, #16
 800a3ce:	af00      	add	r7, sp, #0
 800a3d0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800a3d2:	6878      	ldr	r0, [r7, #4]
 800a3d4:	f7ff ff7b 	bl	800a2ce <f_sync>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800a3dc:	7bfb      	ldrb	r3, [r7, #15]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d118      	bne.n	800a414 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	f107 0208 	add.w	r2, r7, #8
 800a3e8:	4611      	mov	r1, r2
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	f7ff fbf6 	bl	8009bdc <validate>
 800a3f0:	4603      	mov	r3, r0
 800a3f2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a3f4:	7bfb      	ldrb	r3, [r7, #15]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d10c      	bne.n	800a414 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	691b      	ldr	r3, [r3, #16]
 800a3fe:	4618      	mov	r0, r3
 800a400:	f7fe f98e 	bl	8008720 <dec_lock>
 800a404:	4603      	mov	r3, r0
 800a406:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800a408:	7bfb      	ldrb	r3, [r7, #15]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d102      	bne.n	800a414 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	2200      	movs	r2, #0
 800a412:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800a414:	7bfb      	ldrb	r3, [r7, #15]
}
 800a416:	4618      	mov	r0, r3
 800a418:	3710      	adds	r7, #16
 800a41a:	46bd      	mov	sp, r7
 800a41c:	bd80      	pop	{r7, pc}
	...

0800a420 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a420:	b480      	push	{r7}
 800a422:	b087      	sub	sp, #28
 800a424:	af00      	add	r7, sp, #0
 800a426:	60f8      	str	r0, [r7, #12]
 800a428:	60b9      	str	r1, [r7, #8]
 800a42a:	4613      	mov	r3, r2
 800a42c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a42e:	2301      	movs	r3, #1
 800a430:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a432:	2300      	movs	r3, #0
 800a434:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a436:	4b1f      	ldr	r3, [pc, #124]	; (800a4b4 <FATFS_LinkDriverEx+0x94>)
 800a438:	7a5b      	ldrb	r3, [r3, #9]
 800a43a:	b2db      	uxtb	r3, r3
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d131      	bne.n	800a4a4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a440:	4b1c      	ldr	r3, [pc, #112]	; (800a4b4 <FATFS_LinkDriverEx+0x94>)
 800a442:	7a5b      	ldrb	r3, [r3, #9]
 800a444:	b2db      	uxtb	r3, r3
 800a446:	461a      	mov	r2, r3
 800a448:	4b1a      	ldr	r3, [pc, #104]	; (800a4b4 <FATFS_LinkDriverEx+0x94>)
 800a44a:	2100      	movs	r1, #0
 800a44c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a44e:	4b19      	ldr	r3, [pc, #100]	; (800a4b4 <FATFS_LinkDriverEx+0x94>)
 800a450:	7a5b      	ldrb	r3, [r3, #9]
 800a452:	b2db      	uxtb	r3, r3
 800a454:	4a17      	ldr	r2, [pc, #92]	; (800a4b4 <FATFS_LinkDriverEx+0x94>)
 800a456:	009b      	lsls	r3, r3, #2
 800a458:	4413      	add	r3, r2
 800a45a:	68fa      	ldr	r2, [r7, #12]
 800a45c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a45e:	4b15      	ldr	r3, [pc, #84]	; (800a4b4 <FATFS_LinkDriverEx+0x94>)
 800a460:	7a5b      	ldrb	r3, [r3, #9]
 800a462:	b2db      	uxtb	r3, r3
 800a464:	461a      	mov	r2, r3
 800a466:	4b13      	ldr	r3, [pc, #76]	; (800a4b4 <FATFS_LinkDriverEx+0x94>)
 800a468:	4413      	add	r3, r2
 800a46a:	79fa      	ldrb	r2, [r7, #7]
 800a46c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a46e:	4b11      	ldr	r3, [pc, #68]	; (800a4b4 <FATFS_LinkDriverEx+0x94>)
 800a470:	7a5b      	ldrb	r3, [r3, #9]
 800a472:	b2db      	uxtb	r3, r3
 800a474:	1c5a      	adds	r2, r3, #1
 800a476:	b2d1      	uxtb	r1, r2
 800a478:	4a0e      	ldr	r2, [pc, #56]	; (800a4b4 <FATFS_LinkDriverEx+0x94>)
 800a47a:	7251      	strb	r1, [r2, #9]
 800a47c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a47e:	7dbb      	ldrb	r3, [r7, #22]
 800a480:	3330      	adds	r3, #48	; 0x30
 800a482:	b2da      	uxtb	r2, r3
 800a484:	68bb      	ldr	r3, [r7, #8]
 800a486:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a488:	68bb      	ldr	r3, [r7, #8]
 800a48a:	3301      	adds	r3, #1
 800a48c:	223a      	movs	r2, #58	; 0x3a
 800a48e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a490:	68bb      	ldr	r3, [r7, #8]
 800a492:	3302      	adds	r3, #2
 800a494:	222f      	movs	r2, #47	; 0x2f
 800a496:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a498:	68bb      	ldr	r3, [r7, #8]
 800a49a:	3303      	adds	r3, #3
 800a49c:	2200      	movs	r2, #0
 800a49e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a4a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	371c      	adds	r7, #28
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b0:	4770      	bx	lr
 800a4b2:	bf00      	nop
 800a4b4:	2001376c 	.word	0x2001376c

0800a4b8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b082      	sub	sp, #8
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	6839      	ldr	r1, [r7, #0]
 800a4c6:	6878      	ldr	r0, [r7, #4]
 800a4c8:	f7ff ffaa 	bl	800a420 <FATFS_LinkDriverEx>
 800a4cc:	4603      	mov	r3, r0
}
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	3708      	adds	r7, #8
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}
	...

0800a4d8 <__errno>:
 800a4d8:	4b01      	ldr	r3, [pc, #4]	; (800a4e0 <__errno+0x8>)
 800a4da:	6818      	ldr	r0, [r3, #0]
 800a4dc:	4770      	bx	lr
 800a4de:	bf00      	nop
 800a4e0:	20000024 	.word	0x20000024

0800a4e4 <__libc_init_array>:
 800a4e4:	b570      	push	{r4, r5, r6, lr}
 800a4e6:	4d0d      	ldr	r5, [pc, #52]	; (800a51c <__libc_init_array+0x38>)
 800a4e8:	4c0d      	ldr	r4, [pc, #52]	; (800a520 <__libc_init_array+0x3c>)
 800a4ea:	1b64      	subs	r4, r4, r5
 800a4ec:	10a4      	asrs	r4, r4, #2
 800a4ee:	2600      	movs	r6, #0
 800a4f0:	42a6      	cmp	r6, r4
 800a4f2:	d109      	bne.n	800a508 <__libc_init_array+0x24>
 800a4f4:	4d0b      	ldr	r5, [pc, #44]	; (800a524 <__libc_init_array+0x40>)
 800a4f6:	4c0c      	ldr	r4, [pc, #48]	; (800a528 <__libc_init_array+0x44>)
 800a4f8:	f001 ff04 	bl	800c304 <_init>
 800a4fc:	1b64      	subs	r4, r4, r5
 800a4fe:	10a4      	asrs	r4, r4, #2
 800a500:	2600      	movs	r6, #0
 800a502:	42a6      	cmp	r6, r4
 800a504:	d105      	bne.n	800a512 <__libc_init_array+0x2e>
 800a506:	bd70      	pop	{r4, r5, r6, pc}
 800a508:	f855 3b04 	ldr.w	r3, [r5], #4
 800a50c:	4798      	blx	r3
 800a50e:	3601      	adds	r6, #1
 800a510:	e7ee      	b.n	800a4f0 <__libc_init_array+0xc>
 800a512:	f855 3b04 	ldr.w	r3, [r5], #4
 800a516:	4798      	blx	r3
 800a518:	3601      	adds	r6, #1
 800a51a:	e7f2      	b.n	800a502 <__libc_init_array+0x1e>
 800a51c:	08015e38 	.word	0x08015e38
 800a520:	08015e38 	.word	0x08015e38
 800a524:	08015e38 	.word	0x08015e38
 800a528:	08015e3c 	.word	0x08015e3c

0800a52c <memcpy>:
 800a52c:	440a      	add	r2, r1
 800a52e:	4291      	cmp	r1, r2
 800a530:	f100 33ff 	add.w	r3, r0, #4294967295
 800a534:	d100      	bne.n	800a538 <memcpy+0xc>
 800a536:	4770      	bx	lr
 800a538:	b510      	push	{r4, lr}
 800a53a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a53e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a542:	4291      	cmp	r1, r2
 800a544:	d1f9      	bne.n	800a53a <memcpy+0xe>
 800a546:	bd10      	pop	{r4, pc}

0800a548 <memset>:
 800a548:	4402      	add	r2, r0
 800a54a:	4603      	mov	r3, r0
 800a54c:	4293      	cmp	r3, r2
 800a54e:	d100      	bne.n	800a552 <memset+0xa>
 800a550:	4770      	bx	lr
 800a552:	f803 1b01 	strb.w	r1, [r3], #1
 800a556:	e7f9      	b.n	800a54c <memset+0x4>

0800a558 <iprintf>:
 800a558:	b40f      	push	{r0, r1, r2, r3}
 800a55a:	4b0a      	ldr	r3, [pc, #40]	; (800a584 <iprintf+0x2c>)
 800a55c:	b513      	push	{r0, r1, r4, lr}
 800a55e:	681c      	ldr	r4, [r3, #0]
 800a560:	b124      	cbz	r4, 800a56c <iprintf+0x14>
 800a562:	69a3      	ldr	r3, [r4, #24]
 800a564:	b913      	cbnz	r3, 800a56c <iprintf+0x14>
 800a566:	4620      	mov	r0, r4
 800a568:	f000 f866 	bl	800a638 <__sinit>
 800a56c:	ab05      	add	r3, sp, #20
 800a56e:	9a04      	ldr	r2, [sp, #16]
 800a570:	68a1      	ldr	r1, [r4, #8]
 800a572:	9301      	str	r3, [sp, #4]
 800a574:	4620      	mov	r0, r4
 800a576:	f000 f9bd 	bl	800a8f4 <_vfiprintf_r>
 800a57a:	b002      	add	sp, #8
 800a57c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a580:	b004      	add	sp, #16
 800a582:	4770      	bx	lr
 800a584:	20000024 	.word	0x20000024

0800a588 <std>:
 800a588:	2300      	movs	r3, #0
 800a58a:	b510      	push	{r4, lr}
 800a58c:	4604      	mov	r4, r0
 800a58e:	e9c0 3300 	strd	r3, r3, [r0]
 800a592:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a596:	6083      	str	r3, [r0, #8]
 800a598:	8181      	strh	r1, [r0, #12]
 800a59a:	6643      	str	r3, [r0, #100]	; 0x64
 800a59c:	81c2      	strh	r2, [r0, #14]
 800a59e:	6183      	str	r3, [r0, #24]
 800a5a0:	4619      	mov	r1, r3
 800a5a2:	2208      	movs	r2, #8
 800a5a4:	305c      	adds	r0, #92	; 0x5c
 800a5a6:	f7ff ffcf 	bl	800a548 <memset>
 800a5aa:	4b05      	ldr	r3, [pc, #20]	; (800a5c0 <std+0x38>)
 800a5ac:	6263      	str	r3, [r4, #36]	; 0x24
 800a5ae:	4b05      	ldr	r3, [pc, #20]	; (800a5c4 <std+0x3c>)
 800a5b0:	62a3      	str	r3, [r4, #40]	; 0x28
 800a5b2:	4b05      	ldr	r3, [pc, #20]	; (800a5c8 <std+0x40>)
 800a5b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a5b6:	4b05      	ldr	r3, [pc, #20]	; (800a5cc <std+0x44>)
 800a5b8:	6224      	str	r4, [r4, #32]
 800a5ba:	6323      	str	r3, [r4, #48]	; 0x30
 800a5bc:	bd10      	pop	{r4, pc}
 800a5be:	bf00      	nop
 800a5c0:	0800ae9d 	.word	0x0800ae9d
 800a5c4:	0800aebf 	.word	0x0800aebf
 800a5c8:	0800aef7 	.word	0x0800aef7
 800a5cc:	0800af1b 	.word	0x0800af1b

0800a5d0 <_cleanup_r>:
 800a5d0:	4901      	ldr	r1, [pc, #4]	; (800a5d8 <_cleanup_r+0x8>)
 800a5d2:	f000 b8af 	b.w	800a734 <_fwalk_reent>
 800a5d6:	bf00      	nop
 800a5d8:	0800b1f5 	.word	0x0800b1f5

0800a5dc <__sfmoreglue>:
 800a5dc:	b570      	push	{r4, r5, r6, lr}
 800a5de:	2268      	movs	r2, #104	; 0x68
 800a5e0:	1e4d      	subs	r5, r1, #1
 800a5e2:	4355      	muls	r5, r2
 800a5e4:	460e      	mov	r6, r1
 800a5e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a5ea:	f000 f8e5 	bl	800a7b8 <_malloc_r>
 800a5ee:	4604      	mov	r4, r0
 800a5f0:	b140      	cbz	r0, 800a604 <__sfmoreglue+0x28>
 800a5f2:	2100      	movs	r1, #0
 800a5f4:	e9c0 1600 	strd	r1, r6, [r0]
 800a5f8:	300c      	adds	r0, #12
 800a5fa:	60a0      	str	r0, [r4, #8]
 800a5fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a600:	f7ff ffa2 	bl	800a548 <memset>
 800a604:	4620      	mov	r0, r4
 800a606:	bd70      	pop	{r4, r5, r6, pc}

0800a608 <__sfp_lock_acquire>:
 800a608:	4801      	ldr	r0, [pc, #4]	; (800a610 <__sfp_lock_acquire+0x8>)
 800a60a:	f000 b8b3 	b.w	800a774 <__retarget_lock_acquire_recursive>
 800a60e:	bf00      	nop
 800a610:	20013779 	.word	0x20013779

0800a614 <__sfp_lock_release>:
 800a614:	4801      	ldr	r0, [pc, #4]	; (800a61c <__sfp_lock_release+0x8>)
 800a616:	f000 b8ae 	b.w	800a776 <__retarget_lock_release_recursive>
 800a61a:	bf00      	nop
 800a61c:	20013779 	.word	0x20013779

0800a620 <__sinit_lock_acquire>:
 800a620:	4801      	ldr	r0, [pc, #4]	; (800a628 <__sinit_lock_acquire+0x8>)
 800a622:	f000 b8a7 	b.w	800a774 <__retarget_lock_acquire_recursive>
 800a626:	bf00      	nop
 800a628:	2001377a 	.word	0x2001377a

0800a62c <__sinit_lock_release>:
 800a62c:	4801      	ldr	r0, [pc, #4]	; (800a634 <__sinit_lock_release+0x8>)
 800a62e:	f000 b8a2 	b.w	800a776 <__retarget_lock_release_recursive>
 800a632:	bf00      	nop
 800a634:	2001377a 	.word	0x2001377a

0800a638 <__sinit>:
 800a638:	b510      	push	{r4, lr}
 800a63a:	4604      	mov	r4, r0
 800a63c:	f7ff fff0 	bl	800a620 <__sinit_lock_acquire>
 800a640:	69a3      	ldr	r3, [r4, #24]
 800a642:	b11b      	cbz	r3, 800a64c <__sinit+0x14>
 800a644:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a648:	f7ff bff0 	b.w	800a62c <__sinit_lock_release>
 800a64c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a650:	6523      	str	r3, [r4, #80]	; 0x50
 800a652:	4b13      	ldr	r3, [pc, #76]	; (800a6a0 <__sinit+0x68>)
 800a654:	4a13      	ldr	r2, [pc, #76]	; (800a6a4 <__sinit+0x6c>)
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	62a2      	str	r2, [r4, #40]	; 0x28
 800a65a:	42a3      	cmp	r3, r4
 800a65c:	bf04      	itt	eq
 800a65e:	2301      	moveq	r3, #1
 800a660:	61a3      	streq	r3, [r4, #24]
 800a662:	4620      	mov	r0, r4
 800a664:	f000 f820 	bl	800a6a8 <__sfp>
 800a668:	6060      	str	r0, [r4, #4]
 800a66a:	4620      	mov	r0, r4
 800a66c:	f000 f81c 	bl	800a6a8 <__sfp>
 800a670:	60a0      	str	r0, [r4, #8]
 800a672:	4620      	mov	r0, r4
 800a674:	f000 f818 	bl	800a6a8 <__sfp>
 800a678:	2200      	movs	r2, #0
 800a67a:	60e0      	str	r0, [r4, #12]
 800a67c:	2104      	movs	r1, #4
 800a67e:	6860      	ldr	r0, [r4, #4]
 800a680:	f7ff ff82 	bl	800a588 <std>
 800a684:	68a0      	ldr	r0, [r4, #8]
 800a686:	2201      	movs	r2, #1
 800a688:	2109      	movs	r1, #9
 800a68a:	f7ff ff7d 	bl	800a588 <std>
 800a68e:	68e0      	ldr	r0, [r4, #12]
 800a690:	2202      	movs	r2, #2
 800a692:	2112      	movs	r1, #18
 800a694:	f7ff ff78 	bl	800a588 <std>
 800a698:	2301      	movs	r3, #1
 800a69a:	61a3      	str	r3, [r4, #24]
 800a69c:	e7d2      	b.n	800a644 <__sinit+0xc>
 800a69e:	bf00      	nop
 800a6a0:	08015d64 	.word	0x08015d64
 800a6a4:	0800a5d1 	.word	0x0800a5d1

0800a6a8 <__sfp>:
 800a6a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6aa:	4607      	mov	r7, r0
 800a6ac:	f7ff ffac 	bl	800a608 <__sfp_lock_acquire>
 800a6b0:	4b1e      	ldr	r3, [pc, #120]	; (800a72c <__sfp+0x84>)
 800a6b2:	681e      	ldr	r6, [r3, #0]
 800a6b4:	69b3      	ldr	r3, [r6, #24]
 800a6b6:	b913      	cbnz	r3, 800a6be <__sfp+0x16>
 800a6b8:	4630      	mov	r0, r6
 800a6ba:	f7ff ffbd 	bl	800a638 <__sinit>
 800a6be:	3648      	adds	r6, #72	; 0x48
 800a6c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a6c4:	3b01      	subs	r3, #1
 800a6c6:	d503      	bpl.n	800a6d0 <__sfp+0x28>
 800a6c8:	6833      	ldr	r3, [r6, #0]
 800a6ca:	b30b      	cbz	r3, 800a710 <__sfp+0x68>
 800a6cc:	6836      	ldr	r6, [r6, #0]
 800a6ce:	e7f7      	b.n	800a6c0 <__sfp+0x18>
 800a6d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a6d4:	b9d5      	cbnz	r5, 800a70c <__sfp+0x64>
 800a6d6:	4b16      	ldr	r3, [pc, #88]	; (800a730 <__sfp+0x88>)
 800a6d8:	60e3      	str	r3, [r4, #12]
 800a6da:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a6de:	6665      	str	r5, [r4, #100]	; 0x64
 800a6e0:	f000 f847 	bl	800a772 <__retarget_lock_init_recursive>
 800a6e4:	f7ff ff96 	bl	800a614 <__sfp_lock_release>
 800a6e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a6ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a6f0:	6025      	str	r5, [r4, #0]
 800a6f2:	61a5      	str	r5, [r4, #24]
 800a6f4:	2208      	movs	r2, #8
 800a6f6:	4629      	mov	r1, r5
 800a6f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a6fc:	f7ff ff24 	bl	800a548 <memset>
 800a700:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a704:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a708:	4620      	mov	r0, r4
 800a70a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a70c:	3468      	adds	r4, #104	; 0x68
 800a70e:	e7d9      	b.n	800a6c4 <__sfp+0x1c>
 800a710:	2104      	movs	r1, #4
 800a712:	4638      	mov	r0, r7
 800a714:	f7ff ff62 	bl	800a5dc <__sfmoreglue>
 800a718:	4604      	mov	r4, r0
 800a71a:	6030      	str	r0, [r6, #0]
 800a71c:	2800      	cmp	r0, #0
 800a71e:	d1d5      	bne.n	800a6cc <__sfp+0x24>
 800a720:	f7ff ff78 	bl	800a614 <__sfp_lock_release>
 800a724:	230c      	movs	r3, #12
 800a726:	603b      	str	r3, [r7, #0]
 800a728:	e7ee      	b.n	800a708 <__sfp+0x60>
 800a72a:	bf00      	nop
 800a72c:	08015d64 	.word	0x08015d64
 800a730:	ffff0001 	.word	0xffff0001

0800a734 <_fwalk_reent>:
 800a734:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a738:	4606      	mov	r6, r0
 800a73a:	4688      	mov	r8, r1
 800a73c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a740:	2700      	movs	r7, #0
 800a742:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a746:	f1b9 0901 	subs.w	r9, r9, #1
 800a74a:	d505      	bpl.n	800a758 <_fwalk_reent+0x24>
 800a74c:	6824      	ldr	r4, [r4, #0]
 800a74e:	2c00      	cmp	r4, #0
 800a750:	d1f7      	bne.n	800a742 <_fwalk_reent+0xe>
 800a752:	4638      	mov	r0, r7
 800a754:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a758:	89ab      	ldrh	r3, [r5, #12]
 800a75a:	2b01      	cmp	r3, #1
 800a75c:	d907      	bls.n	800a76e <_fwalk_reent+0x3a>
 800a75e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a762:	3301      	adds	r3, #1
 800a764:	d003      	beq.n	800a76e <_fwalk_reent+0x3a>
 800a766:	4629      	mov	r1, r5
 800a768:	4630      	mov	r0, r6
 800a76a:	47c0      	blx	r8
 800a76c:	4307      	orrs	r7, r0
 800a76e:	3568      	adds	r5, #104	; 0x68
 800a770:	e7e9      	b.n	800a746 <_fwalk_reent+0x12>

0800a772 <__retarget_lock_init_recursive>:
 800a772:	4770      	bx	lr

0800a774 <__retarget_lock_acquire_recursive>:
 800a774:	4770      	bx	lr

0800a776 <__retarget_lock_release_recursive>:
 800a776:	4770      	bx	lr

0800a778 <sbrk_aligned>:
 800a778:	b570      	push	{r4, r5, r6, lr}
 800a77a:	4e0e      	ldr	r6, [pc, #56]	; (800a7b4 <sbrk_aligned+0x3c>)
 800a77c:	460c      	mov	r4, r1
 800a77e:	6831      	ldr	r1, [r6, #0]
 800a780:	4605      	mov	r5, r0
 800a782:	b911      	cbnz	r1, 800a78a <sbrk_aligned+0x12>
 800a784:	f000 fb7a 	bl	800ae7c <_sbrk_r>
 800a788:	6030      	str	r0, [r6, #0]
 800a78a:	4621      	mov	r1, r4
 800a78c:	4628      	mov	r0, r5
 800a78e:	f000 fb75 	bl	800ae7c <_sbrk_r>
 800a792:	1c43      	adds	r3, r0, #1
 800a794:	d00a      	beq.n	800a7ac <sbrk_aligned+0x34>
 800a796:	1cc4      	adds	r4, r0, #3
 800a798:	f024 0403 	bic.w	r4, r4, #3
 800a79c:	42a0      	cmp	r0, r4
 800a79e:	d007      	beq.n	800a7b0 <sbrk_aligned+0x38>
 800a7a0:	1a21      	subs	r1, r4, r0
 800a7a2:	4628      	mov	r0, r5
 800a7a4:	f000 fb6a 	bl	800ae7c <_sbrk_r>
 800a7a8:	3001      	adds	r0, #1
 800a7aa:	d101      	bne.n	800a7b0 <sbrk_aligned+0x38>
 800a7ac:	f04f 34ff 	mov.w	r4, #4294967295
 800a7b0:	4620      	mov	r0, r4
 800a7b2:	bd70      	pop	{r4, r5, r6, pc}
 800a7b4:	20013780 	.word	0x20013780

0800a7b8 <_malloc_r>:
 800a7b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7bc:	1ccd      	adds	r5, r1, #3
 800a7be:	f025 0503 	bic.w	r5, r5, #3
 800a7c2:	3508      	adds	r5, #8
 800a7c4:	2d0c      	cmp	r5, #12
 800a7c6:	bf38      	it	cc
 800a7c8:	250c      	movcc	r5, #12
 800a7ca:	2d00      	cmp	r5, #0
 800a7cc:	4607      	mov	r7, r0
 800a7ce:	db01      	blt.n	800a7d4 <_malloc_r+0x1c>
 800a7d0:	42a9      	cmp	r1, r5
 800a7d2:	d905      	bls.n	800a7e0 <_malloc_r+0x28>
 800a7d4:	230c      	movs	r3, #12
 800a7d6:	603b      	str	r3, [r7, #0]
 800a7d8:	2600      	movs	r6, #0
 800a7da:	4630      	mov	r0, r6
 800a7dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7e0:	4e2e      	ldr	r6, [pc, #184]	; (800a89c <_malloc_r+0xe4>)
 800a7e2:	f000 fdbb 	bl	800b35c <__malloc_lock>
 800a7e6:	6833      	ldr	r3, [r6, #0]
 800a7e8:	461c      	mov	r4, r3
 800a7ea:	bb34      	cbnz	r4, 800a83a <_malloc_r+0x82>
 800a7ec:	4629      	mov	r1, r5
 800a7ee:	4638      	mov	r0, r7
 800a7f0:	f7ff ffc2 	bl	800a778 <sbrk_aligned>
 800a7f4:	1c43      	adds	r3, r0, #1
 800a7f6:	4604      	mov	r4, r0
 800a7f8:	d14d      	bne.n	800a896 <_malloc_r+0xde>
 800a7fa:	6834      	ldr	r4, [r6, #0]
 800a7fc:	4626      	mov	r6, r4
 800a7fe:	2e00      	cmp	r6, #0
 800a800:	d140      	bne.n	800a884 <_malloc_r+0xcc>
 800a802:	6823      	ldr	r3, [r4, #0]
 800a804:	4631      	mov	r1, r6
 800a806:	4638      	mov	r0, r7
 800a808:	eb04 0803 	add.w	r8, r4, r3
 800a80c:	f000 fb36 	bl	800ae7c <_sbrk_r>
 800a810:	4580      	cmp	r8, r0
 800a812:	d13a      	bne.n	800a88a <_malloc_r+0xd2>
 800a814:	6821      	ldr	r1, [r4, #0]
 800a816:	3503      	adds	r5, #3
 800a818:	1a6d      	subs	r5, r5, r1
 800a81a:	f025 0503 	bic.w	r5, r5, #3
 800a81e:	3508      	adds	r5, #8
 800a820:	2d0c      	cmp	r5, #12
 800a822:	bf38      	it	cc
 800a824:	250c      	movcc	r5, #12
 800a826:	4629      	mov	r1, r5
 800a828:	4638      	mov	r0, r7
 800a82a:	f7ff ffa5 	bl	800a778 <sbrk_aligned>
 800a82e:	3001      	adds	r0, #1
 800a830:	d02b      	beq.n	800a88a <_malloc_r+0xd2>
 800a832:	6823      	ldr	r3, [r4, #0]
 800a834:	442b      	add	r3, r5
 800a836:	6023      	str	r3, [r4, #0]
 800a838:	e00e      	b.n	800a858 <_malloc_r+0xa0>
 800a83a:	6822      	ldr	r2, [r4, #0]
 800a83c:	1b52      	subs	r2, r2, r5
 800a83e:	d41e      	bmi.n	800a87e <_malloc_r+0xc6>
 800a840:	2a0b      	cmp	r2, #11
 800a842:	d916      	bls.n	800a872 <_malloc_r+0xba>
 800a844:	1961      	adds	r1, r4, r5
 800a846:	42a3      	cmp	r3, r4
 800a848:	6025      	str	r5, [r4, #0]
 800a84a:	bf18      	it	ne
 800a84c:	6059      	strne	r1, [r3, #4]
 800a84e:	6863      	ldr	r3, [r4, #4]
 800a850:	bf08      	it	eq
 800a852:	6031      	streq	r1, [r6, #0]
 800a854:	5162      	str	r2, [r4, r5]
 800a856:	604b      	str	r3, [r1, #4]
 800a858:	4638      	mov	r0, r7
 800a85a:	f104 060b 	add.w	r6, r4, #11
 800a85e:	f000 fd83 	bl	800b368 <__malloc_unlock>
 800a862:	f026 0607 	bic.w	r6, r6, #7
 800a866:	1d23      	adds	r3, r4, #4
 800a868:	1af2      	subs	r2, r6, r3
 800a86a:	d0b6      	beq.n	800a7da <_malloc_r+0x22>
 800a86c:	1b9b      	subs	r3, r3, r6
 800a86e:	50a3      	str	r3, [r4, r2]
 800a870:	e7b3      	b.n	800a7da <_malloc_r+0x22>
 800a872:	6862      	ldr	r2, [r4, #4]
 800a874:	42a3      	cmp	r3, r4
 800a876:	bf0c      	ite	eq
 800a878:	6032      	streq	r2, [r6, #0]
 800a87a:	605a      	strne	r2, [r3, #4]
 800a87c:	e7ec      	b.n	800a858 <_malloc_r+0xa0>
 800a87e:	4623      	mov	r3, r4
 800a880:	6864      	ldr	r4, [r4, #4]
 800a882:	e7b2      	b.n	800a7ea <_malloc_r+0x32>
 800a884:	4634      	mov	r4, r6
 800a886:	6876      	ldr	r6, [r6, #4]
 800a888:	e7b9      	b.n	800a7fe <_malloc_r+0x46>
 800a88a:	230c      	movs	r3, #12
 800a88c:	603b      	str	r3, [r7, #0]
 800a88e:	4638      	mov	r0, r7
 800a890:	f000 fd6a 	bl	800b368 <__malloc_unlock>
 800a894:	e7a1      	b.n	800a7da <_malloc_r+0x22>
 800a896:	6025      	str	r5, [r4, #0]
 800a898:	e7de      	b.n	800a858 <_malloc_r+0xa0>
 800a89a:	bf00      	nop
 800a89c:	2001377c 	.word	0x2001377c

0800a8a0 <__sfputc_r>:
 800a8a0:	6893      	ldr	r3, [r2, #8]
 800a8a2:	3b01      	subs	r3, #1
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	b410      	push	{r4}
 800a8a8:	6093      	str	r3, [r2, #8]
 800a8aa:	da08      	bge.n	800a8be <__sfputc_r+0x1e>
 800a8ac:	6994      	ldr	r4, [r2, #24]
 800a8ae:	42a3      	cmp	r3, r4
 800a8b0:	db01      	blt.n	800a8b6 <__sfputc_r+0x16>
 800a8b2:	290a      	cmp	r1, #10
 800a8b4:	d103      	bne.n	800a8be <__sfputc_r+0x1e>
 800a8b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8ba:	f000 bb33 	b.w	800af24 <__swbuf_r>
 800a8be:	6813      	ldr	r3, [r2, #0]
 800a8c0:	1c58      	adds	r0, r3, #1
 800a8c2:	6010      	str	r0, [r2, #0]
 800a8c4:	7019      	strb	r1, [r3, #0]
 800a8c6:	4608      	mov	r0, r1
 800a8c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8cc:	4770      	bx	lr

0800a8ce <__sfputs_r>:
 800a8ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8d0:	4606      	mov	r6, r0
 800a8d2:	460f      	mov	r7, r1
 800a8d4:	4614      	mov	r4, r2
 800a8d6:	18d5      	adds	r5, r2, r3
 800a8d8:	42ac      	cmp	r4, r5
 800a8da:	d101      	bne.n	800a8e0 <__sfputs_r+0x12>
 800a8dc:	2000      	movs	r0, #0
 800a8de:	e007      	b.n	800a8f0 <__sfputs_r+0x22>
 800a8e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8e4:	463a      	mov	r2, r7
 800a8e6:	4630      	mov	r0, r6
 800a8e8:	f7ff ffda 	bl	800a8a0 <__sfputc_r>
 800a8ec:	1c43      	adds	r3, r0, #1
 800a8ee:	d1f3      	bne.n	800a8d8 <__sfputs_r+0xa>
 800a8f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a8f4 <_vfiprintf_r>:
 800a8f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8f8:	460d      	mov	r5, r1
 800a8fa:	b09d      	sub	sp, #116	; 0x74
 800a8fc:	4614      	mov	r4, r2
 800a8fe:	4698      	mov	r8, r3
 800a900:	4606      	mov	r6, r0
 800a902:	b118      	cbz	r0, 800a90c <_vfiprintf_r+0x18>
 800a904:	6983      	ldr	r3, [r0, #24]
 800a906:	b90b      	cbnz	r3, 800a90c <_vfiprintf_r+0x18>
 800a908:	f7ff fe96 	bl	800a638 <__sinit>
 800a90c:	4b89      	ldr	r3, [pc, #548]	; (800ab34 <_vfiprintf_r+0x240>)
 800a90e:	429d      	cmp	r5, r3
 800a910:	d11b      	bne.n	800a94a <_vfiprintf_r+0x56>
 800a912:	6875      	ldr	r5, [r6, #4]
 800a914:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a916:	07d9      	lsls	r1, r3, #31
 800a918:	d405      	bmi.n	800a926 <_vfiprintf_r+0x32>
 800a91a:	89ab      	ldrh	r3, [r5, #12]
 800a91c:	059a      	lsls	r2, r3, #22
 800a91e:	d402      	bmi.n	800a926 <_vfiprintf_r+0x32>
 800a920:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a922:	f7ff ff27 	bl	800a774 <__retarget_lock_acquire_recursive>
 800a926:	89ab      	ldrh	r3, [r5, #12]
 800a928:	071b      	lsls	r3, r3, #28
 800a92a:	d501      	bpl.n	800a930 <_vfiprintf_r+0x3c>
 800a92c:	692b      	ldr	r3, [r5, #16]
 800a92e:	b9eb      	cbnz	r3, 800a96c <_vfiprintf_r+0x78>
 800a930:	4629      	mov	r1, r5
 800a932:	4630      	mov	r0, r6
 800a934:	f000 fb5a 	bl	800afec <__swsetup_r>
 800a938:	b1c0      	cbz	r0, 800a96c <_vfiprintf_r+0x78>
 800a93a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a93c:	07dc      	lsls	r4, r3, #31
 800a93e:	d50e      	bpl.n	800a95e <_vfiprintf_r+0x6a>
 800a940:	f04f 30ff 	mov.w	r0, #4294967295
 800a944:	b01d      	add	sp, #116	; 0x74
 800a946:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a94a:	4b7b      	ldr	r3, [pc, #492]	; (800ab38 <_vfiprintf_r+0x244>)
 800a94c:	429d      	cmp	r5, r3
 800a94e:	d101      	bne.n	800a954 <_vfiprintf_r+0x60>
 800a950:	68b5      	ldr	r5, [r6, #8]
 800a952:	e7df      	b.n	800a914 <_vfiprintf_r+0x20>
 800a954:	4b79      	ldr	r3, [pc, #484]	; (800ab3c <_vfiprintf_r+0x248>)
 800a956:	429d      	cmp	r5, r3
 800a958:	bf08      	it	eq
 800a95a:	68f5      	ldreq	r5, [r6, #12]
 800a95c:	e7da      	b.n	800a914 <_vfiprintf_r+0x20>
 800a95e:	89ab      	ldrh	r3, [r5, #12]
 800a960:	0598      	lsls	r0, r3, #22
 800a962:	d4ed      	bmi.n	800a940 <_vfiprintf_r+0x4c>
 800a964:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a966:	f7ff ff06 	bl	800a776 <__retarget_lock_release_recursive>
 800a96a:	e7e9      	b.n	800a940 <_vfiprintf_r+0x4c>
 800a96c:	2300      	movs	r3, #0
 800a96e:	9309      	str	r3, [sp, #36]	; 0x24
 800a970:	2320      	movs	r3, #32
 800a972:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a976:	f8cd 800c 	str.w	r8, [sp, #12]
 800a97a:	2330      	movs	r3, #48	; 0x30
 800a97c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ab40 <_vfiprintf_r+0x24c>
 800a980:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a984:	f04f 0901 	mov.w	r9, #1
 800a988:	4623      	mov	r3, r4
 800a98a:	469a      	mov	sl, r3
 800a98c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a990:	b10a      	cbz	r2, 800a996 <_vfiprintf_r+0xa2>
 800a992:	2a25      	cmp	r2, #37	; 0x25
 800a994:	d1f9      	bne.n	800a98a <_vfiprintf_r+0x96>
 800a996:	ebba 0b04 	subs.w	fp, sl, r4
 800a99a:	d00b      	beq.n	800a9b4 <_vfiprintf_r+0xc0>
 800a99c:	465b      	mov	r3, fp
 800a99e:	4622      	mov	r2, r4
 800a9a0:	4629      	mov	r1, r5
 800a9a2:	4630      	mov	r0, r6
 800a9a4:	f7ff ff93 	bl	800a8ce <__sfputs_r>
 800a9a8:	3001      	adds	r0, #1
 800a9aa:	f000 80aa 	beq.w	800ab02 <_vfiprintf_r+0x20e>
 800a9ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a9b0:	445a      	add	r2, fp
 800a9b2:	9209      	str	r2, [sp, #36]	; 0x24
 800a9b4:	f89a 3000 	ldrb.w	r3, [sl]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	f000 80a2 	beq.w	800ab02 <_vfiprintf_r+0x20e>
 800a9be:	2300      	movs	r3, #0
 800a9c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a9c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a9c8:	f10a 0a01 	add.w	sl, sl, #1
 800a9cc:	9304      	str	r3, [sp, #16]
 800a9ce:	9307      	str	r3, [sp, #28]
 800a9d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a9d4:	931a      	str	r3, [sp, #104]	; 0x68
 800a9d6:	4654      	mov	r4, sl
 800a9d8:	2205      	movs	r2, #5
 800a9da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9de:	4858      	ldr	r0, [pc, #352]	; (800ab40 <_vfiprintf_r+0x24c>)
 800a9e0:	f7f5 fc0e 	bl	8000200 <memchr>
 800a9e4:	9a04      	ldr	r2, [sp, #16]
 800a9e6:	b9d8      	cbnz	r0, 800aa20 <_vfiprintf_r+0x12c>
 800a9e8:	06d1      	lsls	r1, r2, #27
 800a9ea:	bf44      	itt	mi
 800a9ec:	2320      	movmi	r3, #32
 800a9ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9f2:	0713      	lsls	r3, r2, #28
 800a9f4:	bf44      	itt	mi
 800a9f6:	232b      	movmi	r3, #43	; 0x2b
 800a9f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9fc:	f89a 3000 	ldrb.w	r3, [sl]
 800aa00:	2b2a      	cmp	r3, #42	; 0x2a
 800aa02:	d015      	beq.n	800aa30 <_vfiprintf_r+0x13c>
 800aa04:	9a07      	ldr	r2, [sp, #28]
 800aa06:	4654      	mov	r4, sl
 800aa08:	2000      	movs	r0, #0
 800aa0a:	f04f 0c0a 	mov.w	ip, #10
 800aa0e:	4621      	mov	r1, r4
 800aa10:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa14:	3b30      	subs	r3, #48	; 0x30
 800aa16:	2b09      	cmp	r3, #9
 800aa18:	d94e      	bls.n	800aab8 <_vfiprintf_r+0x1c4>
 800aa1a:	b1b0      	cbz	r0, 800aa4a <_vfiprintf_r+0x156>
 800aa1c:	9207      	str	r2, [sp, #28]
 800aa1e:	e014      	b.n	800aa4a <_vfiprintf_r+0x156>
 800aa20:	eba0 0308 	sub.w	r3, r0, r8
 800aa24:	fa09 f303 	lsl.w	r3, r9, r3
 800aa28:	4313      	orrs	r3, r2
 800aa2a:	9304      	str	r3, [sp, #16]
 800aa2c:	46a2      	mov	sl, r4
 800aa2e:	e7d2      	b.n	800a9d6 <_vfiprintf_r+0xe2>
 800aa30:	9b03      	ldr	r3, [sp, #12]
 800aa32:	1d19      	adds	r1, r3, #4
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	9103      	str	r1, [sp, #12]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	bfbb      	ittet	lt
 800aa3c:	425b      	neglt	r3, r3
 800aa3e:	f042 0202 	orrlt.w	r2, r2, #2
 800aa42:	9307      	strge	r3, [sp, #28]
 800aa44:	9307      	strlt	r3, [sp, #28]
 800aa46:	bfb8      	it	lt
 800aa48:	9204      	strlt	r2, [sp, #16]
 800aa4a:	7823      	ldrb	r3, [r4, #0]
 800aa4c:	2b2e      	cmp	r3, #46	; 0x2e
 800aa4e:	d10c      	bne.n	800aa6a <_vfiprintf_r+0x176>
 800aa50:	7863      	ldrb	r3, [r4, #1]
 800aa52:	2b2a      	cmp	r3, #42	; 0x2a
 800aa54:	d135      	bne.n	800aac2 <_vfiprintf_r+0x1ce>
 800aa56:	9b03      	ldr	r3, [sp, #12]
 800aa58:	1d1a      	adds	r2, r3, #4
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	9203      	str	r2, [sp, #12]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	bfb8      	it	lt
 800aa62:	f04f 33ff 	movlt.w	r3, #4294967295
 800aa66:	3402      	adds	r4, #2
 800aa68:	9305      	str	r3, [sp, #20]
 800aa6a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ab50 <_vfiprintf_r+0x25c>
 800aa6e:	7821      	ldrb	r1, [r4, #0]
 800aa70:	2203      	movs	r2, #3
 800aa72:	4650      	mov	r0, sl
 800aa74:	f7f5 fbc4 	bl	8000200 <memchr>
 800aa78:	b140      	cbz	r0, 800aa8c <_vfiprintf_r+0x198>
 800aa7a:	2340      	movs	r3, #64	; 0x40
 800aa7c:	eba0 000a 	sub.w	r0, r0, sl
 800aa80:	fa03 f000 	lsl.w	r0, r3, r0
 800aa84:	9b04      	ldr	r3, [sp, #16]
 800aa86:	4303      	orrs	r3, r0
 800aa88:	3401      	adds	r4, #1
 800aa8a:	9304      	str	r3, [sp, #16]
 800aa8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa90:	482c      	ldr	r0, [pc, #176]	; (800ab44 <_vfiprintf_r+0x250>)
 800aa92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aa96:	2206      	movs	r2, #6
 800aa98:	f7f5 fbb2 	bl	8000200 <memchr>
 800aa9c:	2800      	cmp	r0, #0
 800aa9e:	d03f      	beq.n	800ab20 <_vfiprintf_r+0x22c>
 800aaa0:	4b29      	ldr	r3, [pc, #164]	; (800ab48 <_vfiprintf_r+0x254>)
 800aaa2:	bb1b      	cbnz	r3, 800aaec <_vfiprintf_r+0x1f8>
 800aaa4:	9b03      	ldr	r3, [sp, #12]
 800aaa6:	3307      	adds	r3, #7
 800aaa8:	f023 0307 	bic.w	r3, r3, #7
 800aaac:	3308      	adds	r3, #8
 800aaae:	9303      	str	r3, [sp, #12]
 800aab0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aab2:	443b      	add	r3, r7
 800aab4:	9309      	str	r3, [sp, #36]	; 0x24
 800aab6:	e767      	b.n	800a988 <_vfiprintf_r+0x94>
 800aab8:	fb0c 3202 	mla	r2, ip, r2, r3
 800aabc:	460c      	mov	r4, r1
 800aabe:	2001      	movs	r0, #1
 800aac0:	e7a5      	b.n	800aa0e <_vfiprintf_r+0x11a>
 800aac2:	2300      	movs	r3, #0
 800aac4:	3401      	adds	r4, #1
 800aac6:	9305      	str	r3, [sp, #20]
 800aac8:	4619      	mov	r1, r3
 800aaca:	f04f 0c0a 	mov.w	ip, #10
 800aace:	4620      	mov	r0, r4
 800aad0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aad4:	3a30      	subs	r2, #48	; 0x30
 800aad6:	2a09      	cmp	r2, #9
 800aad8:	d903      	bls.n	800aae2 <_vfiprintf_r+0x1ee>
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d0c5      	beq.n	800aa6a <_vfiprintf_r+0x176>
 800aade:	9105      	str	r1, [sp, #20]
 800aae0:	e7c3      	b.n	800aa6a <_vfiprintf_r+0x176>
 800aae2:	fb0c 2101 	mla	r1, ip, r1, r2
 800aae6:	4604      	mov	r4, r0
 800aae8:	2301      	movs	r3, #1
 800aaea:	e7f0      	b.n	800aace <_vfiprintf_r+0x1da>
 800aaec:	ab03      	add	r3, sp, #12
 800aaee:	9300      	str	r3, [sp, #0]
 800aaf0:	462a      	mov	r2, r5
 800aaf2:	4b16      	ldr	r3, [pc, #88]	; (800ab4c <_vfiprintf_r+0x258>)
 800aaf4:	a904      	add	r1, sp, #16
 800aaf6:	4630      	mov	r0, r6
 800aaf8:	f3af 8000 	nop.w
 800aafc:	4607      	mov	r7, r0
 800aafe:	1c78      	adds	r0, r7, #1
 800ab00:	d1d6      	bne.n	800aab0 <_vfiprintf_r+0x1bc>
 800ab02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab04:	07d9      	lsls	r1, r3, #31
 800ab06:	d405      	bmi.n	800ab14 <_vfiprintf_r+0x220>
 800ab08:	89ab      	ldrh	r3, [r5, #12]
 800ab0a:	059a      	lsls	r2, r3, #22
 800ab0c:	d402      	bmi.n	800ab14 <_vfiprintf_r+0x220>
 800ab0e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab10:	f7ff fe31 	bl	800a776 <__retarget_lock_release_recursive>
 800ab14:	89ab      	ldrh	r3, [r5, #12]
 800ab16:	065b      	lsls	r3, r3, #25
 800ab18:	f53f af12 	bmi.w	800a940 <_vfiprintf_r+0x4c>
 800ab1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab1e:	e711      	b.n	800a944 <_vfiprintf_r+0x50>
 800ab20:	ab03      	add	r3, sp, #12
 800ab22:	9300      	str	r3, [sp, #0]
 800ab24:	462a      	mov	r2, r5
 800ab26:	4b09      	ldr	r3, [pc, #36]	; (800ab4c <_vfiprintf_r+0x258>)
 800ab28:	a904      	add	r1, sp, #16
 800ab2a:	4630      	mov	r0, r6
 800ab2c:	f000 f880 	bl	800ac30 <_printf_i>
 800ab30:	e7e4      	b.n	800aafc <_vfiprintf_r+0x208>
 800ab32:	bf00      	nop
 800ab34:	08015d88 	.word	0x08015d88
 800ab38:	08015da8 	.word	0x08015da8
 800ab3c:	08015d68 	.word	0x08015d68
 800ab40:	08015dc8 	.word	0x08015dc8
 800ab44:	08015dd2 	.word	0x08015dd2
 800ab48:	00000000 	.word	0x00000000
 800ab4c:	0800a8cf 	.word	0x0800a8cf
 800ab50:	08015dce 	.word	0x08015dce

0800ab54 <_printf_common>:
 800ab54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab58:	4616      	mov	r6, r2
 800ab5a:	4699      	mov	r9, r3
 800ab5c:	688a      	ldr	r2, [r1, #8]
 800ab5e:	690b      	ldr	r3, [r1, #16]
 800ab60:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ab64:	4293      	cmp	r3, r2
 800ab66:	bfb8      	it	lt
 800ab68:	4613      	movlt	r3, r2
 800ab6a:	6033      	str	r3, [r6, #0]
 800ab6c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ab70:	4607      	mov	r7, r0
 800ab72:	460c      	mov	r4, r1
 800ab74:	b10a      	cbz	r2, 800ab7a <_printf_common+0x26>
 800ab76:	3301      	adds	r3, #1
 800ab78:	6033      	str	r3, [r6, #0]
 800ab7a:	6823      	ldr	r3, [r4, #0]
 800ab7c:	0699      	lsls	r1, r3, #26
 800ab7e:	bf42      	ittt	mi
 800ab80:	6833      	ldrmi	r3, [r6, #0]
 800ab82:	3302      	addmi	r3, #2
 800ab84:	6033      	strmi	r3, [r6, #0]
 800ab86:	6825      	ldr	r5, [r4, #0]
 800ab88:	f015 0506 	ands.w	r5, r5, #6
 800ab8c:	d106      	bne.n	800ab9c <_printf_common+0x48>
 800ab8e:	f104 0a19 	add.w	sl, r4, #25
 800ab92:	68e3      	ldr	r3, [r4, #12]
 800ab94:	6832      	ldr	r2, [r6, #0]
 800ab96:	1a9b      	subs	r3, r3, r2
 800ab98:	42ab      	cmp	r3, r5
 800ab9a:	dc26      	bgt.n	800abea <_printf_common+0x96>
 800ab9c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800aba0:	1e13      	subs	r3, r2, #0
 800aba2:	6822      	ldr	r2, [r4, #0]
 800aba4:	bf18      	it	ne
 800aba6:	2301      	movne	r3, #1
 800aba8:	0692      	lsls	r2, r2, #26
 800abaa:	d42b      	bmi.n	800ac04 <_printf_common+0xb0>
 800abac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800abb0:	4649      	mov	r1, r9
 800abb2:	4638      	mov	r0, r7
 800abb4:	47c0      	blx	r8
 800abb6:	3001      	adds	r0, #1
 800abb8:	d01e      	beq.n	800abf8 <_printf_common+0xa4>
 800abba:	6823      	ldr	r3, [r4, #0]
 800abbc:	68e5      	ldr	r5, [r4, #12]
 800abbe:	6832      	ldr	r2, [r6, #0]
 800abc0:	f003 0306 	and.w	r3, r3, #6
 800abc4:	2b04      	cmp	r3, #4
 800abc6:	bf08      	it	eq
 800abc8:	1aad      	subeq	r5, r5, r2
 800abca:	68a3      	ldr	r3, [r4, #8]
 800abcc:	6922      	ldr	r2, [r4, #16]
 800abce:	bf0c      	ite	eq
 800abd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800abd4:	2500      	movne	r5, #0
 800abd6:	4293      	cmp	r3, r2
 800abd8:	bfc4      	itt	gt
 800abda:	1a9b      	subgt	r3, r3, r2
 800abdc:	18ed      	addgt	r5, r5, r3
 800abde:	2600      	movs	r6, #0
 800abe0:	341a      	adds	r4, #26
 800abe2:	42b5      	cmp	r5, r6
 800abe4:	d11a      	bne.n	800ac1c <_printf_common+0xc8>
 800abe6:	2000      	movs	r0, #0
 800abe8:	e008      	b.n	800abfc <_printf_common+0xa8>
 800abea:	2301      	movs	r3, #1
 800abec:	4652      	mov	r2, sl
 800abee:	4649      	mov	r1, r9
 800abf0:	4638      	mov	r0, r7
 800abf2:	47c0      	blx	r8
 800abf4:	3001      	adds	r0, #1
 800abf6:	d103      	bne.n	800ac00 <_printf_common+0xac>
 800abf8:	f04f 30ff 	mov.w	r0, #4294967295
 800abfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac00:	3501      	adds	r5, #1
 800ac02:	e7c6      	b.n	800ab92 <_printf_common+0x3e>
 800ac04:	18e1      	adds	r1, r4, r3
 800ac06:	1c5a      	adds	r2, r3, #1
 800ac08:	2030      	movs	r0, #48	; 0x30
 800ac0a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ac0e:	4422      	add	r2, r4
 800ac10:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ac14:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ac18:	3302      	adds	r3, #2
 800ac1a:	e7c7      	b.n	800abac <_printf_common+0x58>
 800ac1c:	2301      	movs	r3, #1
 800ac1e:	4622      	mov	r2, r4
 800ac20:	4649      	mov	r1, r9
 800ac22:	4638      	mov	r0, r7
 800ac24:	47c0      	blx	r8
 800ac26:	3001      	adds	r0, #1
 800ac28:	d0e6      	beq.n	800abf8 <_printf_common+0xa4>
 800ac2a:	3601      	adds	r6, #1
 800ac2c:	e7d9      	b.n	800abe2 <_printf_common+0x8e>
	...

0800ac30 <_printf_i>:
 800ac30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac34:	7e0f      	ldrb	r7, [r1, #24]
 800ac36:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ac38:	2f78      	cmp	r7, #120	; 0x78
 800ac3a:	4691      	mov	r9, r2
 800ac3c:	4680      	mov	r8, r0
 800ac3e:	460c      	mov	r4, r1
 800ac40:	469a      	mov	sl, r3
 800ac42:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ac46:	d807      	bhi.n	800ac58 <_printf_i+0x28>
 800ac48:	2f62      	cmp	r7, #98	; 0x62
 800ac4a:	d80a      	bhi.n	800ac62 <_printf_i+0x32>
 800ac4c:	2f00      	cmp	r7, #0
 800ac4e:	f000 80d8 	beq.w	800ae02 <_printf_i+0x1d2>
 800ac52:	2f58      	cmp	r7, #88	; 0x58
 800ac54:	f000 80a3 	beq.w	800ad9e <_printf_i+0x16e>
 800ac58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ac5c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ac60:	e03a      	b.n	800acd8 <_printf_i+0xa8>
 800ac62:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ac66:	2b15      	cmp	r3, #21
 800ac68:	d8f6      	bhi.n	800ac58 <_printf_i+0x28>
 800ac6a:	a101      	add	r1, pc, #4	; (adr r1, 800ac70 <_printf_i+0x40>)
 800ac6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ac70:	0800acc9 	.word	0x0800acc9
 800ac74:	0800acdd 	.word	0x0800acdd
 800ac78:	0800ac59 	.word	0x0800ac59
 800ac7c:	0800ac59 	.word	0x0800ac59
 800ac80:	0800ac59 	.word	0x0800ac59
 800ac84:	0800ac59 	.word	0x0800ac59
 800ac88:	0800acdd 	.word	0x0800acdd
 800ac8c:	0800ac59 	.word	0x0800ac59
 800ac90:	0800ac59 	.word	0x0800ac59
 800ac94:	0800ac59 	.word	0x0800ac59
 800ac98:	0800ac59 	.word	0x0800ac59
 800ac9c:	0800ade9 	.word	0x0800ade9
 800aca0:	0800ad0d 	.word	0x0800ad0d
 800aca4:	0800adcb 	.word	0x0800adcb
 800aca8:	0800ac59 	.word	0x0800ac59
 800acac:	0800ac59 	.word	0x0800ac59
 800acb0:	0800ae0b 	.word	0x0800ae0b
 800acb4:	0800ac59 	.word	0x0800ac59
 800acb8:	0800ad0d 	.word	0x0800ad0d
 800acbc:	0800ac59 	.word	0x0800ac59
 800acc0:	0800ac59 	.word	0x0800ac59
 800acc4:	0800add3 	.word	0x0800add3
 800acc8:	682b      	ldr	r3, [r5, #0]
 800acca:	1d1a      	adds	r2, r3, #4
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	602a      	str	r2, [r5, #0]
 800acd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800acd4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800acd8:	2301      	movs	r3, #1
 800acda:	e0a3      	b.n	800ae24 <_printf_i+0x1f4>
 800acdc:	6820      	ldr	r0, [r4, #0]
 800acde:	6829      	ldr	r1, [r5, #0]
 800ace0:	0606      	lsls	r6, r0, #24
 800ace2:	f101 0304 	add.w	r3, r1, #4
 800ace6:	d50a      	bpl.n	800acfe <_printf_i+0xce>
 800ace8:	680e      	ldr	r6, [r1, #0]
 800acea:	602b      	str	r3, [r5, #0]
 800acec:	2e00      	cmp	r6, #0
 800acee:	da03      	bge.n	800acf8 <_printf_i+0xc8>
 800acf0:	232d      	movs	r3, #45	; 0x2d
 800acf2:	4276      	negs	r6, r6
 800acf4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800acf8:	485e      	ldr	r0, [pc, #376]	; (800ae74 <_printf_i+0x244>)
 800acfa:	230a      	movs	r3, #10
 800acfc:	e019      	b.n	800ad32 <_printf_i+0x102>
 800acfe:	680e      	ldr	r6, [r1, #0]
 800ad00:	602b      	str	r3, [r5, #0]
 800ad02:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ad06:	bf18      	it	ne
 800ad08:	b236      	sxthne	r6, r6
 800ad0a:	e7ef      	b.n	800acec <_printf_i+0xbc>
 800ad0c:	682b      	ldr	r3, [r5, #0]
 800ad0e:	6820      	ldr	r0, [r4, #0]
 800ad10:	1d19      	adds	r1, r3, #4
 800ad12:	6029      	str	r1, [r5, #0]
 800ad14:	0601      	lsls	r1, r0, #24
 800ad16:	d501      	bpl.n	800ad1c <_printf_i+0xec>
 800ad18:	681e      	ldr	r6, [r3, #0]
 800ad1a:	e002      	b.n	800ad22 <_printf_i+0xf2>
 800ad1c:	0646      	lsls	r6, r0, #25
 800ad1e:	d5fb      	bpl.n	800ad18 <_printf_i+0xe8>
 800ad20:	881e      	ldrh	r6, [r3, #0]
 800ad22:	4854      	ldr	r0, [pc, #336]	; (800ae74 <_printf_i+0x244>)
 800ad24:	2f6f      	cmp	r7, #111	; 0x6f
 800ad26:	bf0c      	ite	eq
 800ad28:	2308      	moveq	r3, #8
 800ad2a:	230a      	movne	r3, #10
 800ad2c:	2100      	movs	r1, #0
 800ad2e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ad32:	6865      	ldr	r5, [r4, #4]
 800ad34:	60a5      	str	r5, [r4, #8]
 800ad36:	2d00      	cmp	r5, #0
 800ad38:	bfa2      	ittt	ge
 800ad3a:	6821      	ldrge	r1, [r4, #0]
 800ad3c:	f021 0104 	bicge.w	r1, r1, #4
 800ad40:	6021      	strge	r1, [r4, #0]
 800ad42:	b90e      	cbnz	r6, 800ad48 <_printf_i+0x118>
 800ad44:	2d00      	cmp	r5, #0
 800ad46:	d04d      	beq.n	800ade4 <_printf_i+0x1b4>
 800ad48:	4615      	mov	r5, r2
 800ad4a:	fbb6 f1f3 	udiv	r1, r6, r3
 800ad4e:	fb03 6711 	mls	r7, r3, r1, r6
 800ad52:	5dc7      	ldrb	r7, [r0, r7]
 800ad54:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ad58:	4637      	mov	r7, r6
 800ad5a:	42bb      	cmp	r3, r7
 800ad5c:	460e      	mov	r6, r1
 800ad5e:	d9f4      	bls.n	800ad4a <_printf_i+0x11a>
 800ad60:	2b08      	cmp	r3, #8
 800ad62:	d10b      	bne.n	800ad7c <_printf_i+0x14c>
 800ad64:	6823      	ldr	r3, [r4, #0]
 800ad66:	07de      	lsls	r6, r3, #31
 800ad68:	d508      	bpl.n	800ad7c <_printf_i+0x14c>
 800ad6a:	6923      	ldr	r3, [r4, #16]
 800ad6c:	6861      	ldr	r1, [r4, #4]
 800ad6e:	4299      	cmp	r1, r3
 800ad70:	bfde      	ittt	le
 800ad72:	2330      	movle	r3, #48	; 0x30
 800ad74:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ad78:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ad7c:	1b52      	subs	r2, r2, r5
 800ad7e:	6122      	str	r2, [r4, #16]
 800ad80:	f8cd a000 	str.w	sl, [sp]
 800ad84:	464b      	mov	r3, r9
 800ad86:	aa03      	add	r2, sp, #12
 800ad88:	4621      	mov	r1, r4
 800ad8a:	4640      	mov	r0, r8
 800ad8c:	f7ff fee2 	bl	800ab54 <_printf_common>
 800ad90:	3001      	adds	r0, #1
 800ad92:	d14c      	bne.n	800ae2e <_printf_i+0x1fe>
 800ad94:	f04f 30ff 	mov.w	r0, #4294967295
 800ad98:	b004      	add	sp, #16
 800ad9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad9e:	4835      	ldr	r0, [pc, #212]	; (800ae74 <_printf_i+0x244>)
 800ada0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ada4:	6829      	ldr	r1, [r5, #0]
 800ada6:	6823      	ldr	r3, [r4, #0]
 800ada8:	f851 6b04 	ldr.w	r6, [r1], #4
 800adac:	6029      	str	r1, [r5, #0]
 800adae:	061d      	lsls	r5, r3, #24
 800adb0:	d514      	bpl.n	800addc <_printf_i+0x1ac>
 800adb2:	07df      	lsls	r7, r3, #31
 800adb4:	bf44      	itt	mi
 800adb6:	f043 0320 	orrmi.w	r3, r3, #32
 800adba:	6023      	strmi	r3, [r4, #0]
 800adbc:	b91e      	cbnz	r6, 800adc6 <_printf_i+0x196>
 800adbe:	6823      	ldr	r3, [r4, #0]
 800adc0:	f023 0320 	bic.w	r3, r3, #32
 800adc4:	6023      	str	r3, [r4, #0]
 800adc6:	2310      	movs	r3, #16
 800adc8:	e7b0      	b.n	800ad2c <_printf_i+0xfc>
 800adca:	6823      	ldr	r3, [r4, #0]
 800adcc:	f043 0320 	orr.w	r3, r3, #32
 800add0:	6023      	str	r3, [r4, #0]
 800add2:	2378      	movs	r3, #120	; 0x78
 800add4:	4828      	ldr	r0, [pc, #160]	; (800ae78 <_printf_i+0x248>)
 800add6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800adda:	e7e3      	b.n	800ada4 <_printf_i+0x174>
 800addc:	0659      	lsls	r1, r3, #25
 800adde:	bf48      	it	mi
 800ade0:	b2b6      	uxthmi	r6, r6
 800ade2:	e7e6      	b.n	800adb2 <_printf_i+0x182>
 800ade4:	4615      	mov	r5, r2
 800ade6:	e7bb      	b.n	800ad60 <_printf_i+0x130>
 800ade8:	682b      	ldr	r3, [r5, #0]
 800adea:	6826      	ldr	r6, [r4, #0]
 800adec:	6961      	ldr	r1, [r4, #20]
 800adee:	1d18      	adds	r0, r3, #4
 800adf0:	6028      	str	r0, [r5, #0]
 800adf2:	0635      	lsls	r5, r6, #24
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	d501      	bpl.n	800adfc <_printf_i+0x1cc>
 800adf8:	6019      	str	r1, [r3, #0]
 800adfa:	e002      	b.n	800ae02 <_printf_i+0x1d2>
 800adfc:	0670      	lsls	r0, r6, #25
 800adfe:	d5fb      	bpl.n	800adf8 <_printf_i+0x1c8>
 800ae00:	8019      	strh	r1, [r3, #0]
 800ae02:	2300      	movs	r3, #0
 800ae04:	6123      	str	r3, [r4, #16]
 800ae06:	4615      	mov	r5, r2
 800ae08:	e7ba      	b.n	800ad80 <_printf_i+0x150>
 800ae0a:	682b      	ldr	r3, [r5, #0]
 800ae0c:	1d1a      	adds	r2, r3, #4
 800ae0e:	602a      	str	r2, [r5, #0]
 800ae10:	681d      	ldr	r5, [r3, #0]
 800ae12:	6862      	ldr	r2, [r4, #4]
 800ae14:	2100      	movs	r1, #0
 800ae16:	4628      	mov	r0, r5
 800ae18:	f7f5 f9f2 	bl	8000200 <memchr>
 800ae1c:	b108      	cbz	r0, 800ae22 <_printf_i+0x1f2>
 800ae1e:	1b40      	subs	r0, r0, r5
 800ae20:	6060      	str	r0, [r4, #4]
 800ae22:	6863      	ldr	r3, [r4, #4]
 800ae24:	6123      	str	r3, [r4, #16]
 800ae26:	2300      	movs	r3, #0
 800ae28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae2c:	e7a8      	b.n	800ad80 <_printf_i+0x150>
 800ae2e:	6923      	ldr	r3, [r4, #16]
 800ae30:	462a      	mov	r2, r5
 800ae32:	4649      	mov	r1, r9
 800ae34:	4640      	mov	r0, r8
 800ae36:	47d0      	blx	sl
 800ae38:	3001      	adds	r0, #1
 800ae3a:	d0ab      	beq.n	800ad94 <_printf_i+0x164>
 800ae3c:	6823      	ldr	r3, [r4, #0]
 800ae3e:	079b      	lsls	r3, r3, #30
 800ae40:	d413      	bmi.n	800ae6a <_printf_i+0x23a>
 800ae42:	68e0      	ldr	r0, [r4, #12]
 800ae44:	9b03      	ldr	r3, [sp, #12]
 800ae46:	4298      	cmp	r0, r3
 800ae48:	bfb8      	it	lt
 800ae4a:	4618      	movlt	r0, r3
 800ae4c:	e7a4      	b.n	800ad98 <_printf_i+0x168>
 800ae4e:	2301      	movs	r3, #1
 800ae50:	4632      	mov	r2, r6
 800ae52:	4649      	mov	r1, r9
 800ae54:	4640      	mov	r0, r8
 800ae56:	47d0      	blx	sl
 800ae58:	3001      	adds	r0, #1
 800ae5a:	d09b      	beq.n	800ad94 <_printf_i+0x164>
 800ae5c:	3501      	adds	r5, #1
 800ae5e:	68e3      	ldr	r3, [r4, #12]
 800ae60:	9903      	ldr	r1, [sp, #12]
 800ae62:	1a5b      	subs	r3, r3, r1
 800ae64:	42ab      	cmp	r3, r5
 800ae66:	dcf2      	bgt.n	800ae4e <_printf_i+0x21e>
 800ae68:	e7eb      	b.n	800ae42 <_printf_i+0x212>
 800ae6a:	2500      	movs	r5, #0
 800ae6c:	f104 0619 	add.w	r6, r4, #25
 800ae70:	e7f5      	b.n	800ae5e <_printf_i+0x22e>
 800ae72:	bf00      	nop
 800ae74:	08015dd9 	.word	0x08015dd9
 800ae78:	08015dea 	.word	0x08015dea

0800ae7c <_sbrk_r>:
 800ae7c:	b538      	push	{r3, r4, r5, lr}
 800ae7e:	4d06      	ldr	r5, [pc, #24]	; (800ae98 <_sbrk_r+0x1c>)
 800ae80:	2300      	movs	r3, #0
 800ae82:	4604      	mov	r4, r0
 800ae84:	4608      	mov	r0, r1
 800ae86:	602b      	str	r3, [r5, #0]
 800ae88:	f7f8 f8aa 	bl	8002fe0 <_sbrk>
 800ae8c:	1c43      	adds	r3, r0, #1
 800ae8e:	d102      	bne.n	800ae96 <_sbrk_r+0x1a>
 800ae90:	682b      	ldr	r3, [r5, #0]
 800ae92:	b103      	cbz	r3, 800ae96 <_sbrk_r+0x1a>
 800ae94:	6023      	str	r3, [r4, #0]
 800ae96:	bd38      	pop	{r3, r4, r5, pc}
 800ae98:	20013784 	.word	0x20013784

0800ae9c <__sread>:
 800ae9c:	b510      	push	{r4, lr}
 800ae9e:	460c      	mov	r4, r1
 800aea0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aea4:	f000 fab2 	bl	800b40c <_read_r>
 800aea8:	2800      	cmp	r0, #0
 800aeaa:	bfab      	itete	ge
 800aeac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aeae:	89a3      	ldrhlt	r3, [r4, #12]
 800aeb0:	181b      	addge	r3, r3, r0
 800aeb2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aeb6:	bfac      	ite	ge
 800aeb8:	6563      	strge	r3, [r4, #84]	; 0x54
 800aeba:	81a3      	strhlt	r3, [r4, #12]
 800aebc:	bd10      	pop	{r4, pc}

0800aebe <__swrite>:
 800aebe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aec2:	461f      	mov	r7, r3
 800aec4:	898b      	ldrh	r3, [r1, #12]
 800aec6:	05db      	lsls	r3, r3, #23
 800aec8:	4605      	mov	r5, r0
 800aeca:	460c      	mov	r4, r1
 800aecc:	4616      	mov	r6, r2
 800aece:	d505      	bpl.n	800aedc <__swrite+0x1e>
 800aed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aed4:	2302      	movs	r3, #2
 800aed6:	2200      	movs	r2, #0
 800aed8:	f000 f9c8 	bl	800b26c <_lseek_r>
 800aedc:	89a3      	ldrh	r3, [r4, #12]
 800aede:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aee2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aee6:	81a3      	strh	r3, [r4, #12]
 800aee8:	4632      	mov	r2, r6
 800aeea:	463b      	mov	r3, r7
 800aeec:	4628      	mov	r0, r5
 800aeee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aef2:	f000 b869 	b.w	800afc8 <_write_r>

0800aef6 <__sseek>:
 800aef6:	b510      	push	{r4, lr}
 800aef8:	460c      	mov	r4, r1
 800aefa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aefe:	f000 f9b5 	bl	800b26c <_lseek_r>
 800af02:	1c43      	adds	r3, r0, #1
 800af04:	89a3      	ldrh	r3, [r4, #12]
 800af06:	bf15      	itete	ne
 800af08:	6560      	strne	r0, [r4, #84]	; 0x54
 800af0a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800af0e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800af12:	81a3      	strheq	r3, [r4, #12]
 800af14:	bf18      	it	ne
 800af16:	81a3      	strhne	r3, [r4, #12]
 800af18:	bd10      	pop	{r4, pc}

0800af1a <__sclose>:
 800af1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af1e:	f000 b8d3 	b.w	800b0c8 <_close_r>
	...

0800af24 <__swbuf_r>:
 800af24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af26:	460e      	mov	r6, r1
 800af28:	4614      	mov	r4, r2
 800af2a:	4605      	mov	r5, r0
 800af2c:	b118      	cbz	r0, 800af36 <__swbuf_r+0x12>
 800af2e:	6983      	ldr	r3, [r0, #24]
 800af30:	b90b      	cbnz	r3, 800af36 <__swbuf_r+0x12>
 800af32:	f7ff fb81 	bl	800a638 <__sinit>
 800af36:	4b21      	ldr	r3, [pc, #132]	; (800afbc <__swbuf_r+0x98>)
 800af38:	429c      	cmp	r4, r3
 800af3a:	d12b      	bne.n	800af94 <__swbuf_r+0x70>
 800af3c:	686c      	ldr	r4, [r5, #4]
 800af3e:	69a3      	ldr	r3, [r4, #24]
 800af40:	60a3      	str	r3, [r4, #8]
 800af42:	89a3      	ldrh	r3, [r4, #12]
 800af44:	071a      	lsls	r2, r3, #28
 800af46:	d52f      	bpl.n	800afa8 <__swbuf_r+0x84>
 800af48:	6923      	ldr	r3, [r4, #16]
 800af4a:	b36b      	cbz	r3, 800afa8 <__swbuf_r+0x84>
 800af4c:	6923      	ldr	r3, [r4, #16]
 800af4e:	6820      	ldr	r0, [r4, #0]
 800af50:	1ac0      	subs	r0, r0, r3
 800af52:	6963      	ldr	r3, [r4, #20]
 800af54:	b2f6      	uxtb	r6, r6
 800af56:	4283      	cmp	r3, r0
 800af58:	4637      	mov	r7, r6
 800af5a:	dc04      	bgt.n	800af66 <__swbuf_r+0x42>
 800af5c:	4621      	mov	r1, r4
 800af5e:	4628      	mov	r0, r5
 800af60:	f000 f948 	bl	800b1f4 <_fflush_r>
 800af64:	bb30      	cbnz	r0, 800afb4 <__swbuf_r+0x90>
 800af66:	68a3      	ldr	r3, [r4, #8]
 800af68:	3b01      	subs	r3, #1
 800af6a:	60a3      	str	r3, [r4, #8]
 800af6c:	6823      	ldr	r3, [r4, #0]
 800af6e:	1c5a      	adds	r2, r3, #1
 800af70:	6022      	str	r2, [r4, #0]
 800af72:	701e      	strb	r6, [r3, #0]
 800af74:	6963      	ldr	r3, [r4, #20]
 800af76:	3001      	adds	r0, #1
 800af78:	4283      	cmp	r3, r0
 800af7a:	d004      	beq.n	800af86 <__swbuf_r+0x62>
 800af7c:	89a3      	ldrh	r3, [r4, #12]
 800af7e:	07db      	lsls	r3, r3, #31
 800af80:	d506      	bpl.n	800af90 <__swbuf_r+0x6c>
 800af82:	2e0a      	cmp	r6, #10
 800af84:	d104      	bne.n	800af90 <__swbuf_r+0x6c>
 800af86:	4621      	mov	r1, r4
 800af88:	4628      	mov	r0, r5
 800af8a:	f000 f933 	bl	800b1f4 <_fflush_r>
 800af8e:	b988      	cbnz	r0, 800afb4 <__swbuf_r+0x90>
 800af90:	4638      	mov	r0, r7
 800af92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af94:	4b0a      	ldr	r3, [pc, #40]	; (800afc0 <__swbuf_r+0x9c>)
 800af96:	429c      	cmp	r4, r3
 800af98:	d101      	bne.n	800af9e <__swbuf_r+0x7a>
 800af9a:	68ac      	ldr	r4, [r5, #8]
 800af9c:	e7cf      	b.n	800af3e <__swbuf_r+0x1a>
 800af9e:	4b09      	ldr	r3, [pc, #36]	; (800afc4 <__swbuf_r+0xa0>)
 800afa0:	429c      	cmp	r4, r3
 800afa2:	bf08      	it	eq
 800afa4:	68ec      	ldreq	r4, [r5, #12]
 800afa6:	e7ca      	b.n	800af3e <__swbuf_r+0x1a>
 800afa8:	4621      	mov	r1, r4
 800afaa:	4628      	mov	r0, r5
 800afac:	f000 f81e 	bl	800afec <__swsetup_r>
 800afb0:	2800      	cmp	r0, #0
 800afb2:	d0cb      	beq.n	800af4c <__swbuf_r+0x28>
 800afb4:	f04f 37ff 	mov.w	r7, #4294967295
 800afb8:	e7ea      	b.n	800af90 <__swbuf_r+0x6c>
 800afba:	bf00      	nop
 800afbc:	08015d88 	.word	0x08015d88
 800afc0:	08015da8 	.word	0x08015da8
 800afc4:	08015d68 	.word	0x08015d68

0800afc8 <_write_r>:
 800afc8:	b538      	push	{r3, r4, r5, lr}
 800afca:	4d07      	ldr	r5, [pc, #28]	; (800afe8 <_write_r+0x20>)
 800afcc:	4604      	mov	r4, r0
 800afce:	4608      	mov	r0, r1
 800afd0:	4611      	mov	r1, r2
 800afd2:	2200      	movs	r2, #0
 800afd4:	602a      	str	r2, [r5, #0]
 800afd6:	461a      	mov	r2, r3
 800afd8:	f7f7 ffb1 	bl	8002f3e <_write>
 800afdc:	1c43      	adds	r3, r0, #1
 800afde:	d102      	bne.n	800afe6 <_write_r+0x1e>
 800afe0:	682b      	ldr	r3, [r5, #0]
 800afe2:	b103      	cbz	r3, 800afe6 <_write_r+0x1e>
 800afe4:	6023      	str	r3, [r4, #0]
 800afe6:	bd38      	pop	{r3, r4, r5, pc}
 800afe8:	20013784 	.word	0x20013784

0800afec <__swsetup_r>:
 800afec:	4b32      	ldr	r3, [pc, #200]	; (800b0b8 <__swsetup_r+0xcc>)
 800afee:	b570      	push	{r4, r5, r6, lr}
 800aff0:	681d      	ldr	r5, [r3, #0]
 800aff2:	4606      	mov	r6, r0
 800aff4:	460c      	mov	r4, r1
 800aff6:	b125      	cbz	r5, 800b002 <__swsetup_r+0x16>
 800aff8:	69ab      	ldr	r3, [r5, #24]
 800affa:	b913      	cbnz	r3, 800b002 <__swsetup_r+0x16>
 800affc:	4628      	mov	r0, r5
 800affe:	f7ff fb1b 	bl	800a638 <__sinit>
 800b002:	4b2e      	ldr	r3, [pc, #184]	; (800b0bc <__swsetup_r+0xd0>)
 800b004:	429c      	cmp	r4, r3
 800b006:	d10f      	bne.n	800b028 <__swsetup_r+0x3c>
 800b008:	686c      	ldr	r4, [r5, #4]
 800b00a:	89a3      	ldrh	r3, [r4, #12]
 800b00c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b010:	0719      	lsls	r1, r3, #28
 800b012:	d42c      	bmi.n	800b06e <__swsetup_r+0x82>
 800b014:	06dd      	lsls	r5, r3, #27
 800b016:	d411      	bmi.n	800b03c <__swsetup_r+0x50>
 800b018:	2309      	movs	r3, #9
 800b01a:	6033      	str	r3, [r6, #0]
 800b01c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b020:	81a3      	strh	r3, [r4, #12]
 800b022:	f04f 30ff 	mov.w	r0, #4294967295
 800b026:	e03e      	b.n	800b0a6 <__swsetup_r+0xba>
 800b028:	4b25      	ldr	r3, [pc, #148]	; (800b0c0 <__swsetup_r+0xd4>)
 800b02a:	429c      	cmp	r4, r3
 800b02c:	d101      	bne.n	800b032 <__swsetup_r+0x46>
 800b02e:	68ac      	ldr	r4, [r5, #8]
 800b030:	e7eb      	b.n	800b00a <__swsetup_r+0x1e>
 800b032:	4b24      	ldr	r3, [pc, #144]	; (800b0c4 <__swsetup_r+0xd8>)
 800b034:	429c      	cmp	r4, r3
 800b036:	bf08      	it	eq
 800b038:	68ec      	ldreq	r4, [r5, #12]
 800b03a:	e7e6      	b.n	800b00a <__swsetup_r+0x1e>
 800b03c:	0758      	lsls	r0, r3, #29
 800b03e:	d512      	bpl.n	800b066 <__swsetup_r+0x7a>
 800b040:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b042:	b141      	cbz	r1, 800b056 <__swsetup_r+0x6a>
 800b044:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b048:	4299      	cmp	r1, r3
 800b04a:	d002      	beq.n	800b052 <__swsetup_r+0x66>
 800b04c:	4630      	mov	r0, r6
 800b04e:	f000 f991 	bl	800b374 <_free_r>
 800b052:	2300      	movs	r3, #0
 800b054:	6363      	str	r3, [r4, #52]	; 0x34
 800b056:	89a3      	ldrh	r3, [r4, #12]
 800b058:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b05c:	81a3      	strh	r3, [r4, #12]
 800b05e:	2300      	movs	r3, #0
 800b060:	6063      	str	r3, [r4, #4]
 800b062:	6923      	ldr	r3, [r4, #16]
 800b064:	6023      	str	r3, [r4, #0]
 800b066:	89a3      	ldrh	r3, [r4, #12]
 800b068:	f043 0308 	orr.w	r3, r3, #8
 800b06c:	81a3      	strh	r3, [r4, #12]
 800b06e:	6923      	ldr	r3, [r4, #16]
 800b070:	b94b      	cbnz	r3, 800b086 <__swsetup_r+0x9a>
 800b072:	89a3      	ldrh	r3, [r4, #12]
 800b074:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b078:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b07c:	d003      	beq.n	800b086 <__swsetup_r+0x9a>
 800b07e:	4621      	mov	r1, r4
 800b080:	4630      	mov	r0, r6
 800b082:	f000 f92b 	bl	800b2dc <__smakebuf_r>
 800b086:	89a0      	ldrh	r0, [r4, #12]
 800b088:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b08c:	f010 0301 	ands.w	r3, r0, #1
 800b090:	d00a      	beq.n	800b0a8 <__swsetup_r+0xbc>
 800b092:	2300      	movs	r3, #0
 800b094:	60a3      	str	r3, [r4, #8]
 800b096:	6963      	ldr	r3, [r4, #20]
 800b098:	425b      	negs	r3, r3
 800b09a:	61a3      	str	r3, [r4, #24]
 800b09c:	6923      	ldr	r3, [r4, #16]
 800b09e:	b943      	cbnz	r3, 800b0b2 <__swsetup_r+0xc6>
 800b0a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b0a4:	d1ba      	bne.n	800b01c <__swsetup_r+0x30>
 800b0a6:	bd70      	pop	{r4, r5, r6, pc}
 800b0a8:	0781      	lsls	r1, r0, #30
 800b0aa:	bf58      	it	pl
 800b0ac:	6963      	ldrpl	r3, [r4, #20]
 800b0ae:	60a3      	str	r3, [r4, #8]
 800b0b0:	e7f4      	b.n	800b09c <__swsetup_r+0xb0>
 800b0b2:	2000      	movs	r0, #0
 800b0b4:	e7f7      	b.n	800b0a6 <__swsetup_r+0xba>
 800b0b6:	bf00      	nop
 800b0b8:	20000024 	.word	0x20000024
 800b0bc:	08015d88 	.word	0x08015d88
 800b0c0:	08015da8 	.word	0x08015da8
 800b0c4:	08015d68 	.word	0x08015d68

0800b0c8 <_close_r>:
 800b0c8:	b538      	push	{r3, r4, r5, lr}
 800b0ca:	4d06      	ldr	r5, [pc, #24]	; (800b0e4 <_close_r+0x1c>)
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	4604      	mov	r4, r0
 800b0d0:	4608      	mov	r0, r1
 800b0d2:	602b      	str	r3, [r5, #0]
 800b0d4:	f7f7 ff4f 	bl	8002f76 <_close>
 800b0d8:	1c43      	adds	r3, r0, #1
 800b0da:	d102      	bne.n	800b0e2 <_close_r+0x1a>
 800b0dc:	682b      	ldr	r3, [r5, #0]
 800b0de:	b103      	cbz	r3, 800b0e2 <_close_r+0x1a>
 800b0e0:	6023      	str	r3, [r4, #0]
 800b0e2:	bd38      	pop	{r3, r4, r5, pc}
 800b0e4:	20013784 	.word	0x20013784

0800b0e8 <__sflush_r>:
 800b0e8:	898a      	ldrh	r2, [r1, #12]
 800b0ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0ee:	4605      	mov	r5, r0
 800b0f0:	0710      	lsls	r0, r2, #28
 800b0f2:	460c      	mov	r4, r1
 800b0f4:	d458      	bmi.n	800b1a8 <__sflush_r+0xc0>
 800b0f6:	684b      	ldr	r3, [r1, #4]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	dc05      	bgt.n	800b108 <__sflush_r+0x20>
 800b0fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	dc02      	bgt.n	800b108 <__sflush_r+0x20>
 800b102:	2000      	movs	r0, #0
 800b104:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b108:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b10a:	2e00      	cmp	r6, #0
 800b10c:	d0f9      	beq.n	800b102 <__sflush_r+0x1a>
 800b10e:	2300      	movs	r3, #0
 800b110:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b114:	682f      	ldr	r7, [r5, #0]
 800b116:	602b      	str	r3, [r5, #0]
 800b118:	d032      	beq.n	800b180 <__sflush_r+0x98>
 800b11a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b11c:	89a3      	ldrh	r3, [r4, #12]
 800b11e:	075a      	lsls	r2, r3, #29
 800b120:	d505      	bpl.n	800b12e <__sflush_r+0x46>
 800b122:	6863      	ldr	r3, [r4, #4]
 800b124:	1ac0      	subs	r0, r0, r3
 800b126:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b128:	b10b      	cbz	r3, 800b12e <__sflush_r+0x46>
 800b12a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b12c:	1ac0      	subs	r0, r0, r3
 800b12e:	2300      	movs	r3, #0
 800b130:	4602      	mov	r2, r0
 800b132:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b134:	6a21      	ldr	r1, [r4, #32]
 800b136:	4628      	mov	r0, r5
 800b138:	47b0      	blx	r6
 800b13a:	1c43      	adds	r3, r0, #1
 800b13c:	89a3      	ldrh	r3, [r4, #12]
 800b13e:	d106      	bne.n	800b14e <__sflush_r+0x66>
 800b140:	6829      	ldr	r1, [r5, #0]
 800b142:	291d      	cmp	r1, #29
 800b144:	d82c      	bhi.n	800b1a0 <__sflush_r+0xb8>
 800b146:	4a2a      	ldr	r2, [pc, #168]	; (800b1f0 <__sflush_r+0x108>)
 800b148:	40ca      	lsrs	r2, r1
 800b14a:	07d6      	lsls	r6, r2, #31
 800b14c:	d528      	bpl.n	800b1a0 <__sflush_r+0xb8>
 800b14e:	2200      	movs	r2, #0
 800b150:	6062      	str	r2, [r4, #4]
 800b152:	04d9      	lsls	r1, r3, #19
 800b154:	6922      	ldr	r2, [r4, #16]
 800b156:	6022      	str	r2, [r4, #0]
 800b158:	d504      	bpl.n	800b164 <__sflush_r+0x7c>
 800b15a:	1c42      	adds	r2, r0, #1
 800b15c:	d101      	bne.n	800b162 <__sflush_r+0x7a>
 800b15e:	682b      	ldr	r3, [r5, #0]
 800b160:	b903      	cbnz	r3, 800b164 <__sflush_r+0x7c>
 800b162:	6560      	str	r0, [r4, #84]	; 0x54
 800b164:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b166:	602f      	str	r7, [r5, #0]
 800b168:	2900      	cmp	r1, #0
 800b16a:	d0ca      	beq.n	800b102 <__sflush_r+0x1a>
 800b16c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b170:	4299      	cmp	r1, r3
 800b172:	d002      	beq.n	800b17a <__sflush_r+0x92>
 800b174:	4628      	mov	r0, r5
 800b176:	f000 f8fd 	bl	800b374 <_free_r>
 800b17a:	2000      	movs	r0, #0
 800b17c:	6360      	str	r0, [r4, #52]	; 0x34
 800b17e:	e7c1      	b.n	800b104 <__sflush_r+0x1c>
 800b180:	6a21      	ldr	r1, [r4, #32]
 800b182:	2301      	movs	r3, #1
 800b184:	4628      	mov	r0, r5
 800b186:	47b0      	blx	r6
 800b188:	1c41      	adds	r1, r0, #1
 800b18a:	d1c7      	bne.n	800b11c <__sflush_r+0x34>
 800b18c:	682b      	ldr	r3, [r5, #0]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d0c4      	beq.n	800b11c <__sflush_r+0x34>
 800b192:	2b1d      	cmp	r3, #29
 800b194:	d001      	beq.n	800b19a <__sflush_r+0xb2>
 800b196:	2b16      	cmp	r3, #22
 800b198:	d101      	bne.n	800b19e <__sflush_r+0xb6>
 800b19a:	602f      	str	r7, [r5, #0]
 800b19c:	e7b1      	b.n	800b102 <__sflush_r+0x1a>
 800b19e:	89a3      	ldrh	r3, [r4, #12]
 800b1a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b1a4:	81a3      	strh	r3, [r4, #12]
 800b1a6:	e7ad      	b.n	800b104 <__sflush_r+0x1c>
 800b1a8:	690f      	ldr	r7, [r1, #16]
 800b1aa:	2f00      	cmp	r7, #0
 800b1ac:	d0a9      	beq.n	800b102 <__sflush_r+0x1a>
 800b1ae:	0793      	lsls	r3, r2, #30
 800b1b0:	680e      	ldr	r6, [r1, #0]
 800b1b2:	bf08      	it	eq
 800b1b4:	694b      	ldreq	r3, [r1, #20]
 800b1b6:	600f      	str	r7, [r1, #0]
 800b1b8:	bf18      	it	ne
 800b1ba:	2300      	movne	r3, #0
 800b1bc:	eba6 0807 	sub.w	r8, r6, r7
 800b1c0:	608b      	str	r3, [r1, #8]
 800b1c2:	f1b8 0f00 	cmp.w	r8, #0
 800b1c6:	dd9c      	ble.n	800b102 <__sflush_r+0x1a>
 800b1c8:	6a21      	ldr	r1, [r4, #32]
 800b1ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b1cc:	4643      	mov	r3, r8
 800b1ce:	463a      	mov	r2, r7
 800b1d0:	4628      	mov	r0, r5
 800b1d2:	47b0      	blx	r6
 800b1d4:	2800      	cmp	r0, #0
 800b1d6:	dc06      	bgt.n	800b1e6 <__sflush_r+0xfe>
 800b1d8:	89a3      	ldrh	r3, [r4, #12]
 800b1da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b1de:	81a3      	strh	r3, [r4, #12]
 800b1e0:	f04f 30ff 	mov.w	r0, #4294967295
 800b1e4:	e78e      	b.n	800b104 <__sflush_r+0x1c>
 800b1e6:	4407      	add	r7, r0
 800b1e8:	eba8 0800 	sub.w	r8, r8, r0
 800b1ec:	e7e9      	b.n	800b1c2 <__sflush_r+0xda>
 800b1ee:	bf00      	nop
 800b1f0:	20400001 	.word	0x20400001

0800b1f4 <_fflush_r>:
 800b1f4:	b538      	push	{r3, r4, r5, lr}
 800b1f6:	690b      	ldr	r3, [r1, #16]
 800b1f8:	4605      	mov	r5, r0
 800b1fa:	460c      	mov	r4, r1
 800b1fc:	b913      	cbnz	r3, 800b204 <_fflush_r+0x10>
 800b1fe:	2500      	movs	r5, #0
 800b200:	4628      	mov	r0, r5
 800b202:	bd38      	pop	{r3, r4, r5, pc}
 800b204:	b118      	cbz	r0, 800b20e <_fflush_r+0x1a>
 800b206:	6983      	ldr	r3, [r0, #24]
 800b208:	b90b      	cbnz	r3, 800b20e <_fflush_r+0x1a>
 800b20a:	f7ff fa15 	bl	800a638 <__sinit>
 800b20e:	4b14      	ldr	r3, [pc, #80]	; (800b260 <_fflush_r+0x6c>)
 800b210:	429c      	cmp	r4, r3
 800b212:	d11b      	bne.n	800b24c <_fflush_r+0x58>
 800b214:	686c      	ldr	r4, [r5, #4]
 800b216:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d0ef      	beq.n	800b1fe <_fflush_r+0xa>
 800b21e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b220:	07d0      	lsls	r0, r2, #31
 800b222:	d404      	bmi.n	800b22e <_fflush_r+0x3a>
 800b224:	0599      	lsls	r1, r3, #22
 800b226:	d402      	bmi.n	800b22e <_fflush_r+0x3a>
 800b228:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b22a:	f7ff faa3 	bl	800a774 <__retarget_lock_acquire_recursive>
 800b22e:	4628      	mov	r0, r5
 800b230:	4621      	mov	r1, r4
 800b232:	f7ff ff59 	bl	800b0e8 <__sflush_r>
 800b236:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b238:	07da      	lsls	r2, r3, #31
 800b23a:	4605      	mov	r5, r0
 800b23c:	d4e0      	bmi.n	800b200 <_fflush_r+0xc>
 800b23e:	89a3      	ldrh	r3, [r4, #12]
 800b240:	059b      	lsls	r3, r3, #22
 800b242:	d4dd      	bmi.n	800b200 <_fflush_r+0xc>
 800b244:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b246:	f7ff fa96 	bl	800a776 <__retarget_lock_release_recursive>
 800b24a:	e7d9      	b.n	800b200 <_fflush_r+0xc>
 800b24c:	4b05      	ldr	r3, [pc, #20]	; (800b264 <_fflush_r+0x70>)
 800b24e:	429c      	cmp	r4, r3
 800b250:	d101      	bne.n	800b256 <_fflush_r+0x62>
 800b252:	68ac      	ldr	r4, [r5, #8]
 800b254:	e7df      	b.n	800b216 <_fflush_r+0x22>
 800b256:	4b04      	ldr	r3, [pc, #16]	; (800b268 <_fflush_r+0x74>)
 800b258:	429c      	cmp	r4, r3
 800b25a:	bf08      	it	eq
 800b25c:	68ec      	ldreq	r4, [r5, #12]
 800b25e:	e7da      	b.n	800b216 <_fflush_r+0x22>
 800b260:	08015d88 	.word	0x08015d88
 800b264:	08015da8 	.word	0x08015da8
 800b268:	08015d68 	.word	0x08015d68

0800b26c <_lseek_r>:
 800b26c:	b538      	push	{r3, r4, r5, lr}
 800b26e:	4d07      	ldr	r5, [pc, #28]	; (800b28c <_lseek_r+0x20>)
 800b270:	4604      	mov	r4, r0
 800b272:	4608      	mov	r0, r1
 800b274:	4611      	mov	r1, r2
 800b276:	2200      	movs	r2, #0
 800b278:	602a      	str	r2, [r5, #0]
 800b27a:	461a      	mov	r2, r3
 800b27c:	f7f7 fea2 	bl	8002fc4 <_lseek>
 800b280:	1c43      	adds	r3, r0, #1
 800b282:	d102      	bne.n	800b28a <_lseek_r+0x1e>
 800b284:	682b      	ldr	r3, [r5, #0]
 800b286:	b103      	cbz	r3, 800b28a <_lseek_r+0x1e>
 800b288:	6023      	str	r3, [r4, #0]
 800b28a:	bd38      	pop	{r3, r4, r5, pc}
 800b28c:	20013784 	.word	0x20013784

0800b290 <__swhatbuf_r>:
 800b290:	b570      	push	{r4, r5, r6, lr}
 800b292:	460e      	mov	r6, r1
 800b294:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b298:	2900      	cmp	r1, #0
 800b29a:	b096      	sub	sp, #88	; 0x58
 800b29c:	4614      	mov	r4, r2
 800b29e:	461d      	mov	r5, r3
 800b2a0:	da08      	bge.n	800b2b4 <__swhatbuf_r+0x24>
 800b2a2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	602a      	str	r2, [r5, #0]
 800b2aa:	061a      	lsls	r2, r3, #24
 800b2ac:	d410      	bmi.n	800b2d0 <__swhatbuf_r+0x40>
 800b2ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2b2:	e00e      	b.n	800b2d2 <__swhatbuf_r+0x42>
 800b2b4:	466a      	mov	r2, sp
 800b2b6:	f000 f8bb 	bl	800b430 <_fstat_r>
 800b2ba:	2800      	cmp	r0, #0
 800b2bc:	dbf1      	blt.n	800b2a2 <__swhatbuf_r+0x12>
 800b2be:	9a01      	ldr	r2, [sp, #4]
 800b2c0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b2c4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b2c8:	425a      	negs	r2, r3
 800b2ca:	415a      	adcs	r2, r3
 800b2cc:	602a      	str	r2, [r5, #0]
 800b2ce:	e7ee      	b.n	800b2ae <__swhatbuf_r+0x1e>
 800b2d0:	2340      	movs	r3, #64	; 0x40
 800b2d2:	2000      	movs	r0, #0
 800b2d4:	6023      	str	r3, [r4, #0]
 800b2d6:	b016      	add	sp, #88	; 0x58
 800b2d8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b2dc <__smakebuf_r>:
 800b2dc:	898b      	ldrh	r3, [r1, #12]
 800b2de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b2e0:	079d      	lsls	r5, r3, #30
 800b2e2:	4606      	mov	r6, r0
 800b2e4:	460c      	mov	r4, r1
 800b2e6:	d507      	bpl.n	800b2f8 <__smakebuf_r+0x1c>
 800b2e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b2ec:	6023      	str	r3, [r4, #0]
 800b2ee:	6123      	str	r3, [r4, #16]
 800b2f0:	2301      	movs	r3, #1
 800b2f2:	6163      	str	r3, [r4, #20]
 800b2f4:	b002      	add	sp, #8
 800b2f6:	bd70      	pop	{r4, r5, r6, pc}
 800b2f8:	ab01      	add	r3, sp, #4
 800b2fa:	466a      	mov	r2, sp
 800b2fc:	f7ff ffc8 	bl	800b290 <__swhatbuf_r>
 800b300:	9900      	ldr	r1, [sp, #0]
 800b302:	4605      	mov	r5, r0
 800b304:	4630      	mov	r0, r6
 800b306:	f7ff fa57 	bl	800a7b8 <_malloc_r>
 800b30a:	b948      	cbnz	r0, 800b320 <__smakebuf_r+0x44>
 800b30c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b310:	059a      	lsls	r2, r3, #22
 800b312:	d4ef      	bmi.n	800b2f4 <__smakebuf_r+0x18>
 800b314:	f023 0303 	bic.w	r3, r3, #3
 800b318:	f043 0302 	orr.w	r3, r3, #2
 800b31c:	81a3      	strh	r3, [r4, #12]
 800b31e:	e7e3      	b.n	800b2e8 <__smakebuf_r+0xc>
 800b320:	4b0d      	ldr	r3, [pc, #52]	; (800b358 <__smakebuf_r+0x7c>)
 800b322:	62b3      	str	r3, [r6, #40]	; 0x28
 800b324:	89a3      	ldrh	r3, [r4, #12]
 800b326:	6020      	str	r0, [r4, #0]
 800b328:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b32c:	81a3      	strh	r3, [r4, #12]
 800b32e:	9b00      	ldr	r3, [sp, #0]
 800b330:	6163      	str	r3, [r4, #20]
 800b332:	9b01      	ldr	r3, [sp, #4]
 800b334:	6120      	str	r0, [r4, #16]
 800b336:	b15b      	cbz	r3, 800b350 <__smakebuf_r+0x74>
 800b338:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b33c:	4630      	mov	r0, r6
 800b33e:	f000 f889 	bl	800b454 <_isatty_r>
 800b342:	b128      	cbz	r0, 800b350 <__smakebuf_r+0x74>
 800b344:	89a3      	ldrh	r3, [r4, #12]
 800b346:	f023 0303 	bic.w	r3, r3, #3
 800b34a:	f043 0301 	orr.w	r3, r3, #1
 800b34e:	81a3      	strh	r3, [r4, #12]
 800b350:	89a0      	ldrh	r0, [r4, #12]
 800b352:	4305      	orrs	r5, r0
 800b354:	81a5      	strh	r5, [r4, #12]
 800b356:	e7cd      	b.n	800b2f4 <__smakebuf_r+0x18>
 800b358:	0800a5d1 	.word	0x0800a5d1

0800b35c <__malloc_lock>:
 800b35c:	4801      	ldr	r0, [pc, #4]	; (800b364 <__malloc_lock+0x8>)
 800b35e:	f7ff ba09 	b.w	800a774 <__retarget_lock_acquire_recursive>
 800b362:	bf00      	nop
 800b364:	20013778 	.word	0x20013778

0800b368 <__malloc_unlock>:
 800b368:	4801      	ldr	r0, [pc, #4]	; (800b370 <__malloc_unlock+0x8>)
 800b36a:	f7ff ba04 	b.w	800a776 <__retarget_lock_release_recursive>
 800b36e:	bf00      	nop
 800b370:	20013778 	.word	0x20013778

0800b374 <_free_r>:
 800b374:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b376:	2900      	cmp	r1, #0
 800b378:	d044      	beq.n	800b404 <_free_r+0x90>
 800b37a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b37e:	9001      	str	r0, [sp, #4]
 800b380:	2b00      	cmp	r3, #0
 800b382:	f1a1 0404 	sub.w	r4, r1, #4
 800b386:	bfb8      	it	lt
 800b388:	18e4      	addlt	r4, r4, r3
 800b38a:	f7ff ffe7 	bl	800b35c <__malloc_lock>
 800b38e:	4a1e      	ldr	r2, [pc, #120]	; (800b408 <_free_r+0x94>)
 800b390:	9801      	ldr	r0, [sp, #4]
 800b392:	6813      	ldr	r3, [r2, #0]
 800b394:	b933      	cbnz	r3, 800b3a4 <_free_r+0x30>
 800b396:	6063      	str	r3, [r4, #4]
 800b398:	6014      	str	r4, [r2, #0]
 800b39a:	b003      	add	sp, #12
 800b39c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b3a0:	f7ff bfe2 	b.w	800b368 <__malloc_unlock>
 800b3a4:	42a3      	cmp	r3, r4
 800b3a6:	d908      	bls.n	800b3ba <_free_r+0x46>
 800b3a8:	6825      	ldr	r5, [r4, #0]
 800b3aa:	1961      	adds	r1, r4, r5
 800b3ac:	428b      	cmp	r3, r1
 800b3ae:	bf01      	itttt	eq
 800b3b0:	6819      	ldreq	r1, [r3, #0]
 800b3b2:	685b      	ldreq	r3, [r3, #4]
 800b3b4:	1949      	addeq	r1, r1, r5
 800b3b6:	6021      	streq	r1, [r4, #0]
 800b3b8:	e7ed      	b.n	800b396 <_free_r+0x22>
 800b3ba:	461a      	mov	r2, r3
 800b3bc:	685b      	ldr	r3, [r3, #4]
 800b3be:	b10b      	cbz	r3, 800b3c4 <_free_r+0x50>
 800b3c0:	42a3      	cmp	r3, r4
 800b3c2:	d9fa      	bls.n	800b3ba <_free_r+0x46>
 800b3c4:	6811      	ldr	r1, [r2, #0]
 800b3c6:	1855      	adds	r5, r2, r1
 800b3c8:	42a5      	cmp	r5, r4
 800b3ca:	d10b      	bne.n	800b3e4 <_free_r+0x70>
 800b3cc:	6824      	ldr	r4, [r4, #0]
 800b3ce:	4421      	add	r1, r4
 800b3d0:	1854      	adds	r4, r2, r1
 800b3d2:	42a3      	cmp	r3, r4
 800b3d4:	6011      	str	r1, [r2, #0]
 800b3d6:	d1e0      	bne.n	800b39a <_free_r+0x26>
 800b3d8:	681c      	ldr	r4, [r3, #0]
 800b3da:	685b      	ldr	r3, [r3, #4]
 800b3dc:	6053      	str	r3, [r2, #4]
 800b3de:	4421      	add	r1, r4
 800b3e0:	6011      	str	r1, [r2, #0]
 800b3e2:	e7da      	b.n	800b39a <_free_r+0x26>
 800b3e4:	d902      	bls.n	800b3ec <_free_r+0x78>
 800b3e6:	230c      	movs	r3, #12
 800b3e8:	6003      	str	r3, [r0, #0]
 800b3ea:	e7d6      	b.n	800b39a <_free_r+0x26>
 800b3ec:	6825      	ldr	r5, [r4, #0]
 800b3ee:	1961      	adds	r1, r4, r5
 800b3f0:	428b      	cmp	r3, r1
 800b3f2:	bf04      	itt	eq
 800b3f4:	6819      	ldreq	r1, [r3, #0]
 800b3f6:	685b      	ldreq	r3, [r3, #4]
 800b3f8:	6063      	str	r3, [r4, #4]
 800b3fa:	bf04      	itt	eq
 800b3fc:	1949      	addeq	r1, r1, r5
 800b3fe:	6021      	streq	r1, [r4, #0]
 800b400:	6054      	str	r4, [r2, #4]
 800b402:	e7ca      	b.n	800b39a <_free_r+0x26>
 800b404:	b003      	add	sp, #12
 800b406:	bd30      	pop	{r4, r5, pc}
 800b408:	2001377c 	.word	0x2001377c

0800b40c <_read_r>:
 800b40c:	b538      	push	{r3, r4, r5, lr}
 800b40e:	4d07      	ldr	r5, [pc, #28]	; (800b42c <_read_r+0x20>)
 800b410:	4604      	mov	r4, r0
 800b412:	4608      	mov	r0, r1
 800b414:	4611      	mov	r1, r2
 800b416:	2200      	movs	r2, #0
 800b418:	602a      	str	r2, [r5, #0]
 800b41a:	461a      	mov	r2, r3
 800b41c:	f7f7 fd72 	bl	8002f04 <_read>
 800b420:	1c43      	adds	r3, r0, #1
 800b422:	d102      	bne.n	800b42a <_read_r+0x1e>
 800b424:	682b      	ldr	r3, [r5, #0]
 800b426:	b103      	cbz	r3, 800b42a <_read_r+0x1e>
 800b428:	6023      	str	r3, [r4, #0]
 800b42a:	bd38      	pop	{r3, r4, r5, pc}
 800b42c:	20013784 	.word	0x20013784

0800b430 <_fstat_r>:
 800b430:	b538      	push	{r3, r4, r5, lr}
 800b432:	4d07      	ldr	r5, [pc, #28]	; (800b450 <_fstat_r+0x20>)
 800b434:	2300      	movs	r3, #0
 800b436:	4604      	mov	r4, r0
 800b438:	4608      	mov	r0, r1
 800b43a:	4611      	mov	r1, r2
 800b43c:	602b      	str	r3, [r5, #0]
 800b43e:	f7f7 fda6 	bl	8002f8e <_fstat>
 800b442:	1c43      	adds	r3, r0, #1
 800b444:	d102      	bne.n	800b44c <_fstat_r+0x1c>
 800b446:	682b      	ldr	r3, [r5, #0]
 800b448:	b103      	cbz	r3, 800b44c <_fstat_r+0x1c>
 800b44a:	6023      	str	r3, [r4, #0]
 800b44c:	bd38      	pop	{r3, r4, r5, pc}
 800b44e:	bf00      	nop
 800b450:	20013784 	.word	0x20013784

0800b454 <_isatty_r>:
 800b454:	b538      	push	{r3, r4, r5, lr}
 800b456:	4d06      	ldr	r5, [pc, #24]	; (800b470 <_isatty_r+0x1c>)
 800b458:	2300      	movs	r3, #0
 800b45a:	4604      	mov	r4, r0
 800b45c:	4608      	mov	r0, r1
 800b45e:	602b      	str	r3, [r5, #0]
 800b460:	f7f7 fda5 	bl	8002fae <_isatty>
 800b464:	1c43      	adds	r3, r0, #1
 800b466:	d102      	bne.n	800b46e <_isatty_r+0x1a>
 800b468:	682b      	ldr	r3, [r5, #0]
 800b46a:	b103      	cbz	r3, 800b46e <_isatty_r+0x1a>
 800b46c:	6023      	str	r3, [r4, #0]
 800b46e:	bd38      	pop	{r3, r4, r5, pc}
 800b470:	20013784 	.word	0x20013784

0800b474 <pow>:
 800b474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b476:	ed2d 8b02 	vpush	{d8}
 800b47a:	eeb0 8a40 	vmov.f32	s16, s0
 800b47e:	eef0 8a60 	vmov.f32	s17, s1
 800b482:	ec55 4b11 	vmov	r4, r5, d1
 800b486:	f000 f893 	bl	800b5b0 <__ieee754_pow>
 800b48a:	4622      	mov	r2, r4
 800b48c:	462b      	mov	r3, r5
 800b48e:	4620      	mov	r0, r4
 800b490:	4629      	mov	r1, r5
 800b492:	ec57 6b10 	vmov	r6, r7, d0
 800b496:	f7f5 fb59 	bl	8000b4c <__aeabi_dcmpun>
 800b49a:	2800      	cmp	r0, #0
 800b49c:	d13b      	bne.n	800b516 <pow+0xa2>
 800b49e:	ec51 0b18 	vmov	r0, r1, d8
 800b4a2:	2200      	movs	r2, #0
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	f7f5 fb1f 	bl	8000ae8 <__aeabi_dcmpeq>
 800b4aa:	b1b8      	cbz	r0, 800b4dc <pow+0x68>
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	4620      	mov	r0, r4
 800b4b2:	4629      	mov	r1, r5
 800b4b4:	f7f5 fb18 	bl	8000ae8 <__aeabi_dcmpeq>
 800b4b8:	2800      	cmp	r0, #0
 800b4ba:	d146      	bne.n	800b54a <pow+0xd6>
 800b4bc:	ec45 4b10 	vmov	d0, r4, r5
 800b4c0:	f000 fe8f 	bl	800c1e2 <finite>
 800b4c4:	b338      	cbz	r0, 800b516 <pow+0xa2>
 800b4c6:	2200      	movs	r2, #0
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	4620      	mov	r0, r4
 800b4cc:	4629      	mov	r1, r5
 800b4ce:	f7f5 fb15 	bl	8000afc <__aeabi_dcmplt>
 800b4d2:	b300      	cbz	r0, 800b516 <pow+0xa2>
 800b4d4:	f7ff f800 	bl	800a4d8 <__errno>
 800b4d8:	2322      	movs	r3, #34	; 0x22
 800b4da:	e01b      	b.n	800b514 <pow+0xa0>
 800b4dc:	ec47 6b10 	vmov	d0, r6, r7
 800b4e0:	f000 fe7f 	bl	800c1e2 <finite>
 800b4e4:	b9e0      	cbnz	r0, 800b520 <pow+0xac>
 800b4e6:	eeb0 0a48 	vmov.f32	s0, s16
 800b4ea:	eef0 0a68 	vmov.f32	s1, s17
 800b4ee:	f000 fe78 	bl	800c1e2 <finite>
 800b4f2:	b1a8      	cbz	r0, 800b520 <pow+0xac>
 800b4f4:	ec45 4b10 	vmov	d0, r4, r5
 800b4f8:	f000 fe73 	bl	800c1e2 <finite>
 800b4fc:	b180      	cbz	r0, 800b520 <pow+0xac>
 800b4fe:	4632      	mov	r2, r6
 800b500:	463b      	mov	r3, r7
 800b502:	4630      	mov	r0, r6
 800b504:	4639      	mov	r1, r7
 800b506:	f7f5 fb21 	bl	8000b4c <__aeabi_dcmpun>
 800b50a:	2800      	cmp	r0, #0
 800b50c:	d0e2      	beq.n	800b4d4 <pow+0x60>
 800b50e:	f7fe ffe3 	bl	800a4d8 <__errno>
 800b512:	2321      	movs	r3, #33	; 0x21
 800b514:	6003      	str	r3, [r0, #0]
 800b516:	ecbd 8b02 	vpop	{d8}
 800b51a:	ec47 6b10 	vmov	d0, r6, r7
 800b51e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b520:	2200      	movs	r2, #0
 800b522:	2300      	movs	r3, #0
 800b524:	4630      	mov	r0, r6
 800b526:	4639      	mov	r1, r7
 800b528:	f7f5 fade 	bl	8000ae8 <__aeabi_dcmpeq>
 800b52c:	2800      	cmp	r0, #0
 800b52e:	d0f2      	beq.n	800b516 <pow+0xa2>
 800b530:	eeb0 0a48 	vmov.f32	s0, s16
 800b534:	eef0 0a68 	vmov.f32	s1, s17
 800b538:	f000 fe53 	bl	800c1e2 <finite>
 800b53c:	2800      	cmp	r0, #0
 800b53e:	d0ea      	beq.n	800b516 <pow+0xa2>
 800b540:	ec45 4b10 	vmov	d0, r4, r5
 800b544:	f000 fe4d 	bl	800c1e2 <finite>
 800b548:	e7c3      	b.n	800b4d2 <pow+0x5e>
 800b54a:	4f01      	ldr	r7, [pc, #4]	; (800b550 <pow+0xdc>)
 800b54c:	2600      	movs	r6, #0
 800b54e:	e7e2      	b.n	800b516 <pow+0xa2>
 800b550:	3ff00000 	.word	0x3ff00000

0800b554 <sqrt>:
 800b554:	b538      	push	{r3, r4, r5, lr}
 800b556:	ed2d 8b02 	vpush	{d8}
 800b55a:	ec55 4b10 	vmov	r4, r5, d0
 800b55e:	f000 fd55 	bl	800c00c <__ieee754_sqrt>
 800b562:	4622      	mov	r2, r4
 800b564:	462b      	mov	r3, r5
 800b566:	4620      	mov	r0, r4
 800b568:	4629      	mov	r1, r5
 800b56a:	eeb0 8a40 	vmov.f32	s16, s0
 800b56e:	eef0 8a60 	vmov.f32	s17, s1
 800b572:	f7f5 faeb 	bl	8000b4c <__aeabi_dcmpun>
 800b576:	b990      	cbnz	r0, 800b59e <sqrt+0x4a>
 800b578:	2200      	movs	r2, #0
 800b57a:	2300      	movs	r3, #0
 800b57c:	4620      	mov	r0, r4
 800b57e:	4629      	mov	r1, r5
 800b580:	f7f5 fabc 	bl	8000afc <__aeabi_dcmplt>
 800b584:	b158      	cbz	r0, 800b59e <sqrt+0x4a>
 800b586:	f7fe ffa7 	bl	800a4d8 <__errno>
 800b58a:	2321      	movs	r3, #33	; 0x21
 800b58c:	6003      	str	r3, [r0, #0]
 800b58e:	2200      	movs	r2, #0
 800b590:	2300      	movs	r3, #0
 800b592:	4610      	mov	r0, r2
 800b594:	4619      	mov	r1, r3
 800b596:	f7f5 f969 	bl	800086c <__aeabi_ddiv>
 800b59a:	ec41 0b18 	vmov	d8, r0, r1
 800b59e:	eeb0 0a48 	vmov.f32	s0, s16
 800b5a2:	eef0 0a68 	vmov.f32	s1, s17
 800b5a6:	ecbd 8b02 	vpop	{d8}
 800b5aa:	bd38      	pop	{r3, r4, r5, pc}
 800b5ac:	0000      	movs	r0, r0
	...

0800b5b0 <__ieee754_pow>:
 800b5b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5b4:	ed2d 8b06 	vpush	{d8-d10}
 800b5b8:	b089      	sub	sp, #36	; 0x24
 800b5ba:	ed8d 1b00 	vstr	d1, [sp]
 800b5be:	e9dd 2900 	ldrd	r2, r9, [sp]
 800b5c2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800b5c6:	ea58 0102 	orrs.w	r1, r8, r2
 800b5ca:	ec57 6b10 	vmov	r6, r7, d0
 800b5ce:	d115      	bne.n	800b5fc <__ieee754_pow+0x4c>
 800b5d0:	19b3      	adds	r3, r6, r6
 800b5d2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800b5d6:	4152      	adcs	r2, r2
 800b5d8:	4299      	cmp	r1, r3
 800b5da:	4b89      	ldr	r3, [pc, #548]	; (800b800 <__ieee754_pow+0x250>)
 800b5dc:	4193      	sbcs	r3, r2
 800b5de:	f080 84d2 	bcs.w	800bf86 <__ieee754_pow+0x9d6>
 800b5e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b5e6:	4630      	mov	r0, r6
 800b5e8:	4639      	mov	r1, r7
 800b5ea:	f7f4 fe5f 	bl	80002ac <__adddf3>
 800b5ee:	ec41 0b10 	vmov	d0, r0, r1
 800b5f2:	b009      	add	sp, #36	; 0x24
 800b5f4:	ecbd 8b06 	vpop	{d8-d10}
 800b5f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5fc:	4b81      	ldr	r3, [pc, #516]	; (800b804 <__ieee754_pow+0x254>)
 800b5fe:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800b602:	429c      	cmp	r4, r3
 800b604:	ee10 aa10 	vmov	sl, s0
 800b608:	463d      	mov	r5, r7
 800b60a:	dc06      	bgt.n	800b61a <__ieee754_pow+0x6a>
 800b60c:	d101      	bne.n	800b612 <__ieee754_pow+0x62>
 800b60e:	2e00      	cmp	r6, #0
 800b610:	d1e7      	bne.n	800b5e2 <__ieee754_pow+0x32>
 800b612:	4598      	cmp	r8, r3
 800b614:	dc01      	bgt.n	800b61a <__ieee754_pow+0x6a>
 800b616:	d10f      	bne.n	800b638 <__ieee754_pow+0x88>
 800b618:	b172      	cbz	r2, 800b638 <__ieee754_pow+0x88>
 800b61a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800b61e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800b622:	ea55 050a 	orrs.w	r5, r5, sl
 800b626:	d1dc      	bne.n	800b5e2 <__ieee754_pow+0x32>
 800b628:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b62c:	18db      	adds	r3, r3, r3
 800b62e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800b632:	4152      	adcs	r2, r2
 800b634:	429d      	cmp	r5, r3
 800b636:	e7d0      	b.n	800b5da <__ieee754_pow+0x2a>
 800b638:	2d00      	cmp	r5, #0
 800b63a:	da3b      	bge.n	800b6b4 <__ieee754_pow+0x104>
 800b63c:	4b72      	ldr	r3, [pc, #456]	; (800b808 <__ieee754_pow+0x258>)
 800b63e:	4598      	cmp	r8, r3
 800b640:	dc51      	bgt.n	800b6e6 <__ieee754_pow+0x136>
 800b642:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800b646:	4598      	cmp	r8, r3
 800b648:	f340 84ac 	ble.w	800bfa4 <__ieee754_pow+0x9f4>
 800b64c:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b650:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b654:	2b14      	cmp	r3, #20
 800b656:	dd0f      	ble.n	800b678 <__ieee754_pow+0xc8>
 800b658:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800b65c:	fa22 f103 	lsr.w	r1, r2, r3
 800b660:	fa01 f303 	lsl.w	r3, r1, r3
 800b664:	4293      	cmp	r3, r2
 800b666:	f040 849d 	bne.w	800bfa4 <__ieee754_pow+0x9f4>
 800b66a:	f001 0101 	and.w	r1, r1, #1
 800b66e:	f1c1 0302 	rsb	r3, r1, #2
 800b672:	9304      	str	r3, [sp, #16]
 800b674:	b182      	cbz	r2, 800b698 <__ieee754_pow+0xe8>
 800b676:	e05f      	b.n	800b738 <__ieee754_pow+0x188>
 800b678:	2a00      	cmp	r2, #0
 800b67a:	d15b      	bne.n	800b734 <__ieee754_pow+0x184>
 800b67c:	f1c3 0314 	rsb	r3, r3, #20
 800b680:	fa48 f103 	asr.w	r1, r8, r3
 800b684:	fa01 f303 	lsl.w	r3, r1, r3
 800b688:	4543      	cmp	r3, r8
 800b68a:	f040 8488 	bne.w	800bf9e <__ieee754_pow+0x9ee>
 800b68e:	f001 0101 	and.w	r1, r1, #1
 800b692:	f1c1 0302 	rsb	r3, r1, #2
 800b696:	9304      	str	r3, [sp, #16]
 800b698:	4b5c      	ldr	r3, [pc, #368]	; (800b80c <__ieee754_pow+0x25c>)
 800b69a:	4598      	cmp	r8, r3
 800b69c:	d132      	bne.n	800b704 <__ieee754_pow+0x154>
 800b69e:	f1b9 0f00 	cmp.w	r9, #0
 800b6a2:	f280 8478 	bge.w	800bf96 <__ieee754_pow+0x9e6>
 800b6a6:	4959      	ldr	r1, [pc, #356]	; (800b80c <__ieee754_pow+0x25c>)
 800b6a8:	4632      	mov	r2, r6
 800b6aa:	463b      	mov	r3, r7
 800b6ac:	2000      	movs	r0, #0
 800b6ae:	f7f5 f8dd 	bl	800086c <__aeabi_ddiv>
 800b6b2:	e79c      	b.n	800b5ee <__ieee754_pow+0x3e>
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	9304      	str	r3, [sp, #16]
 800b6b8:	2a00      	cmp	r2, #0
 800b6ba:	d13d      	bne.n	800b738 <__ieee754_pow+0x188>
 800b6bc:	4b51      	ldr	r3, [pc, #324]	; (800b804 <__ieee754_pow+0x254>)
 800b6be:	4598      	cmp	r8, r3
 800b6c0:	d1ea      	bne.n	800b698 <__ieee754_pow+0xe8>
 800b6c2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800b6c6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800b6ca:	ea53 030a 	orrs.w	r3, r3, sl
 800b6ce:	f000 845a 	beq.w	800bf86 <__ieee754_pow+0x9d6>
 800b6d2:	4b4f      	ldr	r3, [pc, #316]	; (800b810 <__ieee754_pow+0x260>)
 800b6d4:	429c      	cmp	r4, r3
 800b6d6:	dd08      	ble.n	800b6ea <__ieee754_pow+0x13a>
 800b6d8:	f1b9 0f00 	cmp.w	r9, #0
 800b6dc:	f2c0 8457 	blt.w	800bf8e <__ieee754_pow+0x9de>
 800b6e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b6e4:	e783      	b.n	800b5ee <__ieee754_pow+0x3e>
 800b6e6:	2302      	movs	r3, #2
 800b6e8:	e7e5      	b.n	800b6b6 <__ieee754_pow+0x106>
 800b6ea:	f1b9 0f00 	cmp.w	r9, #0
 800b6ee:	f04f 0000 	mov.w	r0, #0
 800b6f2:	f04f 0100 	mov.w	r1, #0
 800b6f6:	f6bf af7a 	bge.w	800b5ee <__ieee754_pow+0x3e>
 800b6fa:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b6fe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b702:	e774      	b.n	800b5ee <__ieee754_pow+0x3e>
 800b704:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800b708:	d106      	bne.n	800b718 <__ieee754_pow+0x168>
 800b70a:	4632      	mov	r2, r6
 800b70c:	463b      	mov	r3, r7
 800b70e:	4630      	mov	r0, r6
 800b710:	4639      	mov	r1, r7
 800b712:	f7f4 ff81 	bl	8000618 <__aeabi_dmul>
 800b716:	e76a      	b.n	800b5ee <__ieee754_pow+0x3e>
 800b718:	4b3e      	ldr	r3, [pc, #248]	; (800b814 <__ieee754_pow+0x264>)
 800b71a:	4599      	cmp	r9, r3
 800b71c:	d10c      	bne.n	800b738 <__ieee754_pow+0x188>
 800b71e:	2d00      	cmp	r5, #0
 800b720:	db0a      	blt.n	800b738 <__ieee754_pow+0x188>
 800b722:	ec47 6b10 	vmov	d0, r6, r7
 800b726:	b009      	add	sp, #36	; 0x24
 800b728:	ecbd 8b06 	vpop	{d8-d10}
 800b72c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b730:	f000 bc6c 	b.w	800c00c <__ieee754_sqrt>
 800b734:	2300      	movs	r3, #0
 800b736:	9304      	str	r3, [sp, #16]
 800b738:	ec47 6b10 	vmov	d0, r6, r7
 800b73c:	f000 fd48 	bl	800c1d0 <fabs>
 800b740:	ec51 0b10 	vmov	r0, r1, d0
 800b744:	f1ba 0f00 	cmp.w	sl, #0
 800b748:	d129      	bne.n	800b79e <__ieee754_pow+0x1ee>
 800b74a:	b124      	cbz	r4, 800b756 <__ieee754_pow+0x1a6>
 800b74c:	4b2f      	ldr	r3, [pc, #188]	; (800b80c <__ieee754_pow+0x25c>)
 800b74e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800b752:	429a      	cmp	r2, r3
 800b754:	d123      	bne.n	800b79e <__ieee754_pow+0x1ee>
 800b756:	f1b9 0f00 	cmp.w	r9, #0
 800b75a:	da05      	bge.n	800b768 <__ieee754_pow+0x1b8>
 800b75c:	4602      	mov	r2, r0
 800b75e:	460b      	mov	r3, r1
 800b760:	2000      	movs	r0, #0
 800b762:	492a      	ldr	r1, [pc, #168]	; (800b80c <__ieee754_pow+0x25c>)
 800b764:	f7f5 f882 	bl	800086c <__aeabi_ddiv>
 800b768:	2d00      	cmp	r5, #0
 800b76a:	f6bf af40 	bge.w	800b5ee <__ieee754_pow+0x3e>
 800b76e:	9b04      	ldr	r3, [sp, #16]
 800b770:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800b774:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b778:	4323      	orrs	r3, r4
 800b77a:	d108      	bne.n	800b78e <__ieee754_pow+0x1de>
 800b77c:	4602      	mov	r2, r0
 800b77e:	460b      	mov	r3, r1
 800b780:	4610      	mov	r0, r2
 800b782:	4619      	mov	r1, r3
 800b784:	f7f4 fd90 	bl	80002a8 <__aeabi_dsub>
 800b788:	4602      	mov	r2, r0
 800b78a:	460b      	mov	r3, r1
 800b78c:	e78f      	b.n	800b6ae <__ieee754_pow+0xfe>
 800b78e:	9b04      	ldr	r3, [sp, #16]
 800b790:	2b01      	cmp	r3, #1
 800b792:	f47f af2c 	bne.w	800b5ee <__ieee754_pow+0x3e>
 800b796:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b79a:	4619      	mov	r1, r3
 800b79c:	e727      	b.n	800b5ee <__ieee754_pow+0x3e>
 800b79e:	0feb      	lsrs	r3, r5, #31
 800b7a0:	3b01      	subs	r3, #1
 800b7a2:	9306      	str	r3, [sp, #24]
 800b7a4:	9a06      	ldr	r2, [sp, #24]
 800b7a6:	9b04      	ldr	r3, [sp, #16]
 800b7a8:	4313      	orrs	r3, r2
 800b7aa:	d102      	bne.n	800b7b2 <__ieee754_pow+0x202>
 800b7ac:	4632      	mov	r2, r6
 800b7ae:	463b      	mov	r3, r7
 800b7b0:	e7e6      	b.n	800b780 <__ieee754_pow+0x1d0>
 800b7b2:	4b19      	ldr	r3, [pc, #100]	; (800b818 <__ieee754_pow+0x268>)
 800b7b4:	4598      	cmp	r8, r3
 800b7b6:	f340 80fb 	ble.w	800b9b0 <__ieee754_pow+0x400>
 800b7ba:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800b7be:	4598      	cmp	r8, r3
 800b7c0:	4b13      	ldr	r3, [pc, #76]	; (800b810 <__ieee754_pow+0x260>)
 800b7c2:	dd0c      	ble.n	800b7de <__ieee754_pow+0x22e>
 800b7c4:	429c      	cmp	r4, r3
 800b7c6:	dc0f      	bgt.n	800b7e8 <__ieee754_pow+0x238>
 800b7c8:	f1b9 0f00 	cmp.w	r9, #0
 800b7cc:	da0f      	bge.n	800b7ee <__ieee754_pow+0x23e>
 800b7ce:	2000      	movs	r0, #0
 800b7d0:	b009      	add	sp, #36	; 0x24
 800b7d2:	ecbd 8b06 	vpop	{d8-d10}
 800b7d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7da:	f000 bcf0 	b.w	800c1be <__math_oflow>
 800b7de:	429c      	cmp	r4, r3
 800b7e0:	dbf2      	blt.n	800b7c8 <__ieee754_pow+0x218>
 800b7e2:	4b0a      	ldr	r3, [pc, #40]	; (800b80c <__ieee754_pow+0x25c>)
 800b7e4:	429c      	cmp	r4, r3
 800b7e6:	dd19      	ble.n	800b81c <__ieee754_pow+0x26c>
 800b7e8:	f1b9 0f00 	cmp.w	r9, #0
 800b7ec:	dcef      	bgt.n	800b7ce <__ieee754_pow+0x21e>
 800b7ee:	2000      	movs	r0, #0
 800b7f0:	b009      	add	sp, #36	; 0x24
 800b7f2:	ecbd 8b06 	vpop	{d8-d10}
 800b7f6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7fa:	f000 bcd7 	b.w	800c1ac <__math_uflow>
 800b7fe:	bf00      	nop
 800b800:	fff00000 	.word	0xfff00000
 800b804:	7ff00000 	.word	0x7ff00000
 800b808:	433fffff 	.word	0x433fffff
 800b80c:	3ff00000 	.word	0x3ff00000
 800b810:	3fefffff 	.word	0x3fefffff
 800b814:	3fe00000 	.word	0x3fe00000
 800b818:	41e00000 	.word	0x41e00000
 800b81c:	4b60      	ldr	r3, [pc, #384]	; (800b9a0 <__ieee754_pow+0x3f0>)
 800b81e:	2200      	movs	r2, #0
 800b820:	f7f4 fd42 	bl	80002a8 <__aeabi_dsub>
 800b824:	a354      	add	r3, pc, #336	; (adr r3, 800b978 <__ieee754_pow+0x3c8>)
 800b826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b82a:	4604      	mov	r4, r0
 800b82c:	460d      	mov	r5, r1
 800b82e:	f7f4 fef3 	bl	8000618 <__aeabi_dmul>
 800b832:	a353      	add	r3, pc, #332	; (adr r3, 800b980 <__ieee754_pow+0x3d0>)
 800b834:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b838:	4606      	mov	r6, r0
 800b83a:	460f      	mov	r7, r1
 800b83c:	4620      	mov	r0, r4
 800b83e:	4629      	mov	r1, r5
 800b840:	f7f4 feea 	bl	8000618 <__aeabi_dmul>
 800b844:	4b57      	ldr	r3, [pc, #348]	; (800b9a4 <__ieee754_pow+0x3f4>)
 800b846:	4682      	mov	sl, r0
 800b848:	468b      	mov	fp, r1
 800b84a:	2200      	movs	r2, #0
 800b84c:	4620      	mov	r0, r4
 800b84e:	4629      	mov	r1, r5
 800b850:	f7f4 fee2 	bl	8000618 <__aeabi_dmul>
 800b854:	4602      	mov	r2, r0
 800b856:	460b      	mov	r3, r1
 800b858:	a14b      	add	r1, pc, #300	; (adr r1, 800b988 <__ieee754_pow+0x3d8>)
 800b85a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b85e:	f7f4 fd23 	bl	80002a8 <__aeabi_dsub>
 800b862:	4622      	mov	r2, r4
 800b864:	462b      	mov	r3, r5
 800b866:	f7f4 fed7 	bl	8000618 <__aeabi_dmul>
 800b86a:	4602      	mov	r2, r0
 800b86c:	460b      	mov	r3, r1
 800b86e:	2000      	movs	r0, #0
 800b870:	494d      	ldr	r1, [pc, #308]	; (800b9a8 <__ieee754_pow+0x3f8>)
 800b872:	f7f4 fd19 	bl	80002a8 <__aeabi_dsub>
 800b876:	4622      	mov	r2, r4
 800b878:	4680      	mov	r8, r0
 800b87a:	4689      	mov	r9, r1
 800b87c:	462b      	mov	r3, r5
 800b87e:	4620      	mov	r0, r4
 800b880:	4629      	mov	r1, r5
 800b882:	f7f4 fec9 	bl	8000618 <__aeabi_dmul>
 800b886:	4602      	mov	r2, r0
 800b888:	460b      	mov	r3, r1
 800b88a:	4640      	mov	r0, r8
 800b88c:	4649      	mov	r1, r9
 800b88e:	f7f4 fec3 	bl	8000618 <__aeabi_dmul>
 800b892:	a33f      	add	r3, pc, #252	; (adr r3, 800b990 <__ieee754_pow+0x3e0>)
 800b894:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b898:	f7f4 febe 	bl	8000618 <__aeabi_dmul>
 800b89c:	4602      	mov	r2, r0
 800b89e:	460b      	mov	r3, r1
 800b8a0:	4650      	mov	r0, sl
 800b8a2:	4659      	mov	r1, fp
 800b8a4:	f7f4 fd00 	bl	80002a8 <__aeabi_dsub>
 800b8a8:	4602      	mov	r2, r0
 800b8aa:	460b      	mov	r3, r1
 800b8ac:	4680      	mov	r8, r0
 800b8ae:	4689      	mov	r9, r1
 800b8b0:	4630      	mov	r0, r6
 800b8b2:	4639      	mov	r1, r7
 800b8b4:	f7f4 fcfa 	bl	80002ac <__adddf3>
 800b8b8:	2000      	movs	r0, #0
 800b8ba:	4632      	mov	r2, r6
 800b8bc:	463b      	mov	r3, r7
 800b8be:	4604      	mov	r4, r0
 800b8c0:	460d      	mov	r5, r1
 800b8c2:	f7f4 fcf1 	bl	80002a8 <__aeabi_dsub>
 800b8c6:	4602      	mov	r2, r0
 800b8c8:	460b      	mov	r3, r1
 800b8ca:	4640      	mov	r0, r8
 800b8cc:	4649      	mov	r1, r9
 800b8ce:	f7f4 fceb 	bl	80002a8 <__aeabi_dsub>
 800b8d2:	9b04      	ldr	r3, [sp, #16]
 800b8d4:	9a06      	ldr	r2, [sp, #24]
 800b8d6:	3b01      	subs	r3, #1
 800b8d8:	4313      	orrs	r3, r2
 800b8da:	4682      	mov	sl, r0
 800b8dc:	468b      	mov	fp, r1
 800b8de:	f040 81e7 	bne.w	800bcb0 <__ieee754_pow+0x700>
 800b8e2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800b998 <__ieee754_pow+0x3e8>
 800b8e6:	eeb0 8a47 	vmov.f32	s16, s14
 800b8ea:	eef0 8a67 	vmov.f32	s17, s15
 800b8ee:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b8f2:	2600      	movs	r6, #0
 800b8f4:	4632      	mov	r2, r6
 800b8f6:	463b      	mov	r3, r7
 800b8f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b8fc:	f7f4 fcd4 	bl	80002a8 <__aeabi_dsub>
 800b900:	4622      	mov	r2, r4
 800b902:	462b      	mov	r3, r5
 800b904:	f7f4 fe88 	bl	8000618 <__aeabi_dmul>
 800b908:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b90c:	4680      	mov	r8, r0
 800b90e:	4689      	mov	r9, r1
 800b910:	4650      	mov	r0, sl
 800b912:	4659      	mov	r1, fp
 800b914:	f7f4 fe80 	bl	8000618 <__aeabi_dmul>
 800b918:	4602      	mov	r2, r0
 800b91a:	460b      	mov	r3, r1
 800b91c:	4640      	mov	r0, r8
 800b91e:	4649      	mov	r1, r9
 800b920:	f7f4 fcc4 	bl	80002ac <__adddf3>
 800b924:	4632      	mov	r2, r6
 800b926:	463b      	mov	r3, r7
 800b928:	4680      	mov	r8, r0
 800b92a:	4689      	mov	r9, r1
 800b92c:	4620      	mov	r0, r4
 800b92e:	4629      	mov	r1, r5
 800b930:	f7f4 fe72 	bl	8000618 <__aeabi_dmul>
 800b934:	460b      	mov	r3, r1
 800b936:	4604      	mov	r4, r0
 800b938:	460d      	mov	r5, r1
 800b93a:	4602      	mov	r2, r0
 800b93c:	4649      	mov	r1, r9
 800b93e:	4640      	mov	r0, r8
 800b940:	f7f4 fcb4 	bl	80002ac <__adddf3>
 800b944:	4b19      	ldr	r3, [pc, #100]	; (800b9ac <__ieee754_pow+0x3fc>)
 800b946:	4299      	cmp	r1, r3
 800b948:	ec45 4b19 	vmov	d9, r4, r5
 800b94c:	4606      	mov	r6, r0
 800b94e:	460f      	mov	r7, r1
 800b950:	468b      	mov	fp, r1
 800b952:	f340 82f1 	ble.w	800bf38 <__ieee754_pow+0x988>
 800b956:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800b95a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800b95e:	4303      	orrs	r3, r0
 800b960:	f000 81e4 	beq.w	800bd2c <__ieee754_pow+0x77c>
 800b964:	ec51 0b18 	vmov	r0, r1, d8
 800b968:	2200      	movs	r2, #0
 800b96a:	2300      	movs	r3, #0
 800b96c:	f7f5 f8c6 	bl	8000afc <__aeabi_dcmplt>
 800b970:	3800      	subs	r0, #0
 800b972:	bf18      	it	ne
 800b974:	2001      	movne	r0, #1
 800b976:	e72b      	b.n	800b7d0 <__ieee754_pow+0x220>
 800b978:	60000000 	.word	0x60000000
 800b97c:	3ff71547 	.word	0x3ff71547
 800b980:	f85ddf44 	.word	0xf85ddf44
 800b984:	3e54ae0b 	.word	0x3e54ae0b
 800b988:	55555555 	.word	0x55555555
 800b98c:	3fd55555 	.word	0x3fd55555
 800b990:	652b82fe 	.word	0x652b82fe
 800b994:	3ff71547 	.word	0x3ff71547
 800b998:	00000000 	.word	0x00000000
 800b99c:	bff00000 	.word	0xbff00000
 800b9a0:	3ff00000 	.word	0x3ff00000
 800b9a4:	3fd00000 	.word	0x3fd00000
 800b9a8:	3fe00000 	.word	0x3fe00000
 800b9ac:	408fffff 	.word	0x408fffff
 800b9b0:	4bd5      	ldr	r3, [pc, #852]	; (800bd08 <__ieee754_pow+0x758>)
 800b9b2:	402b      	ands	r3, r5
 800b9b4:	2200      	movs	r2, #0
 800b9b6:	b92b      	cbnz	r3, 800b9c4 <__ieee754_pow+0x414>
 800b9b8:	4bd4      	ldr	r3, [pc, #848]	; (800bd0c <__ieee754_pow+0x75c>)
 800b9ba:	f7f4 fe2d 	bl	8000618 <__aeabi_dmul>
 800b9be:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800b9c2:	460c      	mov	r4, r1
 800b9c4:	1523      	asrs	r3, r4, #20
 800b9c6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b9ca:	4413      	add	r3, r2
 800b9cc:	9305      	str	r3, [sp, #20]
 800b9ce:	4bd0      	ldr	r3, [pc, #832]	; (800bd10 <__ieee754_pow+0x760>)
 800b9d0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800b9d4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800b9d8:	429c      	cmp	r4, r3
 800b9da:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b9de:	dd08      	ble.n	800b9f2 <__ieee754_pow+0x442>
 800b9e0:	4bcc      	ldr	r3, [pc, #816]	; (800bd14 <__ieee754_pow+0x764>)
 800b9e2:	429c      	cmp	r4, r3
 800b9e4:	f340 8162 	ble.w	800bcac <__ieee754_pow+0x6fc>
 800b9e8:	9b05      	ldr	r3, [sp, #20]
 800b9ea:	3301      	adds	r3, #1
 800b9ec:	9305      	str	r3, [sp, #20]
 800b9ee:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800b9f2:	2400      	movs	r4, #0
 800b9f4:	00e3      	lsls	r3, r4, #3
 800b9f6:	9307      	str	r3, [sp, #28]
 800b9f8:	4bc7      	ldr	r3, [pc, #796]	; (800bd18 <__ieee754_pow+0x768>)
 800b9fa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b9fe:	ed93 7b00 	vldr	d7, [r3]
 800ba02:	4629      	mov	r1, r5
 800ba04:	ec53 2b17 	vmov	r2, r3, d7
 800ba08:	eeb0 9a47 	vmov.f32	s18, s14
 800ba0c:	eef0 9a67 	vmov.f32	s19, s15
 800ba10:	4682      	mov	sl, r0
 800ba12:	f7f4 fc49 	bl	80002a8 <__aeabi_dsub>
 800ba16:	4652      	mov	r2, sl
 800ba18:	4606      	mov	r6, r0
 800ba1a:	460f      	mov	r7, r1
 800ba1c:	462b      	mov	r3, r5
 800ba1e:	ec51 0b19 	vmov	r0, r1, d9
 800ba22:	f7f4 fc43 	bl	80002ac <__adddf3>
 800ba26:	4602      	mov	r2, r0
 800ba28:	460b      	mov	r3, r1
 800ba2a:	2000      	movs	r0, #0
 800ba2c:	49bb      	ldr	r1, [pc, #748]	; (800bd1c <__ieee754_pow+0x76c>)
 800ba2e:	f7f4 ff1d 	bl	800086c <__aeabi_ddiv>
 800ba32:	ec41 0b1a 	vmov	d10, r0, r1
 800ba36:	4602      	mov	r2, r0
 800ba38:	460b      	mov	r3, r1
 800ba3a:	4630      	mov	r0, r6
 800ba3c:	4639      	mov	r1, r7
 800ba3e:	f7f4 fdeb 	bl	8000618 <__aeabi_dmul>
 800ba42:	2300      	movs	r3, #0
 800ba44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ba48:	9302      	str	r3, [sp, #8]
 800ba4a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ba4e:	46ab      	mov	fp, r5
 800ba50:	106d      	asrs	r5, r5, #1
 800ba52:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800ba56:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800ba5a:	ec41 0b18 	vmov	d8, r0, r1
 800ba5e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800ba62:	2200      	movs	r2, #0
 800ba64:	4640      	mov	r0, r8
 800ba66:	4649      	mov	r1, r9
 800ba68:	4614      	mov	r4, r2
 800ba6a:	461d      	mov	r5, r3
 800ba6c:	f7f4 fdd4 	bl	8000618 <__aeabi_dmul>
 800ba70:	4602      	mov	r2, r0
 800ba72:	460b      	mov	r3, r1
 800ba74:	4630      	mov	r0, r6
 800ba76:	4639      	mov	r1, r7
 800ba78:	f7f4 fc16 	bl	80002a8 <__aeabi_dsub>
 800ba7c:	ec53 2b19 	vmov	r2, r3, d9
 800ba80:	4606      	mov	r6, r0
 800ba82:	460f      	mov	r7, r1
 800ba84:	4620      	mov	r0, r4
 800ba86:	4629      	mov	r1, r5
 800ba88:	f7f4 fc0e 	bl	80002a8 <__aeabi_dsub>
 800ba8c:	4602      	mov	r2, r0
 800ba8e:	460b      	mov	r3, r1
 800ba90:	4650      	mov	r0, sl
 800ba92:	4659      	mov	r1, fp
 800ba94:	f7f4 fc08 	bl	80002a8 <__aeabi_dsub>
 800ba98:	4642      	mov	r2, r8
 800ba9a:	464b      	mov	r3, r9
 800ba9c:	f7f4 fdbc 	bl	8000618 <__aeabi_dmul>
 800baa0:	4602      	mov	r2, r0
 800baa2:	460b      	mov	r3, r1
 800baa4:	4630      	mov	r0, r6
 800baa6:	4639      	mov	r1, r7
 800baa8:	f7f4 fbfe 	bl	80002a8 <__aeabi_dsub>
 800baac:	ec53 2b1a 	vmov	r2, r3, d10
 800bab0:	f7f4 fdb2 	bl	8000618 <__aeabi_dmul>
 800bab4:	ec53 2b18 	vmov	r2, r3, d8
 800bab8:	ec41 0b19 	vmov	d9, r0, r1
 800babc:	ec51 0b18 	vmov	r0, r1, d8
 800bac0:	f7f4 fdaa 	bl	8000618 <__aeabi_dmul>
 800bac4:	a37c      	add	r3, pc, #496	; (adr r3, 800bcb8 <__ieee754_pow+0x708>)
 800bac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baca:	4604      	mov	r4, r0
 800bacc:	460d      	mov	r5, r1
 800bace:	f7f4 fda3 	bl	8000618 <__aeabi_dmul>
 800bad2:	a37b      	add	r3, pc, #492	; (adr r3, 800bcc0 <__ieee754_pow+0x710>)
 800bad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad8:	f7f4 fbe8 	bl	80002ac <__adddf3>
 800badc:	4622      	mov	r2, r4
 800bade:	462b      	mov	r3, r5
 800bae0:	f7f4 fd9a 	bl	8000618 <__aeabi_dmul>
 800bae4:	a378      	add	r3, pc, #480	; (adr r3, 800bcc8 <__ieee754_pow+0x718>)
 800bae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baea:	f7f4 fbdf 	bl	80002ac <__adddf3>
 800baee:	4622      	mov	r2, r4
 800baf0:	462b      	mov	r3, r5
 800baf2:	f7f4 fd91 	bl	8000618 <__aeabi_dmul>
 800baf6:	a376      	add	r3, pc, #472	; (adr r3, 800bcd0 <__ieee754_pow+0x720>)
 800baf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bafc:	f7f4 fbd6 	bl	80002ac <__adddf3>
 800bb00:	4622      	mov	r2, r4
 800bb02:	462b      	mov	r3, r5
 800bb04:	f7f4 fd88 	bl	8000618 <__aeabi_dmul>
 800bb08:	a373      	add	r3, pc, #460	; (adr r3, 800bcd8 <__ieee754_pow+0x728>)
 800bb0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb0e:	f7f4 fbcd 	bl	80002ac <__adddf3>
 800bb12:	4622      	mov	r2, r4
 800bb14:	462b      	mov	r3, r5
 800bb16:	f7f4 fd7f 	bl	8000618 <__aeabi_dmul>
 800bb1a:	a371      	add	r3, pc, #452	; (adr r3, 800bce0 <__ieee754_pow+0x730>)
 800bb1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb20:	f7f4 fbc4 	bl	80002ac <__adddf3>
 800bb24:	4622      	mov	r2, r4
 800bb26:	4606      	mov	r6, r0
 800bb28:	460f      	mov	r7, r1
 800bb2a:	462b      	mov	r3, r5
 800bb2c:	4620      	mov	r0, r4
 800bb2e:	4629      	mov	r1, r5
 800bb30:	f7f4 fd72 	bl	8000618 <__aeabi_dmul>
 800bb34:	4602      	mov	r2, r0
 800bb36:	460b      	mov	r3, r1
 800bb38:	4630      	mov	r0, r6
 800bb3a:	4639      	mov	r1, r7
 800bb3c:	f7f4 fd6c 	bl	8000618 <__aeabi_dmul>
 800bb40:	4642      	mov	r2, r8
 800bb42:	4604      	mov	r4, r0
 800bb44:	460d      	mov	r5, r1
 800bb46:	464b      	mov	r3, r9
 800bb48:	ec51 0b18 	vmov	r0, r1, d8
 800bb4c:	f7f4 fbae 	bl	80002ac <__adddf3>
 800bb50:	ec53 2b19 	vmov	r2, r3, d9
 800bb54:	f7f4 fd60 	bl	8000618 <__aeabi_dmul>
 800bb58:	4622      	mov	r2, r4
 800bb5a:	462b      	mov	r3, r5
 800bb5c:	f7f4 fba6 	bl	80002ac <__adddf3>
 800bb60:	4642      	mov	r2, r8
 800bb62:	4682      	mov	sl, r0
 800bb64:	468b      	mov	fp, r1
 800bb66:	464b      	mov	r3, r9
 800bb68:	4640      	mov	r0, r8
 800bb6a:	4649      	mov	r1, r9
 800bb6c:	f7f4 fd54 	bl	8000618 <__aeabi_dmul>
 800bb70:	4b6b      	ldr	r3, [pc, #428]	; (800bd20 <__ieee754_pow+0x770>)
 800bb72:	2200      	movs	r2, #0
 800bb74:	4606      	mov	r6, r0
 800bb76:	460f      	mov	r7, r1
 800bb78:	f7f4 fb98 	bl	80002ac <__adddf3>
 800bb7c:	4652      	mov	r2, sl
 800bb7e:	465b      	mov	r3, fp
 800bb80:	f7f4 fb94 	bl	80002ac <__adddf3>
 800bb84:	2000      	movs	r0, #0
 800bb86:	4604      	mov	r4, r0
 800bb88:	460d      	mov	r5, r1
 800bb8a:	4602      	mov	r2, r0
 800bb8c:	460b      	mov	r3, r1
 800bb8e:	4640      	mov	r0, r8
 800bb90:	4649      	mov	r1, r9
 800bb92:	f7f4 fd41 	bl	8000618 <__aeabi_dmul>
 800bb96:	4b62      	ldr	r3, [pc, #392]	; (800bd20 <__ieee754_pow+0x770>)
 800bb98:	4680      	mov	r8, r0
 800bb9a:	4689      	mov	r9, r1
 800bb9c:	2200      	movs	r2, #0
 800bb9e:	4620      	mov	r0, r4
 800bba0:	4629      	mov	r1, r5
 800bba2:	f7f4 fb81 	bl	80002a8 <__aeabi_dsub>
 800bba6:	4632      	mov	r2, r6
 800bba8:	463b      	mov	r3, r7
 800bbaa:	f7f4 fb7d 	bl	80002a8 <__aeabi_dsub>
 800bbae:	4602      	mov	r2, r0
 800bbb0:	460b      	mov	r3, r1
 800bbb2:	4650      	mov	r0, sl
 800bbb4:	4659      	mov	r1, fp
 800bbb6:	f7f4 fb77 	bl	80002a8 <__aeabi_dsub>
 800bbba:	ec53 2b18 	vmov	r2, r3, d8
 800bbbe:	f7f4 fd2b 	bl	8000618 <__aeabi_dmul>
 800bbc2:	4622      	mov	r2, r4
 800bbc4:	4606      	mov	r6, r0
 800bbc6:	460f      	mov	r7, r1
 800bbc8:	462b      	mov	r3, r5
 800bbca:	ec51 0b19 	vmov	r0, r1, d9
 800bbce:	f7f4 fd23 	bl	8000618 <__aeabi_dmul>
 800bbd2:	4602      	mov	r2, r0
 800bbd4:	460b      	mov	r3, r1
 800bbd6:	4630      	mov	r0, r6
 800bbd8:	4639      	mov	r1, r7
 800bbda:	f7f4 fb67 	bl	80002ac <__adddf3>
 800bbde:	4606      	mov	r6, r0
 800bbe0:	460f      	mov	r7, r1
 800bbe2:	4602      	mov	r2, r0
 800bbe4:	460b      	mov	r3, r1
 800bbe6:	4640      	mov	r0, r8
 800bbe8:	4649      	mov	r1, r9
 800bbea:	f7f4 fb5f 	bl	80002ac <__adddf3>
 800bbee:	a33e      	add	r3, pc, #248	; (adr r3, 800bce8 <__ieee754_pow+0x738>)
 800bbf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf4:	2000      	movs	r0, #0
 800bbf6:	4604      	mov	r4, r0
 800bbf8:	460d      	mov	r5, r1
 800bbfa:	f7f4 fd0d 	bl	8000618 <__aeabi_dmul>
 800bbfe:	4642      	mov	r2, r8
 800bc00:	ec41 0b18 	vmov	d8, r0, r1
 800bc04:	464b      	mov	r3, r9
 800bc06:	4620      	mov	r0, r4
 800bc08:	4629      	mov	r1, r5
 800bc0a:	f7f4 fb4d 	bl	80002a8 <__aeabi_dsub>
 800bc0e:	4602      	mov	r2, r0
 800bc10:	460b      	mov	r3, r1
 800bc12:	4630      	mov	r0, r6
 800bc14:	4639      	mov	r1, r7
 800bc16:	f7f4 fb47 	bl	80002a8 <__aeabi_dsub>
 800bc1a:	a335      	add	r3, pc, #212	; (adr r3, 800bcf0 <__ieee754_pow+0x740>)
 800bc1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc20:	f7f4 fcfa 	bl	8000618 <__aeabi_dmul>
 800bc24:	a334      	add	r3, pc, #208	; (adr r3, 800bcf8 <__ieee754_pow+0x748>)
 800bc26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc2a:	4606      	mov	r6, r0
 800bc2c:	460f      	mov	r7, r1
 800bc2e:	4620      	mov	r0, r4
 800bc30:	4629      	mov	r1, r5
 800bc32:	f7f4 fcf1 	bl	8000618 <__aeabi_dmul>
 800bc36:	4602      	mov	r2, r0
 800bc38:	460b      	mov	r3, r1
 800bc3a:	4630      	mov	r0, r6
 800bc3c:	4639      	mov	r1, r7
 800bc3e:	f7f4 fb35 	bl	80002ac <__adddf3>
 800bc42:	9a07      	ldr	r2, [sp, #28]
 800bc44:	4b37      	ldr	r3, [pc, #220]	; (800bd24 <__ieee754_pow+0x774>)
 800bc46:	4413      	add	r3, r2
 800bc48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc4c:	f7f4 fb2e 	bl	80002ac <__adddf3>
 800bc50:	4682      	mov	sl, r0
 800bc52:	9805      	ldr	r0, [sp, #20]
 800bc54:	468b      	mov	fp, r1
 800bc56:	f7f4 fc75 	bl	8000544 <__aeabi_i2d>
 800bc5a:	9a07      	ldr	r2, [sp, #28]
 800bc5c:	4b32      	ldr	r3, [pc, #200]	; (800bd28 <__ieee754_pow+0x778>)
 800bc5e:	4413      	add	r3, r2
 800bc60:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bc64:	4606      	mov	r6, r0
 800bc66:	460f      	mov	r7, r1
 800bc68:	4652      	mov	r2, sl
 800bc6a:	465b      	mov	r3, fp
 800bc6c:	ec51 0b18 	vmov	r0, r1, d8
 800bc70:	f7f4 fb1c 	bl	80002ac <__adddf3>
 800bc74:	4642      	mov	r2, r8
 800bc76:	464b      	mov	r3, r9
 800bc78:	f7f4 fb18 	bl	80002ac <__adddf3>
 800bc7c:	4632      	mov	r2, r6
 800bc7e:	463b      	mov	r3, r7
 800bc80:	f7f4 fb14 	bl	80002ac <__adddf3>
 800bc84:	2000      	movs	r0, #0
 800bc86:	4632      	mov	r2, r6
 800bc88:	463b      	mov	r3, r7
 800bc8a:	4604      	mov	r4, r0
 800bc8c:	460d      	mov	r5, r1
 800bc8e:	f7f4 fb0b 	bl	80002a8 <__aeabi_dsub>
 800bc92:	4642      	mov	r2, r8
 800bc94:	464b      	mov	r3, r9
 800bc96:	f7f4 fb07 	bl	80002a8 <__aeabi_dsub>
 800bc9a:	ec53 2b18 	vmov	r2, r3, d8
 800bc9e:	f7f4 fb03 	bl	80002a8 <__aeabi_dsub>
 800bca2:	4602      	mov	r2, r0
 800bca4:	460b      	mov	r3, r1
 800bca6:	4650      	mov	r0, sl
 800bca8:	4659      	mov	r1, fp
 800bcaa:	e610      	b.n	800b8ce <__ieee754_pow+0x31e>
 800bcac:	2401      	movs	r4, #1
 800bcae:	e6a1      	b.n	800b9f4 <__ieee754_pow+0x444>
 800bcb0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800bd00 <__ieee754_pow+0x750>
 800bcb4:	e617      	b.n	800b8e6 <__ieee754_pow+0x336>
 800bcb6:	bf00      	nop
 800bcb8:	4a454eef 	.word	0x4a454eef
 800bcbc:	3fca7e28 	.word	0x3fca7e28
 800bcc0:	93c9db65 	.word	0x93c9db65
 800bcc4:	3fcd864a 	.word	0x3fcd864a
 800bcc8:	a91d4101 	.word	0xa91d4101
 800bccc:	3fd17460 	.word	0x3fd17460
 800bcd0:	518f264d 	.word	0x518f264d
 800bcd4:	3fd55555 	.word	0x3fd55555
 800bcd8:	db6fabff 	.word	0xdb6fabff
 800bcdc:	3fdb6db6 	.word	0x3fdb6db6
 800bce0:	33333303 	.word	0x33333303
 800bce4:	3fe33333 	.word	0x3fe33333
 800bce8:	e0000000 	.word	0xe0000000
 800bcec:	3feec709 	.word	0x3feec709
 800bcf0:	dc3a03fd 	.word	0xdc3a03fd
 800bcf4:	3feec709 	.word	0x3feec709
 800bcf8:	145b01f5 	.word	0x145b01f5
 800bcfc:	be3e2fe0 	.word	0xbe3e2fe0
 800bd00:	00000000 	.word	0x00000000
 800bd04:	3ff00000 	.word	0x3ff00000
 800bd08:	7ff00000 	.word	0x7ff00000
 800bd0c:	43400000 	.word	0x43400000
 800bd10:	0003988e 	.word	0x0003988e
 800bd14:	000bb679 	.word	0x000bb679
 800bd18:	08015e00 	.word	0x08015e00
 800bd1c:	3ff00000 	.word	0x3ff00000
 800bd20:	40080000 	.word	0x40080000
 800bd24:	08015e20 	.word	0x08015e20
 800bd28:	08015e10 	.word	0x08015e10
 800bd2c:	a3b5      	add	r3, pc, #724	; (adr r3, 800c004 <__ieee754_pow+0xa54>)
 800bd2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd32:	4640      	mov	r0, r8
 800bd34:	4649      	mov	r1, r9
 800bd36:	f7f4 fab9 	bl	80002ac <__adddf3>
 800bd3a:	4622      	mov	r2, r4
 800bd3c:	ec41 0b1a 	vmov	d10, r0, r1
 800bd40:	462b      	mov	r3, r5
 800bd42:	4630      	mov	r0, r6
 800bd44:	4639      	mov	r1, r7
 800bd46:	f7f4 faaf 	bl	80002a8 <__aeabi_dsub>
 800bd4a:	4602      	mov	r2, r0
 800bd4c:	460b      	mov	r3, r1
 800bd4e:	ec51 0b1a 	vmov	r0, r1, d10
 800bd52:	f7f4 fef1 	bl	8000b38 <__aeabi_dcmpgt>
 800bd56:	2800      	cmp	r0, #0
 800bd58:	f47f ae04 	bne.w	800b964 <__ieee754_pow+0x3b4>
 800bd5c:	4aa4      	ldr	r2, [pc, #656]	; (800bff0 <__ieee754_pow+0xa40>)
 800bd5e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800bd62:	4293      	cmp	r3, r2
 800bd64:	f340 8108 	ble.w	800bf78 <__ieee754_pow+0x9c8>
 800bd68:	151b      	asrs	r3, r3, #20
 800bd6a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800bd6e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800bd72:	fa4a f303 	asr.w	r3, sl, r3
 800bd76:	445b      	add	r3, fp
 800bd78:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800bd7c:	4e9d      	ldr	r6, [pc, #628]	; (800bff4 <__ieee754_pow+0xa44>)
 800bd7e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800bd82:	4116      	asrs	r6, r2
 800bd84:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800bd88:	2000      	movs	r0, #0
 800bd8a:	ea23 0106 	bic.w	r1, r3, r6
 800bd8e:	f1c2 0214 	rsb	r2, r2, #20
 800bd92:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800bd96:	fa4a fa02 	asr.w	sl, sl, r2
 800bd9a:	f1bb 0f00 	cmp.w	fp, #0
 800bd9e:	4602      	mov	r2, r0
 800bda0:	460b      	mov	r3, r1
 800bda2:	4620      	mov	r0, r4
 800bda4:	4629      	mov	r1, r5
 800bda6:	bfb8      	it	lt
 800bda8:	f1ca 0a00 	rsblt	sl, sl, #0
 800bdac:	f7f4 fa7c 	bl	80002a8 <__aeabi_dsub>
 800bdb0:	ec41 0b19 	vmov	d9, r0, r1
 800bdb4:	4642      	mov	r2, r8
 800bdb6:	464b      	mov	r3, r9
 800bdb8:	ec51 0b19 	vmov	r0, r1, d9
 800bdbc:	f7f4 fa76 	bl	80002ac <__adddf3>
 800bdc0:	a37b      	add	r3, pc, #492	; (adr r3, 800bfb0 <__ieee754_pow+0xa00>)
 800bdc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdc6:	2000      	movs	r0, #0
 800bdc8:	4604      	mov	r4, r0
 800bdca:	460d      	mov	r5, r1
 800bdcc:	f7f4 fc24 	bl	8000618 <__aeabi_dmul>
 800bdd0:	ec53 2b19 	vmov	r2, r3, d9
 800bdd4:	4606      	mov	r6, r0
 800bdd6:	460f      	mov	r7, r1
 800bdd8:	4620      	mov	r0, r4
 800bdda:	4629      	mov	r1, r5
 800bddc:	f7f4 fa64 	bl	80002a8 <__aeabi_dsub>
 800bde0:	4602      	mov	r2, r0
 800bde2:	460b      	mov	r3, r1
 800bde4:	4640      	mov	r0, r8
 800bde6:	4649      	mov	r1, r9
 800bde8:	f7f4 fa5e 	bl	80002a8 <__aeabi_dsub>
 800bdec:	a372      	add	r3, pc, #456	; (adr r3, 800bfb8 <__ieee754_pow+0xa08>)
 800bdee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf2:	f7f4 fc11 	bl	8000618 <__aeabi_dmul>
 800bdf6:	a372      	add	r3, pc, #456	; (adr r3, 800bfc0 <__ieee754_pow+0xa10>)
 800bdf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdfc:	4680      	mov	r8, r0
 800bdfe:	4689      	mov	r9, r1
 800be00:	4620      	mov	r0, r4
 800be02:	4629      	mov	r1, r5
 800be04:	f7f4 fc08 	bl	8000618 <__aeabi_dmul>
 800be08:	4602      	mov	r2, r0
 800be0a:	460b      	mov	r3, r1
 800be0c:	4640      	mov	r0, r8
 800be0e:	4649      	mov	r1, r9
 800be10:	f7f4 fa4c 	bl	80002ac <__adddf3>
 800be14:	4604      	mov	r4, r0
 800be16:	460d      	mov	r5, r1
 800be18:	4602      	mov	r2, r0
 800be1a:	460b      	mov	r3, r1
 800be1c:	4630      	mov	r0, r6
 800be1e:	4639      	mov	r1, r7
 800be20:	f7f4 fa44 	bl	80002ac <__adddf3>
 800be24:	4632      	mov	r2, r6
 800be26:	463b      	mov	r3, r7
 800be28:	4680      	mov	r8, r0
 800be2a:	4689      	mov	r9, r1
 800be2c:	f7f4 fa3c 	bl	80002a8 <__aeabi_dsub>
 800be30:	4602      	mov	r2, r0
 800be32:	460b      	mov	r3, r1
 800be34:	4620      	mov	r0, r4
 800be36:	4629      	mov	r1, r5
 800be38:	f7f4 fa36 	bl	80002a8 <__aeabi_dsub>
 800be3c:	4642      	mov	r2, r8
 800be3e:	4606      	mov	r6, r0
 800be40:	460f      	mov	r7, r1
 800be42:	464b      	mov	r3, r9
 800be44:	4640      	mov	r0, r8
 800be46:	4649      	mov	r1, r9
 800be48:	f7f4 fbe6 	bl	8000618 <__aeabi_dmul>
 800be4c:	a35e      	add	r3, pc, #376	; (adr r3, 800bfc8 <__ieee754_pow+0xa18>)
 800be4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be52:	4604      	mov	r4, r0
 800be54:	460d      	mov	r5, r1
 800be56:	f7f4 fbdf 	bl	8000618 <__aeabi_dmul>
 800be5a:	a35d      	add	r3, pc, #372	; (adr r3, 800bfd0 <__ieee754_pow+0xa20>)
 800be5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be60:	f7f4 fa22 	bl	80002a8 <__aeabi_dsub>
 800be64:	4622      	mov	r2, r4
 800be66:	462b      	mov	r3, r5
 800be68:	f7f4 fbd6 	bl	8000618 <__aeabi_dmul>
 800be6c:	a35a      	add	r3, pc, #360	; (adr r3, 800bfd8 <__ieee754_pow+0xa28>)
 800be6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be72:	f7f4 fa1b 	bl	80002ac <__adddf3>
 800be76:	4622      	mov	r2, r4
 800be78:	462b      	mov	r3, r5
 800be7a:	f7f4 fbcd 	bl	8000618 <__aeabi_dmul>
 800be7e:	a358      	add	r3, pc, #352	; (adr r3, 800bfe0 <__ieee754_pow+0xa30>)
 800be80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be84:	f7f4 fa10 	bl	80002a8 <__aeabi_dsub>
 800be88:	4622      	mov	r2, r4
 800be8a:	462b      	mov	r3, r5
 800be8c:	f7f4 fbc4 	bl	8000618 <__aeabi_dmul>
 800be90:	a355      	add	r3, pc, #340	; (adr r3, 800bfe8 <__ieee754_pow+0xa38>)
 800be92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be96:	f7f4 fa09 	bl	80002ac <__adddf3>
 800be9a:	4622      	mov	r2, r4
 800be9c:	462b      	mov	r3, r5
 800be9e:	f7f4 fbbb 	bl	8000618 <__aeabi_dmul>
 800bea2:	4602      	mov	r2, r0
 800bea4:	460b      	mov	r3, r1
 800bea6:	4640      	mov	r0, r8
 800bea8:	4649      	mov	r1, r9
 800beaa:	f7f4 f9fd 	bl	80002a8 <__aeabi_dsub>
 800beae:	4604      	mov	r4, r0
 800beb0:	460d      	mov	r5, r1
 800beb2:	4602      	mov	r2, r0
 800beb4:	460b      	mov	r3, r1
 800beb6:	4640      	mov	r0, r8
 800beb8:	4649      	mov	r1, r9
 800beba:	f7f4 fbad 	bl	8000618 <__aeabi_dmul>
 800bebe:	2200      	movs	r2, #0
 800bec0:	ec41 0b19 	vmov	d9, r0, r1
 800bec4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bec8:	4620      	mov	r0, r4
 800beca:	4629      	mov	r1, r5
 800becc:	f7f4 f9ec 	bl	80002a8 <__aeabi_dsub>
 800bed0:	4602      	mov	r2, r0
 800bed2:	460b      	mov	r3, r1
 800bed4:	ec51 0b19 	vmov	r0, r1, d9
 800bed8:	f7f4 fcc8 	bl	800086c <__aeabi_ddiv>
 800bedc:	4632      	mov	r2, r6
 800bede:	4604      	mov	r4, r0
 800bee0:	460d      	mov	r5, r1
 800bee2:	463b      	mov	r3, r7
 800bee4:	4640      	mov	r0, r8
 800bee6:	4649      	mov	r1, r9
 800bee8:	f7f4 fb96 	bl	8000618 <__aeabi_dmul>
 800beec:	4632      	mov	r2, r6
 800beee:	463b      	mov	r3, r7
 800bef0:	f7f4 f9dc 	bl	80002ac <__adddf3>
 800bef4:	4602      	mov	r2, r0
 800bef6:	460b      	mov	r3, r1
 800bef8:	4620      	mov	r0, r4
 800befa:	4629      	mov	r1, r5
 800befc:	f7f4 f9d4 	bl	80002a8 <__aeabi_dsub>
 800bf00:	4642      	mov	r2, r8
 800bf02:	464b      	mov	r3, r9
 800bf04:	f7f4 f9d0 	bl	80002a8 <__aeabi_dsub>
 800bf08:	460b      	mov	r3, r1
 800bf0a:	4602      	mov	r2, r0
 800bf0c:	493a      	ldr	r1, [pc, #232]	; (800bff8 <__ieee754_pow+0xa48>)
 800bf0e:	2000      	movs	r0, #0
 800bf10:	f7f4 f9ca 	bl	80002a8 <__aeabi_dsub>
 800bf14:	ec41 0b10 	vmov	d0, r0, r1
 800bf18:	ee10 3a90 	vmov	r3, s1
 800bf1c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800bf20:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bf24:	da2b      	bge.n	800bf7e <__ieee754_pow+0x9ce>
 800bf26:	4650      	mov	r0, sl
 800bf28:	f000 f966 	bl	800c1f8 <scalbn>
 800bf2c:	ec51 0b10 	vmov	r0, r1, d0
 800bf30:	ec53 2b18 	vmov	r2, r3, d8
 800bf34:	f7ff bbed 	b.w	800b712 <__ieee754_pow+0x162>
 800bf38:	4b30      	ldr	r3, [pc, #192]	; (800bffc <__ieee754_pow+0xa4c>)
 800bf3a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800bf3e:	429e      	cmp	r6, r3
 800bf40:	f77f af0c 	ble.w	800bd5c <__ieee754_pow+0x7ac>
 800bf44:	4b2e      	ldr	r3, [pc, #184]	; (800c000 <__ieee754_pow+0xa50>)
 800bf46:	440b      	add	r3, r1
 800bf48:	4303      	orrs	r3, r0
 800bf4a:	d009      	beq.n	800bf60 <__ieee754_pow+0x9b0>
 800bf4c:	ec51 0b18 	vmov	r0, r1, d8
 800bf50:	2200      	movs	r2, #0
 800bf52:	2300      	movs	r3, #0
 800bf54:	f7f4 fdd2 	bl	8000afc <__aeabi_dcmplt>
 800bf58:	3800      	subs	r0, #0
 800bf5a:	bf18      	it	ne
 800bf5c:	2001      	movne	r0, #1
 800bf5e:	e447      	b.n	800b7f0 <__ieee754_pow+0x240>
 800bf60:	4622      	mov	r2, r4
 800bf62:	462b      	mov	r3, r5
 800bf64:	f7f4 f9a0 	bl	80002a8 <__aeabi_dsub>
 800bf68:	4642      	mov	r2, r8
 800bf6a:	464b      	mov	r3, r9
 800bf6c:	f7f4 fdda 	bl	8000b24 <__aeabi_dcmpge>
 800bf70:	2800      	cmp	r0, #0
 800bf72:	f43f aef3 	beq.w	800bd5c <__ieee754_pow+0x7ac>
 800bf76:	e7e9      	b.n	800bf4c <__ieee754_pow+0x99c>
 800bf78:	f04f 0a00 	mov.w	sl, #0
 800bf7c:	e71a      	b.n	800bdb4 <__ieee754_pow+0x804>
 800bf7e:	ec51 0b10 	vmov	r0, r1, d0
 800bf82:	4619      	mov	r1, r3
 800bf84:	e7d4      	b.n	800bf30 <__ieee754_pow+0x980>
 800bf86:	491c      	ldr	r1, [pc, #112]	; (800bff8 <__ieee754_pow+0xa48>)
 800bf88:	2000      	movs	r0, #0
 800bf8a:	f7ff bb30 	b.w	800b5ee <__ieee754_pow+0x3e>
 800bf8e:	2000      	movs	r0, #0
 800bf90:	2100      	movs	r1, #0
 800bf92:	f7ff bb2c 	b.w	800b5ee <__ieee754_pow+0x3e>
 800bf96:	4630      	mov	r0, r6
 800bf98:	4639      	mov	r1, r7
 800bf9a:	f7ff bb28 	b.w	800b5ee <__ieee754_pow+0x3e>
 800bf9e:	9204      	str	r2, [sp, #16]
 800bfa0:	f7ff bb7a 	b.w	800b698 <__ieee754_pow+0xe8>
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	f7ff bb64 	b.w	800b672 <__ieee754_pow+0xc2>
 800bfaa:	bf00      	nop
 800bfac:	f3af 8000 	nop.w
 800bfb0:	00000000 	.word	0x00000000
 800bfb4:	3fe62e43 	.word	0x3fe62e43
 800bfb8:	fefa39ef 	.word	0xfefa39ef
 800bfbc:	3fe62e42 	.word	0x3fe62e42
 800bfc0:	0ca86c39 	.word	0x0ca86c39
 800bfc4:	be205c61 	.word	0xbe205c61
 800bfc8:	72bea4d0 	.word	0x72bea4d0
 800bfcc:	3e663769 	.word	0x3e663769
 800bfd0:	c5d26bf1 	.word	0xc5d26bf1
 800bfd4:	3ebbbd41 	.word	0x3ebbbd41
 800bfd8:	af25de2c 	.word	0xaf25de2c
 800bfdc:	3f11566a 	.word	0x3f11566a
 800bfe0:	16bebd93 	.word	0x16bebd93
 800bfe4:	3f66c16c 	.word	0x3f66c16c
 800bfe8:	5555553e 	.word	0x5555553e
 800bfec:	3fc55555 	.word	0x3fc55555
 800bff0:	3fe00000 	.word	0x3fe00000
 800bff4:	000fffff 	.word	0x000fffff
 800bff8:	3ff00000 	.word	0x3ff00000
 800bffc:	4090cbff 	.word	0x4090cbff
 800c000:	3f6f3400 	.word	0x3f6f3400
 800c004:	652b82fe 	.word	0x652b82fe
 800c008:	3c971547 	.word	0x3c971547

0800c00c <__ieee754_sqrt>:
 800c00c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c010:	ec55 4b10 	vmov	r4, r5, d0
 800c014:	4e55      	ldr	r6, [pc, #340]	; (800c16c <__ieee754_sqrt+0x160>)
 800c016:	43ae      	bics	r6, r5
 800c018:	ee10 0a10 	vmov	r0, s0
 800c01c:	ee10 3a10 	vmov	r3, s0
 800c020:	462a      	mov	r2, r5
 800c022:	4629      	mov	r1, r5
 800c024:	d110      	bne.n	800c048 <__ieee754_sqrt+0x3c>
 800c026:	ee10 2a10 	vmov	r2, s0
 800c02a:	462b      	mov	r3, r5
 800c02c:	f7f4 faf4 	bl	8000618 <__aeabi_dmul>
 800c030:	4602      	mov	r2, r0
 800c032:	460b      	mov	r3, r1
 800c034:	4620      	mov	r0, r4
 800c036:	4629      	mov	r1, r5
 800c038:	f7f4 f938 	bl	80002ac <__adddf3>
 800c03c:	4604      	mov	r4, r0
 800c03e:	460d      	mov	r5, r1
 800c040:	ec45 4b10 	vmov	d0, r4, r5
 800c044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c048:	2d00      	cmp	r5, #0
 800c04a:	dc10      	bgt.n	800c06e <__ieee754_sqrt+0x62>
 800c04c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c050:	4330      	orrs	r0, r6
 800c052:	d0f5      	beq.n	800c040 <__ieee754_sqrt+0x34>
 800c054:	b15d      	cbz	r5, 800c06e <__ieee754_sqrt+0x62>
 800c056:	ee10 2a10 	vmov	r2, s0
 800c05a:	462b      	mov	r3, r5
 800c05c:	ee10 0a10 	vmov	r0, s0
 800c060:	f7f4 f922 	bl	80002a8 <__aeabi_dsub>
 800c064:	4602      	mov	r2, r0
 800c066:	460b      	mov	r3, r1
 800c068:	f7f4 fc00 	bl	800086c <__aeabi_ddiv>
 800c06c:	e7e6      	b.n	800c03c <__ieee754_sqrt+0x30>
 800c06e:	1512      	asrs	r2, r2, #20
 800c070:	d074      	beq.n	800c15c <__ieee754_sqrt+0x150>
 800c072:	07d4      	lsls	r4, r2, #31
 800c074:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800c078:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800c07c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c080:	bf5e      	ittt	pl
 800c082:	0fda      	lsrpl	r2, r3, #31
 800c084:	005b      	lslpl	r3, r3, #1
 800c086:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800c08a:	2400      	movs	r4, #0
 800c08c:	0fda      	lsrs	r2, r3, #31
 800c08e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800c092:	107f      	asrs	r7, r7, #1
 800c094:	005b      	lsls	r3, r3, #1
 800c096:	2516      	movs	r5, #22
 800c098:	4620      	mov	r0, r4
 800c09a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800c09e:	1886      	adds	r6, r0, r2
 800c0a0:	428e      	cmp	r6, r1
 800c0a2:	bfde      	ittt	le
 800c0a4:	1b89      	suble	r1, r1, r6
 800c0a6:	18b0      	addle	r0, r6, r2
 800c0a8:	18a4      	addle	r4, r4, r2
 800c0aa:	0049      	lsls	r1, r1, #1
 800c0ac:	3d01      	subs	r5, #1
 800c0ae:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800c0b2:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800c0b6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c0ba:	d1f0      	bne.n	800c09e <__ieee754_sqrt+0x92>
 800c0bc:	462a      	mov	r2, r5
 800c0be:	f04f 0e20 	mov.w	lr, #32
 800c0c2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800c0c6:	4281      	cmp	r1, r0
 800c0c8:	eb06 0c05 	add.w	ip, r6, r5
 800c0cc:	dc02      	bgt.n	800c0d4 <__ieee754_sqrt+0xc8>
 800c0ce:	d113      	bne.n	800c0f8 <__ieee754_sqrt+0xec>
 800c0d0:	459c      	cmp	ip, r3
 800c0d2:	d811      	bhi.n	800c0f8 <__ieee754_sqrt+0xec>
 800c0d4:	f1bc 0f00 	cmp.w	ip, #0
 800c0d8:	eb0c 0506 	add.w	r5, ip, r6
 800c0dc:	da43      	bge.n	800c166 <__ieee754_sqrt+0x15a>
 800c0de:	2d00      	cmp	r5, #0
 800c0e0:	db41      	blt.n	800c166 <__ieee754_sqrt+0x15a>
 800c0e2:	f100 0801 	add.w	r8, r0, #1
 800c0e6:	1a09      	subs	r1, r1, r0
 800c0e8:	459c      	cmp	ip, r3
 800c0ea:	bf88      	it	hi
 800c0ec:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800c0f0:	eba3 030c 	sub.w	r3, r3, ip
 800c0f4:	4432      	add	r2, r6
 800c0f6:	4640      	mov	r0, r8
 800c0f8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800c0fc:	f1be 0e01 	subs.w	lr, lr, #1
 800c100:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800c104:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c108:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c10c:	d1db      	bne.n	800c0c6 <__ieee754_sqrt+0xba>
 800c10e:	430b      	orrs	r3, r1
 800c110:	d006      	beq.n	800c120 <__ieee754_sqrt+0x114>
 800c112:	1c50      	adds	r0, r2, #1
 800c114:	bf13      	iteet	ne
 800c116:	3201      	addne	r2, #1
 800c118:	3401      	addeq	r4, #1
 800c11a:	4672      	moveq	r2, lr
 800c11c:	f022 0201 	bicne.w	r2, r2, #1
 800c120:	1063      	asrs	r3, r4, #1
 800c122:	0852      	lsrs	r2, r2, #1
 800c124:	07e1      	lsls	r1, r4, #31
 800c126:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800c12a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800c12e:	bf48      	it	mi
 800c130:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800c134:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800c138:	4614      	mov	r4, r2
 800c13a:	e781      	b.n	800c040 <__ieee754_sqrt+0x34>
 800c13c:	0ad9      	lsrs	r1, r3, #11
 800c13e:	3815      	subs	r0, #21
 800c140:	055b      	lsls	r3, r3, #21
 800c142:	2900      	cmp	r1, #0
 800c144:	d0fa      	beq.n	800c13c <__ieee754_sqrt+0x130>
 800c146:	02cd      	lsls	r5, r1, #11
 800c148:	d50a      	bpl.n	800c160 <__ieee754_sqrt+0x154>
 800c14a:	f1c2 0420 	rsb	r4, r2, #32
 800c14e:	fa23 f404 	lsr.w	r4, r3, r4
 800c152:	1e55      	subs	r5, r2, #1
 800c154:	4093      	lsls	r3, r2
 800c156:	4321      	orrs	r1, r4
 800c158:	1b42      	subs	r2, r0, r5
 800c15a:	e78a      	b.n	800c072 <__ieee754_sqrt+0x66>
 800c15c:	4610      	mov	r0, r2
 800c15e:	e7f0      	b.n	800c142 <__ieee754_sqrt+0x136>
 800c160:	0049      	lsls	r1, r1, #1
 800c162:	3201      	adds	r2, #1
 800c164:	e7ef      	b.n	800c146 <__ieee754_sqrt+0x13a>
 800c166:	4680      	mov	r8, r0
 800c168:	e7bd      	b.n	800c0e6 <__ieee754_sqrt+0xda>
 800c16a:	bf00      	nop
 800c16c:	7ff00000 	.word	0x7ff00000

0800c170 <with_errno>:
 800c170:	b570      	push	{r4, r5, r6, lr}
 800c172:	4604      	mov	r4, r0
 800c174:	460d      	mov	r5, r1
 800c176:	4616      	mov	r6, r2
 800c178:	f7fe f9ae 	bl	800a4d8 <__errno>
 800c17c:	4629      	mov	r1, r5
 800c17e:	6006      	str	r6, [r0, #0]
 800c180:	4620      	mov	r0, r4
 800c182:	bd70      	pop	{r4, r5, r6, pc}

0800c184 <xflow>:
 800c184:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c186:	4614      	mov	r4, r2
 800c188:	461d      	mov	r5, r3
 800c18a:	b108      	cbz	r0, 800c190 <xflow+0xc>
 800c18c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c190:	e9cd 2300 	strd	r2, r3, [sp]
 800c194:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c198:	4620      	mov	r0, r4
 800c19a:	4629      	mov	r1, r5
 800c19c:	f7f4 fa3c 	bl	8000618 <__aeabi_dmul>
 800c1a0:	2222      	movs	r2, #34	; 0x22
 800c1a2:	b003      	add	sp, #12
 800c1a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c1a8:	f7ff bfe2 	b.w	800c170 <with_errno>

0800c1ac <__math_uflow>:
 800c1ac:	b508      	push	{r3, lr}
 800c1ae:	2200      	movs	r2, #0
 800c1b0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c1b4:	f7ff ffe6 	bl	800c184 <xflow>
 800c1b8:	ec41 0b10 	vmov	d0, r0, r1
 800c1bc:	bd08      	pop	{r3, pc}

0800c1be <__math_oflow>:
 800c1be:	b508      	push	{r3, lr}
 800c1c0:	2200      	movs	r2, #0
 800c1c2:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800c1c6:	f7ff ffdd 	bl	800c184 <xflow>
 800c1ca:	ec41 0b10 	vmov	d0, r0, r1
 800c1ce:	bd08      	pop	{r3, pc}

0800c1d0 <fabs>:
 800c1d0:	ec51 0b10 	vmov	r0, r1, d0
 800c1d4:	ee10 2a10 	vmov	r2, s0
 800c1d8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c1dc:	ec43 2b10 	vmov	d0, r2, r3
 800c1e0:	4770      	bx	lr

0800c1e2 <finite>:
 800c1e2:	b082      	sub	sp, #8
 800c1e4:	ed8d 0b00 	vstr	d0, [sp]
 800c1e8:	9801      	ldr	r0, [sp, #4]
 800c1ea:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800c1ee:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800c1f2:	0fc0      	lsrs	r0, r0, #31
 800c1f4:	b002      	add	sp, #8
 800c1f6:	4770      	bx	lr

0800c1f8 <scalbn>:
 800c1f8:	b570      	push	{r4, r5, r6, lr}
 800c1fa:	ec55 4b10 	vmov	r4, r5, d0
 800c1fe:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800c202:	4606      	mov	r6, r0
 800c204:	462b      	mov	r3, r5
 800c206:	b99a      	cbnz	r2, 800c230 <scalbn+0x38>
 800c208:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c20c:	4323      	orrs	r3, r4
 800c20e:	d036      	beq.n	800c27e <scalbn+0x86>
 800c210:	4b39      	ldr	r3, [pc, #228]	; (800c2f8 <scalbn+0x100>)
 800c212:	4629      	mov	r1, r5
 800c214:	ee10 0a10 	vmov	r0, s0
 800c218:	2200      	movs	r2, #0
 800c21a:	f7f4 f9fd 	bl	8000618 <__aeabi_dmul>
 800c21e:	4b37      	ldr	r3, [pc, #220]	; (800c2fc <scalbn+0x104>)
 800c220:	429e      	cmp	r6, r3
 800c222:	4604      	mov	r4, r0
 800c224:	460d      	mov	r5, r1
 800c226:	da10      	bge.n	800c24a <scalbn+0x52>
 800c228:	a32b      	add	r3, pc, #172	; (adr r3, 800c2d8 <scalbn+0xe0>)
 800c22a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c22e:	e03a      	b.n	800c2a6 <scalbn+0xae>
 800c230:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800c234:	428a      	cmp	r2, r1
 800c236:	d10c      	bne.n	800c252 <scalbn+0x5a>
 800c238:	ee10 2a10 	vmov	r2, s0
 800c23c:	4620      	mov	r0, r4
 800c23e:	4629      	mov	r1, r5
 800c240:	f7f4 f834 	bl	80002ac <__adddf3>
 800c244:	4604      	mov	r4, r0
 800c246:	460d      	mov	r5, r1
 800c248:	e019      	b.n	800c27e <scalbn+0x86>
 800c24a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c24e:	460b      	mov	r3, r1
 800c250:	3a36      	subs	r2, #54	; 0x36
 800c252:	4432      	add	r2, r6
 800c254:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c258:	428a      	cmp	r2, r1
 800c25a:	dd08      	ble.n	800c26e <scalbn+0x76>
 800c25c:	2d00      	cmp	r5, #0
 800c25e:	a120      	add	r1, pc, #128	; (adr r1, 800c2e0 <scalbn+0xe8>)
 800c260:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c264:	da1c      	bge.n	800c2a0 <scalbn+0xa8>
 800c266:	a120      	add	r1, pc, #128	; (adr r1, 800c2e8 <scalbn+0xf0>)
 800c268:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c26c:	e018      	b.n	800c2a0 <scalbn+0xa8>
 800c26e:	2a00      	cmp	r2, #0
 800c270:	dd08      	ble.n	800c284 <scalbn+0x8c>
 800c272:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c276:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c27a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c27e:	ec45 4b10 	vmov	d0, r4, r5
 800c282:	bd70      	pop	{r4, r5, r6, pc}
 800c284:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c288:	da19      	bge.n	800c2be <scalbn+0xc6>
 800c28a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c28e:	429e      	cmp	r6, r3
 800c290:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800c294:	dd0a      	ble.n	800c2ac <scalbn+0xb4>
 800c296:	a112      	add	r1, pc, #72	; (adr r1, 800c2e0 <scalbn+0xe8>)
 800c298:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d1e2      	bne.n	800c266 <scalbn+0x6e>
 800c2a0:	a30f      	add	r3, pc, #60	; (adr r3, 800c2e0 <scalbn+0xe8>)
 800c2a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2a6:	f7f4 f9b7 	bl	8000618 <__aeabi_dmul>
 800c2aa:	e7cb      	b.n	800c244 <scalbn+0x4c>
 800c2ac:	a10a      	add	r1, pc, #40	; (adr r1, 800c2d8 <scalbn+0xe0>)
 800c2ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d0b8      	beq.n	800c228 <scalbn+0x30>
 800c2b6:	a10e      	add	r1, pc, #56	; (adr r1, 800c2f0 <scalbn+0xf8>)
 800c2b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2bc:	e7b4      	b.n	800c228 <scalbn+0x30>
 800c2be:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c2c2:	3236      	adds	r2, #54	; 0x36
 800c2c4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c2c8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800c2cc:	4620      	mov	r0, r4
 800c2ce:	4b0c      	ldr	r3, [pc, #48]	; (800c300 <scalbn+0x108>)
 800c2d0:	2200      	movs	r2, #0
 800c2d2:	e7e8      	b.n	800c2a6 <scalbn+0xae>
 800c2d4:	f3af 8000 	nop.w
 800c2d8:	c2f8f359 	.word	0xc2f8f359
 800c2dc:	01a56e1f 	.word	0x01a56e1f
 800c2e0:	8800759c 	.word	0x8800759c
 800c2e4:	7e37e43c 	.word	0x7e37e43c
 800c2e8:	8800759c 	.word	0x8800759c
 800c2ec:	fe37e43c 	.word	0xfe37e43c
 800c2f0:	c2f8f359 	.word	0xc2f8f359
 800c2f4:	81a56e1f 	.word	0x81a56e1f
 800c2f8:	43500000 	.word	0x43500000
 800c2fc:	ffff3cb0 	.word	0xffff3cb0
 800c300:	3c900000 	.word	0x3c900000

0800c304 <_init>:
 800c304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c306:	bf00      	nop
 800c308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c30a:	bc08      	pop	{r3}
 800c30c:	469e      	mov	lr, r3
 800c30e:	4770      	bx	lr

0800c310 <_fini>:
 800c310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c312:	bf00      	nop
 800c314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c316:	bc08      	pop	{r3}
 800c318:	469e      	mov	lr, r3
 800c31a:	4770      	bx	lr
