
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001242                       # Number of seconds simulated
sim_ticks                                  1241505500                       # Number of ticks simulated
final_tick                               4787253867000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              140644475                       # Simulator instruction rate (inst/s)
host_op_rate                                328669215                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              117564760                       # Simulator tick rate (ticks/s)
host_mem_usage                                1469052                       # Number of bytes of host memory used
host_seconds                                    10.56                       # Real time elapsed on the host
sim_insts                                  1485228743                       # Number of instructions simulated
sim_ops                                    3470804324                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        18384                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          344                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           28864                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           46144                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total              93736                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        28864                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         28864                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        29632                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           29632                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         2298                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           43                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              451                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              721                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                3513                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           463                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                463                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     14807828                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       277083                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           23249192                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           37167777                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              75501881                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      23249192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         23249192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        23867796                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             23867796                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        23867796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     14807828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       277083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          23249192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          37167777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             99369677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        3513                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        463                       # Number of write requests accepted
system.mem_cntrl.readBursts                      3513                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      463                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 224704                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   29696                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                   93736                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                29632                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                78                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                94                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                25                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3               154                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               309                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               288                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6               847                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               171                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               756                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               151                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              226                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              101                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               35                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               72                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              123                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               81                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                37                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                44                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                13                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                15                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                10                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                15                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                16                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                33                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                69                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               52                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               14                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               15                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               36                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               51                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1239476500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  2341                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1172                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  463                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    3313                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     178                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      17                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     24                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1083                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    234.666667                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   140.739938                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   281.742103                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          521     48.11%     48.11% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          264     24.38%     72.48% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383           91      8.40%     80.89% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           50      4.62%     85.50% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           30      2.77%     88.27% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           19      1.75%     90.03% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           16      1.48%     91.51% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           14      1.29%     92.80% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           78      7.20%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1083                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     121.392857                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     84.354637                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    114.267503                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47            11     39.29%     39.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             4     14.29%     53.57% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             2      7.14%     60.71% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::80-95             1      3.57%     64.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            1      3.57%     67.86% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            1      3.57%     71.43% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      3.57%     75.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::176-191            1      3.57%     78.57% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            1      3.57%     82.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::272-287            1      3.57%     85.71% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::320-335            2      7.14%     92.86% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::368-383            1      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::384-399            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            28                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.571429                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.547599                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.920087                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               20     71.43%     71.43% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                8     28.57%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            28                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     64826250                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               130657500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   17555000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     18463.76                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                37213.76                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       180.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        23.92                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     75.50                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     23.87                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.60                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.41                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     2674                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     218                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 76.16                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                47.08                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     311739.56                       # Average gap between requests
system.mem_cntrl.pageHitRate                    72.77                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  4433940                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  2341515                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                14051520                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                 845640                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         92810640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             49687470                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              2974080                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       318326760                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       109897440                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         40478940                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              635847945                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            512.158782                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1124601000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      3690000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      39326000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    143349000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    285500000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT      73694750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN    698015750                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3334380                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  1772265                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                11074140                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1576440                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         90352080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             44080380                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              3577440                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       301947240                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy        97899360                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         63114780                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              618728505                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            498.369524                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1134187250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      5244000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      38334000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    223861750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    254945500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      62205250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    657149750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  438022                       # Number of BP lookups
system.cpu.branchPred.condPredicted            438022                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             51353                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               341434                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   44796                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10768                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.276160                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          341434                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              88950                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           252484                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        36269                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      356369                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      227137                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          8998                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1969                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      278787                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1355                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      2481878500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2483011                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             570044                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2010927                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      438022                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             133746                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1627373                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  112012                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      48327                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1823                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         42296                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    272850                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 20205                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     645                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            2345896                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.676561                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.056345                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1716646     73.18%     73.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    57676      2.46%     75.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30204      1.29%     76.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    36797      1.57%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    35973      1.53%     80.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    31922      1.36%     81.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    31167      1.33%     82.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30030      1.28%     83.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   375481     16.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2345896                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.176408                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.809874                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   539374                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1231796                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    453366                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 65354                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  56006                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3530309                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  56006                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   581970                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  615093                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         310371                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    472297                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                310159                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3306578                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3236                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  23680                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  28411                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 238402                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3623608                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8280738                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5099833                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             13321                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1981783                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1641825                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              14234                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          14259                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    275586                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               428782                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              278035                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             33236                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            31008                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2928985                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               17132                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2543370                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             20473                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1171206                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1696892                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           5425                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2345896                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.084178                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.978799                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1596914     68.07%     68.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              193583      8.25%     76.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              126800      5.41%     81.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              101221      4.31%     86.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               92919      3.96%     90.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               84530      3.60%     93.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               77243      3.29%     96.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               46748      1.99%     98.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               25938      1.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2345896                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   25367     67.32%     67.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    62      0.16%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8750     23.22%     90.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3460      9.18%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                14      0.04%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               27      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             34689      1.36%      1.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1887145     74.20%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1489      0.06%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1801      0.07%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3210      0.13%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               375005     14.74%     90.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              238408      9.37%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1514      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            109      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2543370                       # Type of FU issued
system.cpu.iq.rate                           1.024309                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       37680                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014815                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7480405                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4106187                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2379016                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10384                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              12256                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4370                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2541255                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5106                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            31803                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       168877                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          666                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1157                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        86210                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1360                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2096                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  56006                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  346738                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                161452                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2946156                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              5346                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                428782                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               278035                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              15386                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1126                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                159765                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1157                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          14645                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        54814                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                69459                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2427348                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                347315                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            105159                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            39                       # number of nop insts executed
system.cpu.iew.exec_refs                       572487                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   242963                       # Number of branches executed
system.cpu.iew.exec_stores                     225172                       # Number of stores executed
system.cpu.iew.exec_rate                     0.977582                       # Inst execution rate
system.cpu.iew.wb_sent                        2400032                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2383386                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1565381                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2514278                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.959877                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.622597                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1170032                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11707                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             53533                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2151483                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.824971                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.922015                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1621977     75.39%     75.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       188095      8.74%     84.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        75900      3.53%     87.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        77067      3.58%     91.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        43672      2.03%     93.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        27170      1.26%     94.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17692      0.82%     95.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12155      0.56%     95.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        87755      4.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2151483                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               948916                       # Number of instructions committed
system.cpu.commit.committedOps                1774911                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         451730                       # Number of memory references committed
system.cpu.commit.loads                        259905                       # Number of loads committed
system.cpu.commit.membars                        1132                       # Number of memory barriers committed
system.cpu.commit.branches                     190191                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1757142                       # Number of committed integer instructions.
system.cpu.commit.function_calls                19961                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14779      0.83%      0.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1303646     73.45%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1282      0.07%     74.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1652      0.09%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1822      0.10%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          259451     14.62%     89.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         191825     10.81%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          454      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1774911                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 87755                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5003105                       # The number of ROB reads
system.cpu.rob.rob_writes                     6088111                       # The number of ROB writes
system.cpu.timesIdled                            7245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          137115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      948916                       # Number of Instructions Simulated
system.cpu.committedOps                       1774911                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.616682                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.616682                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.382163                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.382163                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3591106                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1895835                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6959                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3705                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1094089                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   703539                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1103902                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13123                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             21332                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              451556                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21332                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.168011                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          754                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1028302                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1028302                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       285100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          285100                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       182704                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         182704                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          563                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           563                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        467804                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           467804                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       468367                       # number of overall hits
system.cpu.dcache.overall_hits::total          468367                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        23071                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23071                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9066                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9066                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         2981                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2981                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        32137                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32137                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        35118                       # number of overall misses
system.cpu.dcache.overall_misses::total         35118                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    286646000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    286646000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    163447981                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    163447981                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    450093981                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    450093981                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    450093981                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    450093981                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       308171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       308171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       191770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       191770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3544                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3544                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       499941                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       499941                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       503485                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       503485                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.074864                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.074864                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047275                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047275                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.841140                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.841140                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064282                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064282                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.069750                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.069750                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12424.515626                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12424.515626                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 18028.676484                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18028.676484                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14005.475962                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14005.475962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12816.617717                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12816.617717                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2319                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               293                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.914676                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17491                       # number of writebacks
system.cpu.dcache.writebacks::total             17491                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        13141                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13141                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           73                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        13214                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13214                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        13214                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13214                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         9930                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9930                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8993                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        18923                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18923                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        21904                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21904                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          353                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          353                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          131                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          131                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    135405000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    135405000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    153447981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    153447981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     37875000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     37875000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    288852981                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    288852981                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    326727981                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    326727981                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     81366500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     81366500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     81366500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     81366500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032222                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032222                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.046895                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046895                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.841140                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.841140                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037850                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037850                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043505                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043505                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13635.951662                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13635.951662                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 17063.046925                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17063.046925                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12705.467964                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12705.467964                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15264.650478                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15264.650478                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14916.361441                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14916.361441                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168112.603306                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168112.603306                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             20179                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.660792                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              250978                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20179                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.437584                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.660792                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999337                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999337                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            565898                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           565898                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       250168                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          250168                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        250168                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           250168                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       250168                       # number of overall hits
system.cpu.icache.overall_hits::total          250168                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        22682                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         22682                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        22682                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          22682                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        22682                       # number of overall misses
system.cpu.icache.overall_misses::total         22682                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    323440000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    323440000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    323440000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    323440000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    323440000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    323440000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       272850                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       272850                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       272850                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       272850                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       272850                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       272850                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.083130                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.083130                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.083130                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.083130                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.083130                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.083130                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14259.765453                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14259.765453                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14259.765453                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14259.765453                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14259.765453                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14259.765453                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          306                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.769231                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          296                       # number of writebacks
system.cpu.icache.writebacks::total               296                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2484                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2484                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2484                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2484                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2484                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2484                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        20198                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20198                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        20198                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20198                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        20198                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20198                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    279005000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    279005000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    279005000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    279005000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    279005000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    279005000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.074026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.074026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074026                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.074026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074026                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13813.496386                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13813.496386                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13813.496386                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13813.496386                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13813.496386                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13813.496386                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  353                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 353                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 123                       # Transaction distribution
system.iobus.trans_dist::WriteResp                123                       # Transaction distribution
system.iobus.trans_dist::MessageReq               119                       # Transaction distribution
system.iobus.trans_dist::MessageResp              119                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               119000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              299500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              414500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               59500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests          83613                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        42052                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          535                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            13275                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        13264                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                21379                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               38996                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 131                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                131                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         18250                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24282                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               572                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              572                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               8422                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              8422                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          33108                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        60544                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        71642                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  132186                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1309632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2529396                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3839028                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             27614                       # Total snoops (count)
system.l2bus.snoopTraffic                       75960                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              64633                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.213792                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.410400                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    50826     78.64%     78.64% # Request fanout histogram
system.l2bus.snoop_fanout::1                    13796     21.35%     99.98% # Request fanout histogram
system.l2bus.snoop_fanout::2                       11      0.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                64633                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             59901000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.8                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            5535000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            30322948                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.4                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            32711981                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.6                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1021                       # number of replacements
system.l2cache.tags.tagsinuse            32105.434522                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  11283                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1021                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                11.050930                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           11                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9505.734185                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22588.700337                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000336                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.290092                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.689352                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.979780                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32155                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          715                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6649                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24780                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.981293                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               669324                       # Number of tag accesses
system.l2cache.tags.data_accesses              669324                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        17787                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        17787                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           21                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              21                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data          7785                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7785                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        19716                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        12740                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        32456                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            19716                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            20525                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               40241                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           19716                       # number of overall hits
system.l2cache.overall_hits::cpu.data           20525                       # number of overall hits
system.l2cache.overall_hits::total              40241                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          551                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           551                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          637                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            637                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          451                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          169                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          620                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            451                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            806                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1257                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           451                       # number of overall misses
system.l2cache.overall_misses::cpu.data           806                       # number of overall misses
system.l2cache.overall_misses::total             1257                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     13530500                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     13530500                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     44211500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     44211500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     41198500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     18494000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     59692500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     41198500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     62705500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    103904000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     41198500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     62705500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    103904000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        17787                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        17787                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          572                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          572                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         8422                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8422                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        20167                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        12909                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        33076                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        20167                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        21331                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           41498                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        20167                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        21331                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          41498                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.963287                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.963287                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.075635                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.075635                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.022363                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.013092                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.018745                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.022363                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.037785                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.030291                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.022363                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.037785                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.030291                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24556.261343                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24556.261343                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 69405.808477                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69405.808477                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 91349.223947                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 109431.952663                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 96278.225806                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 91349.223947                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 77798.387097                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 82660.302307                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 91349.223947                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 77798.387097                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 82660.302307                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             463                       # number of writebacks
system.l2cache.writebacks::total                  463                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          551                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          551                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          637                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          637                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          451                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          169                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          620                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          451                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          806                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1257                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          451                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          806                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1257                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          353                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          353                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          131                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          131                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          484                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          484                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      8020497                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      8020497                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     37841500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     37841500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     36688500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     16804000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     53492500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     36688500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     54645500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     91334000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     36688500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     54645500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     91334000                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     77130500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     77130500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     77130500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     77130500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.963287                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.963287                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.075635                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.075635                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.022363                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.013092                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.018745                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.022363                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.037785                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.030291                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.022363                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.037785                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.030291                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14556.255898                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14556.255898                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 59405.808477                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59405.808477                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 81349.223947                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 99431.952663                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86278.225806                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 81349.223947                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 67798.387097                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 72660.302307                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 81349.223947                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 67798.387097                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 72660.302307                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159360.537190                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159360.537190                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         23855                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        22683                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               23684                       # Transaction distribution
system.membus.trans_dist::ReadResp              24304                       # Transaction distribution
system.membus.trans_dist::WriteReq                131                       # Transaction distribution
system.membus.trans_dist::WriteResp               131                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          463                       # Transaction distribution
system.membus.trans_dist::CleanEvict              558                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              636                       # Transaction distribution
system.membus.trans_dist::ReadExReq               552                       # Transaction distribution
system.membus.trans_dist::ReadExResp              552                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           620                       # Transaction distribution
system.membus.trans_dist::MessageReq              119                       # Transaction distribution
system.membus.trans_dist::MessageResp             119                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         4001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         5168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         5168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        20504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        20504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  30879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       104640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       105148                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        18384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        18384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  124352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            20990                       # Total snoops (count)
system.membus.snoopTraffic                     167920                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25742                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.816797                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.386840                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4716     18.32%     18.32% # Request fanout histogram
system.membus.snoop_fanout::1                   21026     81.68%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               25742                       # Request fanout histogram
system.membus.reqLayer0.occupancy              299500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14007497                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              119000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              59500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3572000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5224315                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           18713436                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4787253867000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001871                       # Number of seconds simulated
sim_ticks                                  1871103000                       # Number of ticks simulated
final_tick                               4787883464500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               90104615                       # Simulator instruction rate (inst/s)
host_op_rate                                210547434                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              113472061                       # Simulator tick rate (ticks/s)
host_mem_usage                                1488508                       # Number of bytes of host memory used
host_seconds                                    16.49                       # Real time elapsed on the host
sim_insts                                  1485782508                       # Number of instructions simulated
sim_ops                                    3471829967                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        29128                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          608                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           29632                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           59392                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total             118760                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        29632                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         29632                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        37248                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           37248                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         3641                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           76                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              463                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              928                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                5108                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           582                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                582                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     15567288                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       324942                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           15836648                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           31741705                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              63470584                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      15836648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         15836648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        19906975                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             19906975                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        19906975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     15567288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       324942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          15836648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          31741705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             83377559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        5108                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        582                       # Number of write requests accepted
system.mem_cntrl.readBursts                      5108                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      582                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 326784                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   37120                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                  118760                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                37248                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                84                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                98                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                28                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3               242                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               447                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               452                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6              1334                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               282                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8              1154                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               155                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              304                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              107                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               70                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               82                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              157                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15              110                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                40                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                46                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                14                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                20                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                11                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                15                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                21                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                35                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                70                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10              106                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               18                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               25                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               34                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               37                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               70                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1869314500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  3717                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1391                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  582                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    4877                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     206                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      18                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     38                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1466                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    248.534789                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   147.923063                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   291.237881                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          675     46.04%     46.04% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          356     24.28%     70.33% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          129      8.80%     79.13% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           71      4.84%     83.97% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           43      2.93%     86.90% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           29      1.98%     88.88% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           29      1.98%     90.86% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           20      1.36%     92.22% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151          114      7.78%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1466                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     141.342857                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     88.964037                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    144.104321                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::0-31              2      5.71%      5.71% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-63            15     42.86%     48.57% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-95             5     14.29%     62.86% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-127            2      5.71%     68.57% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-191            2      5.71%     74.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-255            1      2.86%     77.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::256-287            1      2.86%     80.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::320-351            2      5.71%     85.71% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::352-383            2      5.71%     91.43% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::384-415            1      2.86%     94.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::448-479            1      2.86%     97.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::512-543            1      2.86%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            35                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.571429                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.547599                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.916698                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               25     71.43%     71.43% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18               10     28.57%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            35                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     95969000                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               191706500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   25530000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     18795.34                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                37545.34                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       174.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        19.84                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     63.47                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     19.91                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.52                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.15                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     3940                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     284                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 77.16                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                48.80                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     328526.27                       # Average gap between requests
system.mem_cntrl.pageHitRate                    74.26                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  6090420                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  3237135                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                21198660                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                 965700                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         145055040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             73861740                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              4777440                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       487595100                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       175641600                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         51971160                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              970453995                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            518.653433                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1694865000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      6252000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      61474000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    172693000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    456707250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     106878250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN   1069168500                       # Time in different power states
system.mem_cntrl_1.actEnergy                  4383960                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2330130                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                15315300                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                2061900                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         141367200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             61896870                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              5963040                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       447625560                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       166884960                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         91292640                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              939121560                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            501.907998                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1717039250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      9324000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      60004000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    309052000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    434591750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      81779000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    976587000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  695456                       # Number of BP lookups
system.cpu.branchPred.condPredicted            695456                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81867                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               541856                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   70413                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              17265                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.228299                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          541856                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             139529                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           402327                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        57981                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      564071                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      357452                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14386                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3226                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      440903                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1988                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      3111476000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3742206                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             905457                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3204640                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      695456                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             209942                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2416046                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  178374                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      70433                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 3008                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         65188                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           51                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    431616                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 32269                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     964                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            3549375                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.758630                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.109256                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2553511     71.94%     71.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    89552      2.52%     74.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    48083      1.35%     75.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    57183      1.61%     77.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    56711      1.60%     79.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    50417      1.42%     80.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    49171      1.39%     81.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    47159      1.33%     83.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   597588     16.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3549375                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.185841                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.856351                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   853884                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1783652                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    718424                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                104228                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  89187                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5607124                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  89187                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   921641                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  872556                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         433173                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    748774                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                484044                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5250403                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4873                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  40243                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  42628                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 372110                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5768346                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13188250                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8114046                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             17502                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3141436                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2626924                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              21775                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          21807                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    436121                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               681649                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              438813                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             52145                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            47514                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4644426                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               25241                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4022230                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             32540                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1869122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2732334                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           8136                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3549375                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.133222                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.009078                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2364405     66.61%     66.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              306618      8.64%     75.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              200475      5.65%     80.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              160377      4.52%     85.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              146988      4.14%     89.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              133694      3.77%     93.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              121931      3.44%     96.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               73573      2.07%     98.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               41314      1.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3549375                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   39842     67.93%     67.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    87      0.15%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13460     22.95%     91.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5193      8.85%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                25      0.04%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               42      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             56554      1.41%      1.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2983840     74.18%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2394      0.06%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3282      0.08%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4216      0.10%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               594357     14.78%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              375431      9.33%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1989      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            167      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4022230                       # Type of FU issued
system.cpu.iq.rate                           1.074829                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       58649                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014581                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11671336                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6524218                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3760265                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               13688                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              16229                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5727                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4017576                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6749                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            49248                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       272067                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          993                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1714                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       137331                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2051                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3081                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  89187                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  452088                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                247064                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4669706                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              8295                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                681649                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               438813                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              23229                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1871                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                244446                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1714                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          23473                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        87476                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               110949                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3836571                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                549457                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            168213                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            39                       # number of nop insts executed
system.cpu.iew.exec_refs                       903628                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   384324                       # Number of branches executed
system.cpu.iew.exec_stores                     354171                       # Number of stores executed
system.cpu.iew.exec_rate                     1.025216                       # Inst execution rate
system.cpu.iew.wb_sent                        3792853                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3765992                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2480084                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3991796                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.006356                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621295                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1867747                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           17105                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             85423                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3239372                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.864536                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.955467                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2400452     74.10%     74.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       300230      9.27%     83.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       119541      3.69%     87.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       121828      3.76%     90.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        68879      2.13%     92.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        44136      1.36%     94.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        27727      0.86%     95.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        19432      0.60%     95.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       137147      4.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3239372                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1502681                       # Number of instructions committed
system.cpu.commit.committedOps                2800554                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         711067                       # Number of memory references committed
system.cpu.commit.loads                        409584                       # Number of loads committed
system.cpu.commit.membars                        1232                       # Number of memory barriers committed
system.cpu.commit.branches                     301130                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3083                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2772241                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30628                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        24602      0.88%      0.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2057480     73.47%     74.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2060      0.07%     74.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             3011      0.11%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2334      0.08%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          409002     14.60%     89.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         301483     10.77%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          582      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2800554                       # Class of committed instruction
system.cpu.commit.bw_lim_events                137147                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7761908                       # The number of ROB reads
system.cpu.rob.rob_writes                     9652697                       # The number of ROB writes
system.cpu.timesIdled                           11529                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          192831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1502681                       # Number of Instructions Simulated
system.cpu.committedOps                       2800554                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.490353                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.490353                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.401550                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.401550                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5681174                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2999677                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      9126                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4852                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1749520                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1123750                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1743381                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  20076                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             33800                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              804638                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34824                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.105847                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          752                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1626172                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1626172                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       451653                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          451653                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       286979                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         286979                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          863                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           863                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        738632                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           738632                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       739495                       # number of overall hits
system.cpu.dcache.overall_hits::total          739495                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        37692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37692                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14495                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14495                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         4504                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4504                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        52187                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52187                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        56691                       # number of overall misses
system.cpu.dcache.overall_misses::total         56691                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    462180000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    462180000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    249834473                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    249834473                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    712014473                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    712014473                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    712014473                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    712014473                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       489345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       489345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       301474                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       301474                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         5367                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5367                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       790819                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       790819                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       796186                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       796186                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.077025                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.077025                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.048080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048080                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.839203                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.839203                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.065991                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065991                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.071203                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071203                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12262.018465                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12262.018465                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17235.907071                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17235.907071                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13643.521816                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13643.521816                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12559.568062                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12559.568062                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3658                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               452                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.092920                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        27275                       # number of writebacks
system.cpu.dcache.writebacks::total             27275                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        21859                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21859                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21979                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21979                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21979                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21979                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        15833                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15833                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14375                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14375                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4504                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4504                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        30208                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30208                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        34712                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34712                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          353                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          353                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          131                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          131                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    213313000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    213313000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    233146473                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    233146473                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     57529500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     57529500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    446459473                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    446459473                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    503988973                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    503988973                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     81366500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     81366500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     81366500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     81366500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047682                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047682                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.839203                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.839203                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038198                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038198                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043598                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043598                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13472.683635                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13472.683635                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16218.885078                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16218.885078                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12772.979574                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12772.979574                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14779.511156                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14779.511156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14519.156862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14519.156862                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168112.603306                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168112.603306                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             32248                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.572371                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              404344                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32758                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.343367                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.572371                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999165                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999165                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            895527                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           895527                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       395382                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          395382                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        395382                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           395382                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       395382                       # number of overall hits
system.cpu.icache.overall_hits::total          395382                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        36234                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36234                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        36234                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36234                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        36234                       # number of overall misses
system.cpu.icache.overall_misses::total         36234                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    492348000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    492348000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    492348000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    492348000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    492348000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    492348000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       431616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       431616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       431616                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       431616                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       431616                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       431616                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.083950                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.083950                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.083950                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.083950                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.083950                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.083950                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13588.011260                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13588.011260                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13588.011260                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13588.011260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13588.011260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13588.011260                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          324                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.172414                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          505                       # number of writebacks
system.cpu.icache.writebacks::total               505                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3939                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3939                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3939                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3939                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3939                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3939                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        32295                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32295                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        32295                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32295                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        32295                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32295                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    426015500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    426015500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    426015500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    426015500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    426015500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    426015500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.074823                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074823                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.074823                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074823                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.074823                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074823                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13191.376374                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13191.376374                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13191.376374                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13191.376374                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13191.376374                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13191.376374                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  353                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 353                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 123                       # Transaction distribution
system.iobus.trans_dist::WriteResp                123                       # Transaction distribution
system.iobus.trans_dist::MessageReq               119                       # Transaction distribution
system.iobus.trans_dist::MessageResp              119                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               119000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              299500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              414500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               59500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests         133055                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66905                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          814                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            19883                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        19868                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                32940                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               61448                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 131                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                131                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         28362                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             38894                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               912                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              912                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              13464                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             13464                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          52631                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        96772                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       112655                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  209427                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2094976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3976956                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6071932                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             42326                       # Total snoops (count)
system.l2bus.snoopTraffic                      109248                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             101286                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.204510                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.403712                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    80587     79.56%     79.56% # Request fanout histogram
system.l2bus.snoop_fanout::1                    20684     20.42%     99.99% # Request fanout histogram
system.l2bus.snoop_fanout::2                       15      0.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               101286                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             94615000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.1                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            8464000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            48482919                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            51585977                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1208                       # number of replacements
system.l2cache.tags.tagsinuse            32128.756861                       # Cycle average of tags in use
system.l2cache.tags.total_refs                3339071                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33395                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                99.987154                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           11                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9486.813041                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22630.943820                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000336                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.289515                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.690642                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.980492                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32187                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          339                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7240                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24596                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.982269                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1064599                       # Number of tag accesses
system.l2cache.tags.data_accesses             1064599                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        27780                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        27780                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           50                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              50                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data         12634                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            12634                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        31766                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        20103                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        51869                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            31766                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            32737                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               64503                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           31766                       # number of overall hits
system.l2cache.overall_hits::cpu.data           32737                       # number of overall hits
system.l2cache.overall_hits::total              64503                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          862                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           862                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          830                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            830                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          463                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          232                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          695                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            463                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1062                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1525                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           463                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1062                       # number of overall misses
system.l2cache.overall_misses::total             1525                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     21153000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     21153000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     56845000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     56845000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     43241000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     26665500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     69906500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     43241000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     83510500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    126751500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     43241000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     83510500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    126751500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        27780                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        27780                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          912                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          912                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        13464                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        13464                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        32229                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        20335                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        52564                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        32229                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        33799                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           66028                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        32229                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        33799                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          66028                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.945175                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.945175                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.061646                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.061646                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.014366                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.011409                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.013222                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.014366                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.031421                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.023096                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.014366                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.031421                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.023096                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24539.443155                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24539.443155                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 68487.951807                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68487.951807                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 93393.088553                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 114937.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 100584.892086                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 93393.088553                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 78635.122411                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83115.737705                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 93393.088553                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 78635.122411                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83115.737705                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             582                       # number of writebacks
system.l2cache.writebacks::total                  582                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          862                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          862                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          830                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          830                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          463                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          232                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          695                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          463                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1062                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1525                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          463                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1062                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1525                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          353                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          353                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          131                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          131                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          484                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          484                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     12532997                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     12532997                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     48545000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     48545000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     38611000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     24345500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     62956500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     38611000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     72890500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    111501500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     38611000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     72890500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    111501500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     77130500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     77130500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     77130500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     77130500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.945175                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.945175                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.061646                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.061646                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.014366                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.011409                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.013222                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.014366                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.031421                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.023096                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.014366                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.031421                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.023096                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14539.439675                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14539.439675                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58487.951807                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58487.951807                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 83393.088553                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 104937.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90584.892086                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 83393.088553                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 68635.122411                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 73115.737705                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 83393.088553                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 68635.122411                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 73115.737705                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159360.537190                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159360.537190                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         36182                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               36604                       # Transaction distribution
system.membus.trans_dist::ReadResp              37299                       # Transaction distribution
system.membus.trans_dist::WriteReq                131                       # Transaction distribution
system.membus.trans_dist::WriteResp               131                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          582                       # Transaction distribution
system.membus.trans_dist::CleanEvict              626                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              996                       # Transaction distribution
system.membus.trans_dist::ReadExReq               696                       # Transaction distribution
system.membus.trans_dist::ReadExResp              696                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           695                       # Transaction distribution
system.membus.trans_dist::MessageReq              119                       # Transaction distribution
system.membus.trans_dist::MessageResp             119                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         4986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         7600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         7600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        32368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        32368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       126272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       126780                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        29128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        29128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  156992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            32534                       # Total snoops (count)
system.membus.snoopTraffic                     260272                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39241                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.830432                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.375257                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6654     16.96%     16.96% # Request fanout histogram
system.membus.snoop_fanout::1                   32587     83.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               39241                       # Request fanout histogram
system.membus.reqLayer0.occupancy              299500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            21088497                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              119000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              59500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            4154250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy            7691441                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           29528413                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4787883464500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
