
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//readelf_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004018c8 <.init>:
  4018c8:	stp	x29, x30, [sp, #-16]!
  4018cc:	mov	x29, sp
  4018d0:	bl	401df0 <ferror@plt+0x60>
  4018d4:	ldp	x29, x30, [sp], #16
  4018d8:	ret

Disassembly of section .plt:

00000000004018e0 <mbrtowc@plt-0x20>:
  4018e0:	stp	x16, x30, [sp, #-16]!
  4018e4:	adrp	x16, 489000 <warn@@Base+0x47c10>
  4018e8:	ldr	x17, [x16, #4088]
  4018ec:	add	x16, x16, #0xff8
  4018f0:	br	x17
  4018f4:	nop
  4018f8:	nop
  4018fc:	nop

0000000000401900 <mbrtowc@plt>:
  401900:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401904:	ldr	x17, [x16]
  401908:	add	x16, x16, #0x0
  40190c:	br	x17

0000000000401910 <memcpy@plt>:
  401910:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401914:	ldr	x17, [x16, #8]
  401918:	add	x16, x16, #0x8
  40191c:	br	x17

0000000000401920 <memmove@plt>:
  401920:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401924:	ldr	x17, [x16, #16]
  401928:	add	x16, x16, #0x10
  40192c:	br	x17

0000000000401930 <strtoul@plt>:
  401930:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401934:	ldr	x17, [x16, #24]
  401938:	add	x16, x16, #0x18
  40193c:	br	x17

0000000000401940 <strlen@plt>:
  401940:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401944:	ldr	x17, [x16, #32]
  401948:	add	x16, x16, #0x20
  40194c:	br	x17

0000000000401950 <fputs@plt>:
  401950:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401954:	ldr	x17, [x16, #40]
  401958:	add	x16, x16, #0x28
  40195c:	br	x17

0000000000401960 <exit@plt>:
  401960:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401964:	ldr	x17, [x16, #48]
  401968:	add	x16, x16, #0x30
  40196c:	br	x17

0000000000401970 <sbrk@plt>:
  401970:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401974:	ldr	x17, [x16, #56]
  401978:	add	x16, x16, #0x38
  40197c:	br	x17

0000000000401980 <strnlen@plt>:
  401980:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401984:	ldr	x17, [x16, #64]
  401988:	add	x16, x16, #0x40
  40198c:	br	x17

0000000000401990 <inflate@plt>:
  401990:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401994:	ldr	x17, [x16, #72]
  401998:	add	x16, x16, #0x48
  40199c:	br	x17

00000000004019a0 <ctf_errno@plt>:
  4019a0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #80]
  4019a8:	add	x16, x16, #0x50
  4019ac:	br	x17

00000000004019b0 <ftell@plt>:
  4019b0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #88]
  4019b8:	add	x16, x16, #0x58
  4019bc:	br	x17

00000000004019c0 <sprintf@plt>:
  4019c0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #96]
  4019c8:	add	x16, x16, #0x60
  4019cc:	br	x17

00000000004019d0 <putc@plt>:
  4019d0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #104]
  4019d8:	add	x16, x16, #0x68
  4019dc:	br	x17

00000000004019e0 <fputc@plt>:
  4019e0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #112]
  4019e8:	add	x16, x16, #0x70
  4019ec:	br	x17

00000000004019f0 <qsort@plt>:
  4019f0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #120]
  4019f8:	add	x16, x16, #0x78
  4019fc:	br	x17

0000000000401a00 <asprintf@plt>:
  401a00:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #128]
  401a08:	add	x16, x16, #0x80
  401a0c:	br	x17

0000000000401a10 <ctf_errmsg@plt>:
  401a10:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #136]
  401a18:	add	x16, x16, #0x88
  401a1c:	br	x17

0000000000401a20 <snprintf@plt>:
  401a20:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #144]
  401a28:	add	x16, x16, #0x90
  401a2c:	br	x17

0000000000401a30 <stpcpy@plt>:
  401a30:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #152]
  401a38:	add	x16, x16, #0x98
  401a3c:	br	x17

0000000000401a40 <ctf_dump@plt>:
  401a40:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #160]
  401a48:	add	x16, x16, #0xa0
  401a4c:	br	x17

0000000000401a50 <fclose@plt>:
  401a50:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #168]
  401a58:	add	x16, x16, #0xa8
  401a5c:	br	x17

0000000000401a60 <fopen@plt>:
  401a60:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #176]
  401a68:	add	x16, x16, #0xb0
  401a6c:	br	x17

0000000000401a70 <malloc@plt>:
  401a70:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #184]
  401a78:	add	x16, x16, #0xb8
  401a7c:	br	x17

0000000000401a80 <__isoc99_fscanf@plt>:
  401a80:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #192]
  401a88:	add	x16, x16, #0xc0
  401a8c:	br	x17

0000000000401a90 <strncmp@plt>:
  401a90:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #200]
  401a98:	add	x16, x16, #0xc8
  401a9c:	br	x17

0000000000401aa0 <bindtextdomain@plt>:
  401aa0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #208]
  401aa8:	add	x16, x16, #0xd0
  401aac:	br	x17

0000000000401ab0 <__libc_start_main@plt>:
  401ab0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #216]
  401ab8:	add	x16, x16, #0xd8
  401abc:	br	x17

0000000000401ac0 <strcat@plt>:
  401ac0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #224]
  401ac8:	add	x16, x16, #0xe0
  401acc:	br	x17

0000000000401ad0 <memset@plt>:
  401ad0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #232]
  401ad8:	add	x16, x16, #0xe8
  401adc:	br	x17

0000000000401ae0 <calloc@plt>:
  401ae0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #240]
  401ae8:	add	x16, x16, #0xf0
  401aec:	br	x17

0000000000401af0 <gmtime@plt>:
  401af0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #248]
  401af8:	add	x16, x16, #0xf8
  401afc:	br	x17

0000000000401b00 <realloc@plt>:
  401b00:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #256]
  401b08:	add	x16, x16, #0x100
  401b0c:	br	x17

0000000000401b10 <rewind@plt>:
  401b10:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #264]
  401b18:	add	x16, x16, #0x108
  401b1c:	br	x17

0000000000401b20 <getc@plt>:
  401b20:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #272]
  401b28:	add	x16, x16, #0x110
  401b2c:	br	x17

0000000000401b30 <strdup@plt>:
  401b30:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #280]
  401b38:	add	x16, x16, #0x118
  401b3c:	br	x17

0000000000401b40 <strerror@plt>:
  401b40:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #288]
  401b48:	add	x16, x16, #0x120
  401b4c:	br	x17

0000000000401b50 <strrchr@plt>:
  401b50:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #296]
  401b58:	add	x16, x16, #0x128
  401b5c:	br	x17

0000000000401b60 <__gmon_start__@plt>:
  401b60:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #304]
  401b68:	add	x16, x16, #0x130
  401b6c:	br	x17

0000000000401b70 <fseek@plt>:
  401b70:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #312]
  401b78:	add	x16, x16, #0x138
  401b7c:	br	x17

0000000000401b80 <abort@plt>:
  401b80:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #320]
  401b88:	add	x16, x16, #0x140
  401b8c:	br	x17

0000000000401b90 <ctf_bufopen@plt>:
  401b90:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #328]
  401b98:	add	x16, x16, #0x148
  401b9c:	br	x17

0000000000401ba0 <inflateEnd@plt>:
  401ba0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #336]
  401ba8:	add	x16, x16, #0x150
  401bac:	br	x17

0000000000401bb0 <puts@plt>:
  401bb0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #344]
  401bb8:	add	x16, x16, #0x158
  401bbc:	br	x17

0000000000401bc0 <fread_unlocked@plt>:
  401bc0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #352]
  401bc8:	add	x16, x16, #0x160
  401bcc:	br	x17

0000000000401bd0 <textdomain@plt>:
  401bd0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #360]
  401bd8:	add	x16, x16, #0x168
  401bdc:	br	x17

0000000000401be0 <getopt_long@plt>:
  401be0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #368]
  401be8:	add	x16, x16, #0x170
  401bec:	br	x17

0000000000401bf0 <strcmp@plt>:
  401bf0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #376]
  401bf8:	add	x16, x16, #0x178
  401bfc:	br	x17

0000000000401c00 <fread@plt>:
  401c00:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #384]
  401c08:	add	x16, x16, #0x180
  401c0c:	br	x17

0000000000401c10 <free@plt>:
  401c10:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #392]
  401c18:	add	x16, x16, #0x188
  401c1c:	br	x17

0000000000401c20 <__ctype_get_mb_cur_max@plt>:
  401c20:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #400]
  401c28:	add	x16, x16, #0x190
  401c2c:	br	x17

0000000000401c30 <ctf_file_close@plt>:
  401c30:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #408]
  401c38:	add	x16, x16, #0x198
  401c3c:	br	x17

0000000000401c40 <strchr@plt>:
  401c40:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #416]
  401c48:	add	x16, x16, #0x1a0
  401c4c:	br	x17

0000000000401c50 <inflateInit_@plt>:
  401c50:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #424]
  401c58:	add	x16, x16, #0x1a8
  401c5c:	br	x17

0000000000401c60 <fwrite@plt>:
  401c60:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #432]
  401c68:	add	x16, x16, #0x1b0
  401c6c:	br	x17

0000000000401c70 <dcngettext@plt>:
  401c70:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #440]
  401c78:	add	x16, x16, #0x1b8
  401c7c:	br	x17

0000000000401c80 <fflush@plt>:
  401c80:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #448]
  401c88:	add	x16, x16, #0x1c0
  401c8c:	br	x17

0000000000401c90 <strcpy@plt>:
  401c90:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #456]
  401c98:	add	x16, x16, #0x1c8
  401c9c:	br	x17

0000000000401ca0 <strncat@plt>:
  401ca0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #464]
  401ca8:	add	x16, x16, #0x1d0
  401cac:	br	x17

0000000000401cb0 <strstr@plt>:
  401cb0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #472]
  401cb8:	add	x16, x16, #0x1d8
  401cbc:	br	x17

0000000000401cc0 <dcgettext@plt>:
  401cc0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #480]
  401cc8:	add	x16, x16, #0x1e0
  401ccc:	br	x17

0000000000401cd0 <inflateReset@plt>:
  401cd0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401cd4:	ldr	x17, [x16, #488]
  401cd8:	add	x16, x16, #0x1e8
  401cdc:	br	x17

0000000000401ce0 <realpath@plt>:
  401ce0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401ce4:	ldr	x17, [x16, #496]
  401ce8:	add	x16, x16, #0x1f0
  401cec:	br	x17

0000000000401cf0 <strncpy@plt>:
  401cf0:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401cf4:	ldr	x17, [x16, #504]
  401cf8:	add	x16, x16, #0x1f8
  401cfc:	br	x17

0000000000401d00 <vfprintf@plt>:
  401d00:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401d04:	ldr	x17, [x16, #512]
  401d08:	add	x16, x16, #0x200
  401d0c:	br	x17

0000000000401d10 <printf@plt>:
  401d10:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401d14:	ldr	x17, [x16, #520]
  401d18:	add	x16, x16, #0x208
  401d1c:	br	x17

0000000000401d20 <__assert_fail@plt>:
  401d20:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401d24:	ldr	x17, [x16, #528]
  401d28:	add	x16, x16, #0x210
  401d2c:	br	x17

0000000000401d30 <__errno_location@plt>:
  401d30:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401d34:	ldr	x17, [x16, #536]
  401d38:	add	x16, x16, #0x218
  401d3c:	br	x17

0000000000401d40 <putchar@plt>:
  401d40:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401d44:	ldr	x17, [x16, #544]
  401d48:	add	x16, x16, #0x220
  401d4c:	br	x17

0000000000401d50 <__xstat@plt>:
  401d50:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401d54:	ldr	x17, [x16, #552]
  401d58:	add	x16, x16, #0x228
  401d5c:	br	x17

0000000000401d60 <ctf_import@plt>:
  401d60:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401d64:	ldr	x17, [x16, #560]
  401d68:	add	x16, x16, #0x230
  401d6c:	br	x17

0000000000401d70 <fprintf@plt>:
  401d70:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401d74:	ldr	x17, [x16, #568]
  401d78:	add	x16, x16, #0x238
  401d7c:	br	x17

0000000000401d80 <setlocale@plt>:
  401d80:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401d84:	ldr	x17, [x16, #576]
  401d88:	add	x16, x16, #0x240
  401d8c:	br	x17

0000000000401d90 <ferror@plt>:
  401d90:	adrp	x16, 48a000 <mbrtowc@GLIBC_2.17>
  401d94:	ldr	x17, [x16, #584]
  401d98:	add	x16, x16, #0x248
  401d9c:	br	x17

Disassembly of section .text:

0000000000401da0 <error@@Base-0x3f58c>:
  401da0:	mov	x29, #0x0                   	// #0
  401da4:	mov	x30, #0x0                   	// #0
  401da8:	mov	x5, x0
  401dac:	ldr	x1, [sp]
  401db0:	add	x2, sp, #0x8
  401db4:	mov	x6, sp
  401db8:	movz	x0, #0x0, lsl #48
  401dbc:	movk	x0, #0x0, lsl #32
  401dc0:	movk	x0, #0x40, lsl #16
  401dc4:	movk	x0, #0x27c8
  401dc8:	movz	x3, #0x0, lsl #48
  401dcc:	movk	x3, #0x0, lsl #32
  401dd0:	movk	x3, #0x44, lsl #16
  401dd4:	movk	x3, #0x4800
  401dd8:	movz	x4, #0x0, lsl #48
  401ddc:	movk	x4, #0x0, lsl #32
  401de0:	movk	x4, #0x44, lsl #16
  401de4:	movk	x4, #0x4880
  401de8:	bl	401ab0 <__libc_start_main@plt>
  401dec:	bl	401b80 <abort@plt>
  401df0:	adrp	x0, 489000 <warn@@Base+0x47c10>
  401df4:	ldr	x0, [x0, #4048]
  401df8:	cbz	x0, 401e00 <ferror@plt+0x70>
  401dfc:	b	401b60 <__gmon_start__@plt>
  401e00:	ret
  401e04:	nop
  401e08:	adrp	x0, 48b000 <warn@@Base+0x49c10>
  401e0c:	add	x0, x0, #0xe68
  401e10:	adrp	x1, 48b000 <warn@@Base+0x49c10>
  401e14:	add	x1, x1, #0xe68
  401e18:	cmp	x1, x0
  401e1c:	b.eq	401e34 <ferror@plt+0xa4>  // b.none
  401e20:	adrp	x1, 444000 <warn@@Base+0x2c10>
  401e24:	ldr	x1, [x1, #2224]
  401e28:	cbz	x1, 401e34 <ferror@plt+0xa4>
  401e2c:	mov	x16, x1
  401e30:	br	x16
  401e34:	ret
  401e38:	adrp	x0, 48b000 <warn@@Base+0x49c10>
  401e3c:	add	x0, x0, #0xe68
  401e40:	adrp	x1, 48b000 <warn@@Base+0x49c10>
  401e44:	add	x1, x1, #0xe68
  401e48:	sub	x1, x1, x0
  401e4c:	lsr	x2, x1, #63
  401e50:	add	x1, x2, x1, asr #3
  401e54:	cmp	xzr, x1, asr #1
  401e58:	asr	x1, x1, #1
  401e5c:	b.eq	401e74 <ferror@plt+0xe4>  // b.none
  401e60:	adrp	x2, 444000 <warn@@Base+0x2c10>
  401e64:	ldr	x2, [x2, #2232]
  401e68:	cbz	x2, 401e74 <ferror@plt+0xe4>
  401e6c:	mov	x16, x2
  401e70:	br	x16
  401e74:	ret
  401e78:	stp	x29, x30, [sp, #-32]!
  401e7c:	mov	x29, sp
  401e80:	str	x19, [sp, #16]
  401e84:	adrp	x19, 48b000 <warn@@Base+0x49c10>
  401e88:	ldrb	w0, [x19, #3720]
  401e8c:	cbnz	w0, 401e9c <ferror@plt+0x10c>
  401e90:	bl	401e08 <ferror@plt+0x78>
  401e94:	mov	w0, #0x1                   	// #1
  401e98:	strb	w0, [x19, #3720]
  401e9c:	ldr	x19, [sp, #16]
  401ea0:	ldp	x29, x30, [sp], #32
  401ea4:	ret
  401ea8:	b	401e38 <ferror@plt+0xa8>
  401eac:	cbz	x0, 401efc <ferror@plt+0x16c>
  401eb0:	ldr	x8, [x0, #64]
  401eb4:	cbz	x8, 401ef0 <ferror@plt+0x160>
  401eb8:	ldr	x9, [x0, #72]
  401ebc:	mov	w10, #0x18                  	// #24
  401ec0:	madd	x9, x9, x10, x8
  401ec4:	cmp	x9, x8
  401ec8:	b.ls	401ef0 <ferror@plt+0x160>  // b.plast
  401ecc:	mov	w9, #0x18                  	// #24
  401ed0:	mov	x10, x8
  401ed4:	ldr	x11, [x10], #24
  401ed8:	cmp	x11, x1
  401edc:	b.eq	401ef8 <ferror@plt+0x168>  // b.none
  401ee0:	ldr	x11, [x0, #72]
  401ee4:	madd	x11, x11, x9, x8
  401ee8:	cmp	x10, x11
  401eec:	b.cc	401ed4 <ferror@plt+0x144>  // b.lo, b.ul, b.last
  401ef0:	mov	w0, wzr
  401ef4:	ret
  401ef8:	mov	w0, #0x1                   	// #1
  401efc:	ret
  401f00:	stp	x29, x30, [sp, #-80]!
  401f04:	stp	x26, x25, [sp, #16]
  401f08:	stp	x24, x23, [sp, #32]
  401f0c:	stp	x22, x21, [sp, #48]
  401f10:	stp	x20, x19, [sp, #64]
  401f14:	ldr	x8, [x1, #112]
  401f18:	mov	x29, sp
  401f1c:	cbz	x8, 40202c <ferror@plt+0x29c>
  401f20:	ldr	x9, [x1, #128]
  401f24:	adrp	x24, 48a000 <warn@@Base+0x48c10>
  401f28:	add	x24, x24, #0xb88
  401f2c:	mov	w10, #0x70                  	// #112
  401f30:	mov	x19, x1
  401f34:	mov	w20, w0
  401f38:	mov	w23, w0
  401f3c:	umaddl	x25, w0, w10, x24
  401f40:	cbz	x9, 401f64 <ferror@plt+0x1d4>
  401f44:	adrp	x22, 48b000 <warn@@Base+0x49c10>
  401f48:	ldr	x1, [x25]
  401f4c:	ldr	x2, [x22, #3728]
  401f50:	mov	x0, x19
  401f54:	bl	40225c <ferror@plt+0x4cc>
  401f58:	cbz	x0, 401fd4 <ferror@plt+0x244>
  401f5c:	mov	x21, x0
  401f60:	b	401ff4 <ferror@plt+0x264>
  401f64:	ldr	w9, [x19, #104]
  401f68:	cbz	w9, 401f44 <ferror@plt+0x1b4>
  401f6c:	ldr	w10, [x19, #100]
  401f70:	cmp	w9, w10
  401f74:	b.cs	401f44 <ferror@plt+0x1b4>  // b.hs, b.nlast
  401f78:	mov	w10, #0x50                  	// #80
  401f7c:	madd	x26, x9, x10, x8
  401f80:	ldr	x21, [x26, #32]!
  401f84:	cbz	x21, 401f44 <ferror@plt+0x1b4>
  401f88:	mov	w10, #0x50                  	// #80
  401f8c:	madd	x8, x9, x10, x8
  401f90:	ldr	x22, [x8, #24]
  401f94:	adrp	x1, 455000 <warn@@Base+0x13c10>
  401f98:	add	x1, x1, #0x525
  401f9c:	mov	w2, #0x5                   	// #5
  401fa0:	mov	x0, xzr
  401fa4:	bl	401cc0 <dcgettext@plt>
  401fa8:	mov	x5, x0
  401fac:	mov	w3, #0x1                   	// #1
  401fb0:	mov	x0, xzr
  401fb4:	mov	x1, x19
  401fb8:	mov	x2, x22
  401fbc:	mov	x4, x21
  401fc0:	bl	402054 <ferror@plt+0x2c4>
  401fc4:	str	x0, [x19, #128]
  401fc8:	cbz	x0, 402048 <ferror@plt+0x2b8>
  401fcc:	ldr	x8, [x26]
  401fd0:	b	40204c <ferror@plt+0x2bc>
  401fd4:	mov	w8, #0x70                  	// #112
  401fd8:	madd	x25, x23, x8, x24
  401fdc:	ldr	x1, [x25, #8]!
  401fe0:	ldr	x2, [x22, #3728]
  401fe4:	mov	x0, x19
  401fe8:	bl	40225c <ferror@plt+0x4cc>
  401fec:	mov	x21, x0
  401ff0:	cbz	x0, 402004 <ferror@plt+0x274>
  401ff4:	ldr	x8, [x25]
  401ff8:	mov	w9, #0x70                  	// #112
  401ffc:	madd	x9, x23, x9, x24
  402000:	str	x8, [x9, #16]
  402004:	cbz	x21, 40202c <ferror@plt+0x29c>
  402008:	ldr	x8, [x22, #3728]
  40200c:	cbz	x8, 402018 <ferror@plt+0x288>
  402010:	mov	w0, w20
  402014:	bl	402350 <ferror@plt+0x5c0>
  402018:	mov	w0, w20
  40201c:	mov	x1, x21
  402020:	mov	x2, x19
  402024:	bl	4023b4 <ferror@plt+0x624>
  402028:	b	402030 <ferror@plt+0x2a0>
  40202c:	mov	w0, wzr
  402030:	ldp	x20, x19, [sp, #64]
  402034:	ldp	x22, x21, [sp, #48]
  402038:	ldp	x24, x23, [sp, #32]
  40203c:	ldp	x26, x25, [sp, #16]
  402040:	ldp	x29, x30, [sp], #80
  402044:	ret
  402048:	mov	x8, xzr
  40204c:	str	x8, [x19, #136]
  402050:	b	401f44 <ferror@plt+0x1b4>
  402054:	stp	x29, x30, [sp, #-96]!
  402058:	umulh	x8, x3, x4
  40205c:	cmp	xzr, x8
  402060:	stp	x24, x23, [sp, #48]
  402064:	mov	x24, xzr
  402068:	cset	w8, ne  // ne = any
  40206c:	str	x27, [sp, #16]
  402070:	stp	x26, x25, [sp, #32]
  402074:	stp	x22, x21, [sp, #64]
  402078:	stp	x20, x19, [sp, #80]
  40207c:	mov	x29, sp
  402080:	cbz	x3, 402154 <ferror@plt+0x3c4>
  402084:	mov	x22, x4
  402088:	cbz	x4, 402154 <ferror@plt+0x3c4>
  40208c:	mov	x19, x5
  402090:	mov	x23, x3
  402094:	tbnz	w8, #0, 4020a4 <ferror@plt+0x314>
  402098:	mul	x20, x23, x22
  40209c:	adds	x27, x20, #0x1
  4020a0:	b.cc	4020fc <ferror@plt+0x36c>  // b.lo, b.ul, b.last
  4020a4:	cbz	x19, 402150 <ferror@plt+0x3c0>
  4020a8:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4020ac:	add	x1, x1, #0x64d
  4020b0:	mov	w2, #0x5                   	// #5
  4020b4:	mov	x0, xzr
  4020b8:	bl	401cc0 <dcgettext@plt>
  4020bc:	adrp	x21, 451000 <warn@@Base+0xfc10>
  4020c0:	add	x21, x21, #0x42d
  4020c4:	mov	x20, x0
  4020c8:	mov	x0, x21
  4020cc:	mov	x1, x22
  4020d0:	bl	403104 <ferror@plt+0x1374>
  4020d4:	mov	x22, x0
  4020d8:	mov	x0, x21
  4020dc:	mov	x1, x23
  4020e0:	bl	403104 <ferror@plt+0x1374>
  4020e4:	mov	x2, x0
  4020e8:	mov	x0, x20
  4020ec:	mov	x1, x22
  4020f0:	mov	x3, x19
  4020f4:	bl	44132c <error@@Base>
  4020f8:	b	402150 <ferror@plt+0x3c0>
  4020fc:	adrp	x24, 48b000 <warn@@Base+0x49c10>
  402100:	ldr	x8, [x24, #3928]
  402104:	ldr	x9, [x1, #16]
  402108:	mov	x25, x1
  40210c:	subs	x9, x9, x8
  402110:	b.cs	402174 <ferror@plt+0x3e4>  // b.hs, b.nlast
  402114:	cbz	x19, 402150 <ferror@plt+0x3c0>
  402118:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  40211c:	add	x1, x1, #0x68b
  402120:	mov	w2, #0x5                   	// #5
  402124:	mov	x0, xzr
  402128:	bl	401cc0 <dcgettext@plt>
  40212c:	mov	x21, x0
  402130:	adrp	x0, 451000 <warn@@Base+0xfc10>
  402134:	add	x0, x0, #0x42d
  402138:	mov	x1, x20
  40213c:	bl	403104 <ferror@plt+0x1374>
  402140:	mov	x1, x0
  402144:	mov	x0, x21
  402148:	mov	x2, x19
  40214c:	bl	44132c <error@@Base>
  402150:	mov	x24, xzr
  402154:	mov	x0, x24
  402158:	ldp	x20, x19, [sp, #80]
  40215c:	ldp	x22, x21, [sp, #64]
  402160:	ldp	x24, x23, [sp, #48]
  402164:	ldp	x26, x25, [sp, #32]
  402168:	ldr	x27, [sp, #16]
  40216c:	ldp	x29, x30, [sp], #96
  402170:	ret
  402174:	mov	x26, x2
  402178:	subs	x9, x9, x2
  40217c:	b.cc	402114 <ferror@plt+0x384>  // b.lo, b.ul, b.last
  402180:	cmp	x20, x9
  402184:	b.hi	402114 <ferror@plt+0x384>  // b.pmore
  402188:	mov	x21, x0
  40218c:	ldr	x0, [x25, #8]
  402190:	add	x1, x8, x26
  402194:	mov	w2, wzr
  402198:	bl	401b70 <fseek@plt>
  40219c:	cbz	w0, 4021c4 <ferror@plt+0x434>
  4021a0:	cbz	x19, 402150 <ferror@plt+0x3c0>
  4021a4:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4021a8:	add	x1, x1, #0x6bd
  4021ac:	mov	w2, #0x5                   	// #5
  4021b0:	mov	x0, xzr
  4021b4:	bl	401cc0 <dcgettext@plt>
  4021b8:	ldr	x8, [x24, #3928]
  4021bc:	add	x1, x8, x26
  4021c0:	b	402148 <ferror@plt+0x3b8>
  4021c4:	mov	x24, x21
  4021c8:	cbnz	x21, 4021e0 <ferror@plt+0x450>
  4021cc:	mov	x0, x27
  4021d0:	bl	401a70 <malloc@plt>
  4021d4:	cbz	x0, 40224c <ferror@plt+0x4bc>
  4021d8:	mov	x24, x0
  4021dc:	strb	wzr, [x0, x20]
  4021e0:	ldr	x3, [x25, #8]
  4021e4:	mov	x0, x24
  4021e8:	mov	x1, x23
  4021ec:	mov	x2, x22
  4021f0:	bl	401c00 <fread@plt>
  4021f4:	cmp	x0, x22
  4021f8:	b.eq	402154 <ferror@plt+0x3c4>  // b.none
  4021fc:	cbz	x19, 402238 <ferror@plt+0x4a8>
  402200:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  402204:	add	x1, x1, #0x707
  402208:	mov	w2, #0x5                   	// #5
  40220c:	mov	x0, xzr
  402210:	bl	401cc0 <dcgettext@plt>
  402214:	mov	x22, x0
  402218:	adrp	x0, 451000 <warn@@Base+0xfc10>
  40221c:	add	x0, x0, #0x42d
  402220:	mov	x1, x20
  402224:	bl	403104 <ferror@plt+0x1374>
  402228:	mov	x1, x0
  40222c:	mov	x0, x22
  402230:	mov	x2, x19
  402234:	bl	44132c <error@@Base>
  402238:	cmp	x24, x21
  40223c:	b.eq	402150 <ferror@plt+0x3c0>  // b.none
  402240:	mov	x0, x24
  402244:	bl	401c10 <free@plt>
  402248:	b	402150 <ferror@plt+0x3c0>
  40224c:	cbz	x19, 402150 <ferror@plt+0x3c0>
  402250:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  402254:	add	x1, x1, #0x6dd
  402258:	b	402120 <ferror@plt+0x390>
  40225c:	stp	x29, x30, [sp, #-80]!
  402260:	stp	x24, x23, [sp, #32]
  402264:	stp	x22, x21, [sp, #48]
  402268:	stp	x20, x19, [sp, #64]
  40226c:	ldr	x8, [x0, #112]
  402270:	str	x25, [sp, #16]
  402274:	mov	x29, sp
  402278:	cbz	x8, 402324 <ferror@plt+0x594>
  40227c:	mov	x19, x0
  402280:	mov	x20, x1
  402284:	cbz	x2, 402314 <ferror@plt+0x584>
  402288:	ldr	w23, [x2]
  40228c:	cbz	w23, 402314 <ferror@plt+0x584>
  402290:	adrp	x21, 44f000 <warn@@Base+0xdc10>
  402294:	adrp	x22, 44f000 <warn@@Base+0xdc10>
  402298:	add	x24, x2, #0x4
  40229c:	add	x21, x21, #0x737
  4022a0:	mov	w25, #0x50                  	// #80
  4022a4:	add	x22, x22, #0x744
  4022a8:	b	4022d0 <ferror@plt+0x540>
  4022ac:	mov	w2, #0x5                   	// #5
  4022b0:	mov	x0, xzr
  4022b4:	mov	x1, x21
  4022b8:	bl	401cc0 <dcgettext@plt>
  4022bc:	mov	x1, x20
  4022c0:	bl	401bf0 <strcmp@plt>
  4022c4:	cbz	w0, 402340 <ferror@plt+0x5b0>
  4022c8:	ldr	w23, [x24], #4
  4022cc:	cbz	w23, 402314 <ferror@plt+0x584>
  4022d0:	ldr	w8, [x19, #100]
  4022d4:	cmp	w23, w8
  4022d8:	b.cs	4022c8 <ferror@plt+0x538>  // b.hs, b.nlast
  4022dc:	ldr	x8, [x19, #128]
  4022e0:	cbz	x8, 4022ac <ferror@plt+0x51c>
  4022e4:	ldr	x9, [x19, #112]
  4022e8:	umull	x10, w23, w25
  4022ec:	ldr	w9, [x9, x10]
  4022f0:	ldr	x10, [x19, #136]
  4022f4:	cmp	x10, x9
  4022f8:	b.ls	402304 <ferror@plt+0x574>  // b.plast
  4022fc:	add	x0, x8, x9
  402300:	b	4022bc <ferror@plt+0x52c>
  402304:	mov	w2, #0x5                   	// #5
  402308:	mov	x0, xzr
  40230c:	mov	x1, x22
  402310:	b	4022b8 <ferror@plt+0x528>
  402314:	mov	x0, x19
  402318:	mov	x1, x20
  40231c:	bl	40317c <ferror@plt+0x13ec>
  402320:	b	402328 <ferror@plt+0x598>
  402324:	mov	x0, xzr
  402328:	ldp	x20, x19, [sp, #64]
  40232c:	ldp	x22, x21, [sp, #48]
  402330:	ldp	x24, x23, [sp, #32]
  402334:	ldr	x25, [sp, #16]
  402338:	ldp	x29, x30, [sp], #80
  40233c:	ret
  402340:	ldr	x8, [x19, #112]
  402344:	mov	w9, #0x50                  	// #80
  402348:	umaddl	x0, w23, w9, x8
  40234c:	b	402328 <ferror@plt+0x598>
  402350:	stp	x29, x30, [sp, #-48]!
  402354:	stp	x20, x19, [sp, #32]
  402358:	adrp	x19, 48a000 <warn@@Base+0x48c10>
  40235c:	add	x19, x19, #0xb88
  402360:	mov	w8, #0x70                  	// #112
  402364:	str	x21, [sp, #16]
  402368:	umaddl	x20, w0, w8, x19
  40236c:	ldr	x8, [x20, #32]!
  402370:	mov	x29, sp
  402374:	cbz	x8, 4023a4 <ferror@plt+0x614>
  402378:	mov	w21, w0
  40237c:	mov	x0, x8
  402380:	bl	401c10 <free@plt>
  402384:	mov	w8, #0x70                  	// #112
  402388:	stp	xzr, xzr, [x20]
  40238c:	madd	x19, x21, x8, x19
  402390:	str	xzr, [x20, #16]
  402394:	ldr	x0, [x19, #64]!
  402398:	cbz	x0, 4023a4 <ferror@plt+0x614>
  40239c:	bl	401c10 <free@plt>
  4023a0:	stp	xzr, xzr, [x19]
  4023a4:	ldp	x20, x19, [sp, #32]
  4023a8:	ldr	x21, [sp, #16]
  4023ac:	ldp	x29, x30, [sp], #48
  4023b0:	ret
  4023b4:	sub	sp, sp, #0xc0
  4023b8:	stp	x24, x23, [sp, #144]
  4023bc:	adrp	x24, 48a000 <warn@@Base+0x48c10>
  4023c0:	add	x24, x24, #0xb88
  4023c4:	mov	w8, #0x70                  	// #112
  4023c8:	stp	x29, x30, [sp, #96]
  4023cc:	str	x27, [sp, #112]
  4023d0:	stp	x26, x25, [sp, #128]
  4023d4:	stp	x22, x21, [sp, #160]
  4023d8:	stp	x20, x19, [sp, #176]
  4023dc:	umaddl	x26, w0, w8, x24
  4023e0:	ldr	x21, [x26, #32]!
  4023e4:	mov	x20, x2
  4023e8:	mov	x19, x1
  4023ec:	mov	w25, w0
  4023f0:	add	x29, sp, #0x60
  4023f4:	cbz	x21, 402418 <ferror@plt+0x688>
  4023f8:	mov	w8, #0x70                  	// #112
  4023fc:	madd	x8, x25, x8, x24
  402400:	ldr	x0, [x8, #24]
  402404:	ldr	x1, [x20]
  402408:	bl	401bf0 <strcmp@plt>
  40240c:	cbz	w0, 402620 <ferror@plt+0x890>
  402410:	mov	x0, x21
  402414:	bl	401c10 <free@plt>
  402418:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  40241c:	add	x1, x1, #0x74e
  402420:	mov	w2, #0x5                   	// #5
  402424:	mov	x0, xzr
  402428:	bl	401cc0 <dcgettext@plt>
  40242c:	mov	w8, #0x70                  	// #112
  402430:	madd	x27, x25, x8, x24
  402434:	ldr	x3, [x27, #16]!
  402438:	mov	x2, x0
  40243c:	add	x0, sp, #0x20
  402440:	mov	w1, #0x40                  	// #64
  402444:	bl	401a20 <snprintf@plt>
  402448:	ldr	x8, [x19, #16]
  40244c:	str	xzr, [x27, #64]
  402450:	add	x5, sp, #0x20
  402454:	mov	w3, #0x1                   	// #1
  402458:	str	x8, [x27, #24]
  40245c:	ldr	x8, [x20]
  402460:	mov	x0, xzr
  402464:	mov	x1, x20
  402468:	str	x8, [x27, #8]
  40246c:	ldp	x2, x4, [x19, #24]
  402470:	bl	402054 <ferror@plt+0x2c4>
  402474:	str	x0, [x26]
  402478:	cbz	x0, 4024d0 <ferror@plt+0x740>
  40247c:	ldr	x8, [x26]
  402480:	str	x8, [x29, #24]
  402484:	ldr	x21, [x19, #32]
  402488:	str	x21, [sp, #24]
  40248c:	ldrb	w8, [x19, #9]
  402490:	tbnz	w8, #3, 4024e0 <ferror@plt+0x750>
  402494:	cmp	x21, #0xd
  402498:	b.cc	402594 <ferror@plt+0x804>  // b.lo, b.ul, b.last
  40249c:	ldr	x22, [x29, #24]
  4024a0:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4024a4:	add	x1, x1, #0x7d1
  4024a8:	mov	x0, x22
  4024ac:	bl	401bf0 <strcmp@plt>
  4024b0:	cbnz	w0, 402594 <ferror@plt+0x804>
  4024b4:	ldur	x8, [x22, #4]
  4024b8:	add	x9, x22, #0xc
  4024bc:	sub	x10, x21, #0xc
  4024c0:	str	x9, [x29, #24]
  4024c4:	rev	x1, x8
  4024c8:	str	x10, [sp, #24]
  4024cc:	b	402598 <ferror@plt+0x808>
  4024d0:	mov	w8, #0x70                  	// #112
  4024d4:	madd	x8, x25, x8, x24
  4024d8:	str	xzr, [x8, #48]
  4024dc:	b	4025d4 <ferror@plt+0x844>
  4024e0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4024e4:	ldr	w8, [x8, #100]
  4024e8:	mov	w9, #0xc                   	// #12
  4024ec:	cmp	w8, #0x0
  4024f0:	mov	w8, #0x18                  	// #24
  4024f4:	csel	x8, x8, x9, eq  // eq = none
  4024f8:	cmp	x21, x8
  4024fc:	b.cs	402528 <ferror@plt+0x798>  // b.hs, b.nlast
  402500:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  402504:	add	x1, x1, #0x75e
  402508:	mov	w2, #0x5                   	// #5
  40250c:	mov	x0, xzr
  402510:	bl	401cc0 <dcgettext@plt>
  402514:	ldr	x1, [x27]
  402518:	bl	4413f0 <warn@@Base>
  40251c:	mov	w8, #0x1                   	// #1
  402520:	cbnz	w8, 4025d0 <ferror@plt+0x840>
  402524:	b	402594 <ferror@plt+0x804>
  402528:	ldr	x23, [x29, #24]
  40252c:	mov	x0, sp
  402530:	mov	x2, x21
  402534:	mov	x1, x23
  402538:	bl	40326c <ferror@plt+0x14dc>
  40253c:	ldr	w22, [sp]
  402540:	cmp	w22, #0x1
  402544:	b.ne	40256c <ferror@plt+0x7dc>  // b.any
  402548:	ldr	x1, [sp, #8]
  40254c:	mov	w9, w0
  402550:	mov	w8, wzr
  402554:	add	x10, x23, x9
  402558:	sub	x9, x21, x9
  40255c:	str	x10, [x29, #24]
  402560:	str	x9, [sp, #24]
  402564:	cbnz	wzr, 4025d0 <ferror@plt+0x840>
  402568:	b	402598 <ferror@plt+0x808>
  40256c:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  402570:	add	x1, x1, #0x7a1
  402574:	mov	w2, #0x5                   	// #5
  402578:	mov	x0, xzr
  40257c:	bl	401cc0 <dcgettext@plt>
  402580:	ldr	x1, [x27]
  402584:	mov	w2, w22
  402588:	bl	4413f0 <warn@@Base>
  40258c:	mov	w8, #0x1                   	// #1
  402590:	cbnz	w8, 4025d0 <ferror@plt+0x840>
  402594:	mov	x1, xzr
  402598:	cbz	x1, 4025bc <ferror@plt+0x82c>
  40259c:	add	x0, x29, #0x18
  4025a0:	add	x2, sp, #0x18
  4025a4:	bl	40335c <ferror@plt+0x15cc>
  4025a8:	cbz	w0, 402628 <ferror@plt+0x898>
  4025ac:	ldr	x0, [x26]
  4025b0:	bl	401c10 <free@plt>
  4025b4:	ldr	x8, [x29, #24]
  4025b8:	str	x8, [x26]
  4025bc:	ldr	x9, [sp, #24]
  4025c0:	mov	w10, #0x70                  	// #112
  4025c4:	mov	w8, wzr
  4025c8:	madd	x10, x25, x10, x24
  4025cc:	str	x9, [x10, #48]
  4025d0:	cbnz	w8, 402664 <ferror@plt+0x8d4>
  4025d4:	ldr	x2, [x26]
  4025d8:	cbz	x2, 402664 <ferror@plt+0x8d4>
  4025dc:	mov	w8, #0x70                  	// #112
  4025e0:	madd	x8, x25, x8, x24
  4025e4:	ldr	w8, [x8, #104]
  4025e8:	cbz	w8, 402614 <ferror@plt+0x884>
  4025ec:	mov	w8, #0x70                  	// #112
  4025f0:	madd	x8, x25, x8, x24
  4025f4:	ldr	x3, [x8, #48]
  4025f8:	add	x4, x8, #0x40
  4025fc:	add	x5, x8, #0x48
  402600:	mov	x0, x20
  402604:	mov	x1, x19
  402608:	bl	403554 <ferror@plt+0x17c4>
  40260c:	cbnz	w0, 402620 <ferror@plt+0x890>
  402610:	b	402668 <ferror@plt+0x8d8>
  402614:	mov	w8, #0x70                  	// #112
  402618:	madd	x8, x25, x8, x24
  40261c:	stp	xzr, xzr, [x8, #64]
  402620:	mov	w0, #0x1                   	// #1
  402624:	b	402668 <ferror@plt+0x8d8>
  402628:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  40262c:	add	x1, x1, #0x7d6
  402630:	mov	w2, #0x5                   	// #5
  402634:	mov	x0, xzr
  402638:	bl	401cc0 <dcgettext@plt>
  40263c:	mov	x21, x0
  402640:	mov	x0, x20
  402644:	mov	x1, x19
  402648:	bl	40344c <ferror@plt+0x16bc>
  40264c:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  402650:	add	x1, x1, #0x68
  402654:	mov	x0, x21
  402658:	bl	44132c <error@@Base>
  40265c:	mov	w8, #0x1                   	// #1
  402660:	cbz	w8, 4025d4 <ferror@plt+0x844>
  402664:	mov	w0, wzr
  402668:	ldp	x20, x19, [sp, #176]
  40266c:	ldp	x22, x21, [sp, #160]
  402670:	ldp	x24, x23, [sp, #144]
  402674:	ldp	x26, x25, [sp, #128]
  402678:	ldr	x27, [sp, #112]
  40267c:	ldp	x29, x30, [sp, #96]
  402680:	add	sp, sp, #0xc0
  402684:	ret
  402688:	stp	x29, x30, [sp, #-16]!
  40268c:	mov	x29, sp
  402690:	bl	40269c <ferror@plt+0x90c>
  402694:	ldp	x29, x30, [sp], #16
  402698:	ret
  40269c:	cbz	x0, 4026cc <ferror@plt+0x93c>
  4026a0:	stp	x29, x30, [sp, #-32]!
  4026a4:	str	x19, [sp, #16]
  4026a8:	mov	x19, x0
  4026ac:	ldr	x0, [x0, #8]
  4026b0:	mov	x29, sp
  4026b4:	cbz	x0, 4026bc <ferror@plt+0x92c>
  4026b8:	bl	401a50 <fclose@plt>
  4026bc:	mov	x0, x19
  4026c0:	bl	401c10 <free@plt>
  4026c4:	ldr	x19, [sp, #16]
  4026c8:	ldp	x29, x30, [sp], #32
  4026cc:	ret
  4026d0:	stp	x29, x30, [sp, #-16]!
  4026d4:	mov	x29, sp
  4026d8:	bl	4026e4 <ferror@plt+0x954>
  4026dc:	ldp	x29, x30, [sp], #16
  4026e0:	ret
  4026e4:	sub	sp, sp, #0xa0
  4026e8:	mov	x1, sp
  4026ec:	stp	x29, x30, [sp, #128]
  4026f0:	stp	x20, x19, [sp, #144]
  4026f4:	add	x29, sp, #0x80
  4026f8:	mov	x20, x0
  4026fc:	bl	444888 <warn@@Base+0x3498>
  402700:	tbnz	w0, #31, 402780 <ferror@plt+0x9f0>
  402704:	ldr	w8, [sp, #16]
  402708:	and	w8, w8, #0xf000
  40270c:	cmp	w8, #0x8, lsl #12
  402710:	b.ne	402780 <ferror@plt+0x9f0>  // b.any
  402714:	mov	w0, #0x1                   	// #1
  402718:	mov	w1, #0xa0                  	// #160
  40271c:	bl	401ae0 <calloc@plt>
  402720:	mov	x19, x0
  402724:	cbz	x0, 402784 <ferror@plt+0x9f4>
  402728:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  40272c:	add	x1, x1, #0x795
  402730:	mov	x0, x20
  402734:	bl	401a60 <fopen@plt>
  402738:	str	x0, [x19, #8]
  40273c:	cbz	x0, 402784 <ferror@plt+0x9f4>
  402740:	ldr	x8, [sp, #48]
  402744:	mov	x0, x19
  402748:	str	x20, [x19]
  40274c:	str	x8, [x19, #16]
  402750:	bl	405a6c <ferror@plt+0x3cdc>
  402754:	cbz	w0, 402784 <ferror@plt+0x9f4>
  402758:	ldr	x8, [x19, #56]
  40275c:	cbz	x8, 4027a0 <ferror@plt+0xa10>
  402760:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402764:	ldr	w8, [x8, #100]
  402768:	cbz	w8, 4027b4 <ferror@plt+0xa24>
  40276c:	mov	x0, x19
  402770:	mov	w1, wzr
  402774:	bl	405da4 <ferror@plt+0x4014>
  402778:	cbnz	w0, 4027a0 <ferror@plt+0xa10>
  40277c:	b	402784 <ferror@plt+0x9f4>
  402780:	mov	x19, xzr
  402784:	cbz	x19, 4027a0 <ferror@plt+0xa10>
  402788:	ldr	x0, [x19, #8]
  40278c:	cbz	x0, 402794 <ferror@plt+0xa04>
  402790:	bl	401a50 <fclose@plt>
  402794:	mov	x0, x19
  402798:	bl	401c10 <free@plt>
  40279c:	mov	x19, xzr
  4027a0:	mov	x0, x19
  4027a4:	ldp	x20, x19, [sp, #144]
  4027a8:	ldp	x29, x30, [sp, #128]
  4027ac:	add	sp, sp, #0xa0
  4027b0:	ret
  4027b4:	mov	x0, x19
  4027b8:	mov	w1, wzr
  4027bc:	bl	406068 <ferror@plt+0x42d8>
  4027c0:	cbnz	w0, 4027a0 <ferror@plt+0xa10>
  4027c4:	b	402784 <ferror@plt+0x9f4>
  4027c8:	sub	sp, sp, #0x30
  4027cc:	stp	x20, x19, [sp, #32]
  4027d0:	adrp	x19, 466000 <warn@@Base+0x24c10>
  4027d4:	stp	x29, x30, [sp, #16]
  4027d8:	add	x29, sp, #0x10
  4027dc:	add	x19, x19, #0x215
  4027e0:	stur	w0, [x29, #-4]
  4027e4:	str	x1, [sp]
  4027e8:	mov	w0, #0x5                   	// #5
  4027ec:	mov	x1, x19
  4027f0:	bl	401d80 <setlocale@plt>
  4027f4:	mov	w0, wzr
  4027f8:	mov	x1, x19
  4027fc:	bl	401d80 <setlocale@plt>
  402800:	adrp	x19, 44f000 <warn@@Base+0xdc10>
  402804:	add	x19, x19, #0x618
  402808:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  40280c:	add	x1, x1, #0x621
  402810:	mov	x0, x19
  402814:	bl	401aa0 <bindtextdomain@plt>
  402818:	mov	x0, x19
  40281c:	bl	401bd0 <textdomain@plt>
  402820:	sub	x0, x29, #0x4
  402824:	mov	x1, sp
  402828:	bl	4427c8 <warn@@Base+0x13d8>
  40282c:	ldur	w0, [x29, #-4]
  402830:	ldr	x1, [sp]
  402834:	adrp	x9, 44f000 <warn@@Base+0xdc10>
  402838:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  40283c:	add	x9, x9, #0x633
  402840:	str	x9, [x8, #3736]
  402844:	bl	402930 <ferror@plt+0xba0>
  402848:	adrp	x20, 48b000 <warn@@Base+0x49c10>
  40284c:	ldur	w8, [x29, #-4]
  402850:	ldr	w9, [x20, #3704]
  402854:	sub	w10, w8, #0x1
  402858:	cmp	w9, w10
  40285c:	b.ge	402870 <ferror@plt+0xae0>  // b.tcont
  402860:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  402864:	mov	w9, #0x1                   	// #1
  402868:	strb	w9, [x8, #3896]
  40286c:	b	402878 <ferror@plt+0xae8>
  402870:	cmp	w9, w8
  402874:	b.ge	40290c <ferror@plt+0xb7c>  // b.tcont
  402878:	ldr	w8, [x20, #3704]
  40287c:	ldur	w9, [x29, #-4]
  402880:	cmp	w8, w9
  402884:	b.ge	4028bc <ferror@plt+0xb2c>  // b.tcont
  402888:	mov	w19, wzr
  40288c:	ldr	x9, [sp]
  402890:	add	w10, w8, #0x1
  402894:	str	w10, [x20, #3704]
  402898:	ldr	x0, [x9, w8, sxtw #3]
  40289c:	bl	402ec4 <ferror@plt+0x1134>
  4028a0:	ldr	w8, [x20, #3704]
  4028a4:	ldur	w9, [x29, #-4]
  4028a8:	cmp	w0, #0x0
  4028ac:	csinc	w19, w19, wzr, ne  // ne = any
  4028b0:	cmp	w8, w9
  4028b4:	b.lt	40288c <ferror@plt+0xafc>  // b.tstop
  4028b8:	b	4028c0 <ferror@plt+0xb30>
  4028bc:	mov	w19, wzr
  4028c0:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4028c4:	ldr	x0, [x8, #3880]
  4028c8:	cbz	x0, 4028d0 <ferror@plt+0xb40>
  4028cc:	bl	401c10 <free@plt>
  4028d0:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4028d4:	ldr	x0, [x8, #3904]
  4028d8:	bl	401c10 <free@plt>
  4028dc:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4028e0:	ldr	x0, [x8, #3912]
  4028e4:	bl	401c10 <free@plt>
  4028e8:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4028ec:	ldr	x0, [x8, #3920]
  4028f0:	bl	401c10 <free@plt>
  4028f4:	cmp	w19, #0x0
  4028f8:	ldp	x20, x19, [sp, #32]
  4028fc:	ldp	x29, x30, [sp, #16]
  402900:	cset	w0, ne  // ne = any
  402904:	add	sp, sp, #0x30
  402908:	ret
  40290c:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  402910:	add	x1, x1, #0x63d
  402914:	mov	w2, #0x5                   	// #5
  402918:	mov	x0, xzr
  40291c:	bl	401cc0 <dcgettext@plt>
  402920:	bl	4413f0 <warn@@Base>
  402924:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  402928:	ldr	x0, [x8, #3688]
  40292c:	bl	402da8 <ferror@plt+0x1018>
  402930:	sub	sp, sp, #0x70
  402934:	cmp	w0, #0x2
  402938:	stp	x29, x30, [sp, #16]
  40293c:	stp	x28, x27, [sp, #32]
  402940:	stp	x26, x25, [sp, #48]
  402944:	stp	x24, x23, [sp, #64]
  402948:	stp	x22, x21, [sp, #80]
  40294c:	stp	x20, x19, [sp, #96]
  402950:	add	x29, sp, #0x10
  402954:	b.lt	402d90 <ferror@plt+0x1000>  // b.tstop
  402958:	adrp	x21, 44f000 <warn@@Base+0xdc10>
  40295c:	adrp	x22, 48a000 <warn@@Base+0x48c10>
  402960:	adrp	x25, 444000 <warn@@Base+0x2c10>
  402964:	adrp	x23, 444000 <warn@@Base+0x2c10>
  402968:	mov	w19, w0
  40296c:	mov	x20, x1
  402970:	add	x21, x21, #0xf32
  402974:	add	x22, x22, #0x268
  402978:	add	x25, x25, #0x9b8
  40297c:	mov	w26, #0x1                   	// #1
  402980:	adrp	x27, 48b000 <warn@@Base+0x49c10>
  402984:	adrp	x24, 48c000 <stdout@@GLIBC_2.17+0x180>
  402988:	adrp	x28, 48c000 <stdout@@GLIBC_2.17+0x180>
  40298c:	add	x23, x23, #0x8c0
  402990:	mov	w0, w19
  402994:	mov	x1, x20
  402998:	mov	x2, x21
  40299c:	mov	x3, x22
  4029a0:	mov	x4, xzr
  4029a4:	bl	401be0 <getopt_long@plt>
  4029a8:	add	w8, w0, #0x1
  4029ac:	cmp	w8, #0x7b
  4029b0:	b.hi	4029dc <ferror@plt+0xc4c>  // b.pmore
  4029b4:	adr	x9, 402990 <ferror@plt+0xc00>
  4029b8:	ldrh	w10, [x23, x8, lsl #1]
  4029bc:	add	x9, x9, x10, lsl #2
  4029c0:	br	x9
  4029c4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4029c8:	mov	w9, #0x1                   	// #1
  4029cc:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  4029d0:	strb	w9, [x8, #344]
  4029d4:	strb	w9, [x10, #372]
  4029d8:	b	402990 <ferror@plt+0xc00>
  4029dc:	sub	w8, w0, #0x200
  4029e0:	cmp	w8, #0x8
  4029e4:	b.hi	402d70 <ferror@plt+0xfe0>  // b.pmore
  4029e8:	adr	x9, 4029f8 <ferror@plt+0xc68>
  4029ec:	ldrb	w10, [x25, x8]
  4029f0:	add	x9, x9, x10, lsl #2
  4029f4:	br	x9
  4029f8:	ldr	x0, [x27, #3696]
  4029fc:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402a00:	str	w26, [x8, #388]
  402a04:	cbz	x0, 402c84 <ferror@plt+0xef4>
  402a08:	strb	wzr, [x24, #392]
  402a0c:	bl	42d804 <ferror@plt+0x2ba74>
  402a10:	b	402990 <ferror@plt+0xc00>
  402a14:	mov	w0, #0x1                   	// #1
  402a18:	bl	406328 <ferror@plt+0x4598>
  402a1c:	b	402990 <ferror@plt+0xc00>
  402a20:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402a24:	mov	w9, #0x1                   	// #1
  402a28:	strb	w9, [x8, #384]
  402a2c:	b	402990 <ferror@plt+0xc00>
  402a30:	mov	w0, #0x10                  	// #16
  402a34:	bl	406328 <ferror@plt+0x4598>
  402a38:	b	402990 <ferror@plt+0xc00>
  402a3c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402a40:	mov	w9, #0x1                   	// #1
  402a44:	strb	w9, [x8, #356]
  402a48:	b	402990 <ferror@plt+0xc00>
  402a4c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402a50:	mov	w9, #0x1                   	// #1
  402a54:	strb	w9, [x8, #380]
  402a58:	b	402990 <ferror@plt+0xc00>
  402a5c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402a60:	mov	w9, #0x1                   	// #1
  402a64:	strb	w9, [x8, #368]
  402a68:	b	402990 <ferror@plt+0xc00>
  402a6c:	mov	w0, #0x8                   	// #8
  402a70:	bl	406328 <ferror@plt+0x4598>
  402a74:	b	402990 <ferror@plt+0xc00>
  402a78:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402a7c:	mov	w9, #0x1                   	// #1
  402a80:	strb	w9, [x8, #324]
  402a84:	b	402990 <ferror@plt+0xc00>
  402a88:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402a8c:	mov	w9, #0x1                   	// #1
  402a90:	strb	w9, [x8, #332]
  402a94:	b	402990 <ferror@plt+0xc00>
  402a98:	ldr	x0, [x27, #3696]
  402a9c:	add	x1, sp, #0x8
  402aa0:	mov	w2, wzr
  402aa4:	bl	401930 <strtoul@plt>
  402aa8:	adrp	x8, 48a000 <warn@@Base+0x48c10>
  402aac:	str	w0, [x8, #2944]
  402ab0:	b	402990 <ferror@plt+0xc00>
  402ab4:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  402ab8:	str	w26, [x8, #264]
  402abc:	b	402990 <ferror@plt+0xc00>
  402ac0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402ac4:	mov	w9, #0x1                   	// #1
  402ac8:	strb	w9, [x8, #364]
  402acc:	b	402990 <ferror@plt+0xc00>
  402ad0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402ad4:	mov	w9, #0x1                   	// #1
  402ad8:	strb	w9, [x8, #376]
  402adc:	b	402990 <ferror@plt+0xc00>
  402ae0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402ae4:	mov	w9, #0x1                   	// #1
  402ae8:	strb	w9, [x8, #360]
  402aec:	b	402990 <ferror@plt+0xc00>
  402af0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402af4:	mov	w9, #0x1                   	// #1
  402af8:	strb	w9, [x8, #344]
  402afc:	b	402990 <ferror@plt+0xc00>
  402b00:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402b04:	mov	w9, #0x1                   	// #1
  402b08:	strb	w9, [x8, #336]
  402b0c:	b	402990 <ferror@plt+0xc00>
  402b10:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402b14:	mov	w9, #0x1                   	// #1
  402b18:	strb	w9, [x8, #348]
  402b1c:	b	402990 <ferror@plt+0xc00>
  402b20:	adrp	x8, 48a000 <warn@@Base+0x48c10>
  402b24:	ldr	x0, [x8, #608]
  402b28:	bl	429ec0 <ferror@plt+0x28130>
  402b2c:	b	402990 <ferror@plt+0xc00>
  402b30:	strb	w26, [x28, #396]
  402b34:	b	402990 <ferror@plt+0xc00>
  402b38:	ldr	x0, [x27, #3696]
  402b3c:	add	x1, sp, #0x8
  402b40:	mov	w2, wzr
  402b44:	bl	401930 <strtoul@plt>
  402b48:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  402b4c:	str	x0, [x8, #3320]
  402b50:	b	402990 <ferror@plt+0xc00>
  402b54:	mov	w0, #0x20                  	// #32
  402b58:	bl	406328 <ferror@plt+0x4598>
  402b5c:	b	402990 <ferror@plt+0xc00>
  402b60:	ldr	x0, [x27, #3696]
  402b64:	bl	401b30 <strdup@plt>
  402b68:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  402b6c:	str	x0, [x8, #3920]
  402b70:	b	402990 <ferror@plt+0xc00>
  402b74:	ldr	x0, [x27, #3696]
  402b78:	bl	401b30 <strdup@plt>
  402b7c:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  402b80:	str	x0, [x8, #3904]
  402b84:	b	402990 <ferror@plt+0xc00>
  402b88:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402b8c:	mov	w9, #0x1                   	// #1
  402b90:	strb	w9, [x8, #324]
  402b94:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402b98:	strb	w9, [x8, #328]
  402b9c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402ba0:	strb	w9, [x8, #332]
  402ba4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402ba8:	strb	w9, [x8, #336]
  402bac:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402bb0:	strb	w9, [x8, #340]
  402bb4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402bb8:	strb	w9, [x8, #344]
  402bbc:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402bc0:	strb	w9, [x8, #348]
  402bc4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402bc8:	strb	w9, [x8, #352]
  402bcc:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402bd0:	strb	w9, [x8, #356]
  402bd4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402bd8:	strb	w9, [x8, #360]
  402bdc:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402be0:	strb	w9, [x8, #364]
  402be4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402be8:	strb	w9, [x8, #368]
  402bec:	b	402990 <ferror@plt+0xc00>
  402bf0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402bf4:	mov	w9, #0x1                   	// #1
  402bf8:	strb	w9, [x8, #352]
  402bfc:	b	402990 <ferror@plt+0xc00>
  402c00:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402c04:	mov	w9, #0x1                   	// #1
  402c08:	strb	w9, [x8, #328]
  402c0c:	b	402990 <ferror@plt+0xc00>
  402c10:	ldr	x0, [x27, #3696]
  402c14:	mov	w8, #0x1                   	// #1
  402c18:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  402c1c:	str	w8, [x9, #388]
  402c20:	cbz	x0, 402c8c <ferror@plt+0xefc>
  402c24:	strb	wzr, [x24, #392]
  402c28:	bl	42d948 <ferror@plt+0x2bbb8>
  402c2c:	b	402990 <ferror@plt+0xc00>
  402c30:	ldr	x0, [x27, #3696]
  402c34:	bl	401b30 <strdup@plt>
  402c38:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  402c3c:	str	x0, [x8, #3912]
  402c40:	b	402990 <ferror@plt+0xc00>
  402c44:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  402c48:	mov	w9, #0x1                   	// #1
  402c4c:	str	w9, [x8, #3272]
  402c50:	b	402990 <ferror@plt+0xc00>
  402c54:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402c58:	mov	w9, #0x1                   	// #1
  402c5c:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  402c60:	adrp	x11, 48c000 <stdout@@GLIBC_2.17+0x180>
  402c64:	strb	w9, [x8, #340]
  402c68:	strb	w9, [x10, #344]
  402c6c:	strb	w9, [x11, #352]
  402c70:	b	402990 <ferror@plt+0xc00>
  402c74:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402c78:	mov	w9, #0x1                   	// #1
  402c7c:	strb	w9, [x8, #340]
  402c80:	b	402990 <ferror@plt+0xc00>
  402c84:	strb	w26, [x24, #392]
  402c88:	b	402990 <ferror@plt+0xc00>
  402c8c:	strb	w8, [x24, #392]
  402c90:	bl	42daec <ferror@plt+0x2bd5c>
  402c94:	b	402990 <ferror@plt+0xc00>
  402c98:	ldrb	w8, [x28, #396]
  402c9c:	tbnz	w8, #0, 402d50 <ferror@plt+0xfc0>
  402ca0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402ca4:	ldrb	w8, [x8, #380]
  402ca8:	tbnz	w8, #0, 402d50 <ferror@plt+0xfc0>
  402cac:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402cb0:	ldrb	w8, [x8, #348]
  402cb4:	tbnz	w8, #0, 402d50 <ferror@plt+0xfc0>
  402cb8:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402cbc:	ldrb	w8, [x8, #368]
  402cc0:	tbnz	w8, #0, 402d50 <ferror@plt+0xfc0>
  402cc4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402cc8:	ldrb	w8, [x8, #364]
  402ccc:	tbnz	w8, #0, 402d50 <ferror@plt+0xfc0>
  402cd0:	ldrb	w8, [x24, #392]
  402cd4:	tbnz	w8, #0, 402d50 <ferror@plt+0xfc0>
  402cd8:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402cdc:	ldrb	w8, [x8, #360]
  402ce0:	tbnz	w8, #0, 402d50 <ferror@plt+0xfc0>
  402ce4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402ce8:	ldrb	w8, [x8, #356]
  402cec:	tbnz	w8, #0, 402d50 <ferror@plt+0xfc0>
  402cf0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402cf4:	ldrb	w8, [x8, #336]
  402cf8:	tbnz	w8, #0, 402d50 <ferror@plt+0xfc0>
  402cfc:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402d00:	ldrb	w8, [x8, #324]
  402d04:	tbnz	w8, #0, 402d50 <ferror@plt+0xfc0>
  402d08:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402d0c:	ldrb	w8, [x8, #328]
  402d10:	tbnz	w8, #0, 402d50 <ferror@plt+0xfc0>
  402d14:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402d18:	ldrb	w8, [x8, #332]
  402d1c:	tbnz	w8, #0, 402d50 <ferror@plt+0xfc0>
  402d20:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402d24:	ldrb	w8, [x8, #344]
  402d28:	tbnz	w8, #0, 402d50 <ferror@plt+0xfc0>
  402d2c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402d30:	ldrb	w8, [x8, #352]
  402d34:	tbnz	w8, #0, 402d50 <ferror@plt+0xfc0>
  402d38:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402d3c:	ldrb	w8, [x8, #340]
  402d40:	tbnz	w8, #0, 402d50 <ferror@plt+0xfc0>
  402d44:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402d48:	ldr	w8, [x8, #388]
  402d4c:	cbz	w8, 402d90 <ferror@plt+0x1000>
  402d50:	ldp	x20, x19, [sp, #96]
  402d54:	ldp	x22, x21, [sp, #80]
  402d58:	ldp	x24, x23, [sp, #64]
  402d5c:	ldp	x26, x25, [sp, #48]
  402d60:	ldp	x28, x27, [sp, #32]
  402d64:	ldp	x29, x30, [sp, #16]
  402d68:	add	sp, sp, #0x70
  402d6c:	ret
  402d70:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  402d74:	add	x1, x1, #0xf54
  402d78:	mov	w2, #0x5                   	// #5
  402d7c:	mov	w19, w0
  402d80:	mov	x0, xzr
  402d84:	bl	401cc0 <dcgettext@plt>
  402d88:	mov	w1, w19
  402d8c:	bl	44132c <error@@Base>
  402d90:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  402d94:	ldr	x0, [x8, #3688]
  402d98:	bl	402da8 <ferror@plt+0x1018>
  402d9c:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  402da0:	ldr	x0, [x8, #3712]
  402da4:	bl	402da8 <ferror@plt+0x1018>
  402da8:	stp	x29, x30, [sp, #-48]!
  402dac:	adrp	x1, 450000 <warn@@Base+0xec10>
  402db0:	stp	x20, x19, [sp, #32]
  402db4:	mov	x19, x0
  402db8:	add	x1, x1, #0xe8
  402dbc:	mov	w2, #0x5                   	// #5
  402dc0:	mov	x0, xzr
  402dc4:	str	x21, [sp, #16]
  402dc8:	mov	x29, sp
  402dcc:	bl	401cc0 <dcgettext@plt>
  402dd0:	mov	x1, x0
  402dd4:	mov	x0, x19
  402dd8:	bl	401d70 <fprintf@plt>
  402ddc:	adrp	x1, 450000 <warn@@Base+0xec10>
  402de0:	add	x1, x1, #0x110
  402de4:	mov	w2, #0x5                   	// #5
  402de8:	mov	x0, xzr
  402dec:	bl	401cc0 <dcgettext@plt>
  402df0:	mov	x1, x0
  402df4:	mov	x0, x19
  402df8:	bl	401d70 <fprintf@plt>
  402dfc:	adrp	x1, 450000 <warn@@Base+0xec10>
  402e00:	add	x1, x1, #0x14d
  402e04:	mov	w2, #0x5                   	// #5
  402e08:	mov	x0, xzr
  402e0c:	bl	401cc0 <dcgettext@plt>
  402e10:	mov	x1, x0
  402e14:	mov	x0, x19
  402e18:	bl	401d70 <fprintf@plt>
  402e1c:	adrp	x1, 450000 <warn@@Base+0xec10>
  402e20:	add	x1, x1, #0x902
  402e24:	mov	w2, #0x5                   	// #5
  402e28:	mov	x0, xzr
  402e2c:	bl	401cc0 <dcgettext@plt>
  402e30:	mov	x1, x0
  402e34:	mov	x0, x19
  402e38:	bl	401d70 <fprintf@plt>
  402e3c:	adrp	x1, 450000 <warn@@Base+0xec10>
  402e40:	add	x1, x1, #0x9b2
  402e44:	mov	w2, #0x5                   	// #5
  402e48:	mov	x0, xzr
  402e4c:	bl	401cc0 <dcgettext@plt>
  402e50:	mov	x1, x0
  402e54:	mov	x0, x19
  402e58:	bl	401d70 <fprintf@plt>
  402e5c:	adrp	x1, 450000 <warn@@Base+0xec10>
  402e60:	add	x1, x1, #0xb35
  402e64:	mov	w2, #0x5                   	// #5
  402e68:	mov	x0, xzr
  402e6c:	bl	401cc0 <dcgettext@plt>
  402e70:	mov	x1, x0
  402e74:	mov	x0, x19
  402e78:	bl	401d70 <fprintf@plt>
  402e7c:	adrp	x21, 48b000 <warn@@Base+0x49c10>
  402e80:	ldr	x20, [x21, #3712]
  402e84:	cmp	x20, x19
  402e88:	b.ne	402eb4 <ferror@plt+0x1124>  // b.any
  402e8c:	adrp	x1, 450000 <warn@@Base+0xec10>
  402e90:	add	x1, x1, #0xc5f
  402e94:	mov	w2, #0x5                   	// #5
  402e98:	mov	x0, xzr
  402e9c:	bl	401cc0 <dcgettext@plt>
  402ea0:	adrp	x2, 450000 <warn@@Base+0xec10>
  402ea4:	mov	x1, x0
  402ea8:	add	x2, x2, #0xc72
  402eac:	mov	x0, x20
  402eb0:	bl	401d70 <fprintf@plt>
  402eb4:	ldr	x8, [x21, #3712]
  402eb8:	cmp	x8, x19
  402ebc:	cset	w0, ne  // ne = any
  402ec0:	bl	401960 <exit@plt>
  402ec4:	sub	sp, sp, #0xb0
  402ec8:	add	x1, sp, #0x10
  402ecc:	stp	x29, x30, [sp, #144]
  402ed0:	stp	x20, x19, [sp, #160]
  402ed4:	add	x29, sp, #0x90
  402ed8:	mov	x19, x0
  402edc:	bl	444888 <warn@@Base+0x3498>
  402ee0:	tbnz	w0, #31, 402fd0 <ferror@plt+0x1240>
  402ee4:	ldr	w8, [sp, #32]
  402ee8:	and	w8, w8, #0xf000
  402eec:	cmp	w8, #0x8, lsl #12
  402ef0:	b.ne	402fec <ferror@plt+0x125c>  // b.any
  402ef4:	mov	w0, #0x1                   	// #1
  402ef8:	mov	w1, #0xa0                  	// #160
  402efc:	bl	401ae0 <calloc@plt>
  402f00:	cbz	x0, 403050 <ferror@plt+0x12c0>
  402f04:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  402f08:	mov	x20, x0
  402f0c:	str	x19, [x0]
  402f10:	add	x1, x1, #0x795
  402f14:	mov	x0, x19
  402f18:	bl	401a60 <fopen@plt>
  402f1c:	str	x0, [x20, #8]
  402f20:	cbz	x0, 40306c <ferror@plt+0x12dc>
  402f24:	mov	x3, x0
  402f28:	add	x0, sp, #0x8
  402f2c:	mov	w1, #0x8                   	// #8
  402f30:	mov	w2, #0x1                   	// #1
  402f34:	bl	401c00 <fread@plt>
  402f38:	cmp	x0, #0x1
  402f3c:	b.ne	403088 <ferror@plt+0x12f8>  // b.any
  402f40:	ldr	x8, [sp, #8]
  402f44:	mov	x10, #0x3c21                	// #15393
  402f48:	ldr	x9, [sp, #64]
  402f4c:	movk	x10, #0x7261, lsl #16
  402f50:	movk	x10, #0x6863, lsl #32
  402f54:	movk	x10, #0xa3e, lsl #48
  402f58:	cmp	x8, x10
  402f5c:	str	x9, [x20, #16]
  402f60:	b.eq	4030bc <ferror@plt+0x132c>  // b.none
  402f64:	ldr	x8, [sp, #8]
  402f68:	mov	x9, #0x3c21                	// #15393
  402f6c:	movk	x9, #0x6874, lsl #16
  402f70:	movk	x9, #0x6e69, lsl #32
  402f74:	movk	x9, #0xa3e, lsl #48
  402f78:	cmp	x8, x9
  402f7c:	b.eq	4030c8 <ferror@plt+0x1338>  // b.none
  402f80:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  402f84:	ldrb	w8, [x8, #380]
  402f88:	cmp	w8, #0x1
  402f8c:	b.ne	402fac <ferror@plt+0x121c>  // b.any
  402f90:	adrp	x1, 450000 <warn@@Base+0xec10>
  402f94:	add	x1, x1, #0xd86
  402f98:	mov	w2, #0x5                   	// #5
  402f9c:	mov	x0, xzr
  402fa0:	bl	401cc0 <dcgettext@plt>
  402fa4:	mov	x1, x19
  402fa8:	bl	44132c <error@@Base>
  402fac:	ldr	x0, [x20, #8]
  402fb0:	bl	401b10 <rewind@plt>
  402fb4:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  402fb8:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  402fbc:	mov	x0, x20
  402fc0:	str	xzr, [x8, #3928]
  402fc4:	str	xzr, [x9, #408]
  402fc8:	bl	406b64 <ferror@plt+0x4dd4>
  402fcc:	b	4030d4 <ferror@plt+0x1344>
  402fd0:	bl	401d30 <__errno_location@plt>
  402fd4:	ldr	w8, [x0]
  402fd8:	cmp	w8, #0x2
  402fdc:	b.ne	403010 <ferror@plt+0x1280>  // b.any
  402fe0:	adrp	x1, 450000 <warn@@Base+0xec10>
  402fe4:	add	x1, x1, #0xc98
  402fe8:	b	402ff4 <ferror@plt+0x1264>
  402fec:	adrp	x1, 450000 <warn@@Base+0xec10>
  402ff0:	add	x1, x1, #0xcde
  402ff4:	mov	w2, #0x5                   	// #5
  402ff8:	mov	x0, xzr
  402ffc:	bl	401cc0 <dcgettext@plt>
  403000:	mov	x1, x19
  403004:	bl	44132c <error@@Base>
  403008:	mov	w19, wzr
  40300c:	b	4030f0 <ferror@plt+0x1360>
  403010:	adrp	x1, 450000 <warn@@Base+0xec10>
  403014:	mov	x20, x0
  403018:	add	x1, x1, #0xcac
  40301c:	mov	w2, #0x5                   	// #5
  403020:	mov	x0, xzr
  403024:	bl	401cc0 <dcgettext@plt>
  403028:	ldr	w8, [x20]
  40302c:	mov	x20, x0
  403030:	mov	w0, w8
  403034:	bl	401b40 <strerror@plt>
  403038:	mov	x2, x0
  40303c:	mov	x0, x20
  403040:	mov	x1, x19
  403044:	bl	44132c <error@@Base>
  403048:	mov	w19, wzr
  40304c:	b	4030f0 <ferror@plt+0x1360>
  403050:	adrp	x1, 450000 <warn@@Base+0xec10>
  403054:	add	x1, x1, #0xcfc
  403058:	mov	w2, #0x5                   	// #5
  40305c:	bl	401cc0 <dcgettext@plt>
  403060:	bl	44132c <error@@Base>
  403064:	mov	w19, wzr
  403068:	b	4030f0 <ferror@plt+0x1360>
  40306c:	adrp	x1, 450000 <warn@@Base+0xec10>
  403070:	add	x1, x1, #0xd2a
  403074:	mov	w2, #0x5                   	// #5
  403078:	bl	401cc0 <dcgettext@plt>
  40307c:	mov	x1, x19
  403080:	bl	44132c <error@@Base>
  403084:	b	4030ac <ferror@plt+0x131c>
  403088:	adrp	x1, 450000 <warn@@Base+0xec10>
  40308c:	add	x1, x1, #0xd4c
  403090:	mov	w2, #0x5                   	// #5
  403094:	mov	x0, xzr
  403098:	bl	401cc0 <dcgettext@plt>
  40309c:	mov	x1, x19
  4030a0:	bl	44132c <error@@Base>
  4030a4:	ldr	x0, [x20, #8]
  4030a8:	bl	401a50 <fclose@plt>
  4030ac:	mov	x0, x20
  4030b0:	bl	401c10 <free@plt>
  4030b4:	mov	w19, wzr
  4030b8:	b	4030f0 <ferror@plt+0x1360>
  4030bc:	mov	x0, x20
  4030c0:	mov	w1, wzr
  4030c4:	b	4030d0 <ferror@plt+0x1340>
  4030c8:	mov	w1, #0x1                   	// #1
  4030cc:	mov	x0, x20
  4030d0:	bl	4064e8 <ferror@plt+0x4758>
  4030d4:	ldr	x8, [x20, #8]
  4030d8:	cmp	w0, #0x0
  4030dc:	cset	w19, ne  // ne = any
  4030e0:	mov	x0, x8
  4030e4:	bl	401a50 <fclose@plt>
  4030e8:	mov	x0, x20
  4030ec:	bl	401c10 <free@plt>
  4030f0:	mov	w0, w19
  4030f4:	ldp	x20, x19, [sp, #160]
  4030f8:	ldp	x29, x30, [sp, #144]
  4030fc:	add	sp, sp, #0xb0
  403100:	ret
  403104:	sub	sp, sp, #0x40
  403108:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  40310c:	ldrsw	x9, [x8, #3936]
  403110:	adrp	x10, 48b000 <warn@@Base+0x49c10>
  403114:	stp	x20, x19, [sp, #48]
  403118:	mov	x19, x1
  40311c:	add	x10, x10, #0xf64
  403120:	add	w11, w9, #0x1
  403124:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  403128:	adrp	x2, 468000 <warn@@Base+0x26c10>
  40312c:	mov	x3, x0
  403130:	add	x20, x10, x9, lsl #6
  403134:	and	w9, w11, #0x3
  403138:	add	x1, x1, #0x729
  40313c:	add	x2, x2, #0x88f
  403140:	mov	x0, sp
  403144:	stp	x29, x30, [sp, #32]
  403148:	add	x29, sp, #0x20
  40314c:	str	w9, [x8, #3936]
  403150:	bl	4019c0 <sprintf@plt>
  403154:	mov	x2, sp
  403158:	mov	w1, #0x40                  	// #64
  40315c:	mov	x0, x20
  403160:	mov	x3, x19
  403164:	bl	401a20 <snprintf@plt>
  403168:	mov	x0, x20
  40316c:	ldp	x20, x19, [sp, #48]
  403170:	ldp	x29, x30, [sp, #32]
  403174:	add	sp, sp, #0x40
  403178:	ret
  40317c:	stp	x29, x30, [sp, #-80]!
  403180:	stp	x24, x23, [sp, #32]
  403184:	stp	x22, x21, [sp, #48]
  403188:	stp	x20, x19, [sp, #64]
  40318c:	ldr	x8, [x0, #112]
  403190:	str	x25, [sp, #16]
  403194:	mov	x29, sp
  403198:	cbz	x8, 403244 <ferror@plt+0x14b4>
  40319c:	ldr	w8, [x0, #100]
  4031a0:	mov	x19, x0
  4031a4:	cbz	w8, 403244 <ferror@plt+0x14b4>
  4031a8:	adrp	x21, 44f000 <warn@@Base+0xdc10>
  4031ac:	adrp	x22, 44f000 <warn@@Base+0xdc10>
  4031b0:	adrp	x23, 44f000 <warn@@Base+0xdc10>
  4031b4:	mov	x20, x1
  4031b8:	mov	x24, xzr
  4031bc:	mov	x25, xzr
  4031c0:	add	x21, x21, #0x730
  4031c4:	add	x22, x22, #0x737
  4031c8:	add	x23, x23, #0x744
  4031cc:	ldr	x9, [x19, #112]
  4031d0:	cbz	x9, 4031f4 <ferror@plt+0x1464>
  4031d4:	ldr	x8, [x19, #128]
  4031d8:	cbz	x8, 403204 <ferror@plt+0x1474>
  4031dc:	ldr	w9, [x9, x24]
  4031e0:	ldr	x10, [x19, #136]
  4031e4:	cmp	x10, x9
  4031e8:	b.ls	403214 <ferror@plt+0x1484>  // b.plast
  4031ec:	add	x0, x8, x9
  4031f0:	b	403224 <ferror@plt+0x1494>
  4031f4:	mov	w2, #0x5                   	// #5
  4031f8:	mov	x0, xzr
  4031fc:	mov	x1, x21
  403200:	b	403220 <ferror@plt+0x1490>
  403204:	mov	w2, #0x5                   	// #5
  403208:	mov	x0, xzr
  40320c:	mov	x1, x22
  403210:	b	403220 <ferror@plt+0x1490>
  403214:	mov	w2, #0x5                   	// #5
  403218:	mov	x0, xzr
  40321c:	mov	x1, x23
  403220:	bl	401cc0 <dcgettext@plt>
  403224:	mov	x1, x20
  403228:	bl	401bf0 <strcmp@plt>
  40322c:	cbz	w0, 40324c <ferror@plt+0x14bc>
  403230:	ldr	w8, [x19, #100]
  403234:	add	x25, x25, #0x1
  403238:	add	x24, x24, #0x50
  40323c:	cmp	x25, x8
  403240:	b.cc	4031cc <ferror@plt+0x143c>  // b.lo, b.ul, b.last
  403244:	mov	x0, xzr
  403248:	b	403254 <ferror@plt+0x14c4>
  40324c:	ldr	x8, [x19, #112]
  403250:	add	x0, x8, x24
  403254:	ldp	x20, x19, [sp, #64]
  403258:	ldp	x22, x21, [sp, #48]
  40325c:	ldp	x24, x23, [sp, #32]
  403260:	ldr	x25, [sp, #16]
  403264:	ldp	x29, x30, [sp], #80
  403268:	ret
  40326c:	stp	x29, x30, [sp, #-48]!
  403270:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  403274:	ldr	w8, [x8, #100]
  403278:	stp	x20, x19, [sp, #32]
  40327c:	mov	x20, x1
  403280:	mov	x19, x0
  403284:	str	x21, [sp, #16]
  403288:	mov	x29, sp
  40328c:	cbz	w8, 4032e0 <ferror@plt+0x1550>
  403290:	cmp	x2, #0xb
  403294:	b.ls	4032e8 <ferror@plt+0x1558>  // b.plast
  403298:	adrp	x21, 490000 <stdout@@GLIBC_2.17+0x4180>
  40329c:	ldr	x8, [x21, #3328]
  4032a0:	mov	w1, #0x4                   	// #4
  4032a4:	mov	x0, x20
  4032a8:	blr	x8
  4032ac:	str	w0, [x19]
  4032b0:	ldr	x8, [x21, #3328]
  4032b4:	add	x0, x20, #0x4
  4032b8:	mov	w1, #0x4                   	// #4
  4032bc:	blr	x8
  4032c0:	str	x0, [x19, #8]
  4032c4:	ldr	x8, [x21, #3328]
  4032c8:	add	x0, x20, #0x8
  4032cc:	mov	w1, #0x4                   	// #4
  4032d0:	blr	x8
  4032d4:	str	x0, [x19, #16]
  4032d8:	mov	w0, #0xc                   	// #12
  4032dc:	b	40334c <ferror@plt+0x15bc>
  4032e0:	cmp	x2, #0x17
  4032e4:	b.hi	403308 <ferror@plt+0x1578>  // b.pmore
  4032e8:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4032ec:	add	x1, x1, #0x7f7
  4032f0:	mov	w2, #0x5                   	// #5
  4032f4:	mov	x0, xzr
  4032f8:	bl	401cc0 <dcgettext@plt>
  4032fc:	bl	44132c <error@@Base>
  403300:	mov	w0, wzr
  403304:	b	40334c <ferror@plt+0x15bc>
  403308:	adrp	x21, 490000 <stdout@@GLIBC_2.17+0x4180>
  40330c:	ldr	x8, [x21, #3328]
  403310:	mov	w1, #0x4                   	// #4
  403314:	mov	x0, x20
  403318:	blr	x8
  40331c:	str	w0, [x19]
  403320:	ldr	x8, [x21, #3328]
  403324:	add	x0, x20, #0x8
  403328:	mov	w1, #0x8                   	// #8
  40332c:	blr	x8
  403330:	str	x0, [x19, #8]
  403334:	ldr	x8, [x21, #3328]
  403338:	add	x0, x20, #0x10
  40333c:	mov	w1, #0x8                   	// #8
  403340:	blr	x8
  403344:	str	x0, [x19, #16]
  403348:	mov	w0, #0x18                  	// #24
  40334c:	ldp	x20, x19, [sp, #32]
  403350:	ldr	x21, [sp, #16]
  403354:	ldp	x29, x30, [sp], #48
  403358:	ret
  40335c:	sub	sp, sp, #0xa0
  403360:	stp	x29, x30, [sp, #112]
  403364:	stp	x22, x21, [sp, #128]
  403368:	stp	x20, x19, [sp, #144]
  40336c:	ldr	x8, [x2]
  403370:	ldr	x9, [x0]
  403374:	mov	x21, x1
  403378:	mov	x19, x0
  40337c:	movi	v0.2d, #0x0
  403380:	mov	x0, x1
  403384:	add	x29, sp, #0x70
  403388:	mov	x20, x2
  40338c:	stp	q0, q0, [sp, #80]
  403390:	stp	q0, q0, [sp, #48]
  403394:	stp	q0, q0, [sp, #16]
  403398:	str	q0, [sp]
  40339c:	str	w8, [sp, #8]
  4033a0:	str	x9, [sp]
  4033a4:	str	w21, [sp, #32]
  4033a8:	bl	4446ec <warn@@Base+0x32fc>
  4033ac:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4033b0:	mov	x22, x0
  4033b4:	add	x1, x1, #0x836
  4033b8:	mov	x0, sp
  4033bc:	mov	w2, #0x70                  	// #112
  4033c0:	bl	401c50 <inflateInit_@plt>
  4033c4:	ldr	w8, [sp, #8]
  4033c8:	cbz	w8, 403404 <ferror@plt+0x1674>
  4033cc:	cbnz	w0, 403418 <ferror@plt+0x1688>
  4033d0:	ldr	w8, [sp, #32]
  4033d4:	mov	x0, sp
  4033d8:	mov	w1, #0x4                   	// #4
  4033dc:	sub	x8, x21, x8
  4033e0:	add	x8, x22, x8
  4033e4:	str	x8, [sp, #24]
  4033e8:	bl	401990 <inflate@plt>
  4033ec:	cmp	w0, #0x1
  4033f0:	b.ne	403418 <ferror@plt+0x1688>  // b.any
  4033f4:	mov	x0, sp
  4033f8:	bl	401cd0 <inflateReset@plt>
  4033fc:	ldr	w8, [sp, #8]
  403400:	cbnz	w8, 4033cc <ferror@plt+0x163c>
  403404:	mov	x0, sp
  403408:	bl	401ba0 <inflateEnd@plt>
  40340c:	ldr	w8, [sp, #32]
  403410:	orr	w8, w8, w0
  403414:	cbz	w8, 40342c <ferror@plt+0x169c>
  403418:	mov	x0, x22
  40341c:	bl	401c10 <free@plt>
  403420:	mov	w0, wzr
  403424:	str	xzr, [x19]
  403428:	b	403438 <ferror@plt+0x16a8>
  40342c:	str	x22, [x19]
  403430:	str	x21, [x20]
  403434:	mov	w0, #0x1                   	// #1
  403438:	ldp	x20, x19, [sp, #144]
  40343c:	ldp	x22, x21, [sp, #128]
  403440:	ldp	x29, x30, [sp, #112]
  403444:	add	sp, sp, #0xa0
  403448:	ret
  40344c:	stp	x29, x30, [sp, #-16]!
  403450:	mov	x29, sp
  403454:	cbz	x1, 403478 <ferror@plt+0x16e8>
  403458:	ldr	x8, [x0, #128]
  40345c:	cbz	x8, 403484 <ferror@plt+0x16f4>
  403460:	ldr	w9, [x1]
  403464:	ldr	x10, [x0, #136]
  403468:	cmp	x10, x9
  40346c:	b.ls	403490 <ferror@plt+0x1700>  // b.plast
  403470:	add	x0, x8, x9
  403474:	b	4034a4 <ferror@plt+0x1714>
  403478:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  40347c:	add	x1, x1, #0x730
  403480:	b	403498 <ferror@plt+0x1708>
  403484:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  403488:	add	x1, x1, #0x737
  40348c:	b	403498 <ferror@plt+0x1708>
  403490:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  403494:	add	x1, x1, #0x744
  403498:	mov	w2, #0x5                   	// #5
  40349c:	mov	x0, xzr
  4034a0:	bl	401cc0 <dcgettext@plt>
  4034a4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4034a8:	adrp	x10, 478000 <warn@@Base+0x36c10>
  4034ac:	adrp	x12, 44f000 <warn@@Base+0xdc10>
  4034b0:	mov	w9, #0x80                  	// #128
  4034b4:	add	x8, x8, #0x68
  4034b8:	add	x10, x10, #0xef6
  4034bc:	mov	w11, #0x3c                  	// #60
  4034c0:	add	x12, x12, #0x83d
  4034c4:	mov	w13, #0x3e                  	// #62
  4034c8:	mov	w14, #0x5e                  	// #94
  4034cc:	b	4034e0 <ferror@plt+0x1750>
  4034d0:	strb	w15, [x8], #1
  4034d4:	mov	w15, #0xffffffff            	// #-1
  4034d8:	adds	w9, w9, w15
  4034dc:	b.eq	403548 <ferror@plt+0x17b8>  // b.none
  4034e0:	ldrb	w15, [x0], #1
  4034e4:	cbz	x15, 403548 <ferror@plt+0x17b8>
  4034e8:	ldrh	w16, [x10, x15, lsl #1]
  4034ec:	tbnz	w16, #1, 403528 <ferror@plt+0x1798>
  4034f0:	tbnz	w16, #4, 4034d0 <ferror@plt+0x1740>
  4034f4:	cmp	w9, #0x4
  4034f8:	b.cc	403548 <ferror@plt+0x17b8>  // b.lo, b.ul, b.last
  4034fc:	lsr	x16, x15, #4
  403500:	and	x15, x15, #0xf
  403504:	ldrb	w16, [x12, x16]
  403508:	ldrb	w15, [x12, x15]
  40350c:	strb	w11, [x8]
  403510:	strb	w13, [x8, #3]
  403514:	strb	w16, [x8, #1]
  403518:	strb	w15, [x8, #2]
  40351c:	add	x8, x8, #0x4
  403520:	mov	w15, #0xfffffffc            	// #-4
  403524:	b	4034d8 <ferror@plt+0x1748>
  403528:	cmp	w9, #0x2
  40352c:	b.cc	403548 <ferror@plt+0x17b8>  // b.lo, b.ul, b.last
  403530:	add	w15, w15, #0x40
  403534:	strb	w14, [x8]
  403538:	strb	w15, [x8, #1]
  40353c:	add	x8, x8, #0x2
  403540:	mov	w15, #0xfffffffe            	// #-2
  403544:	b	4034d8 <ferror@plt+0x1748>
  403548:	strb	wzr, [x8]
  40354c:	ldp	x29, x30, [sp], #16
  403550:	ret
  403554:	sub	sp, sp, #0xe0
  403558:	stp	x28, x27, [sp, #144]
  40355c:	stp	x24, x23, [sp, #176]
  403560:	stp	x22, x21, [sp, #192]
  403564:	stp	x20, x19, [sp, #208]
  403568:	mov	x27, x5
  40356c:	mov	x20, x4
  403570:	mov	x28, x3
  403574:	mov	x22, x2
  403578:	mov	x23, x1
  40357c:	mov	x24, x0
  403580:	stp	x29, x30, [sp, #128]
  403584:	stp	x26, x25, [sp, #160]
  403588:	add	x29, sp, #0x80
  40358c:	cbz	x4, 403598 <ferror@plt+0x1808>
  403590:	str	xzr, [x20]
  403594:	str	xzr, [x27]
  403598:	ldrh	w8, [x24, #80]
  40359c:	cmp	w8, #0x1
  4035a0:	b.ne	403cc0 <ferror@plt+0x1f30>  // b.any
  4035a4:	ldr	w9, [x24, #100]
  4035a8:	cbz	w9, 403cc0 <ferror@plt+0x1f30>
  4035ac:	add	x8, x22, x28
  4035b0:	stur	x8, [x29, #-32]
  4035b4:	ldr	x8, [x24, #112]
  4035b8:	mov	w25, #0x50                  	// #80
  4035bc:	mov	x26, x8
  4035c0:	ldr	w19, [x26, #4]
  4035c4:	cmp	w19, #0x9
  4035c8:	b.eq	4035d4 <ferror@plt+0x1844>  // b.none
  4035cc:	cmp	w19, #0x4
  4035d0:	b.ne	4035ec <ferror@plt+0x185c>  // b.any
  4035d4:	ldr	w10, [x26, #44]
  4035d8:	cmp	w10, w9
  4035dc:	b.cs	4035ec <ferror@plt+0x185c>  // b.hs, b.nlast
  4035e0:	madd	x10, x10, x25, x8
  4035e4:	cmp	x10, x23
  4035e8:	b.eq	403614 <ferror@plt+0x1884>  // b.none
  4035ec:	mov	w8, #0x4                   	// #4
  4035f0:	cmp	w8, #0x4
  4035f4:	b.ne	403cb8 <ferror@plt+0x1f28>  // b.any
  4035f8:	ldr	x8, [x24, #112]
  4035fc:	ldr	w9, [x24, #100]
  403600:	add	x26, x26, #0x50
  403604:	madd	x10, x9, x25, x8
  403608:	cmp	x26, x10
  40360c:	b.cc	4035c0 <ferror@plt+0x1830>  // b.lo, b.ul, b.last
  403610:	b	403cc0 <ferror@plt+0x1f30>
  403614:	ldr	x2, [x26, #32]
  403618:	cbz	x2, 4035ec <ferror@plt+0x185c>
  40361c:	ldr	w10, [x26, #40]
  403620:	cmp	w10, w9
  403624:	b.cs	4035ec <ferror@plt+0x185c>  // b.hs, b.nlast
  403628:	madd	x21, x10, x25, x8
  40362c:	ldr	w8, [x21, #4]
  403630:	cmp	w8, #0xb
  403634:	b.eq	403640 <ferror@plt+0x18b0>  // b.none
  403638:	cmp	w8, #0x2
  40363c:	b.ne	403668 <ferror@plt+0x18d8>  // b.any
  403640:	ldr	x1, [x26, #24]
  403644:	sub	x3, x29, #0x10
  403648:	sub	x4, x29, #0x8
  40364c:	mov	x0, x24
  403650:	cmp	w19, #0x4
  403654:	stur	x28, [x29, #-40]
  403658:	b.ne	403670 <ferror@plt+0x18e0>  // b.any
  40365c:	bl	403cec <ferror@plt+0x1f5c>
  403660:	cbnz	w0, 403678 <ferror@plt+0x18e8>
  403664:	ldur	x28, [x29, #-40]
  403668:	mov	w8, #0x1                   	// #1
  40366c:	b	4035f0 <ferror@plt+0x1860>
  403670:	bl	403fec <ferror@plt+0x225c>
  403674:	cbz	w0, 403664 <ferror@plt+0x18d4>
  403678:	ldrh	w8, [x24, #82]
  40367c:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  403680:	ldr	w9, [x9, #100]
  403684:	cmp	w19, #0x4
  403688:	cset	w19, eq  // eq = none
  40368c:	cmp	w8, #0x2a
  403690:	cset	w28, ne  // ne = any
  403694:	sub	x2, x29, #0x18
  403698:	mov	x0, x24
  40369c:	mov	x1, x21
  4036a0:	stur	x27, [x29, #-56]
  4036a4:	cbz	w9, 4036b0 <ferror@plt+0x1920>
  4036a8:	bl	404294 <ferror@plt+0x2504>
  4036ac:	b	4036b4 <ferror@plt+0x1924>
  4036b0:	bl	404654 <ferror@plt+0x28c4>
  4036b4:	ldp	x21, x8, [x29, #-16]
  4036b8:	mov	x27, x0
  4036bc:	cmp	x8, #0x1
  4036c0:	b.lt	4036f0 <ferror@plt+0x1960>  // b.tstop
  4036c4:	ldp	x8, x9, [x29, #-16]
  4036c8:	str	x21, [sp, #40]
  4036cc:	str	x8, [sp, #8]
  4036d0:	and	w8, w19, w28
  4036d4:	str	w8, [sp, #24]
  4036d8:	mov	w8, #0x18                  	// #24
  4036dc:	madd	x19, x9, x8, x21
  4036e0:	mov	x28, x21
  4036e4:	str	x9, [sp, #64]
  4036e8:	stur	x19, [x29, #-48]
  4036ec:	b	403764 <ferror@plt+0x19d4>
  4036f0:	str	x8, [sp, #64]
  4036f4:	b	403c60 <ferror@plt+0x1ed0>
  4036f8:	mov	x0, x24
  4036fc:	mov	w1, w21
  403700:	bl	4057a4 <ferror@plt+0x3a14>
  403704:	cbz	w0, 403a9c <ferror@plt+0x1d0c>
  403708:	ldr	x8, [sp]
  40370c:	ldr	w10, [sp, #20]
  403710:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  403714:	ldp	x21, x1, [sp, #48]
  403718:	ldr	w8, [x8]
  40371c:	ldr	x9, [x9, #3328]
  403720:	cmp	w10, #0x0
  403724:	ldr	x10, [sp, #32]
  403728:	cneg	w8, w8, ne  // ne = any
  40372c:	mov	x0, x21
  403730:	add	w19, w8, w10
  403734:	blr	x9
  403738:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  40373c:	and	x1, x0, #0xc0
  403740:	ldr	x8, [x8, #3336]
  403744:	bfxil	x1, x19, #0, #6
  403748:	ldur	x19, [x29, #-48]
  40374c:	mov	x0, x21
  403750:	ldr	x2, [sp, #56]
  403754:	blr	x8
  403758:	add	x28, x28, #0x18
  40375c:	cmp	x28, x19
  403760:	b.cs	403c5c <ferror@plt+0x1ecc>  // b.hs, b.nlast
  403764:	ldr	x1, [x28, #8]
  403768:	mov	x0, x24
  40376c:	bl	404a2c <ferror@plt+0x2c9c>
  403770:	ldp	x3, x5, [x29, #-32]
  403774:	mov	w21, w0
  403778:	mov	x0, x24
  40377c:	mov	x1, x28
  403780:	mov	x2, x22
  403784:	mov	x4, x27
  403788:	bl	404a5c <ferror@plt+0x2ccc>
  40378c:	cbnz	w0, 403758 <ferror@plt+0x19c8>
  403790:	mov	x0, x24
  403794:	mov	w1, w21
  403798:	bl	404ef4 <ferror@plt+0x3164>
  40379c:	cbnz	w0, 403758 <ferror@plt+0x19c8>
  4037a0:	mov	x0, x24
  4037a4:	mov	w1, w21
  4037a8:	bl	405050 <ferror@plt+0x32c0>
  4037ac:	cbnz	w0, 4037c0 <ferror@plt+0x1a30>
  4037b0:	mov	x0, x24
  4037b4:	mov	w1, w21
  4037b8:	bl	405334 <ferror@plt+0x35a4>
  4037bc:	cbz	w0, 40388c <ferror@plt+0x1afc>
  4037c0:	mov	w11, wzr
  4037c4:	mov	w0, wzr
  4037c8:	mov	w10, #0x4                   	// #4
  4037cc:	ldr	x8, [x28]
  4037d0:	tbnz	x8, #63, 4037f4 <ferror@plt+0x1a64>
  4037d4:	ldur	x9, [x29, #-40]
  4037d8:	cmp	x8, x9
  4037dc:	b.ge	4037f4 <ferror@plt+0x1a64>  // b.tcont
  4037e0:	ldur	x9, [x29, #-32]
  4037e4:	add	x12, x22, x8
  4037e8:	add	x8, x12, x10
  4037ec:	cmp	x8, x9
  4037f0:	b.ls	403838 <ferror@plt+0x1aa8>  // b.plast
  4037f4:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4037f8:	mov	w2, #0x5                   	// #5
  4037fc:	mov	x0, xzr
  403800:	add	x1, x1, #0x887
  403804:	bl	401cc0 <dcgettext@plt>
  403808:	ldr	x19, [x28]
  40380c:	mov	x21, x0
  403810:	mov	x0, x24
  403814:	mov	x1, x23
  403818:	bl	40344c <ferror@plt+0x16bc>
  40381c:	adrp	x2, 48c000 <stdout@@GLIBC_2.17+0x180>
  403820:	mov	x0, x21
  403824:	mov	x1, x19
  403828:	add	x2, x2, #0x68
  40382c:	bl	4413f0 <warn@@Base>
  403830:	ldur	x19, [x29, #-48]
  403834:	b	403758 <ferror@plt+0x19c8>
  403838:	stp	x12, x10, [sp, #48]
  40383c:	str	w0, [sp, #20]
  403840:	ldr	x0, [x28, #8]
  403844:	str	w11, [sp, #28]
  403848:	bl	4058bc <ferror@plt+0x3b2c>
  40384c:	ldur	x8, [x29, #-24]
  403850:	mov	x19, x0
  403854:	cmp	x0, x8
  403858:	b.cs	4038bc <ferror@plt+0x1b2c>  // b.hs, b.nlast
  40385c:	add	x11, x27, x19, lsl #5
  403860:	cbz	x19, 403878 <ferror@plt+0x1ae8>
  403864:	mov	x19, x11
  403868:	ldrb	w8, [x19, #24]!
  40386c:	and	w8, w8, #0xf
  403870:	cmp	w8, #0x4
  403874:	b.cs	403918 <ferror@plt+0x1b88>  // b.hs, b.nlast
  403878:	ldr	w8, [sp, #24]
  40387c:	cbz	w8, 4038d4 <ferror@plt+0x1b44>
  403880:	ldr	x9, [x28, #16]
  403884:	str	x9, [sp, #32]
  403888:	b	4038d8 <ferror@plt+0x1b48>
  40388c:	mov	x0, x24
  403890:	mov	w1, w21
  403894:	bl	405428 <ferror@plt+0x3698>
  403898:	cbnz	w0, 4038ac <ferror@plt+0x1b1c>
  40389c:	mov	x0, x24
  4038a0:	mov	w1, w21
  4038a4:	bl	405500 <ferror@plt+0x3770>
  4038a8:	cbz	w0, 403988 <ferror@plt+0x1bf8>
  4038ac:	mov	w11, wzr
  4038b0:	mov	w0, wzr
  4038b4:	mov	w10, #0x8                   	// #8
  4038b8:	b	4037cc <ferror@plt+0x1a3c>
  4038bc:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4038c0:	mov	w2, #0x5                   	// #5
  4038c4:	mov	x0, xzr
  4038c8:	add	x1, x1, #0x8bf
  4038cc:	bl	401cc0 <dcgettext@plt>
  4038d0:	b	40380c <ferror@plt+0x1a7c>
  4038d4:	str	xzr, [sp, #32]
  4038d8:	ldr	w10, [sp, #28]
  4038dc:	mov	w9, #0x7676                	// #30326
  4038e0:	str	x11, [sp]
  4038e4:	cbz	w8, 4039dc <ferror@plt+0x1c4c>
  4038e8:	ldrh	w8, [x24, #82]
  4038ec:	cmp	w21, #0x1
  4038f0:	b.ne	4038fc <ferror@plt+0x1b6c>  // b.any
  4038f4:	cmp	w8, #0x5e
  4038f8:	b.eq	4039dc <ferror@plt+0x1c4c>  // b.none
  4038fc:	cmp	w8, #0x62
  403900:	b.gt	4039a8 <ferror@plt+0x1c18>
  403904:	cmp	w8, #0x56
  403908:	b.eq	4039d0 <ferror@plt+0x1c40>  // b.none
  40390c:	cmp	w8, #0x5b
  403910:	b.eq	4039b8 <ferror@plt+0x1c28>  // b.none
  403914:	b	4039d8 <ferror@plt+0x1c48>
  403918:	cmp	w8, #0x5
  40391c:	b.eq	403878 <ferror@plt+0x1ae8>  // b.none
  403920:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  403924:	mov	w2, #0x5                   	// #5
  403928:	mov	x0, xzr
  40392c:	add	x1, x1, #0x8fd
  403930:	bl	401cc0 <dcgettext@plt>
  403934:	ldrb	w8, [x19]
  403938:	str	x0, [sp, #56]
  40393c:	mov	x0, x24
  403940:	and	w1, w8, #0xf
  403944:	bl	4058dc <ferror@plt+0x3b4c>
  403948:	mov	x21, x0
  40394c:	mov	x0, x24
  403950:	mov	x1, x26
  403954:	bl	40344c <ferror@plt+0x16bc>
  403958:	ldr	x8, [sp, #8]
  40395c:	ldr	x0, [sp, #56]
  403960:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  403964:	movk	x9, #0xaaab
  403968:	sub	x8, x28, x8
  40396c:	asr	x8, x8, #3
  403970:	adrp	x2, 48c000 <stdout@@GLIBC_2.17+0x180>
  403974:	mul	x3, x8, x9
  403978:	mov	x1, x21
  40397c:	add	x2, x2, #0x68
  403980:	bl	4413f0 <warn@@Base>
  403984:	b	403830 <ferror@plt+0x1aa0>
  403988:	mov	x0, x24
  40398c:	mov	w1, w21
  403990:	bl	4055c0 <ferror@plt+0x3830>
  403994:	cbz	w0, 403a7c <ferror@plt+0x1cec>
  403998:	mov	w11, wzr
  40399c:	mov	w0, wzr
  4039a0:	mov	w10, #0x3                   	// #3
  4039a4:	b	4037cc <ferror@plt+0x1a3c>
  4039a8:	cmp	w8, w9
  4039ac:	b.eq	4039d0 <ferror@plt+0x1c40>  // b.none
  4039b0:	cmp	w8, #0x63
  4039b4:	b.ne	4039d8 <ferror@plt+0x1c48>  // b.any
  4039b8:	cmp	w21, #0x1
  4039bc:	b.eq	4039dc <ferror@plt+0x1c4c>  // b.none
  4039c0:	cmp	w8, w9
  4039c4:	b.eq	4039d0 <ferror@plt+0x1c40>  // b.none
  4039c8:	cmp	w8, #0x56
  4039cc:	b.ne	4039d8 <ferror@plt+0x1c48>  // b.any
  4039d0:	cmp	w21, #0xc
  4039d4:	b.eq	4039dc <ferror@plt+0x1c4c>  // b.none
  4039d8:	cbz	w10, 403a20 <ferror@plt+0x1c90>
  4039dc:	mov	x0, x24
  4039e0:	mov	w1, w21
  4039e4:	bl	4058a0 <ferror@plt+0x3b10>
  4039e8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4039ec:	ldr	x8, [x8, #3328]
  4039f0:	mov	w19, w0
  4039f4:	ldp	x0, x1, [sp, #48]
  4039f8:	blr	x8
  4039fc:	cbz	w19, 403a14 <ferror@plt+0x1c84>
  403a00:	ldr	x9, [sp, #32]
  403a04:	and	x8, x0, #0x3f
  403a08:	add	x9, x8, x9
  403a0c:	str	x9, [sp, #32]
  403a10:	b	403a20 <ferror@plt+0x1c90>
  403a14:	ldr	x8, [sp, #32]
  403a18:	add	x8, x0, x8
  403a1c:	str	x8, [sp, #32]
  403a20:	mov	x0, x24
  403a24:	mov	w1, w21
  403a28:	bl	405334 <ferror@plt+0x35a4>
  403a2c:	ldur	x19, [x29, #-48]
  403a30:	cbnz	w0, 403a44 <ferror@plt+0x1cb4>
  403a34:	mov	x0, x24
  403a38:	mov	w1, w21
  403a3c:	bl	405500 <ferror@plt+0x3770>
  403a40:	cbz	w0, 4036f8 <ferror@plt+0x1968>
  403a44:	ldr	x10, [sp]
  403a48:	ldrh	w8, [x24, #82]
  403a4c:	ldr	x12, [sp, #32]
  403a50:	ldr	x11, [x28]
  403a54:	ldr	x10, [x10]
  403a58:	cmp	w8, #0xf
  403a5c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  403a60:	sub	x9, x12, #0x8
  403a64:	ldr	x8, [x8, #3336]
  403a68:	csel	x9, x9, x12, eq  // eq = none
  403a6c:	add	x9, x9, x10
  403a70:	sub	x1, x9, x11
  403a74:	ldr	x0, [sp, #48]
  403a78:	b	403750 <ferror@plt+0x19c0>
  403a7c:	mov	x0, x24
  403a80:	mov	w1, w21
  403a84:	bl	405610 <ferror@plt+0x3880>
  403a88:	cbz	w0, 403ad0 <ferror@plt+0x1d40>
  403a8c:	mov	w11, wzr
  403a90:	mov	w0, wzr
  403a94:	mov	w10, #0x2                   	// #2
  403a98:	b	4037cc <ferror@plt+0x1a3c>
  403a9c:	mov	x0, x24
  403aa0:	mov	w1, w21
  403aa4:	bl	4058a0 <ferror@plt+0x3b10>
  403aa8:	cbnz	w0, 403708 <ferror@plt+0x1978>
  403aac:	ldr	x9, [sp]
  403ab0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  403ab4:	ldr	x8, [x8, #3336]
  403ab8:	ldr	w10, [sp, #20]
  403abc:	ldr	x9, [x9]
  403ac0:	cbz	w10, 403b00 <ferror@plt+0x1d70>
  403ac4:	ldr	x10, [sp, #32]
  403ac8:	sub	x1, x10, x9
  403acc:	b	403a74 <ferror@plt+0x1ce4>
  403ad0:	mov	x0, x24
  403ad4:	mov	w1, w21
  403ad8:	bl	405770 <ferror@plt+0x39e0>
  403adc:	cbnz	w0, 403af0 <ferror@plt+0x1d60>
  403ae0:	mov	x0, x24
  403ae4:	mov	w1, w21
  403ae8:	bl	4057a4 <ferror@plt+0x3a14>
  403aec:	cbz	w0, 403b0c <ferror@plt+0x1d7c>
  403af0:	mov	w11, wzr
  403af4:	mov	w0, wzr
  403af8:	mov	w10, #0x1                   	// #1
  403afc:	b	4037cc <ferror@plt+0x1a3c>
  403b00:	ldr	x10, [sp, #32]
  403b04:	add	x1, x9, x10
  403b08:	b	403a74 <ferror@plt+0x1ce4>
  403b0c:	mov	x0, x24
  403b10:	mov	w1, w21
  403b14:	bl	4057c0 <ferror@plt+0x3a30>
  403b18:	cbz	w0, 403b24 <ferror@plt+0x1d94>
  403b1c:	mov	w11, #0x1                   	// #1
  403b20:	b	4037c8 <ferror@plt+0x1a38>
  403b24:	mov	w19, w0
  403b28:	mov	x0, x24
  403b2c:	mov	w1, w21
  403b30:	bl	4057dc <ferror@plt+0x3a4c>
  403b34:	cbz	w0, 403b48 <ferror@plt+0x1db8>
  403b38:	mov	w11, #0x1                   	// #1
  403b3c:	mov	w10, #0x4                   	// #4
  403b40:	mov	w0, w19
  403b44:	b	4037cc <ferror@plt+0x1a3c>
  403b48:	mov	x0, x24
  403b4c:	mov	w1, w21
  403b50:	bl	4057f8 <ferror@plt+0x3a68>
  403b54:	mov	w19, w0
  403b58:	cbnz	w0, 403b6c <ferror@plt+0x1ddc>
  403b5c:	mov	x0, x24
  403b60:	mov	w1, w21
  403b64:	bl	405814 <ferror@plt+0x3a84>
  403b68:	cbz	w0, 403b7c <ferror@plt+0x1dec>
  403b6c:	mov	w11, #0x1                   	// #1
  403b70:	mov	w10, #0x8                   	// #8
  403b74:	mov	w0, w19
  403b78:	b	4037cc <ferror@plt+0x1a3c>
  403b7c:	mov	x0, x24
  403b80:	mov	w1, w21
  403b84:	bl	405830 <ferror@plt+0x3aa0>
  403b88:	mov	w19, w0
  403b8c:	cbnz	w0, 403ba0 <ferror@plt+0x1e10>
  403b90:	mov	x0, x24
  403b94:	mov	w1, w21
  403b98:	bl	40584c <ferror@plt+0x3abc>
  403b9c:	cbz	w0, 403bb0 <ferror@plt+0x1e20>
  403ba0:	mov	w11, #0x1                   	// #1
  403ba4:	mov	w10, #0x2                   	// #2
  403ba8:	mov	w0, w19
  403bac:	b	4037cc <ferror@plt+0x1a3c>
  403bb0:	mov	x0, x24
  403bb4:	mov	w1, w21
  403bb8:	bl	405868 <ferror@plt+0x3ad8>
  403bbc:	mov	w19, w0
  403bc0:	cbnz	w0, 403bd4 <ferror@plt+0x1e44>
  403bc4:	mov	x0, x24
  403bc8:	mov	w1, w21
  403bcc:	bl	405884 <ferror@plt+0x3af4>
  403bd0:	cbz	w0, 403be4 <ferror@plt+0x1e54>
  403bd4:	mov	w10, #0x1                   	// #1
  403bd8:	mov	w11, #0x1                   	// #1
  403bdc:	mov	w0, w19
  403be0:	b	4037cc <ferror@plt+0x1a3c>
  403be4:	mov	x0, x24
  403be8:	mov	w1, w21
  403bec:	bl	4058a0 <ferror@plt+0x3b10>
  403bf0:	cbz	w0, 403c04 <ferror@plt+0x1e74>
  403bf4:	mov	w8, w0
  403bf8:	mov	w10, #0x1                   	// #1
  403bfc:	mov	w11, #0x1                   	// #1
  403c00:	b	4037cc <ferror@plt+0x1a3c>
  403c04:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  403c08:	ldr	w8, [x8, #236]
  403c0c:	cmp	w21, w8
  403c10:	b.eq	403c4c <ferror@plt+0x1ebc>  // b.none
  403c14:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  403c18:	mov	w2, #0x5                   	// #5
  403c1c:	mov	x0, xzr
  403c20:	add	x1, x1, #0x84e
  403c24:	bl	401cc0 <dcgettext@plt>
  403c28:	mov	x19, x0
  403c2c:	mov	x0, x24
  403c30:	mov	x1, x23
  403c34:	bl	40344c <ferror@plt+0x16bc>
  403c38:	adrp	x2, 48c000 <stdout@@GLIBC_2.17+0x180>
  403c3c:	mov	x0, x19
  403c40:	mov	w1, w21
  403c44:	add	x2, x2, #0x68
  403c48:	bl	4413f0 <warn@@Base>
  403c4c:	ldur	x19, [x29, #-48]
  403c50:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  403c54:	str	w21, [x8, #236]
  403c58:	b	403758 <ferror@plt+0x19c8>
  403c5c:	ldr	x21, [sp, #40]
  403c60:	mov	x0, x27
  403c64:	bl	401c10 <free@plt>
  403c68:	mov	x0, x24
  403c6c:	mov	x1, xzr
  403c70:	mov	x2, xzr
  403c74:	mov	x3, xzr
  403c78:	mov	x4, xzr
  403c7c:	mov	x5, xzr
  403c80:	bl	404a5c <ferror@plt+0x2ccc>
  403c84:	ldur	x28, [x29, #-40]
  403c88:	cbz	x20, 403ca4 <ferror@plt+0x1f14>
  403c8c:	ldur	x27, [x29, #-56]
  403c90:	ldr	x8, [sp, #64]
  403c94:	str	x21, [x20]
  403c98:	str	x8, [x27]
  403c9c:	mov	w8, #0x2                   	// #2
  403ca0:	b	4035f0 <ferror@plt+0x1860>
  403ca4:	mov	x0, x21
  403ca8:	bl	401c10 <free@plt>
  403cac:	ldur	x27, [x29, #-56]
  403cb0:	mov	w8, #0x2                   	// #2
  403cb4:	b	4035f0 <ferror@plt+0x1860>
  403cb8:	cmp	w8, #0x2
  403cbc:	b.ne	403ce4 <ferror@plt+0x1f54>  // b.any
  403cc0:	mov	w0, #0x1                   	// #1
  403cc4:	ldp	x20, x19, [sp, #208]
  403cc8:	ldp	x22, x21, [sp, #192]
  403ccc:	ldp	x24, x23, [sp, #176]
  403cd0:	ldp	x26, x25, [sp, #160]
  403cd4:	ldp	x28, x27, [sp, #144]
  403cd8:	ldp	x29, x30, [sp, #128]
  403cdc:	add	sp, sp, #0xe0
  403ce0:	ret
  403ce4:	mov	w0, wzr
  403ce8:	b	403cc4 <ferror@plt+0x1f34>
  403cec:	sub	sp, sp, #0x70
  403cf0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  403cf4:	ldr	w8, [x8, #100]
  403cf8:	stp	x26, x25, [sp, #48]
  403cfc:	stp	x24, x23, [sp, #64]
  403d00:	stp	x22, x21, [sp, #80]
  403d04:	stp	x20, x19, [sp, #96]
  403d08:	mov	x19, x4
  403d0c:	mov	x20, x3
  403d10:	mov	x25, x2
  403d14:	mov	x21, x1
  403d18:	mov	x23, x0
  403d1c:	stp	x29, x30, [sp, #16]
  403d20:	stp	x28, x27, [sp, #32]
  403d24:	add	x29, sp, #0x10
  403d28:	cbz	w8, 403e24 <ferror@plt+0x2094>
  403d2c:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  403d30:	add	x1, x1, #0x93e
  403d34:	mov	w2, #0x5                   	// #5
  403d38:	mov	x0, xzr
  403d3c:	bl	401cc0 <dcgettext@plt>
  403d40:	mov	x5, x0
  403d44:	mov	w3, #0x1                   	// #1
  403d48:	mov	x0, xzr
  403d4c:	mov	x1, x23
  403d50:	mov	x2, x21
  403d54:	mov	x4, x25
  403d58:	bl	402054 <ferror@plt+0x2c4>
  403d5c:	cbz	x0, 403f44 <ferror@plt+0x21b4>
  403d60:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  403d64:	movk	x8, #0xaaab
  403d68:	umulh	x8, x25, x8
  403d6c:	lsr	x21, x8, #3
  403d70:	mov	x23, x0
  403d74:	mov	w1, #0x18                  	// #24
  403d78:	mov	x0, x21
  403d7c:	bl	42b880 <ferror@plt+0x29af0>
  403d80:	mov	x22, x0
  403d84:	cbz	x0, 403f70 <ferror@plt+0x21e0>
  403d88:	str	x20, [sp, #8]
  403d8c:	mov	x20, x19
  403d90:	cmp	x25, #0xc
  403d94:	b.cc	403dfc <ferror@plt+0x206c>  // b.lo, b.ul, b.last
  403d98:	mov	x19, xzr
  403d9c:	mov	w25, #0x1                   	// #1
  403da0:	adrp	x26, 490000 <stdout@@GLIBC_2.17+0x4180>
  403da4:	mov	w27, #0xc                   	// #12
  403da8:	mov	w28, #0x18                  	// #24
  403dac:	ldr	x8, [x26, #3328]
  403db0:	madd	x24, x19, x27, x23
  403db4:	mov	w1, #0x4                   	// #4
  403db8:	mov	x0, x24
  403dbc:	blr	x8
  403dc0:	madd	x19, x19, x28, x22
  403dc4:	str	x0, [x19]
  403dc8:	ldr	x8, [x26, #3328]
  403dcc:	add	x0, x24, #0x4
  403dd0:	mov	w1, #0x4                   	// #4
  403dd4:	blr	x8
  403dd8:	str	x0, [x19, #8]
  403ddc:	add	x0, x24, #0x8
  403de0:	mov	w1, #0x4                   	// #4
  403de4:	bl	4417c0 <warn@@Base+0x3d0>
  403de8:	str	x0, [x19, #16]
  403dec:	mov	w19, w25
  403df0:	cmp	x21, x19
  403df4:	add	w25, w25, #0x1
  403df8:	b.hi	403dac <ferror@plt+0x201c>  // b.pmore
  403dfc:	mov	x0, x23
  403e00:	bl	401c10 <free@plt>
  403e04:	mov	x19, x20
  403e08:	ldr	x20, [sp, #8]
  403e0c:	mov	w8, #0x1                   	// #1
  403e10:	tbz	w8, #0, 403f4c <ferror@plt+0x21bc>
  403e14:	mov	w0, #0x1                   	// #1
  403e18:	str	x22, [x20]
  403e1c:	str	x21, [x19]
  403e20:	b	403f50 <ferror@plt+0x21c0>
  403e24:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  403e28:	add	x1, x1, #0x973
  403e2c:	mov	w2, #0x5                   	// #5
  403e30:	mov	x0, xzr
  403e34:	bl	401cc0 <dcgettext@plt>
  403e38:	mov	x5, x0
  403e3c:	mov	w3, #0x1                   	// #1
  403e40:	mov	x0, xzr
  403e44:	mov	x1, x23
  403e48:	mov	x2, x21
  403e4c:	mov	x4, x25
  403e50:	bl	402054 <ferror@plt+0x2c4>
  403e54:	cbz	x0, 403f9c <ferror@plt+0x220c>
  403e58:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  403e5c:	movk	x8, #0xaaab
  403e60:	umulh	x8, x25, x8
  403e64:	lsr	x21, x8, #4
  403e68:	mov	x24, x0
  403e6c:	mov	w1, #0x18                  	// #24
  403e70:	mov	x0, x21
  403e74:	bl	42b880 <ferror@plt+0x29af0>
  403e78:	mov	x22, x0
  403e7c:	cbz	x0, 403fc0 <ferror@plt+0x2230>
  403e80:	cmp	x25, #0x18
  403e84:	str	x19, [sp, #8]
  403e88:	b.cc	403fa8 <ferror@plt+0x2218>  // b.lo, b.ul, b.last
  403e8c:	mov	x8, xzr
  403e90:	mov	w26, #0x1                   	// #1
  403e94:	adrp	x27, 490000 <stdout@@GLIBC_2.17+0x4180>
  403e98:	b	403eac <ferror@plt+0x211c>
  403e9c:	mov	w8, w26
  403ea0:	cmp	x21, x8
  403ea4:	add	w26, w26, #0x1
  403ea8:	b.ls	403fa8 <ferror@plt+0x2218>  // b.plast
  403eac:	ldr	x9, [x27, #3328]
  403eb0:	add	x8, x8, x8, lsl #1
  403eb4:	lsl	x19, x8, #3
  403eb8:	add	x25, x24, x19
  403ebc:	mov	w1, #0x8                   	// #8
  403ec0:	mov	x0, x25
  403ec4:	blr	x9
  403ec8:	add	x28, x22, x19
  403ecc:	str	x0, [x28]
  403ed0:	ldr	x8, [x27, #3328]
  403ed4:	add	x0, x25, #0x8
  403ed8:	mov	w1, #0x8                   	// #8
  403edc:	blr	x8
  403ee0:	str	x0, [x28, #8]!
  403ee4:	add	x0, x25, #0x10
  403ee8:	mov	w1, #0x8                   	// #8
  403eec:	bl	4417c0 <warn@@Base+0x3d0>
  403ef0:	str	x0, [x28, #8]
  403ef4:	ldrh	w8, [x23, #82]
  403ef8:	cmp	w8, #0x8
  403efc:	b.ne	403e9c <ferror@plt+0x210c>  // b.any
  403f00:	ldrb	w8, [x23, #29]
  403f04:	cmp	w8, #0x2
  403f08:	b.eq	403e9c <ferror@plt+0x210c>  // b.none
  403f0c:	ldr	x8, [x28]
  403f10:	lsr	x9, x8, #56
  403f14:	lsr	x10, x8, #40
  403f18:	lsr	x11, x8, #24
  403f1c:	lsr	x12, x8, #8
  403f20:	bfi	x9, x8, #32, #32
  403f24:	and	x8, x10, #0xff00
  403f28:	and	x10, x11, #0xff0000
  403f2c:	orr	x8, x9, x8
  403f30:	orr	x8, x8, x10
  403f34:	and	x9, x12, #0xff000000
  403f38:	orr	x8, x8, x9
  403f3c:	str	x8, [x28]
  403f40:	b	403e9c <ferror@plt+0x210c>
  403f44:	mov	w8, wzr
  403f48:	tbnz	w8, #0, 403e14 <ferror@plt+0x2084>
  403f4c:	mov	w0, wzr
  403f50:	ldp	x20, x19, [sp, #96]
  403f54:	ldp	x22, x21, [sp, #80]
  403f58:	ldp	x24, x23, [sp, #64]
  403f5c:	ldp	x26, x25, [sp, #48]
  403f60:	ldp	x28, x27, [sp, #32]
  403f64:	ldp	x29, x30, [sp, #16]
  403f68:	add	sp, sp, #0x70
  403f6c:	ret
  403f70:	mov	x0, x23
  403f74:	bl	401c10 <free@plt>
  403f78:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  403f7c:	add	x1, x1, #0x955
  403f80:	mov	w2, #0x5                   	// #5
  403f84:	mov	x0, xzr
  403f88:	bl	401cc0 <dcgettext@plt>
  403f8c:	bl	44132c <error@@Base>
  403f90:	mov	w8, wzr
  403f94:	tbnz	w8, #0, 403e14 <ferror@plt+0x2084>
  403f98:	b	403f4c <ferror@plt+0x21bc>
  403f9c:	mov	w8, wzr
  403fa0:	cbnz	w8, 403e14 <ferror@plt+0x2084>
  403fa4:	b	403f4c <ferror@plt+0x21bc>
  403fa8:	mov	x0, x24
  403fac:	bl	401c10 <free@plt>
  403fb0:	ldr	x19, [sp, #8]
  403fb4:	mov	w8, #0x1                   	// #1
  403fb8:	cbz	w8, 403f4c <ferror@plt+0x21bc>
  403fbc:	b	403e14 <ferror@plt+0x2084>
  403fc0:	mov	x0, x24
  403fc4:	bl	401c10 <free@plt>
  403fc8:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  403fcc:	add	x1, x1, #0x955
  403fd0:	mov	w2, #0x5                   	// #5
  403fd4:	mov	x0, xzr
  403fd8:	bl	401cc0 <dcgettext@plt>
  403fdc:	bl	44132c <error@@Base>
  403fe0:	mov	w8, wzr
  403fe4:	cbnz	w8, 403e14 <ferror@plt+0x2084>
  403fe8:	b	403f4c <ferror@plt+0x21bc>
  403fec:	sub	sp, sp, #0x70
  403ff0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  403ff4:	ldr	w8, [x8, #100]
  403ff8:	stp	x28, x27, [sp, #32]
  403ffc:	stp	x24, x23, [sp, #64]
  404000:	stp	x22, x21, [sp, #80]
  404004:	stp	x20, x19, [sp, #96]
  404008:	mov	x28, x4
  40400c:	mov	x20, x3
  404010:	mov	x21, x2
  404014:	mov	x22, x1
  404018:	mov	x23, x0
  40401c:	stp	x29, x30, [sp, #16]
  404020:	stp	x26, x25, [sp, #48]
  404024:	add	x29, sp, #0x10
  404028:	cbz	w8, 4040f0 <ferror@plt+0x2360>
  40402c:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  404030:	add	x1, x1, #0x93e
  404034:	mov	w2, #0x5                   	// #5
  404038:	mov	x0, xzr
  40403c:	bl	401cc0 <dcgettext@plt>
  404040:	mov	x5, x0
  404044:	mov	w3, #0x1                   	// #1
  404048:	mov	x0, xzr
  40404c:	mov	x1, x23
  404050:	mov	x2, x22
  404054:	mov	x4, x21
  404058:	bl	402054 <ferror@plt+0x2c4>
  40405c:	cbz	x0, 4041ec <ferror@plt+0x245c>
  404060:	lsr	x21, x21, #3
  404064:	mov	x23, x0
  404068:	mov	w1, #0x18                  	// #24
  40406c:	mov	x0, x21
  404070:	bl	42b880 <ferror@plt+0x29af0>
  404074:	mov	x22, x0
  404078:	cbz	x0, 404218 <ferror@plt+0x2488>
  40407c:	cbz	x21, 4040d0 <ferror@plt+0x2340>
  404080:	mov	x27, xzr
  404084:	mov	w25, #0x1                   	// #1
  404088:	adrp	x26, 490000 <stdout@@GLIBC_2.17+0x4180>
  40408c:	mov	w19, #0x18                  	// #24
  404090:	ldr	x8, [x26, #3328]
  404094:	add	x24, x23, x27, lsl #3
  404098:	mov	w1, #0x4                   	// #4
  40409c:	mov	x0, x24
  4040a0:	blr	x8
  4040a4:	madd	x27, x27, x19, x22
  4040a8:	str	x0, [x27]
  4040ac:	ldr	x8, [x26, #3328]
  4040b0:	add	x0, x24, #0x4
  4040b4:	mov	w1, #0x4                   	// #4
  4040b8:	blr	x8
  4040bc:	stp	x0, xzr, [x27, #8]
  4040c0:	mov	w27, w25
  4040c4:	cmp	x21, x27
  4040c8:	add	w25, w25, #0x1
  4040cc:	b.hi	404090 <ferror@plt+0x2300>  // b.pmore
  4040d0:	mov	x0, x23
  4040d4:	bl	401c10 <free@plt>
  4040d8:	mov	w8, #0x1                   	// #1
  4040dc:	tbz	w8, #0, 4041f4 <ferror@plt+0x2464>
  4040e0:	mov	w0, #0x1                   	// #1
  4040e4:	str	x22, [x20]
  4040e8:	str	x21, [x28]
  4040ec:	b	4041f8 <ferror@plt+0x2468>
  4040f0:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4040f4:	add	x1, x1, #0x973
  4040f8:	mov	w2, #0x5                   	// #5
  4040fc:	mov	x0, xzr
  404100:	bl	401cc0 <dcgettext@plt>
  404104:	mov	x5, x0
  404108:	mov	w3, #0x1                   	// #1
  40410c:	mov	x0, xzr
  404110:	mov	x1, x23
  404114:	mov	x2, x22
  404118:	mov	x4, x21
  40411c:	bl	402054 <ferror@plt+0x2c4>
  404120:	cbz	x0, 40425c <ferror@plt+0x24cc>
  404124:	lsr	x21, x21, #4
  404128:	mov	x24, x0
  40412c:	mov	w1, #0x18                  	// #24
  404130:	mov	x0, x21
  404134:	bl	42b880 <ferror@plt+0x29af0>
  404138:	mov	x22, x0
  40413c:	cbz	x0, 404268 <ferror@plt+0x24d8>
  404140:	str	x28, [sp, #8]
  404144:	cbz	x21, 404244 <ferror@plt+0x24b4>
  404148:	mov	x19, xzr
  40414c:	mov	w26, #0x1                   	// #1
  404150:	adrp	x27, 490000 <stdout@@GLIBC_2.17+0x4180>
  404154:	mov	w28, #0x18                  	// #24
  404158:	b	40416c <ferror@plt+0x23dc>
  40415c:	mov	w19, w26
  404160:	cmp	x21, x19
  404164:	add	w26, w26, #0x1
  404168:	b.ls	404244 <ferror@plt+0x24b4>  // b.plast
  40416c:	ldr	x8, [x27, #3328]
  404170:	add	x25, x24, x19, lsl #4
  404174:	mov	w1, #0x8                   	// #8
  404178:	mov	x0, x25
  40417c:	blr	x8
  404180:	madd	x19, x19, x28, x22
  404184:	str	x0, [x19]
  404188:	ldr	x8, [x27, #3328]
  40418c:	add	x0, x25, #0x8
  404190:	mov	w1, #0x8                   	// #8
  404194:	blr	x8
  404198:	str	x0, [x19, #8]!
  40419c:	str	xzr, [x19, #8]
  4041a0:	ldrh	w8, [x23, #82]
  4041a4:	cmp	w8, #0x8
  4041a8:	b.ne	40415c <ferror@plt+0x23cc>  // b.any
  4041ac:	ldrb	w8, [x23, #29]
  4041b0:	cmp	w8, #0x2
  4041b4:	b.eq	40415c <ferror@plt+0x23cc>  // b.none
  4041b8:	lsr	x8, x0, #56
  4041bc:	lsr	x9, x0, #40
  4041c0:	lsr	x10, x0, #24
  4041c4:	bfi	x8, x0, #32, #32
  4041c8:	and	x9, x9, #0xff00
  4041cc:	lsr	x11, x0, #8
  4041d0:	and	x10, x10, #0xff0000
  4041d4:	orr	x8, x8, x9
  4041d8:	orr	x8, x8, x10
  4041dc:	and	x9, x11, #0xff000000
  4041e0:	orr	x8, x8, x9
  4041e4:	str	x8, [x19]
  4041e8:	b	40415c <ferror@plt+0x23cc>
  4041ec:	mov	w8, wzr
  4041f0:	tbnz	w8, #0, 4040e0 <ferror@plt+0x2350>
  4041f4:	mov	w0, wzr
  4041f8:	ldp	x20, x19, [sp, #96]
  4041fc:	ldp	x22, x21, [sp, #80]
  404200:	ldp	x24, x23, [sp, #64]
  404204:	ldp	x26, x25, [sp, #48]
  404208:	ldp	x28, x27, [sp, #32]
  40420c:	ldp	x29, x30, [sp, #16]
  404210:	add	sp, sp, #0x70
  404214:	ret
  404218:	mov	x0, x23
  40421c:	bl	401c10 <free@plt>
  404220:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  404224:	add	x1, x1, #0x955
  404228:	mov	w2, #0x5                   	// #5
  40422c:	mov	x0, xzr
  404230:	bl	401cc0 <dcgettext@plt>
  404234:	bl	44132c <error@@Base>
  404238:	mov	w8, wzr
  40423c:	tbnz	w8, #0, 4040e0 <ferror@plt+0x2350>
  404240:	b	4041f4 <ferror@plt+0x2464>
  404244:	mov	x0, x24
  404248:	bl	401c10 <free@plt>
  40424c:	ldr	x28, [sp, #8]
  404250:	mov	w8, #0x1                   	// #1
  404254:	cbnz	w8, 4040e0 <ferror@plt+0x2350>
  404258:	b	4041f4 <ferror@plt+0x2464>
  40425c:	mov	w8, wzr
  404260:	cbz	w8, 4041f4 <ferror@plt+0x2464>
  404264:	b	4040e0 <ferror@plt+0x2350>
  404268:	mov	x0, x24
  40426c:	bl	401c10 <free@plt>
  404270:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  404274:	add	x1, x1, #0x955
  404278:	mov	w2, #0x5                   	// #5
  40427c:	mov	x0, xzr
  404280:	bl	401cc0 <dcgettext@plt>
  404284:	bl	44132c <error@@Base>
  404288:	mov	w8, wzr
  40428c:	cbnz	w8, 4040e0 <ferror@plt+0x2350>
  404290:	b	4041f4 <ferror@plt+0x2464>
  404294:	stp	x29, x30, [sp, #-96]!
  404298:	stp	x28, x27, [sp, #16]
  40429c:	stp	x26, x25, [sp, #32]
  4042a0:	stp	x24, x23, [sp, #48]
  4042a4:	stp	x22, x21, [sp, #64]
  4042a8:	stp	x20, x19, [sp, #80]
  4042ac:	ldr	x25, [x1, #32]
  4042b0:	mov	x19, x2
  4042b4:	mov	x29, sp
  4042b8:	cbz	x25, 40430c <ferror@plt+0x257c>
  4042bc:	ldr	x27, [x1, #56]
  4042c0:	mov	x23, x1
  4042c4:	mov	x24, x0
  4042c8:	sub	x8, x27, #0x1
  4042cc:	cmp	x8, x25
  4042d0:	b.cs	40431c <ferror@plt+0x258c>  // b.hs, b.nlast
  4042d4:	ldr	x8, [x24, #16]
  4042d8:	cmp	x25, x8
  4042dc:	b.ls	4043a4 <ferror@plt+0x2614>  // b.plast
  4042e0:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4042e4:	add	x1, x1, #0x9b9
  4042e8:	mov	w2, #0x5                   	// #5
  4042ec:	mov	x0, xzr
  4042f0:	bl	401cc0 <dcgettext@plt>
  4042f4:	mov	x20, x0
  4042f8:	mov	x0, x24
  4042fc:	mov	x1, x23
  404300:	bl	40344c <ferror@plt+0x16bc>
  404304:	ldr	x2, [x23, #32]
  404308:	b	404344 <ferror@plt+0x25b4>
  40430c:	mov	x23, xzr
  404310:	cbz	x19, 404384 <ferror@plt+0x25f4>
  404314:	str	xzr, [x19]
  404318:	b	404384 <ferror@plt+0x25f4>
  40431c:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  404320:	add	x1, x1, #0x98a
  404324:	mov	w2, #0x5                   	// #5
  404328:	mov	x0, xzr
  40432c:	bl	401cc0 <dcgettext@plt>
  404330:	mov	x20, x0
  404334:	mov	x0, x24
  404338:	mov	x1, x23
  40433c:	bl	40344c <ferror@plt+0x16bc>
  404340:	ldr	x2, [x23, #56]
  404344:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  404348:	add	x1, x1, #0x68
  40434c:	mov	x0, x20
  404350:	bl	44132c <error@@Base>
  404354:	mov	x20, xzr
  404358:	mov	x21, xzr
  40435c:	mov	x22, xzr
  404360:	mov	x23, xzr
  404364:	mov	x0, x22
  404368:	bl	401c10 <free@plt>
  40436c:	mov	x0, x21
  404370:	bl	401c10 <free@plt>
  404374:	cbz	x19, 404384 <ferror@plt+0x25f4>
  404378:	cmp	x23, #0x0
  40437c:	csel	x8, xzr, x20, eq  // eq = none
  404380:	str	x8, [x19]
  404384:	mov	x0, x23
  404388:	ldp	x20, x19, [sp, #80]
  40438c:	ldp	x22, x21, [sp, #64]
  404390:	ldp	x24, x23, [sp, #48]
  404394:	ldp	x26, x25, [sp, #32]
  404398:	ldp	x28, x27, [sp, #16]
  40439c:	ldp	x29, x30, [sp], #96
  4043a0:	ret
  4043a4:	udiv	x20, x25, x27
  4043a8:	add	x8, x25, #0x1
  4043ac:	cmp	x8, x20, lsl #4
  4043b0:	b.cs	4043f8 <ferror@plt+0x2668>  // b.hs, b.nlast
  4043b4:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4043b8:	add	x1, x1, #0x9e5
  4043bc:	mov	w2, #0x5                   	// #5
  4043c0:	mov	x0, xzr
  4043c4:	bl	401cc0 <dcgettext@plt>
  4043c8:	ldr	x21, [x23, #32]
  4043cc:	mov	x22, x0
  4043d0:	mov	x0, x24
  4043d4:	mov	x1, x23
  4043d8:	bl	40344c <ferror@plt+0x16bc>
  4043dc:	ldr	x3, [x23, #56]
  4043e0:	adrp	x2, 48c000 <stdout@@GLIBC_2.17+0x180>
  4043e4:	add	x2, x2, #0x68
  4043e8:	mov	x0, x22
  4043ec:	mov	x1, x21
  4043f0:	bl	44132c <error@@Base>
  4043f4:	b	404358 <ferror@plt+0x25c8>
  4043f8:	ldr	x21, [x23, #24]
  4043fc:	adrp	x1, 450000 <warn@@Base+0xec10>
  404400:	add	x1, x1, #0x8e
  404404:	mov	w2, #0x5                   	// #5
  404408:	mov	x0, xzr
  40440c:	bl	401cc0 <dcgettext@plt>
  404410:	mov	x5, x0
  404414:	mov	w3, #0x1                   	// #1
  404418:	mov	x0, xzr
  40441c:	mov	x1, x24
  404420:	mov	x2, x21
  404424:	mov	x4, x25
  404428:	bl	402054 <ferror@plt+0x2c4>
  40442c:	mov	x21, x0
  404430:	cbz	x0, 40435c <ferror@plt+0x25cc>
  404434:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  404438:	ldr	x26, [x8, #240]
  40443c:	cbz	x26, 404538 <ferror@plt+0x27a8>
  404440:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  404444:	mov	x22, xzr
  404448:	movk	x10, #0xcccd
  40444c:	b	404458 <ferror@plt+0x26c8>
  404450:	ldr	x26, [x26, #8]
  404454:	cbz	x26, 40453c <ferror@plt+0x27ac>
  404458:	ldr	x8, [x26]
  40445c:	ldr	x9, [x24, #112]
  404460:	ldr	w8, [x8, #40]
  404464:	sub	x9, x23, x9
  404468:	asr	x9, x9, #4
  40446c:	mul	x9, x9, x10
  404470:	cmp	x9, x8
  404474:	b.ne	404450 <ferror@plt+0x26c0>  // b.any
  404478:	cbz	x22, 40449c <ferror@plt+0x270c>
  40447c:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  404480:	mov	w2, #0x5                   	// #5
  404484:	mov	x0, xzr
  404488:	add	x1, x1, #0xa2d
  40448c:	bl	401cc0 <dcgettext@plt>
  404490:	bl	44132c <error@@Base>
  404494:	mov	x0, x22
  404498:	bl	401c10 <free@plt>
  40449c:	ldr	x8, [x26]
  4044a0:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4044a4:	mov	w2, #0x5                   	// #5
  4044a8:	mov	x0, xzr
  4044ac:	ldp	x22, x28, [x8, #24]
  4044b0:	add	x1, x1, #0xa7b
  4044b4:	bl	401cc0 <dcgettext@plt>
  4044b8:	mov	x5, x0
  4044bc:	mov	w3, #0x1                   	// #1
  4044c0:	mov	x0, xzr
  4044c4:	mov	x1, x24
  4044c8:	mov	x2, x22
  4044cc:	mov	x4, x28
  4044d0:	bl	402054 <ferror@plt+0x2c4>
  4044d4:	mov	x22, x0
  4044d8:	cbz	x0, 404360 <ferror@plt+0x25d0>
  4044dc:	ldr	x8, [x26]
  4044e0:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4044e4:	movk	x10, #0xcccd
  4044e8:	ldr	x8, [x8, #32]
  4044ec:	cmp	x20, x8, lsr #2
  4044f0:	b.ls	404450 <ferror@plt+0x26c0>  // b.plast
  4044f4:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4044f8:	add	x1, x1, #0xa98
  4044fc:	mov	w2, #0x5                   	// #5
  404500:	mov	x0, xzr
  404504:	bl	401cc0 <dcgettext@plt>
  404508:	ldr	x1, [x26]
  40450c:	mov	x25, x0
  404510:	mov	x0, x24
  404514:	bl	40344c <ferror@plt+0x16bc>
  404518:	ldr	x8, [x26]
  40451c:	ldr	x3, [x23, #32]
  404520:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  404524:	add	x1, x1, #0x68
  404528:	ldr	x2, [x8, #32]
  40452c:	mov	x0, x25
  404530:	bl	44132c <error@@Base>
  404534:	b	404360 <ferror@plt+0x25d0>
  404538:	mov	x22, xzr
  40453c:	mov	w1, #0x20                  	// #32
  404540:	mov	x0, x20
  404544:	bl	42b880 <ferror@plt+0x29af0>
  404548:	mov	x23, x0
  40454c:	cbz	x0, 404638 <ferror@plt+0x28a8>
  404550:	cmp	x27, x25
  404554:	b.hi	404364 <ferror@plt+0x25d4>  // b.pmore
  404558:	mov	x28, xzr
  40455c:	add	x25, x23, #0x1c
  404560:	mov	w26, #0x1                   	// #1
  404564:	adrp	x27, 490000 <stdout@@GLIBC_2.17+0x4180>
  404568:	b	4045c0 <ferror@plt+0x2830>
  40456c:	ldr	x8, [x27, #3328]
  404570:	add	x0, x22, x28, lsl #2
  404574:	mov	w1, #0x4                   	// #4
  404578:	blr	x8
  40457c:	str	w0, [x25]
  404580:	ldr	x8, [x27, #3328]
  404584:	add	x24, x21, x28, lsl #4
  404588:	add	x0, x24, #0xc
  40458c:	mov	w1, #0x1                   	// #1
  404590:	blr	x8
  404594:	sturb	w0, [x25, #-4]
  404598:	ldr	x8, [x27, #3328]
  40459c:	add	x0, x24, #0xd
  4045a0:	mov	w1, #0x1                   	// #1
  4045a4:	blr	x8
  4045a8:	mov	w28, w26
  4045ac:	sturb	w0, [x25, #-3]
  4045b0:	add	w26, w26, #0x1
  4045b4:	cmp	x20, x28
  4045b8:	add	x25, x25, #0x20
  4045bc:	b.ls	404364 <ferror@plt+0x25d4>  // b.plast
  4045c0:	ldr	x8, [x27, #3328]
  4045c4:	add	x24, x21, x28, lsl #4
  4045c8:	mov	w1, #0x4                   	// #4
  4045cc:	mov	x0, x24
  4045d0:	blr	x8
  4045d4:	stur	x0, [x25, #-12]
  4045d8:	ldr	x8, [x27, #3328]
  4045dc:	add	x0, x24, #0x4
  4045e0:	mov	w1, #0x4                   	// #4
  4045e4:	blr	x8
  4045e8:	stur	x0, [x25, #-28]
  4045ec:	ldr	x8, [x27, #3328]
  4045f0:	add	x0, x24, #0x8
  4045f4:	mov	w1, #0x4                   	// #4
  4045f8:	blr	x8
  4045fc:	stur	x0, [x25, #-20]
  404600:	ldr	x8, [x27, #3328]
  404604:	add	x0, x24, #0xe
  404608:	mov	w1, #0x2                   	// #2
  40460c:	blr	x8
  404610:	str	w0, [x25]
  404614:	cbz	x22, 404624 <ferror@plt+0x2894>
  404618:	mov	w8, #0xffff                	// #65535
  40461c:	cmp	w0, w8
  404620:	b.eq	40456c <ferror@plt+0x27dc>  // b.none
  404624:	lsr	w8, w0, #8
  404628:	cmp	w8, #0xff
  40462c:	b.cc	404580 <ferror@plt+0x27f0>  // b.lo, b.ul, b.last
  404630:	sub	w0, w0, #0x10, lsl #12
  404634:	b	40457c <ferror@plt+0x27ec>
  404638:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  40463c:	add	x1, x1, #0xad3
  404640:	mov	w2, #0x5                   	// #5
  404644:	bl	401cc0 <dcgettext@plt>
  404648:	mov	x1, x20
  40464c:	bl	44132c <error@@Base>
  404650:	b	404364 <ferror@plt+0x25d4>
  404654:	stp	x29, x30, [sp, #-96]!
  404658:	stp	x28, x27, [sp, #16]
  40465c:	stp	x26, x25, [sp, #32]
  404660:	stp	x24, x23, [sp, #48]
  404664:	stp	x22, x21, [sp, #64]
  404668:	stp	x20, x19, [sp, #80]
  40466c:	ldr	x25, [x1, #32]
  404670:	mov	x19, x2
  404674:	mov	x29, sp
  404678:	cbz	x25, 4046cc <ferror@plt+0x293c>
  40467c:	ldr	x27, [x1, #56]
  404680:	mov	x23, x1
  404684:	mov	x24, x0
  404688:	sub	x8, x27, #0x1
  40468c:	cmp	x8, x25
  404690:	b.cs	4046dc <ferror@plt+0x294c>  // b.hs, b.nlast
  404694:	ldr	x8, [x24, #16]
  404698:	cmp	x25, x8
  40469c:	b.ls	404764 <ferror@plt+0x29d4>  // b.plast
  4046a0:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4046a4:	add	x1, x1, #0x9b9
  4046a8:	mov	w2, #0x5                   	// #5
  4046ac:	mov	x0, xzr
  4046b0:	bl	401cc0 <dcgettext@plt>
  4046b4:	mov	x20, x0
  4046b8:	mov	x0, x24
  4046bc:	mov	x1, x23
  4046c0:	bl	40344c <ferror@plt+0x16bc>
  4046c4:	ldr	x2, [x23, #32]
  4046c8:	b	404704 <ferror@plt+0x2974>
  4046cc:	mov	x23, xzr
  4046d0:	cbz	x19, 404744 <ferror@plt+0x29b4>
  4046d4:	str	xzr, [x19]
  4046d8:	b	404744 <ferror@plt+0x29b4>
  4046dc:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4046e0:	add	x1, x1, #0x98a
  4046e4:	mov	w2, #0x5                   	// #5
  4046e8:	mov	x0, xzr
  4046ec:	bl	401cc0 <dcgettext@plt>
  4046f0:	mov	x20, x0
  4046f4:	mov	x0, x24
  4046f8:	mov	x1, x23
  4046fc:	bl	40344c <ferror@plt+0x16bc>
  404700:	ldr	x2, [x23, #56]
  404704:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  404708:	add	x1, x1, #0x68
  40470c:	mov	x0, x20
  404710:	bl	44132c <error@@Base>
  404714:	mov	x20, xzr
  404718:	mov	x21, xzr
  40471c:	mov	x22, xzr
  404720:	mov	x23, xzr
  404724:	mov	x0, x22
  404728:	bl	401c10 <free@plt>
  40472c:	mov	x0, x21
  404730:	bl	401c10 <free@plt>
  404734:	cbz	x19, 404744 <ferror@plt+0x29b4>
  404738:	cmp	x23, #0x0
  40473c:	csel	x8, xzr, x20, eq  // eq = none
  404740:	str	x8, [x19]
  404744:	mov	x0, x23
  404748:	ldp	x20, x19, [sp, #80]
  40474c:	ldp	x22, x21, [sp, #64]
  404750:	ldp	x24, x23, [sp, #48]
  404754:	ldp	x26, x25, [sp, #32]
  404758:	ldp	x28, x27, [sp, #16]
  40475c:	ldp	x29, x30, [sp], #96
  404760:	ret
  404764:	udiv	x20, x25, x27
  404768:	add	x8, x20, x20, lsl #1
  40476c:	lsl	x8, x8, #3
  404770:	add	x9, x25, #0x1
  404774:	cmp	x8, x9
  404778:	b.ls	4047c0 <ferror@plt+0x2a30>  // b.plast
  40477c:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  404780:	add	x1, x1, #0x9e5
  404784:	mov	w2, #0x5                   	// #5
  404788:	mov	x0, xzr
  40478c:	bl	401cc0 <dcgettext@plt>
  404790:	ldr	x21, [x23, #32]
  404794:	mov	x22, x0
  404798:	mov	x0, x24
  40479c:	mov	x1, x23
  4047a0:	bl	40344c <ferror@plt+0x16bc>
  4047a4:	ldr	x3, [x23, #56]
  4047a8:	adrp	x2, 48c000 <stdout@@GLIBC_2.17+0x180>
  4047ac:	add	x2, x2, #0x68
  4047b0:	mov	x0, x22
  4047b4:	mov	x1, x21
  4047b8:	bl	44132c <error@@Base>
  4047bc:	b	404718 <ferror@plt+0x2988>
  4047c0:	ldr	x21, [x23, #24]
  4047c4:	adrp	x1, 450000 <warn@@Base+0xec10>
  4047c8:	add	x1, x1, #0x8e
  4047cc:	mov	w2, #0x5                   	// #5
  4047d0:	mov	x0, xzr
  4047d4:	bl	401cc0 <dcgettext@plt>
  4047d8:	mov	x5, x0
  4047dc:	mov	w3, #0x1                   	// #1
  4047e0:	mov	x0, xzr
  4047e4:	mov	x1, x24
  4047e8:	mov	x2, x21
  4047ec:	mov	x4, x25
  4047f0:	bl	402054 <ferror@plt+0x2c4>
  4047f4:	mov	x21, x0
  4047f8:	cbz	x0, 40471c <ferror@plt+0x298c>
  4047fc:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  404800:	ldr	x26, [x8, #240]
  404804:	cbz	x26, 404900 <ferror@plt+0x2b70>
  404808:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  40480c:	mov	x22, xzr
  404810:	movk	x10, #0xcccd
  404814:	b	404820 <ferror@plt+0x2a90>
  404818:	ldr	x26, [x26, #8]
  40481c:	cbz	x26, 404904 <ferror@plt+0x2b74>
  404820:	ldr	x8, [x26]
  404824:	ldr	x9, [x24, #112]
  404828:	ldr	w8, [x8, #40]
  40482c:	sub	x9, x23, x9
  404830:	asr	x9, x9, #4
  404834:	mul	x9, x9, x10
  404838:	cmp	x9, x8
  40483c:	b.ne	404818 <ferror@plt+0x2a88>  // b.any
  404840:	cbz	x22, 404864 <ferror@plt+0x2ad4>
  404844:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  404848:	mov	w2, #0x5                   	// #5
  40484c:	mov	x0, xzr
  404850:	add	x1, x1, #0xa2d
  404854:	bl	401cc0 <dcgettext@plt>
  404858:	bl	44132c <error@@Base>
  40485c:	mov	x0, x22
  404860:	bl	401c10 <free@plt>
  404864:	ldr	x8, [x26]
  404868:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  40486c:	mov	w2, #0x5                   	// #5
  404870:	mov	x0, xzr
  404874:	ldp	x22, x28, [x8, #24]
  404878:	add	x1, x1, #0xa7b
  40487c:	bl	401cc0 <dcgettext@plt>
  404880:	mov	x5, x0
  404884:	mov	w3, #0x1                   	// #1
  404888:	mov	x0, xzr
  40488c:	mov	x1, x24
  404890:	mov	x2, x22
  404894:	mov	x4, x28
  404898:	bl	402054 <ferror@plt+0x2c4>
  40489c:	mov	x22, x0
  4048a0:	cbz	x0, 404720 <ferror@plt+0x2990>
  4048a4:	ldr	x8, [x26]
  4048a8:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4048ac:	movk	x10, #0xcccd
  4048b0:	ldr	x8, [x8, #32]
  4048b4:	cmp	x20, x8, lsr #2
  4048b8:	b.ls	404818 <ferror@plt+0x2a88>  // b.plast
  4048bc:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4048c0:	add	x1, x1, #0xa98
  4048c4:	mov	w2, #0x5                   	// #5
  4048c8:	mov	x0, xzr
  4048cc:	bl	401cc0 <dcgettext@plt>
  4048d0:	ldr	x1, [x26]
  4048d4:	mov	x25, x0
  4048d8:	mov	x0, x24
  4048dc:	bl	40344c <ferror@plt+0x16bc>
  4048e0:	ldr	x8, [x26]
  4048e4:	ldr	x3, [x23, #32]
  4048e8:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  4048ec:	add	x1, x1, #0x68
  4048f0:	ldr	x2, [x8, #32]
  4048f4:	mov	x0, x25
  4048f8:	bl	44132c <error@@Base>
  4048fc:	b	404720 <ferror@plt+0x2990>
  404900:	mov	x22, xzr
  404904:	mov	w1, #0x20                  	// #32
  404908:	mov	x0, x20
  40490c:	bl	42b880 <ferror@plt+0x29af0>
  404910:	mov	x23, x0
  404914:	cbz	x0, 404a10 <ferror@plt+0x2c80>
  404918:	cmp	x27, x25
  40491c:	b.hi	404724 <ferror@plt+0x2994>  // b.pmore
  404920:	mov	x28, xzr
  404924:	add	x25, x23, #0x1c
  404928:	mov	w26, #0x1                   	// #1
  40492c:	adrp	x27, 490000 <stdout@@GLIBC_2.17+0x4180>
  404930:	mov	w9, #0x18                  	// #24
  404934:	b	404994 <ferror@plt+0x2c04>
  404938:	ldr	x8, [x27, #3328]
  40493c:	add	x0, x22, x28, lsl #2
  404940:	mov	w1, #0x4                   	// #4
  404944:	blr	x8
  404948:	mov	w9, #0x18                  	// #24
  40494c:	str	w0, [x25]
  404950:	ldr	x8, [x27, #3328]
  404954:	madd	x24, x28, x9, x21
  404958:	add	x0, x24, #0x8
  40495c:	mov	w1, #0x8                   	// #8
  404960:	blr	x8
  404964:	stur	x0, [x25, #-28]
  404968:	ldr	x8, [x27, #3328]
  40496c:	add	x0, x24, #0x10
  404970:	mov	w1, #0x8                   	// #8
  404974:	blr	x8
  404978:	mov	w28, w26
  40497c:	mov	w9, #0x18                  	// #24
  404980:	stur	x0, [x25, #-20]
  404984:	add	w26, w26, #0x1
  404988:	cmp	x20, x28
  40498c:	add	x25, x25, #0x20
  404990:	b.ls	404724 <ferror@plt+0x2994>  // b.plast
  404994:	ldr	x8, [x27, #3328]
  404998:	madd	x24, x28, x9, x21
  40499c:	mov	w1, #0x4                   	// #4
  4049a0:	mov	x0, x24
  4049a4:	blr	x8
  4049a8:	stur	x0, [x25, #-12]
  4049ac:	ldr	x8, [x27, #3328]
  4049b0:	add	x0, x24, #0x4
  4049b4:	mov	w1, #0x1                   	// #1
  4049b8:	blr	x8
  4049bc:	sturb	w0, [x25, #-4]
  4049c0:	ldr	x8, [x27, #3328]
  4049c4:	add	x0, x24, #0x5
  4049c8:	mov	w1, #0x1                   	// #1
  4049cc:	blr	x8
  4049d0:	sturb	w0, [x25, #-3]
  4049d4:	ldr	x8, [x27, #3328]
  4049d8:	add	x0, x24, #0x6
  4049dc:	mov	w1, #0x2                   	// #2
  4049e0:	blr	x8
  4049e4:	str	w0, [x25]
  4049e8:	cbz	x22, 4049f8 <ferror@plt+0x2c68>
  4049ec:	mov	w8, #0xffff                	// #65535
  4049f0:	cmp	w0, w8
  4049f4:	b.eq	404938 <ferror@plt+0x2ba8>  // b.none
  4049f8:	lsr	w8, w0, #8
  4049fc:	cmp	w8, #0xff
  404a00:	mov	w9, #0x18                  	// #24
  404a04:	b.cc	404950 <ferror@plt+0x2bc0>  // b.lo, b.ul, b.last
  404a08:	sub	w0, w0, #0x10, lsl #12
  404a0c:	b	40494c <ferror@plt+0x2bbc>
  404a10:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  404a14:	add	x1, x1, #0xad3
  404a18:	mov	w2, #0x5                   	// #5
  404a1c:	bl	401cc0 <dcgettext@plt>
  404a20:	mov	x1, x20
  404a24:	bl	44132c <error@@Base>
  404a28:	b	404724 <ferror@plt+0x2994>
  404a2c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  404a30:	ldr	w8, [x8, #100]
  404a34:	cbz	w8, 404a44 <ferror@plt+0x2cb4>
  404a38:	and	w1, w1, #0xff
  404a3c:	mov	w0, w1
  404a40:	ret
  404a44:	ldrh	w8, [x0, #82]
  404a48:	cmp	w8, #0x2b
  404a4c:	b.eq	404a38 <ferror@plt+0x2ca8>  // b.none
  404a50:	cmp	w8, #0x8
  404a54:	b.eq	404a38 <ferror@plt+0x2ca8>  // b.none
  404a58:	b	404a3c <ferror@plt+0x2cac>
  404a5c:	stp	x29, x30, [sp, #-80]!
  404a60:	stp	x26, x25, [sp, #16]
  404a64:	stp	x24, x23, [sp, #32]
  404a68:	stp	x22, x21, [sp, #48]
  404a6c:	stp	x20, x19, [sp, #64]
  404a70:	mov	x24, x5
  404a74:	mov	x21, x4
  404a78:	mov	x22, x3
  404a7c:	mov	x23, x2
  404a80:	mov	x19, x1
  404a84:	mov	x26, x0
  404a88:	mov	x29, sp
  404a8c:	cbz	x1, 404ab4 <ferror@plt+0x2d24>
  404a90:	ldr	x20, [x19, #8]
  404a94:	mov	x0, x26
  404a98:	mov	x1, x20
  404a9c:	bl	404a2c <ferror@plt+0x2c9c>
  404aa0:	mov	w25, w0
  404aa4:	mov	x0, x20
  404aa8:	bl	4058bc <ferror@plt+0x3b2c>
  404aac:	mov	x20, x0
  404ab0:	b	404abc <ferror@plt+0x2d2c>
  404ab4:	mov	x20, xzr
  404ab8:	mov	w25, wzr
  404abc:	ldrh	w8, [x26, #82]
  404ac0:	mov	w0, wzr
  404ac4:	cmp	w8, #0xc4
  404ac8:	b.le	404af0 <ferror@plt+0x2d60>
  404acc:	cmp	w8, #0xc5
  404ad0:	b.eq	404b70 <ferror@plt+0x2de0>  // b.none
  404ad4:	mov	w9, #0xbeef                	// #48879
  404ad8:	cmp	w8, w9
  404adc:	b.eq	404b38 <ferror@plt+0x2da8>  // b.none
  404ae0:	mov	w9, #0x1059                	// #4185
  404ae4:	cmp	w8, w9
  404ae8:	b.eq	404b00 <ferror@plt+0x2d70>  // b.none
  404aec:	b	404e84 <ferror@plt+0x30f4>
  404af0:	cmp	w8, #0x59
  404af4:	b.eq	404b38 <ferror@plt+0x2da8>  // b.none
  404af8:	cmp	w8, #0x69
  404afc:	b.ne	404e84 <ferror@plt+0x30f4>  // b.any
  404b00:	cbz	x19, 404bcc <ferror@plt+0x2e3c>
  404b04:	sub	w8, w25, #0x1
  404b08:	cmp	w8, #0x14
  404b0c:	b.hi	404d68 <ferror@plt+0x2fd8>  // b.pmore
  404b10:	adrp	x9, 444000 <warn@@Base+0x2c10>
  404b14:	add	x9, x9, #0x9c1
  404b18:	adr	x10, 404b28 <ferror@plt+0x2d98>
  404b1c:	ldrb	w11, [x9, x8]
  404b20:	add	x10, x10, x11, lsl #2
  404b24:	br	x10
  404b28:	mov	x0, x26
  404b2c:	bl	405a34 <ferror@plt+0x3ca4>
  404b30:	cbnz	w0, 404ca8 <ferror@plt+0x2f18>
  404b34:	b	404e84 <ferror@plt+0x30f4>
  404b38:	cbz	x19, 404bd8 <ferror@plt+0x2e48>
  404b3c:	sub	w8, w25, #0x1
  404b40:	cmp	w8, #0x2
  404b44:	b.cc	404be4 <ferror@plt+0x2e54>  // b.lo, b.ul, b.last
  404b48:	cmp	w25, #0x22
  404b4c:	b.eq	404e80 <ferror@plt+0x30f0>  // b.none
  404b50:	cmp	w25, #0x21
  404b54:	b.ne	404d08 <ferror@plt+0x2f78>  // b.any
  404b58:	cmp	x20, x24
  404b5c:	b.cs	404dc0 <ferror@plt+0x3030>  // b.hs, b.nlast
  404b60:	add	x8, x21, x20, lsl #5
  404b64:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  404b68:	str	x8, [x9, #256]
  404b6c:	b	404e80 <ferror@plt+0x30f0>
  404b70:	cbz	x19, 404c44 <ferror@plt+0x2eb4>
  404b74:	cmp	w25, #0x7f
  404b78:	mov	w0, wzr
  404b7c:	b.gt	404c58 <ferror@plt+0x2ec8>
  404b80:	cmp	w25, #0x41
  404b84:	b.eq	404dcc <ferror@plt+0x303c>  // b.none
  404b88:	cmp	w25, #0x43
  404b8c:	b.ne	404e84 <ferror@plt+0x30f4>  // b.any
  404b90:	ldr	x8, [x19]
  404b94:	tbnz	x8, #63, 404e30 <ferror@plt+0x30a0>
  404b98:	add	x0, x23, x8
  404b9c:	cmp	x0, x22
  404ba0:	b.cs	404e30 <ferror@plt+0x30a0>  // b.hs, b.nlast
  404ba4:	add	x8, x0, #0x2
  404ba8:	cmp	x8, x22
  404bac:	b.hi	404e30 <ferror@plt+0x30a0>  // b.pmore
  404bb0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  404bb4:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  404bb8:	ldr	x8, [x8, #3336]
  404bbc:	ldr	x1, [x9, #280]
  404bc0:	mov	w2, #0x2                   	// #2
  404bc4:	blr	x8
  404bc8:	b	404e4c <ferror@plt+0x30bc>
  404bcc:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  404bd0:	str	xzr, [x8, #248]
  404bd4:	b	404e80 <ferror@plt+0x30f0>
  404bd8:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  404bdc:	str	xzr, [x8, #256]
  404be0:	b	404e80 <ferror@plt+0x30f0>
  404be4:	adrp	x26, 48c000 <stdout@@GLIBC_2.17+0x180>
  404be8:	ldr	x8, [x26, #256]
  404bec:	cbz	x8, 404da0 <ferror@plt+0x3010>
  404bf0:	cmp	w25, #0x1
  404bf4:	mov	w9, #0x2                   	// #2
  404bf8:	mov	w10, #0x4                   	// #4
  404bfc:	csel	w2, w10, w9, eq  // eq = none
  404c00:	cmp	x20, x24
  404c04:	b.cs	404d44 <ferror@plt+0x2fb4>  // b.hs, b.nlast
  404c08:	ldr	x9, [x19]
  404c0c:	tbnz	x9, #63, 404c28 <ferror@plt+0x2e98>
  404c10:	add	x0, x23, x9
  404c14:	cmp	x0, x22
  404c18:	b.cs	404c28 <ferror@plt+0x2e98>  // b.hs, b.nlast
  404c1c:	add	x9, x0, x2
  404c20:	cmp	x9, x22
  404c24:	b.ls	404e9c <ferror@plt+0x310c>  // b.plast
  404c28:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  404c2c:	add	x1, x1, #0xc38
  404c30:	mov	w2, #0x5                   	// #5
  404c34:	mov	x0, xzr
  404c38:	bl	401cc0 <dcgettext@plt>
  404c3c:	ldr	x1, [x19]
  404c40:	b	404d5c <ferror@plt+0x2fcc>
  404c44:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  404c48:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  404c4c:	str	xzr, [x8, #272]
  404c50:	str	xzr, [x9, #264]
  404c54:	b	404e80 <ferror@plt+0x30f0>
  404c58:	cmp	w25, #0x83
  404c5c:	b.eq	404e08 <ferror@plt+0x3078>  // b.none
  404c60:	cmp	w25, #0x80
  404c64:	b.ne	404e84 <ferror@plt+0x30f4>  // b.any
  404c68:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  404c6c:	ldr	x9, [x8, #272]
  404c70:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  404c74:	cmp	x20, x24
  404c78:	str	x9, [x10, #264]
  404c7c:	b.cs	404e64 <ferror@plt+0x30d4>  // b.hs, b.nlast
  404c80:	lsl	x9, x20, #5
  404c84:	ldr	x9, [x21, x9]
  404c88:	str	x9, [x8, #272]
  404c8c:	ldr	x10, [x19, #16]
  404c90:	add	x9, x10, x9
  404c94:	str	x9, [x8, #272]
  404c98:	b	404e80 <ferror@plt+0x30f0>
  404c9c:	mov	x0, x26
  404ca0:	bl	405a34 <ferror@plt+0x3ca4>
  404ca4:	cbnz	w0, 404da0 <ferror@plt+0x3010>
  404ca8:	adrp	x26, 48c000 <stdout@@GLIBC_2.17+0x180>
  404cac:	ldr	x8, [x26, #248]
  404cb0:	cbz	x8, 404da0 <ferror@plt+0x3010>
  404cb4:	cmp	w25, #0x1
  404cb8:	mov	w9, #0x2                   	// #2
  404cbc:	mov	w10, #0x4                   	// #4
  404cc0:	csel	w2, w10, w9, eq  // eq = none
  404cc4:	cmp	x20, x24
  404cc8:	b.cs	404d20 <ferror@plt+0x2f90>  // b.hs, b.nlast
  404ccc:	ldr	x9, [x19]
  404cd0:	tbnz	x9, #63, 404cec <ferror@plt+0x2f5c>
  404cd4:	add	x0, x23, x9
  404cd8:	cmp	x0, x22
  404cdc:	b.cs	404cec <ferror@plt+0x2f5c>  // b.hs, b.nlast
  404ce0:	add	x9, x0, x2
  404ce4:	cmp	x9, x22
  404ce8:	b.ls	404ec8 <ferror@plt+0x3138>  // b.plast
  404cec:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  404cf0:	add	x1, x1, #0xb5f
  404cf4:	mov	w2, #0x5                   	// #5
  404cf8:	mov	x0, xzr
  404cfc:	bl	401cc0 <dcgettext@plt>
  404d00:	ldr	x1, [x19]
  404d04:	b	404d38 <ferror@plt+0x2fa8>
  404d08:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  404d0c:	ldr	x8, [x8, #256]
  404d10:	cbz	x8, 404da0 <ferror@plt+0x3010>
  404d14:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  404d18:	add	x1, x1, #0xc6f
  404d1c:	b	404d7c <ferror@plt+0x2fec>
  404d20:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  404d24:	add	x1, x1, #0xb2f
  404d28:	mov	w2, #0x5                   	// #5
  404d2c:	mov	x0, xzr
  404d30:	bl	401cc0 <dcgettext@plt>
  404d34:	mov	x1, x20
  404d38:	bl	44132c <error@@Base>
  404d3c:	str	xzr, [x26, #248]
  404d40:	b	404e80 <ferror@plt+0x30f0>
  404d44:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  404d48:	add	x1, x1, #0xc07
  404d4c:	mov	w2, #0x5                   	// #5
  404d50:	mov	x0, xzr
  404d54:	bl	401cc0 <dcgettext@plt>
  404d58:	mov	x1, x20
  404d5c:	bl	44132c <error@@Base>
  404d60:	str	xzr, [x26, #256]
  404d64:	b	404e80 <ferror@plt+0x30f0>
  404d68:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  404d6c:	ldr	x8, [x8, #248]
  404d70:	cbz	x8, 404da0 <ferror@plt+0x3010>
  404d74:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  404d78:	add	x1, x1, #0xb95
  404d7c:	mov	w2, #0x5                   	// #5
  404d80:	mov	x0, xzr
  404d84:	bl	401cc0 <dcgettext@plt>
  404d88:	bl	44132c <error@@Base>
  404d8c:	mov	w0, wzr
  404d90:	b	404e84 <ferror@plt+0x30f4>
  404d94:	mov	x0, x26
  404d98:	bl	405a34 <ferror@plt+0x3ca4>
  404d9c:	cbz	w0, 404da8 <ferror@plt+0x3018>
  404da0:	mov	w0, wzr
  404da4:	b	404e84 <ferror@plt+0x30f4>
  404da8:	cmp	x20, x24
  404dac:	b.cs	404e58 <ferror@plt+0x30c8>  // b.hs, b.nlast
  404db0:	add	x8, x21, x20, lsl #5
  404db4:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  404db8:	str	x8, [x9, #248]
  404dbc:	b	404e80 <ferror@plt+0x30f0>
  404dc0:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  404dc4:	add	x1, x1, #0xbcd
  404dc8:	b	404e6c <ferror@plt+0x30dc>
  404dcc:	ldr	x8, [x19]
  404dd0:	tbnz	x8, #63, 404e30 <ferror@plt+0x30a0>
  404dd4:	add	x0, x23, x8
  404dd8:	cmp	x0, x22
  404ddc:	b.cs	404e30 <ferror@plt+0x30a0>  // b.hs, b.nlast
  404de0:	add	x8, x0, #0x4
  404de4:	cmp	x8, x22
  404de8:	b.hi	404e30 <ferror@plt+0x30a0>  // b.pmore
  404dec:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  404df0:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  404df4:	ldr	x8, [x8, #3336]
  404df8:	ldr	x1, [x9, #280]
  404dfc:	mov	w2, #0x4                   	// #4
  404e00:	blr	x8
  404e04:	b	404e4c <ferror@plt+0x30bc>
  404e08:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  404e0c:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  404e10:	ldr	x10, [x8, #264]
  404e14:	ldr	x11, [x9, #272]
  404e18:	adrp	x12, 48c000 <stdout@@GLIBC_2.17+0x180>
  404e1c:	str	xzr, [x8, #264]
  404e20:	str	xzr, [x9, #272]
  404e24:	sub	x8, x10, x11
  404e28:	str	x8, [x12, #280]
  404e2c:	b	404e80 <ferror@plt+0x30f0>
  404e30:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  404e34:	add	x1, x1, #0xcda
  404e38:	mov	w2, #0x5                   	// #5
  404e3c:	mov	x0, xzr
  404e40:	bl	401cc0 <dcgettext@plt>
  404e44:	ldr	x1, [x19]
  404e48:	bl	44132c <error@@Base>
  404e4c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  404e50:	str	xzr, [x8, #280]
  404e54:	b	404e80 <ferror@plt+0x30f0>
  404e58:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  404e5c:	add	x1, x1, #0xaf6
  404e60:	b	404e6c <ferror@plt+0x30dc>
  404e64:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  404e68:	add	x1, x1, #0xca8
  404e6c:	mov	w2, #0x5                   	// #5
  404e70:	mov	x0, xzr
  404e74:	bl	401cc0 <dcgettext@plt>
  404e78:	mov	x1, x20
  404e7c:	bl	44132c <error@@Base>
  404e80:	mov	w0, #0x1                   	// #1
  404e84:	ldp	x20, x19, [sp, #64]
  404e88:	ldp	x22, x21, [sp, #48]
  404e8c:	ldp	x24, x23, [sp, #32]
  404e90:	ldp	x26, x25, [sp, #16]
  404e94:	ldp	x29, x30, [sp], #80
  404e98:	ret
  404e9c:	lsl	x10, x20, #5
  404ea0:	ldr	x9, [x19, #16]
  404ea4:	ldr	x10, [x21, x10]
  404ea8:	ldr	x8, [x8]
  404eac:	adrp	x11, 490000 <stdout@@GLIBC_2.17+0x4180>
  404eb0:	ldr	x11, [x11, #3336]
  404eb4:	add	x9, x10, x9
  404eb8:	sub	x1, x9, x8
  404ebc:	blr	x11
  404ec0:	str	xzr, [x26, #256]
  404ec4:	b	404e80 <ferror@plt+0x30f0>
  404ec8:	lsl	x10, x20, #5
  404ecc:	ldr	x9, [x19, #16]
  404ed0:	ldr	x10, [x21, x10]
  404ed4:	ldr	x8, [x8]
  404ed8:	adrp	x11, 490000 <stdout@@GLIBC_2.17+0x4180>
  404edc:	ldr	x11, [x11, #3336]
  404ee0:	add	x9, x10, x9
  404ee4:	sub	x1, x9, x8
  404ee8:	blr	x11
  404eec:	str	xzr, [x26, #248]
  404ef0:	b	404e80 <ferror@plt+0x30f0>
  404ef4:	ldrh	w8, [x0, #82]
  404ef8:	mov	w9, #0x1056                	// #4182
  404efc:	mov	w0, wzr
  404f00:	cmp	w8, w9
  404f04:	b.gt	404f38 <ferror@plt+0x31a8>
  404f08:	sub	w8, w8, #0x2
  404f0c:	cmp	w8, #0xf1
  404f10:	b.hi	405044 <ferror@plt+0x32b4>  // b.pmore
  404f14:	adrp	x9, 444000 <warn@@Base+0x2c10>
  404f18:	add	x9, x9, #0x9d6
  404f1c:	adr	x10, 404f2c <ferror@plt+0x319c>
  404f20:	ldrb	w11, [x9, x8]
  404f24:	add	x10, x10, x11, lsl #2
  404f28:	br	x10
  404f2c:	cmp	w1, #0x0
  404f30:	cset	w0, eq  // eq = none
  404f34:	ret
  404f38:	mov	w9, #0x9025                	// #36901
  404f3c:	cmp	w8, w9
  404f40:	b.gt	404f6c <ferror@plt+0x31dc>
  404f44:	mov	w9, #0x4156                	// #16726
  404f48:	cmp	w8, w9
  404f4c:	b.gt	404f94 <ferror@plt+0x3204>
  404f50:	mov	w9, #0x1057                	// #4183
  404f54:	cmp	w8, w9
  404f58:	b.eq	404fcc <ferror@plt+0x323c>  // b.none
  404f5c:	mov	w9, #0x1223                	// #4643
  404f60:	cmp	w8, w9
  404f64:	b.eq	404f2c <ferror@plt+0x319c>  // b.none
  404f68:	b	405044 <ferror@plt+0x32b4>
  404f6c:	mov	w9, #0xabc6                	// #43974
  404f70:	cmp	w8, w9
  404f74:	b.gt	404fb0 <ferror@plt+0x3220>
  404f78:	mov	w9, #0x9026                	// #36902
  404f7c:	cmp	w8, w9
  404f80:	b.eq	404f2c <ferror@plt+0x319c>  // b.none
  404f84:	mov	w9, #0xa390                	// #41872
  404f88:	cmp	w8, w9
  404f8c:	b.eq	404f2c <ferror@plt+0x319c>  // b.none
  404f90:	b	405044 <ferror@plt+0x32b4>
  404f94:	mov	w9, #0x4157                	// #16727
  404f98:	cmp	w8, w9
  404f9c:	b.eq	404f2c <ferror@plt+0x319c>  // b.none
  404fa0:	mov	w9, #0x4688                	// #18056
  404fa4:	cmp	w8, w9
  404fa8:	b.eq	404f2c <ferror@plt+0x319c>  // b.none
  404fac:	b	405044 <ferror@plt+0x32b4>
  404fb0:	mov	w9, #0xabc7                	// #43975
  404fb4:	cmp	w8, w9
  404fb8:	b.eq	404fe8 <ferror@plt+0x3258>  // b.none
  404fbc:	mov	w9, #0xfebb                	// #65211
  404fc0:	cmp	w8, w9
  404fc4:	b.eq	404f2c <ferror@plt+0x319c>  // b.none
  404fc8:	b	405044 <ferror@plt+0x32b4>
  404fcc:	cmp	w1, #0x21
  404fd0:	b.cs	405048 <ferror@plt+0x32b8>  // b.hs, b.nlast
  404fd4:	mov	x8, #0x1c0000000           	// #7516192768
  404fd8:	movk	x8, #0x1
  404fdc:	lsr	x8, x8, x1
  404fe0:	and	w0, w8, #0x1
  404fe4:	ret
  404fe8:	cmp	w1, #0x14
  404fec:	b.cs	405048 <ferror@plt+0x32b8>  // b.hs, b.nlast
  404ff0:	mov	w8, #0x1                   	// #1
  404ff4:	movk	w8, #0xe, lsl #16
  404ff8:	lsr	w8, w8, w1
  404ffc:	and	w0, w8, #0x1
  405000:	b	405044 <ferror@plt+0x32b4>
  405004:	sub	w8, w1, #0x41
  405008:	cmp	w8, #0x3
  40500c:	mov	w0, #0x1                   	// #1
  405010:	b.cc	405044 <ferror@plt+0x32b4>  // b.lo, b.ul, b.last
  405014:	b	405040 <ferror@plt+0x32b0>
  405018:	cmp	w1, #0x3
  40501c:	cset	w0, eq  // eq = none
  405020:	ret
  405024:	tst	w1, #0xfffffeff
  405028:	cset	w0, eq  // eq = none
  40502c:	ret
  405030:	sub	w8, w1, #0xcc
  405034:	cmp	w8, #0x4
  405038:	mov	w0, #0x1                   	// #1
  40503c:	b.cc	405044 <ferror@plt+0x32b4>  // b.lo, b.ul, b.last
  405040:	cbnz	w1, 405048 <ferror@plt+0x32b8>
  405044:	ret
  405048:	mov	w0, wzr
  40504c:	ret
  405050:	stp	x29, x30, [sp, #-32]!
  405054:	stp	x20, x19, [sp, #16]
  405058:	ldrh	w8, [x0, #82]
  40505c:	mov	w9, #0x1056                	// #4182
  405060:	mov	x19, x0
  405064:	mov	x29, sp
  405068:	cmp	w8, w9
  40506c:	b.gt	40509c <ferror@plt+0x330c>
  405070:	sub	w9, w8, #0x2
  405074:	cmp	w9, #0xfa
  405078:	b.hi	405228 <ferror@plt+0x3498>  // b.pmore
  40507c:	adrp	x10, 444000 <warn@@Base+0x2c10>
  405080:	add	x10, x10, #0xac8
  405084:	adr	x11, 405094 <ferror@plt+0x3304>
  405088:	ldrb	w12, [x10, x9]
  40508c:	add	x11, x11, x12, lsl #2
  405090:	br	x11
  405094:	cmp	w1, #0x1
  405098:	b	405324 <ferror@plt+0x3594>
  40509c:	mov	w9, #0x8216                	// #33302
  4050a0:	cmp	w8, w9
  4050a4:	b.gt	4050e8 <ferror@plt+0x3358>
  4050a8:	mov	w9, #0x4687                	// #18055
  4050ac:	cmp	w8, w9
  4050b0:	b.gt	405128 <ferror@plt+0x3398>
  4050b4:	mov	w9, #0x252f                	// #9519
  4050b8:	cmp	w8, w9
  4050bc:	b.gt	405188 <ferror@plt+0x33f8>
  4050c0:	mov	w9, #0x1057                	// #4183
  4050c4:	cmp	w8, w9
  4050c8:	b.eq	405094 <ferror@plt+0x3304>  // b.none
  4050cc:	mov	w9, #0x1059                	// #4185
  4050d0:	cmp	w8, w9
  4050d4:	b.eq	405094 <ferror@plt+0x3304>  // b.none
  4050d8:	mov	w9, #0x1223                	// #4643
  4050dc:	cmp	w8, w9
  4050e0:	b.eq	405264 <ferror@plt+0x34d4>  // b.none
  4050e4:	b	405228 <ferror@plt+0x3498>
  4050e8:	mov	w9, #0xbeee                	// #48878
  4050ec:	cmp	w8, w9
  4050f0:	b.gt	405154 <ferror@plt+0x33c4>
  4050f4:	mov	w9, #0xa38f                	// #41871
  4050f8:	cmp	w8, w9
  4050fc:	b.gt	4051a8 <ferror@plt+0x3418>
  405100:	mov	w9, #0x8217                	// #33303
  405104:	cmp	w8, w9
  405108:	b.eq	40526c <ferror@plt+0x34dc>  // b.none
  40510c:	mov	w9, #0x9026                	// #36902
  405110:	cmp	w8, w9
  405114:	b.eq	405094 <ferror@plt+0x3304>  // b.none
  405118:	mov	w9, #0x9080                	// #36992
  40511c:	cmp	w8, w9
  405120:	b.eq	4051fc <ferror@plt+0x346c>  // b.none
  405124:	b	405228 <ferror@plt+0x3498>
  405128:	mov	w9, #0x5aa4                	// #23204
  40512c:	cmp	w8, w9
  405130:	b.gt	4051d0 <ferror@plt+0x3440>
  405134:	mov	w9, #0x4688                	// #18056
  405138:	cmp	w8, w9
  40513c:	b.eq	405264 <ferror@plt+0x34d4>  // b.none
  405140:	mov	w9, #0x4def                	// #19951
  405144:	cmp	w8, w9
  405148:	b.eq	40531c <ferror@plt+0x358c>  // b.none
  40514c:	mov	w9, #0x5441                	// #21569
  405150:	b	405220 <ferror@plt+0x3490>
  405154:	mov	w9, #0xfeaf                	// #65199
  405158:	cmp	w8, w9
  40515c:	b.gt	405204 <ferror@plt+0x3474>
  405160:	mov	w9, #0xbeef                	// #48879
  405164:	cmp	w8, w9
  405168:	b.eq	405094 <ferror@plt+0x3304>  // b.none
  40516c:	mov	w9, #0xdead                	// #57005
  405170:	cmp	w8, w9
  405174:	b.eq	405094 <ferror@plt+0x3304>  // b.none
  405178:	mov	w9, #0xf00d                	// #61453
  40517c:	cmp	w8, w9
  405180:	b.eq	4051c8 <ferror@plt+0x3438>  // b.none
  405184:	b	405228 <ferror@plt+0x3498>
  405188:	mov	w9, #0x2530                	// #9520
  40518c:	cmp	w8, w9
  405190:	b.eq	40526c <ferror@plt+0x34dc>  // b.none
  405194:	mov	w9, #0x3330                	// #13104
  405198:	cmp	w8, w9
  40519c:	b.eq	405264 <ferror@plt+0x34d4>  // b.none
  4051a0:	mov	w9, #0x4157                	// #16727
  4051a4:	b	405220 <ferror@plt+0x3490>
  4051a8:	mov	w9, #0xa390                	// #41872
  4051ac:	cmp	w8, w9
  4051b0:	b.eq	4051c8 <ferror@plt+0x3438>  // b.none
  4051b4:	mov	w9, #0xabc7                	// #43975
  4051b8:	cmp	w8, w9
  4051bc:	b.eq	405094 <ferror@plt+0x3304>  // b.none
  4051c0:	mov	w9, #0xad45                	// #44357
  4051c4:	b	405220 <ferror@plt+0x3490>
  4051c8:	cmp	w1, #0x4
  4051cc:	b	405324 <ferror@plt+0x3594>
  4051d0:	mov	w9, #0x5aa5                	// #23205
  4051d4:	cmp	w8, w9
  4051d8:	b.eq	405264 <ferror@plt+0x34d4>  // b.none
  4051dc:	mov	w9, #0x7650                	// #30288
  4051e0:	cmp	w8, w9
  4051e4:	b.eq	4051fc <ferror@plt+0x346c>  // b.none
  4051e8:	mov	w9, #0x7676                	// #30326
  4051ec:	cmp	w8, w9
  4051f0:	b.ne	405228 <ferror@plt+0x3498>  // b.any
  4051f4:	cmp	w1, #0xc
  4051f8:	b	405324 <ferror@plt+0x3594>
  4051fc:	cmp	w1, #0x6
  405200:	b	405324 <ferror@plt+0x3594>
  405204:	mov	w9, #0xfeb0                	// #65200
  405208:	cmp	w8, w9
  40520c:	b.eq	405264 <ferror@plt+0x34d4>  // b.none
  405210:	mov	w9, #0xfeba                	// #65210
  405214:	cmp	w8, w9
  405218:	b.eq	40526c <ferror@plt+0x34dc>  // b.none
  40521c:	mov	w9, #0xfebb                	// #65211
  405220:	cmp	w8, w9
  405224:	b.eq	405094 <ferror@plt+0x3304>  // b.none
  405228:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40522c:	ldr	w9, [x20, #288]
  405230:	cmp	w9, w8
  405234:	b.eq	405254 <ferror@plt+0x34c4>  // b.none
  405238:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  40523c:	add	x1, x1, #0xd0e
  405240:	mov	w2, #0x5                   	// #5
  405244:	mov	x0, xzr
  405248:	bl	401cc0 <dcgettext@plt>
  40524c:	ldrh	w1, [x19, #82]
  405250:	bl	44132c <error@@Base>
  405254:	ldrh	w8, [x19, #82]
  405258:	mov	w0, wzr
  40525c:	str	w8, [x20, #288]
  405260:	b	405328 <ferror@plt+0x3598>
  405264:	cmp	w1, #0x3
  405268:	b	405324 <ferror@plt+0x3594>
  40526c:	cmp	w1, #0x2
  405270:	b	405324 <ferror@plt+0x3594>
  405274:	cmp	w1, #0x3
  405278:	cset	w8, eq  // eq = none
  40527c:	cmp	w1, #0x17
  405280:	b	405310 <ferror@plt+0x3580>
  405284:	cmp	w1, #0xa
  405288:	b	405324 <ferror@plt+0x3594>
  40528c:	cmp	w1, #0xb
  405290:	b	405324 <ferror@plt+0x3594>
  405294:	sub	w8, w1, #0x1
  405298:	cmp	w8, #0x2
  40529c:	cset	w8, cc  // cc = lo, ul, last
  4052a0:	cmp	w1, #0x29
  4052a4:	cset	w9, eq  // eq = none
  4052a8:	orr	w0, w9, w8
  4052ac:	b	405328 <ferror@plt+0x3598>
  4052b0:	cmp	w1, #0x33
  4052b4:	b	405324 <ferror@plt+0x3594>
  4052b8:	sub	w8, w1, #0x24
  4052bc:	cmp	w8, #0x2
  4052c0:	mov	w0, #0x1                   	// #1
  4052c4:	b.cc	405328 <ferror@plt+0x3598>  // b.lo, b.ul, b.last
  4052c8:	sub	w8, w1, #0x64
  4052cc:	cmp	w8, #0x2
  4052d0:	b.cc	405328 <ferror@plt+0x3598>  // b.lo, b.ul, b.last
  4052d4:	mov	w0, wzr
  4052d8:	b	405328 <ferror@plt+0x3598>
  4052dc:	cmp	w1, #0x22
  4052e0:	b	405324 <ferror@plt+0x3594>
  4052e4:	cmp	w1, #0x12
  4052e8:	b	405324 <ferror@plt+0x3594>
  4052ec:	cmp	w1, #0xf
  4052f0:	b	405324 <ferror@plt+0x3594>
  4052f4:	cmp	w1, #0x8
  4052f8:	b	405324 <ferror@plt+0x3594>
  4052fc:	cmp	w1, #0x14
  405300:	b	405324 <ferror@plt+0x3594>
  405304:	cmp	w1, #0x102
  405308:	cset	w8, eq  // eq = none
  40530c:	cmp	w1, #0x1
  405310:	cset	w9, eq  // eq = none
  405314:	orr	w0, w8, w9
  405318:	b	405328 <ferror@plt+0x3598>
  40531c:	orr	w8, w1, #0x1
  405320:	cmp	w8, #0x7
  405324:	cset	w0, eq  // eq = none
  405328:	ldp	x20, x19, [sp, #16]
  40532c:	ldp	x29, x30, [sp], #32
  405330:	ret
  405334:	ldrh	w8, [x0, #82]
  405338:	mov	w9, #0x1056                	// #4182
  40533c:	mov	w0, wzr
  405340:	cmp	w8, w9
  405344:	b.gt	405374 <ferror@plt+0x35e4>
  405348:	sub	w8, w8, #0x2
  40534c:	cmp	w8, #0xf1
  405350:	b.hi	405424 <ferror@plt+0x3694>  // b.pmore
  405354:	adrp	x9, 444000 <warn@@Base+0x2c10>
  405358:	add	x9, x9, #0xbc3
  40535c:	adr	x10, 40536c <ferror@plt+0x35dc>
  405360:	ldrb	w11, [x9, x8]
  405364:	add	x10, x10, x11, lsl #2
  405368:	br	x10
  40536c:	cmp	w1, #0x2
  405370:	b	405420 <ferror@plt+0x3690>
  405374:	mov	w9, #0x9025                	// #36901
  405378:	cmp	w8, w9
  40537c:	b.le	4053b4 <ferror@plt+0x3624>
  405380:	mov	w9, #0x9026                	// #36902
  405384:	cmp	w8, w9
  405388:	b.eq	40541c <ferror@plt+0x368c>  // b.none
  40538c:	mov	w9, #0xa390                	// #41872
  405390:	cmp	w8, w9
  405394:	b.eq	4053ec <ferror@plt+0x365c>  // b.none
  405398:	mov	w9, #0xabc7                	// #43975
  40539c:	cmp	w8, w9
  4053a0:	b.ne	405424 <ferror@plt+0x3694>  // b.any
  4053a4:	cmp	w1, #0xe
  4053a8:	b	405420 <ferror@plt+0x3690>
  4053ac:	cmp	w1, #0x4
  4053b0:	b	405420 <ferror@plt+0x3690>
  4053b4:	mov	w9, #0x1057                	// #4183
  4053b8:	cmp	w8, w9
  4053bc:	b.eq	4053f4 <ferror@plt+0x3664>  // b.none
  4053c0:	mov	w9, #0x1223                	// #4643
  4053c4:	cmp	w8, w9
  4053c8:	b.ne	405424 <ferror@plt+0x3694>  // b.any
  4053cc:	cmp	w1, #0x6
  4053d0:	b	405420 <ferror@plt+0x3690>
  4053d4:	cmp	w1, #0x9
  4053d8:	b	405420 <ferror@plt+0x3690>
  4053dc:	cmp	w1, #0x1a
  4053e0:	b	405420 <ferror@plt+0x3690>
  4053e4:	cmp	w1, #0x31
  4053e8:	b	405420 <ferror@plt+0x3690>
  4053ec:	cmp	w1, #0x5
  4053f0:	b	405420 <ferror@plt+0x3690>
  4053f4:	cmp	w1, #0x24
  4053f8:	b	405420 <ferror@plt+0x3690>
  4053fc:	cmp	w1, #0xd
  405400:	b	405420 <ferror@plt+0x3690>
  405404:	cmp	w1, #0x3
  405408:	b	405420 <ferror@plt+0x3690>
  40540c:	cmp	w1, #0x105
  405410:	b	405420 <ferror@plt+0x3690>
  405414:	cmp	w1, #0x39
  405418:	b	405420 <ferror@plt+0x3690>
  40541c:	cmp	w1, #0xa
  405420:	cset	w0, eq  // eq = none
  405424:	ret
  405428:	ldrh	w8, [x0, #82]
  40542c:	mov	w0, wzr
  405430:	cmp	w8, #0xb3
  405434:	b.gt	405474 <ferror@plt+0x36e4>
  405438:	sub	w8, w8, #0x2
  40543c:	cmp	w8, #0x3c
  405440:	b.hi	4054fc <ferror@plt+0x376c>  // b.pmore
  405444:	adrp	x9, 444000 <warn@@Base+0x2c10>
  405448:	add	x9, x9, #0xcb5
  40544c:	adr	x10, 40545c <ferror@plt+0x36cc>
  405450:	ldrb	w11, [x9, x8]
  405454:	add	x10, x10, x11, lsl #2
  405458:	br	x10
  40545c:	cmp	w1, #0x20
  405460:	cset	w8, eq  // eq = none
  405464:	cmp	w1, #0x36
  405468:	cset	w9, eq  // eq = none
  40546c:	orr	w0, w8, w9
  405470:	ret
  405474:	cmp	w8, #0xf2
  405478:	b.gt	4054a0 <ferror@plt+0x3710>
  40547c:	sub	w9, w8, #0xb4
  405480:	cmp	w9, #0x2
  405484:	b.cc	405498 <ferror@plt+0x3708>  // b.lo, b.ul, b.last
  405488:	cmp	w8, #0xb7
  40548c:	b.eq	4054f4 <ferror@plt+0x3764>  // b.none
  405490:	cmp	w8, #0xbf
  405494:	b.ne	4054fc <ferror@plt+0x376c>  // b.any
  405498:	cmp	w1, #0x1
  40549c:	b	4054f8 <ferror@plt+0x3768>
  4054a0:	cmp	w8, #0xf3
  4054a4:	b.eq	4054c8 <ferror@plt+0x3738>  // b.none
  4054a8:	mov	w9, #0x9026                	// #36902
  4054ac:	cmp	w8, w9
  4054b0:	b.eq	4054c8 <ferror@plt+0x3738>  // b.none
  4054b4:	mov	w9, #0xa390                	// #41872
  4054b8:	cmp	w8, w9
  4054bc:	b.ne	4054fc <ferror@plt+0x376c>  // b.any
  4054c0:	cmp	w1, #0x16
  4054c4:	b	4054f8 <ferror@plt+0x3768>
  4054c8:	cmp	w1, #0x2
  4054cc:	b	4054f8 <ferror@plt+0x3768>
  4054d0:	cmp	w1, #0x12
  4054d4:	b	4054f8 <ferror@plt+0x3768>
  4054d8:	cmp	w1, #0x50
  4054dc:	b	4054f8 <ferror@plt+0x3768>
  4054e0:	cmp	w1, #0x26
  4054e4:	b	4054f8 <ferror@plt+0x3768>
  4054e8:	orr	w8, w1, #0x1
  4054ec:	cmp	w8, #0x27
  4054f0:	b	4054f8 <ferror@plt+0x3768>
  4054f4:	cmp	w1, #0x101
  4054f8:	cset	w0, eq  // eq = none
  4054fc:	ret
  405500:	ldrh	w8, [x0, #82]
  405504:	mov	w0, wzr
  405508:	cmp	w8, #0xb3
  40550c:	b.gt	40553c <ferror@plt+0x37ac>
  405510:	sub	w8, w8, #0x2
  405514:	cmp	w8, #0x3c
  405518:	b.hi	4055bc <ferror@plt+0x382c>  // b.pmore
  40551c:	adrp	x9, 444000 <warn@@Base+0x2c10>
  405520:	add	x9, x9, #0xcf2
  405524:	adr	x10, 405534 <ferror@plt+0x37a4>
  405528:	ldrb	w11, [x9, x8]
  40552c:	add	x10, x10, x11, lsl #2
  405530:	br	x10
  405534:	cmp	w1, #0x2e
  405538:	b	4055b8 <ferror@plt+0x3828>
  40553c:	cmp	w8, #0xbe
  405540:	b.gt	405558 <ferror@plt+0x37c8>
  405544:	sub	w9, w8, #0xb4
  405548:	cmp	w9, #0x2
  40554c:	b.cs	405580 <ferror@plt+0x37f0>  // b.hs, b.nlast
  405550:	cmp	w1, #0x18
  405554:	b	4055b8 <ferror@plt+0x3828>
  405558:	cmp	w8, #0xbf
  40555c:	b.eq	4055ac <ferror@plt+0x381c>  // b.none
  405560:	mov	w9, #0x9026                	// #36902
  405564:	cmp	w8, w9
  405568:	b.eq	4055b4 <ferror@plt+0x3824>  // b.none
  40556c:	mov	w9, #0xa390                	// #41872
  405570:	cmp	w8, w9
  405574:	b.ne	4055bc <ferror@plt+0x382c>  // b.any
  405578:	cmp	w1, #0x17
  40557c:	b	4055b8 <ferror@plt+0x3828>
  405580:	cmp	w8, #0xb7
  405584:	b.ne	4055bc <ferror@plt+0x382c>  // b.any
  405588:	cmp	w1, #0x104
  40558c:	b	4055b8 <ferror@plt+0x3828>
  405590:	cmp	w1, #0x48
  405594:	b	4055b8 <ferror@plt+0x3828>
  405598:	cmp	w1, #0x2c
  40559c:	b	4055b8 <ferror@plt+0x3828>
  4055a0:	orr	w8, w1, #0x1
  4055a4:	cmp	w8, #0x4f
  4055a8:	b	4055b8 <ferror@plt+0x3828>
  4055ac:	cmp	w1, #0x5
  4055b0:	b	4055b8 <ferror@plt+0x3828>
  4055b4:	cmp	w1, #0xb
  4055b8:	cset	w0, eq  // eq = none
  4055bc:	ret
  4055c0:	ldrh	w8, [x0, #82]
  4055c4:	mov	w0, wzr
  4055c8:	cmp	w8, #0xdd
  4055cc:	b.gt	4055e4 <ferror@plt+0x3854>
  4055d0:	cmp	w8, #0x5a
  4055d4:	b.eq	4055f8 <ferror@plt+0x3868>  // b.none
  4055d8:	cmp	w8, #0xdc
  4055dc:	b.eq	405604 <ferror@plt+0x3874>  // b.none
  4055e0:	ret
  4055e4:	cmp	w8, #0xde
  4055e8:	b.eq	405604 <ferror@plt+0x3874>  // b.none
  4055ec:	mov	w9, #0xdead                	// #57005
  4055f0:	cmp	w8, w9
  4055f4:	b.ne	4055e0 <ferror@plt+0x3850>  // b.any
  4055f8:	cmp	w1, #0x4
  4055fc:	cset	w0, eq  // eq = none
  405600:	ret
  405604:	cmp	w1, #0x5
  405608:	cset	w0, eq  // eq = none
  40560c:	ret
  405610:	stp	x29, x30, [sp, #-32]!
  405614:	ldrh	w9, [x0, #82]
  405618:	mov	w10, #0x1056                	// #4182
  40561c:	str	x19, [sp, #16]
  405620:	mov	w19, w1
  405624:	mov	x8, x0
  405628:	cmp	w9, w10
  40562c:	mov	w0, wzr
  405630:	mov	x29, sp
  405634:	b.gt	405664 <ferror@plt+0x38d4>
  405638:	sub	w9, w9, #0x2d
  40563c:	cmp	w9, #0xc6
  405640:	b.hi	405764 <ferror@plt+0x39d4>  // b.pmore
  405644:	adrp	x10, 444000 <warn@@Base+0x2c10>
  405648:	add	x10, x10, #0xd2f
  40564c:	adr	x11, 40565c <ferror@plt+0x38cc>
  405650:	ldrb	w12, [x10, x9]
  405654:	add	x11, x11, x12, lsl #2
  405658:	br	x11
  40565c:	cmp	w19, #0x2
  405660:	b	405760 <ferror@plt+0x39d0>
  405664:	mov	w8, #0x8216                	// #33302
  405668:	cmp	w9, w8
  40566c:	b.gt	4056a8 <ferror@plt+0x3918>
  405670:	mov	w8, #0x1222                	// #4642
  405674:	cmp	w9, w8
  405678:	b.le	4056e8 <ferror@plt+0x3958>
  40567c:	mov	w8, #0x1223                	// #4643
  405680:	cmp	w9, w8
  405684:	b.eq	40573c <ferror@plt+0x39ac>  // b.none
  405688:	mov	w8, #0x4688                	// #18056
  40568c:	cmp	w9, w8
  405690:	b.eq	40565c <ferror@plt+0x38cc>  // b.none
  405694:	mov	w8, #0x7650                	// #30288
  405698:	cmp	w9, w8
  40569c:	b.ne	405764 <ferror@plt+0x39d4>  // b.any
  4056a0:	cmp	w19, #0x3
  4056a4:	b	405760 <ferror@plt+0x39d0>
  4056a8:	mov	w8, #0xdeac                	// #57004
  4056ac:	cmp	w9, w8
  4056b0:	b.le	40570c <ferror@plt+0x397c>
  4056b4:	mov	w8, #0xdead                	// #57005
  4056b8:	cmp	w9, w8
  4056bc:	b.eq	40565c <ferror@plt+0x38cc>  // b.none
  4056c0:	mov	w8, #0xfeb0                	// #65200
  4056c4:	cmp	w9, w8
  4056c8:	b.eq	405728 <ferror@plt+0x3998>  // b.none
  4056cc:	mov	w8, #0xfebb                	// #65211
  4056d0:	cmp	w9, w8
  4056d4:	b.ne	405764 <ferror@plt+0x39d4>  // b.any
  4056d8:	cmp	w19, #0x9
  4056dc:	b	405760 <ferror@plt+0x39d0>
  4056e0:	cmp	w19, #0x11
  4056e4:	b	405760 <ferror@plt+0x39d0>
  4056e8:	mov	w8, #0x1057                	// #4183
  4056ec:	cmp	w9, w8
  4056f0:	b.eq	405704 <ferror@plt+0x3974>  // b.none
  4056f4:	mov	w8, #0x1059                	// #4185
  4056f8:	cmp	w9, w8
  4056fc:	b.eq	40573c <ferror@plt+0x39ac>  // b.none
  405700:	b	405764 <ferror@plt+0x39d4>
  405704:	cmp	w19, #0x4
  405708:	b	405760 <ferror@plt+0x39d0>
  40570c:	mov	w8, #0x8217                	// #33303
  405710:	cmp	w9, w8
  405714:	b.eq	405728 <ferror@plt+0x3998>  // b.none
  405718:	mov	w8, #0xbeef                	// #48879
  40571c:	cmp	w9, w8
  405720:	b.eq	40565c <ferror@plt+0x38cc>  // b.none
  405724:	b	405764 <ferror@plt+0x39d4>
  405728:	cmp	w19, #0x1
  40572c:	b	405760 <ferror@plt+0x39d0>
  405730:	mov	x0, x8
  405734:	bl	405a34 <ferror@plt+0x3ca4>
  405738:	cbnz	w0, 40565c <ferror@plt+0x38cc>
  40573c:	cmp	w19, #0x5
  405740:	b	405760 <ferror@plt+0x39d0>
  405744:	cmp	w19, #0xd
  405748:	b	405760 <ferror@plt+0x39d0>
  40574c:	cmp	w19, #0x8
  405750:	b	405760 <ferror@plt+0x39d0>
  405754:	cmp	w19, #0x13
  405758:	b	405760 <ferror@plt+0x39d0>
  40575c:	cmp	w19, #0x37
  405760:	cset	w0, eq  // eq = none
  405764:	ldr	x19, [sp, #16]
  405768:	ldp	x29, x30, [sp], #32
  40576c:	ret
  405770:	ldrh	w8, [x0, #82]
  405774:	cmp	w8, #0xdc
  405778:	b.eq	405790 <ferror@plt+0x3a00>  // b.none
  40577c:	cmp	w8, #0xf3
  405780:	b.ne	40579c <ferror@plt+0x3a0c>  // b.any
  405784:	cmp	w1, #0x36
  405788:	cset	w0, eq  // eq = none
  40578c:	ret
  405790:	cmp	w1, #0x1
  405794:	cset	w0, eq  // eq = none
  405798:	ret
  40579c:	mov	w0, wzr
  4057a0:	ret
  4057a4:	ldrh	w8, [x0, #82]
  4057a8:	cmp	w8, #0xf3
  4057ac:	cset	w8, eq  // eq = none
  4057b0:	cmp	w1, #0x35
  4057b4:	cset	w9, eq  // eq = none
  4057b8:	and	w0, w9, w8
  4057bc:	ret
  4057c0:	ldrh	w8, [x0, #82]
  4057c4:	cmp	w8, #0xf3
  4057c8:	cset	w8, eq  // eq = none
  4057cc:	cmp	w1, #0x27
  4057d0:	cset	w9, eq  // eq = none
  4057d4:	and	w0, w9, w8
  4057d8:	ret
  4057dc:	ldrh	w8, [x0, #82]
  4057e0:	cmp	w8, #0xf3
  4057e4:	cset	w8, eq  // eq = none
  4057e8:	cmp	w1, #0x23
  4057ec:	cset	w9, eq  // eq = none
  4057f0:	and	w0, w9, w8
  4057f4:	ret
  4057f8:	ldrh	w8, [x0, #82]
  4057fc:	cmp	w8, #0xf3
  405800:	cset	w8, eq  // eq = none
  405804:	cmp	w1, #0x28
  405808:	cset	w9, eq  // eq = none
  40580c:	and	w0, w9, w8
  405810:	ret
  405814:	ldrh	w8, [x0, #82]
  405818:	cmp	w8, #0xf3
  40581c:	cset	w8, eq  // eq = none
  405820:	cmp	w1, #0x24
  405824:	cset	w9, eq  // eq = none
  405828:	and	w0, w9, w8
  40582c:	ret
  405830:	ldrh	w8, [x0, #82]
  405834:	cmp	w8, #0xf3
  405838:	cset	w8, eq  // eq = none
  40583c:	cmp	w1, #0x26
  405840:	cset	w9, eq  // eq = none
  405844:	and	w0, w9, w8
  405848:	ret
  40584c:	ldrh	w8, [x0, #82]
  405850:	cmp	w8, #0xf3
  405854:	cset	w8, eq  // eq = none
  405858:	cmp	w1, #0x22
  40585c:	cset	w9, eq  // eq = none
  405860:	and	w0, w9, w8
  405864:	ret
  405868:	ldrh	w8, [x0, #82]
  40586c:	cmp	w8, #0xf3
  405870:	cset	w8, eq  // eq = none
  405874:	cmp	w1, #0x25
  405878:	cset	w9, eq  // eq = none
  40587c:	and	w0, w9, w8
  405880:	ret
  405884:	ldrh	w8, [x0, #82]
  405888:	cmp	w8, #0xf3
  40588c:	cset	w8, eq  // eq = none
  405890:	cmp	w1, #0x21
  405894:	cset	w9, eq  // eq = none
  405898:	and	w0, w9, w8
  40589c:	ret
  4058a0:	ldrh	w8, [x0, #82]
  4058a4:	cmp	w8, #0xf3
  4058a8:	cset	w8, eq  // eq = none
  4058ac:	cmp	w1, #0x34
  4058b0:	cset	w9, eq  // eq = none
  4058b4:	and	w0, w9, w8
  4058b8:	ret
  4058bc:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4058c0:	ldr	w8, [x8, #100]
  4058c4:	mov	w9, #0x8                   	// #8
  4058c8:	cmp	w8, #0x0
  4058cc:	mov	w8, #0x20                  	// #32
  4058d0:	csel	x8, x8, x9, eq  // eq = none
  4058d4:	lsr	x0, x0, x8
  4058d8:	ret
  4058dc:	stp	x29, x30, [sp, #-32]!
  4058e0:	stp	x20, x19, [sp, #16]
  4058e4:	mov	w19, w1
  4058e8:	subs	w8, w1, #0xa
  4058ec:	mov	x29, sp
  4058f0:	b.cs	405900 <ferror@plt+0x3b70>  // b.hs, b.nlast
  4058f4:	mov	w9, #0x37f                 	// #895
  4058f8:	lsr	w9, w9, w19
  4058fc:	tbnz	w9, #0, 405964 <ferror@plt+0x3bd4>
  405900:	sub	w9, w19, #0xd
  405904:	cmp	w9, #0x2
  405908:	b.hi	40592c <ferror@plt+0x3b9c>  // b.pmore
  40590c:	ldrh	w8, [x0, #82]
  405910:	cmp	w19, #0xd
  405914:	b.ne	405974 <ferror@plt+0x3be4>  // b.any
  405918:	cmp	w8, #0x28
  40591c:	b.ne	405974 <ferror@plt+0x3be4>  // b.any
  405920:	adrp	x0, 44f000 <warn@@Base+0xdc10>
  405924:	add	x0, x0, #0xd75
  405928:	b	405a1c <ferror@plt+0x3c8c>
  40592c:	cmp	w8, #0x2
  405930:	b.hi	405990 <ferror@plt+0x3c00>  // b.pmore
  405934:	ldrh	w8, [x0, #82]
  405938:	cmp	w8, #0xf
  40593c:	b.ne	40599c <ferror@plt+0x3c0c>  // b.any
  405940:	cmp	w19, #0xa
  405944:	b.eq	4059a4 <ferror@plt+0x3c14>  // b.none
  405948:	cmp	w19, #0xb
  40594c:	b.eq	405a28 <ferror@plt+0x3c98>  // b.none
  405950:	cmp	w19, #0xc
  405954:	b.ne	4059c0 <ferror@plt+0x3c30>  // b.any
  405958:	adrp	x20, 44f000 <warn@@Base+0xdc10>
  40595c:	add	x20, x20, #0xdb0
  405960:	b	405a18 <ferror@plt+0x3c88>
  405964:	adrp	x8, 447000 <warn@@Base+0x5c10>
  405968:	add	x8, x8, #0xf28
  40596c:	ldr	x0, [x8, w19, sxtw #3]
  405970:	b	405a1c <ferror@plt+0x3c8c>
  405974:	cmp	w19, #0xd
  405978:	b.ne	4059cc <ferror@plt+0x3c3c>  // b.any
  40597c:	cmp	w8, #0x2b
  405980:	b.ne	4059cc <ferror@plt+0x3c3c>  // b.any
  405984:	adrp	x0, 459000 <warn@@Base+0x17c10>
  405988:	add	x0, x0, #0x1b
  40598c:	b	405a1c <ferror@plt+0x3c8c>
  405990:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  405994:	add	x1, x1, #0xdd0
  405998:	b	4059f0 <ferror@plt+0x3c60>
  40599c:	cmp	w19, #0xa
  4059a0:	b.ne	4059c0 <ferror@plt+0x3c30>  // b.any
  4059a4:	ldrb	w8, [x0, #31]
  4059a8:	adrp	x20, 44f000 <warn@@Base+0xdc10>
  4059ac:	add	x20, x20, #0xdb8
  4059b0:	cmp	w8, #0x3
  4059b4:	b.eq	405a18 <ferror@plt+0x3c88>  // b.none
  4059b8:	cmp	w8, #0x9
  4059bc:	b.eq	405a18 <ferror@plt+0x3c88>  // b.none
  4059c0:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4059c4:	add	x1, x1, #0xdbe
  4059c8:	b	4059f0 <ferror@plt+0x3c60>
  4059cc:	cmp	w19, #0xd
  4059d0:	b.ne	4059e8 <ferror@plt+0x3c58>  // b.any
  4059d4:	cmp	w8, #0xf
  4059d8:	b.ne	4059e8 <ferror@plt+0x3c58>  // b.any
  4059dc:	adrp	x0, 44f000 <warn@@Base+0xdc10>
  4059e0:	add	x0, x0, #0xd80
  4059e4:	b	405a1c <ferror@plt+0x3c8c>
  4059e8:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4059ec:	add	x1, x1, #0xd8d
  4059f0:	mov	w2, #0x5                   	// #5
  4059f4:	mov	x0, xzr
  4059f8:	bl	401cc0 <dcgettext@plt>
  4059fc:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  405a00:	add	x20, x20, #0x124
  405a04:	mov	x2, x0
  405a08:	mov	w1, #0x20                  	// #32
  405a0c:	mov	x0, x20
  405a10:	mov	w3, w19
  405a14:	bl	401a20 <snprintf@plt>
  405a18:	mov	x0, x20
  405a1c:	ldp	x20, x19, [sp, #16]
  405a20:	ldp	x29, x30, [sp], #32
  405a24:	ret
  405a28:	adrp	x0, 44f000 <warn@@Base+0xdc10>
  405a2c:	add	x0, x0, #0xda6
  405a30:	b	405a1c <ferror@plt+0x3c8c>
  405a34:	ldrh	w8, [x0, #82]
  405a38:	cmp	w8, #0x69
  405a3c:	b.ne	405a54 <ferror@plt+0x3cc4>  // b.any
  405a40:	ldrb	w8, [x0, #72]
  405a44:	cmp	x8, #0x2d
  405a48:	b.ne	405a5c <ferror@plt+0x3ccc>  // b.any
  405a4c:	mov	w0, #0x1                   	// #1
  405a50:	ret
  405a54:	mov	w0, wzr
  405a58:	ret
  405a5c:	ldrb	w8, [x0, #31]
  405a60:	cmp	w8, #0x0
  405a64:	cset	w0, eq  // eq = none
  405a68:	ret
  405a6c:	sub	sp, sp, #0x80
  405a70:	stp	x29, x30, [sp, #64]
  405a74:	stp	x22, x21, [sp, #96]
  405a78:	stp	x20, x19, [sp, #112]
  405a7c:	ldr	x3, [x0, #8]
  405a80:	mov	x19, x0
  405a84:	add	x0, x0, #0x18
  405a88:	mov	w1, #0x10                  	// #16
  405a8c:	mov	w2, #0x1                   	// #1
  405a90:	str	x23, [sp, #80]
  405a94:	add	x29, sp, #0x40
  405a98:	bl	401c00 <fread@plt>
  405a9c:	cmp	x0, #0x1
  405aa0:	b.ne	405d68 <ferror@plt+0x3fd8>  // b.any
  405aa4:	ldrb	w8, [x19, #29]
  405aa8:	adrp	x9, 441000 <ferror@plt+0x3f270>
  405aac:	adrp	x10, 441000 <ferror@plt+0x3f270>
  405ab0:	add	x9, x9, #0x5d8
  405ab4:	add	x10, x10, #0x6b4
  405ab8:	cmp	w8, #0x2
  405abc:	adrp	x8, 441000 <ferror@plt+0x3f270>
  405ac0:	csel	x9, x10, x9, eq  // eq = none
  405ac4:	adrp	x10, 441000 <ferror@plt+0x3f270>
  405ac8:	add	x8, x8, #0x4b4
  405acc:	add	x10, x10, #0x550
  405ad0:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4180>
  405ad4:	csel	x8, x10, x8, eq  // eq = none
  405ad8:	str	x9, [x22, #3328]
  405adc:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  405ae0:	str	x8, [x9, #3336]
  405ae4:	ldrb	w8, [x19, #28]
  405ae8:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  405aec:	cmp	w8, #0x2
  405af0:	cset	w8, ne  // ne = any
  405af4:	str	w8, [x21, #100]
  405af8:	b.eq	405c1c <ferror@plt+0x3e8c>  // b.none
  405afc:	ldr	x3, [x19, #8]
  405b00:	mov	x23, sp
  405b04:	add	x20, x23, #0x10
  405b08:	mov	w1, #0x24                  	// #36
  405b0c:	mov	w2, #0x1                   	// #1
  405b10:	mov	x0, x20
  405b14:	bl	401c00 <fread@plt>
  405b18:	cmp	x0, #0x1
  405b1c:	b.ne	405d68 <ferror@plt+0x3fd8>  // b.any
  405b20:	ldr	x8, [x22, #3328]
  405b24:	mov	w1, #0x2                   	// #2
  405b28:	mov	x0, x20
  405b2c:	blr	x8
  405b30:	strh	w0, [x19, #80]
  405b34:	ldr	x8, [x22, #3328]
  405b38:	add	x0, x23, #0x12
  405b3c:	mov	w1, #0x2                   	// #2
  405b40:	blr	x8
  405b44:	strh	w0, [x19, #82]
  405b48:	ldr	x8, [x22, #3328]
  405b4c:	add	x0, x23, #0x14
  405b50:	mov	w1, #0x4                   	// #4
  405b54:	blr	x8
  405b58:	str	x0, [x19, #64]
  405b5c:	ldr	x8, [x22, #3328]
  405b60:	add	x0, x23, #0x18
  405b64:	mov	w1, #0x4                   	// #4
  405b68:	blr	x8
  405b6c:	str	x0, [x19, #40]
  405b70:	ldr	x8, [x22, #3328]
  405b74:	add	x0, x23, #0x1c
  405b78:	mov	w1, #0x4                   	// #4
  405b7c:	blr	x8
  405b80:	str	x0, [x19, #48]
  405b84:	ldr	x8, [x22, #3328]
  405b88:	add	x0, x23, #0x20
  405b8c:	mov	w1, #0x4                   	// #4
  405b90:	blr	x8
  405b94:	str	x0, [x19, #56]
  405b98:	ldr	x8, [x22, #3328]
  405b9c:	add	x0, x23, #0x24
  405ba0:	mov	w1, #0x4                   	// #4
  405ba4:	blr	x8
  405ba8:	str	x0, [x19, #72]
  405bac:	ldr	x8, [x22, #3328]
  405bb0:	add	x0, x23, #0x28
  405bb4:	mov	w1, #0x2                   	// #2
  405bb8:	blr	x8
  405bbc:	str	w0, [x19, #84]
  405bc0:	ldr	x8, [x22, #3328]
  405bc4:	add	x0, x23, #0x2a
  405bc8:	mov	w1, #0x2                   	// #2
  405bcc:	blr	x8
  405bd0:	str	w0, [x19, #88]
  405bd4:	ldr	x8, [x22, #3328]
  405bd8:	add	x0, x23, #0x2c
  405bdc:	mov	w1, #0x2                   	// #2
  405be0:	blr	x8
  405be4:	str	w0, [x19, #92]
  405be8:	ldr	x8, [x22, #3328]
  405bec:	add	x0, x23, #0x2e
  405bf0:	mov	w1, #0x2                   	// #2
  405bf4:	blr	x8
  405bf8:	str	w0, [x19, #96]
  405bfc:	ldr	x8, [x22, #3328]
  405c00:	add	x0, x23, #0x30
  405c04:	mov	w1, #0x2                   	// #2
  405c08:	blr	x8
  405c0c:	str	w0, [x19, #100]
  405c10:	ldr	x8, [x22, #3328]
  405c14:	add	x0, x23, #0x32
  405c18:	b	405d38 <ferror@plt+0x3fa8>
  405c1c:	ldr	x3, [x19, #8]
  405c20:	mov	x23, sp
  405c24:	add	x20, x23, #0x10
  405c28:	mov	w1, #0x30                  	// #48
  405c2c:	mov	w2, #0x1                   	// #1
  405c30:	mov	x0, x20
  405c34:	bl	401c00 <fread@plt>
  405c38:	cmp	x0, #0x1
  405c3c:	b.ne	405d68 <ferror@plt+0x3fd8>  // b.any
  405c40:	ldr	x8, [x22, #3328]
  405c44:	mov	w1, #0x2                   	// #2
  405c48:	mov	x0, x20
  405c4c:	blr	x8
  405c50:	strh	w0, [x19, #80]
  405c54:	ldr	x8, [x22, #3328]
  405c58:	add	x0, x23, #0x12
  405c5c:	mov	w1, #0x2                   	// #2
  405c60:	blr	x8
  405c64:	strh	w0, [x19, #82]
  405c68:	ldr	x8, [x22, #3328]
  405c6c:	add	x0, x23, #0x14
  405c70:	mov	w1, #0x4                   	// #4
  405c74:	blr	x8
  405c78:	str	x0, [x19, #64]
  405c7c:	ldr	x8, [x22, #3328]
  405c80:	add	x0, x23, #0x18
  405c84:	mov	w1, #0x8                   	// #8
  405c88:	blr	x8
  405c8c:	str	x0, [x19, #40]
  405c90:	ldr	x8, [x22, #3328]
  405c94:	add	x0, x23, #0x20
  405c98:	mov	w1, #0x8                   	// #8
  405c9c:	blr	x8
  405ca0:	str	x0, [x19, #48]
  405ca4:	ldr	x8, [x22, #3328]
  405ca8:	add	x0, x23, #0x28
  405cac:	mov	w1, #0x8                   	// #8
  405cb0:	blr	x8
  405cb4:	str	x0, [x19, #56]
  405cb8:	ldr	x8, [x22, #3328]
  405cbc:	add	x0, x23, #0x30
  405cc0:	mov	w1, #0x4                   	// #4
  405cc4:	blr	x8
  405cc8:	str	x0, [x19, #72]
  405ccc:	ldr	x8, [x22, #3328]
  405cd0:	add	x0, x23, #0x34
  405cd4:	mov	w1, #0x2                   	// #2
  405cd8:	blr	x8
  405cdc:	str	w0, [x19, #84]
  405ce0:	ldr	x8, [x22, #3328]
  405ce4:	add	x0, x23, #0x36
  405ce8:	mov	w1, #0x2                   	// #2
  405cec:	blr	x8
  405cf0:	str	w0, [x19, #88]
  405cf4:	ldr	x8, [x22, #3328]
  405cf8:	add	x0, x23, #0x38
  405cfc:	mov	w1, #0x2                   	// #2
  405d00:	blr	x8
  405d04:	str	w0, [x19, #92]
  405d08:	ldr	x8, [x22, #3328]
  405d0c:	add	x0, x23, #0x3a
  405d10:	mov	w1, #0x2                   	// #2
  405d14:	blr	x8
  405d18:	str	w0, [x19, #96]
  405d1c:	ldr	x8, [x22, #3328]
  405d20:	add	x0, x23, #0x3c
  405d24:	mov	w1, #0x2                   	// #2
  405d28:	blr	x8
  405d2c:	str	w0, [x19, #100]
  405d30:	ldr	x8, [x22, #3328]
  405d34:	add	x0, x23, #0x3e
  405d38:	mov	w1, #0x2                   	// #2
  405d3c:	blr	x8
  405d40:	ldr	x8, [x19, #56]
  405d44:	str	w0, [x19, #104]
  405d48:	cbz	x8, 405d88 <ferror@plt+0x3ff8>
  405d4c:	ldr	w8, [x21, #100]
  405d50:	cbz	w8, 405d90 <ferror@plt+0x4000>
  405d54:	mov	w1, #0x1                   	// #1
  405d58:	mov	x0, x19
  405d5c:	mov	w20, #0x1                   	// #1
  405d60:	bl	405da4 <ferror@plt+0x4014>
  405d64:	b	405d6c <ferror@plt+0x3fdc>
  405d68:	mov	w20, wzr
  405d6c:	mov	w0, w20
  405d70:	ldp	x20, x19, [sp, #112]
  405d74:	ldp	x22, x21, [sp, #96]
  405d78:	ldr	x23, [sp, #80]
  405d7c:	ldp	x29, x30, [sp, #64]
  405d80:	add	sp, sp, #0x80
  405d84:	ret
  405d88:	mov	w20, #0x1                   	// #1
  405d8c:	b	405d6c <ferror@plt+0x3fdc>
  405d90:	mov	w1, #0x1                   	// #1
  405d94:	mov	x0, x19
  405d98:	mov	w20, #0x1                   	// #1
  405d9c:	bl	406068 <ferror@plt+0x42d8>
  405da0:	b	405d6c <ferror@plt+0x3fdc>
  405da4:	stp	x29, x30, [sp, #-96]!
  405da8:	stp	x28, x27, [sp, #16]
  405dac:	stp	x26, x25, [sp, #32]
  405db0:	stp	x24, x23, [sp, #48]
  405db4:	stp	x22, x21, [sp, #64]
  405db8:	stp	x20, x19, [sp, #80]
  405dbc:	ldr	w21, [x0, #96]
  405dc0:	mov	x22, x0
  405dc4:	mov	w20, w1
  405dc8:	mov	x29, sp
  405dcc:	cbz	w1, 405de0 <ferror@plt+0x4050>
  405dd0:	mov	w19, #0x1                   	// #1
  405dd4:	mov	w0, wzr
  405dd8:	cbnz	w21, 405dec <ferror@plt+0x405c>
  405ddc:	b	40604c <ferror@plt+0x42bc>
  405de0:	ldr	w19, [x22, #100]
  405de4:	mov	w0, wzr
  405de8:	cbz	w21, 40604c <ferror@plt+0x42bc>
  405dec:	cbz	w19, 40604c <ferror@plt+0x42bc>
  405df0:	cmp	w21, #0x27
  405df4:	b.hi	405e18 <ferror@plt+0x4088>  // b.pmore
  405df8:	cbnz	w20, 406048 <ferror@plt+0x42b8>
  405dfc:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  405e00:	add	x1, x1, #0xdde
  405e04:	mov	w2, #0x5                   	// #5
  405e08:	mov	x0, xzr
  405e0c:	bl	401cc0 <dcgettext@plt>
  405e10:	bl	44132c <error@@Base>
  405e14:	b	406048 <ferror@plt+0x42b8>
  405e18:	cmp	w21, #0x28
  405e1c:	b.eq	405e3c <ferror@plt+0x40ac>  // b.none
  405e20:	cbnz	w20, 405e3c <ferror@plt+0x40ac>
  405e24:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  405e28:	add	x1, x1, #0xe36
  405e2c:	mov	w2, #0x5                   	// #5
  405e30:	mov	x0, xzr
  405e34:	bl	401cc0 <dcgettext@plt>
  405e38:	bl	4413f0 <warn@@Base>
  405e3c:	ldr	x24, [x22, #56]
  405e40:	mov	w23, w19
  405e44:	cbz	w20, 405e50 <ferror@plt+0x40c0>
  405e48:	mov	x5, xzr
  405e4c:	b	405e68 <ferror@plt+0x40d8>
  405e50:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  405e54:	add	x1, x1, #0xe90
  405e58:	mov	w2, #0x5                   	// #5
  405e5c:	mov	x0, xzr
  405e60:	bl	401cc0 <dcgettext@plt>
  405e64:	mov	x5, x0
  405e68:	mov	x0, xzr
  405e6c:	mov	x1, x22
  405e70:	mov	x2, x24
  405e74:	mov	x3, x21
  405e78:	mov	x4, x23
  405e7c:	bl	402054 <ferror@plt+0x2c4>
  405e80:	cbz	x0, 40604c <ferror@plt+0x42bc>
  405e84:	mov	x21, x0
  405e88:	ldr	x0, [x22, #112]
  405e8c:	bl	401c10 <free@plt>
  405e90:	mov	w1, #0x50                  	// #80
  405e94:	mov	x0, x23
  405e98:	bl	42b880 <ferror@plt+0x29af0>
  405e9c:	str	x0, [x22, #112]
  405ea0:	cbz	x0, 406020 <ferror@plt+0x4290>
  405ea4:	cbz	w19, 406010 <ferror@plt+0x4280>
  405ea8:	mov	w8, #0x28                  	// #40
  405eac:	adrp	x23, 44f000 <warn@@Base+0xdc10>
  405eb0:	mov	x26, xzr
  405eb4:	mov	w22, wzr
  405eb8:	add	x27, x0, #0x20
  405ebc:	adrp	x28, 490000 <stdout@@GLIBC_2.17+0x4180>
  405ec0:	add	x23, x23, #0xeca
  405ec4:	umull	x24, w19, w8
  405ec8:	b	405ee0 <ferror@plt+0x4150>
  405ecc:	add	x26, x26, #0x28
  405ed0:	add	w22, w22, #0x1
  405ed4:	cmp	x24, x26
  405ed8:	add	x27, x27, #0x50
  405edc:	b.eq	406010 <ferror@plt+0x4280>  // b.none
  405ee0:	ldr	x8, [x28, #3328]
  405ee4:	add	x25, x21, x26
  405ee8:	mov	w1, #0x4                   	// #4
  405eec:	mov	x0, x25
  405ef0:	blr	x8
  405ef4:	stur	w0, [x27, #-32]
  405ef8:	ldr	x8, [x28, #3328]
  405efc:	add	x0, x25, #0x4
  405f00:	mov	w1, #0x4                   	// #4
  405f04:	blr	x8
  405f08:	stur	w0, [x27, #-28]
  405f0c:	ldr	x8, [x28, #3328]
  405f10:	add	x0, x25, #0x8
  405f14:	mov	w1, #0x4                   	// #4
  405f18:	blr	x8
  405f1c:	stur	x0, [x27, #-24]
  405f20:	ldr	x8, [x28, #3328]
  405f24:	add	x0, x25, #0xc
  405f28:	mov	w1, #0x4                   	// #4
  405f2c:	blr	x8
  405f30:	stur	x0, [x27, #-16]
  405f34:	ldr	x8, [x28, #3328]
  405f38:	add	x0, x25, #0x10
  405f3c:	mov	w1, #0x4                   	// #4
  405f40:	blr	x8
  405f44:	stur	x0, [x27, #-8]
  405f48:	ldr	x8, [x28, #3328]
  405f4c:	add	x0, x25, #0x14
  405f50:	mov	w1, #0x4                   	// #4
  405f54:	blr	x8
  405f58:	str	x0, [x27]
  405f5c:	ldr	x8, [x28, #3328]
  405f60:	add	x0, x25, #0x18
  405f64:	mov	w1, #0x4                   	// #4
  405f68:	blr	x8
  405f6c:	str	w0, [x27, #8]
  405f70:	ldr	x8, [x28, #3328]
  405f74:	add	x0, x25, #0x1c
  405f78:	mov	w1, #0x4                   	// #4
  405f7c:	blr	x8
  405f80:	str	w0, [x27, #12]
  405f84:	ldr	x8, [x28, #3328]
  405f88:	add	x0, x25, #0x20
  405f8c:	mov	w1, #0x4                   	// #4
  405f90:	blr	x8
  405f94:	str	x0, [x27, #16]
  405f98:	ldr	x8, [x28, #3328]
  405f9c:	add	x0, x25, #0x24
  405fa0:	mov	w1, #0x4                   	// #4
  405fa4:	blr	x8
  405fa8:	str	x0, [x27, #24]
  405fac:	cbnz	w20, 405ecc <ferror@plt+0x413c>
  405fb0:	ldr	w8, [x27, #8]
  405fb4:	cmp	w8, w19
  405fb8:	b.ls	405fd8 <ferror@plt+0x4248>  // b.plast
  405fbc:	mov	w2, #0x5                   	// #5
  405fc0:	mov	x0, xzr
  405fc4:	mov	x1, x23
  405fc8:	bl	401cc0 <dcgettext@plt>
  405fcc:	ldr	w2, [x27, #8]
  405fd0:	mov	w1, w22
  405fd4:	bl	4413f0 <warn@@Base>
  405fd8:	ldurb	w8, [x27, #-24]
  405fdc:	tbz	w8, #6, 405ecc <ferror@plt+0x413c>
  405fe0:	ldr	w8, [x27, #12]
  405fe4:	cmp	w8, w19
  405fe8:	b.ls	405ecc <ferror@plt+0x413c>  // b.plast
  405fec:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  405ff0:	mov	w2, #0x5                   	// #5
  405ff4:	mov	x0, xzr
  405ff8:	add	x1, x1, #0xefe
  405ffc:	bl	401cc0 <dcgettext@plt>
  406000:	ldr	w2, [x27, #12]
  406004:	mov	w1, w22
  406008:	bl	4413f0 <warn@@Base>
  40600c:	b	405ecc <ferror@plt+0x413c>
  406010:	mov	x0, x21
  406014:	bl	401c10 <free@plt>
  406018:	mov	w0, #0x1                   	// #1
  40601c:	b	40604c <ferror@plt+0x42bc>
  406020:	cbnz	w20, 406040 <ferror@plt+0x42b0>
  406024:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  406028:	add	x1, x1, #0xea0
  40602c:	mov	w2, #0x5                   	// #5
  406030:	mov	x0, xzr
  406034:	bl	401cc0 <dcgettext@plt>
  406038:	mov	w1, w19
  40603c:	bl	44132c <error@@Base>
  406040:	mov	x0, x21
  406044:	bl	401c10 <free@plt>
  406048:	mov	w0, wzr
  40604c:	ldp	x20, x19, [sp, #80]
  406050:	ldp	x22, x21, [sp, #64]
  406054:	ldp	x24, x23, [sp, #48]
  406058:	ldp	x26, x25, [sp, #32]
  40605c:	ldp	x28, x27, [sp, #16]
  406060:	ldp	x29, x30, [sp], #96
  406064:	ret
  406068:	stp	x29, x30, [sp, #-96]!
  40606c:	stp	x28, x27, [sp, #16]
  406070:	stp	x26, x25, [sp, #32]
  406074:	stp	x24, x23, [sp, #48]
  406078:	stp	x22, x21, [sp, #64]
  40607c:	stp	x20, x19, [sp, #80]
  406080:	ldr	w21, [x0, #96]
  406084:	mov	x22, x0
  406088:	mov	w20, w1
  40608c:	mov	x29, sp
  406090:	cbz	w1, 4060a4 <ferror@plt+0x4314>
  406094:	mov	w19, #0x1                   	// #1
  406098:	mov	w0, wzr
  40609c:	cbnz	w21, 4060b0 <ferror@plt+0x4320>
  4060a0:	b	40630c <ferror@plt+0x457c>
  4060a4:	ldr	w19, [x22, #100]
  4060a8:	mov	w0, wzr
  4060ac:	cbz	w21, 40630c <ferror@plt+0x457c>
  4060b0:	cbz	w19, 40630c <ferror@plt+0x457c>
  4060b4:	cmp	w21, #0x3f
  4060b8:	b.hi	4060dc <ferror@plt+0x434c>  // b.pmore
  4060bc:	cbnz	w20, 406308 <ferror@plt+0x4578>
  4060c0:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4060c4:	add	x1, x1, #0xdde
  4060c8:	mov	w2, #0x5                   	// #5
  4060cc:	mov	x0, xzr
  4060d0:	bl	401cc0 <dcgettext@plt>
  4060d4:	bl	44132c <error@@Base>
  4060d8:	b	406308 <ferror@plt+0x4578>
  4060dc:	cmp	w21, #0x40
  4060e0:	b.eq	406100 <ferror@plt+0x4370>  // b.none
  4060e4:	cbnz	w20, 406100 <ferror@plt+0x4370>
  4060e8:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4060ec:	add	x1, x1, #0xe36
  4060f0:	mov	w2, #0x5                   	// #5
  4060f4:	mov	x0, xzr
  4060f8:	bl	401cc0 <dcgettext@plt>
  4060fc:	bl	4413f0 <warn@@Base>
  406100:	ldr	x24, [x22, #56]
  406104:	mov	w23, w19
  406108:	cbz	w20, 406114 <ferror@plt+0x4384>
  40610c:	mov	x5, xzr
  406110:	b	40612c <ferror@plt+0x439c>
  406114:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  406118:	add	x1, x1, #0xe90
  40611c:	mov	w2, #0x5                   	// #5
  406120:	mov	x0, xzr
  406124:	bl	401cc0 <dcgettext@plt>
  406128:	mov	x5, x0
  40612c:	mov	x0, xzr
  406130:	mov	x1, x22
  406134:	mov	x2, x24
  406138:	mov	x3, x21
  40613c:	mov	x4, x23
  406140:	bl	402054 <ferror@plt+0x2c4>
  406144:	cbz	x0, 40630c <ferror@plt+0x457c>
  406148:	mov	x21, x0
  40614c:	ldr	x0, [x22, #112]
  406150:	bl	401c10 <free@plt>
  406154:	mov	w1, #0x50                  	// #80
  406158:	mov	x0, x23
  40615c:	bl	42b880 <ferror@plt+0x29af0>
  406160:	str	x0, [x22, #112]
  406164:	cbz	x0, 4062e0 <ferror@plt+0x4550>
  406168:	cbz	w19, 4062d0 <ferror@plt+0x4540>
  40616c:	lsl	x27, x23, #6
  406170:	adrp	x23, 44f000 <warn@@Base+0xdc10>
  406174:	mov	x26, xzr
  406178:	mov	w22, wzr
  40617c:	add	x28, x0, #0x20
  406180:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4180>
  406184:	add	x23, x23, #0xeca
  406188:	b	4061a0 <ferror@plt+0x4410>
  40618c:	add	x26, x26, #0x40
  406190:	add	w22, w22, #0x1
  406194:	cmp	x27, x26
  406198:	add	x28, x28, #0x50
  40619c:	b.eq	4062d0 <ferror@plt+0x4540>  // b.none
  4061a0:	ldr	x8, [x24, #3328]
  4061a4:	add	x25, x21, x26
  4061a8:	mov	w1, #0x4                   	// #4
  4061ac:	mov	x0, x25
  4061b0:	blr	x8
  4061b4:	stur	w0, [x28, #-32]
  4061b8:	ldr	x8, [x24, #3328]
  4061bc:	add	x0, x25, #0x4
  4061c0:	mov	w1, #0x4                   	// #4
  4061c4:	blr	x8
  4061c8:	stur	w0, [x28, #-28]
  4061cc:	ldr	x8, [x24, #3328]
  4061d0:	add	x0, x25, #0x8
  4061d4:	mov	w1, #0x8                   	// #8
  4061d8:	blr	x8
  4061dc:	stur	x0, [x28, #-24]
  4061e0:	ldr	x8, [x24, #3328]
  4061e4:	add	x0, x25, #0x10
  4061e8:	mov	w1, #0x8                   	// #8
  4061ec:	blr	x8
  4061f0:	stur	x0, [x28, #-16]
  4061f4:	ldr	x8, [x24, #3328]
  4061f8:	add	x0, x25, #0x20
  4061fc:	mov	w1, #0x8                   	// #8
  406200:	blr	x8
  406204:	str	x0, [x28]
  406208:	ldr	x8, [x24, #3328]
  40620c:	add	x0, x25, #0x38
  406210:	mov	w1, #0x8                   	// #8
  406214:	blr	x8
  406218:	str	x0, [x28, #24]
  40621c:	ldr	x8, [x24, #3328]
  406220:	add	x0, x25, #0x28
  406224:	mov	w1, #0x4                   	// #4
  406228:	blr	x8
  40622c:	str	w0, [x28, #8]
  406230:	ldr	x8, [x24, #3328]
  406234:	add	x0, x25, #0x2c
  406238:	mov	w1, #0x4                   	// #4
  40623c:	blr	x8
  406240:	str	w0, [x28, #12]
  406244:	ldr	x8, [x24, #3328]
  406248:	add	x0, x25, #0x18
  40624c:	mov	w1, #0x8                   	// #8
  406250:	blr	x8
  406254:	stur	x0, [x28, #-8]
  406258:	ldr	x8, [x24, #3328]
  40625c:	add	x0, x25, #0x30
  406260:	mov	w1, #0x8                   	// #8
  406264:	blr	x8
  406268:	str	x0, [x28, #16]
  40626c:	cbnz	w20, 40618c <ferror@plt+0x43fc>
  406270:	ldr	w8, [x28, #8]
  406274:	cmp	w8, w19
  406278:	b.ls	406298 <ferror@plt+0x4508>  // b.plast
  40627c:	mov	w2, #0x5                   	// #5
  406280:	mov	x0, xzr
  406284:	mov	x1, x23
  406288:	bl	401cc0 <dcgettext@plt>
  40628c:	ldr	w2, [x28, #8]
  406290:	mov	w1, w22
  406294:	bl	4413f0 <warn@@Base>
  406298:	ldurb	w8, [x28, #-24]
  40629c:	tbz	w8, #6, 40618c <ferror@plt+0x43fc>
  4062a0:	ldr	w8, [x28, #12]
  4062a4:	cmp	w8, w19
  4062a8:	b.ls	40618c <ferror@plt+0x43fc>  // b.plast
  4062ac:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4062b0:	mov	w2, #0x5                   	// #5
  4062b4:	mov	x0, xzr
  4062b8:	add	x1, x1, #0xefe
  4062bc:	bl	401cc0 <dcgettext@plt>
  4062c0:	ldr	w2, [x28, #12]
  4062c4:	mov	w1, w22
  4062c8:	bl	4413f0 <warn@@Base>
  4062cc:	b	40618c <ferror@plt+0x43fc>
  4062d0:	mov	x0, x21
  4062d4:	bl	401c10 <free@plt>
  4062d8:	mov	w0, #0x1                   	// #1
  4062dc:	b	40630c <ferror@plt+0x457c>
  4062e0:	cbnz	w20, 406300 <ferror@plt+0x4570>
  4062e4:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4062e8:	add	x1, x1, #0xea0
  4062ec:	mov	w2, #0x5                   	// #5
  4062f0:	mov	x0, xzr
  4062f4:	bl	401cc0 <dcgettext@plt>
  4062f8:	mov	w1, w19
  4062fc:	bl	44132c <error@@Base>
  406300:	mov	x0, x21
  406304:	bl	401c10 <free@plt>
  406308:	mov	w0, wzr
  40630c:	ldp	x20, x19, [sp, #80]
  406310:	ldp	x22, x21, [sp, #64]
  406314:	ldp	x24, x23, [sp, #48]
  406318:	ldp	x26, x25, [sp, #32]
  40631c:	ldp	x28, x27, [sp, #16]
  406320:	ldp	x29, x30, [sp], #96
  406324:	ret
  406328:	sub	sp, sp, #0x30
  40632c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406330:	stp	x20, x19, [sp, #32]
  406334:	ldr	w9, [x8, #388]
  406338:	adrp	x20, 48b000 <warn@@Base+0x49c10>
  40633c:	mov	w19, w0
  406340:	ldr	x0, [x20, #3696]
  406344:	add	w9, w9, #0x1
  406348:	add	x1, sp, #0x8
  40634c:	mov	w2, wzr
  406350:	stp	x29, x30, [sp, #16]
  406354:	add	x29, sp, #0x10
  406358:	str	w9, [x8, #388]
  40635c:	bl	401930 <strtoul@plt>
  406360:	mov	x1, x0
  406364:	tbnz	w1, #31, 406388 <ferror@plt+0x45f8>
  406368:	ldr	x8, [sp, #8]
  40636c:	ldrb	w8, [x8]
  406370:	cbnz	w8, 406388 <ferror@plt+0x45f8>
  406374:	adrp	x0, 48b000 <warn@@Base+0x49c10>
  406378:	add	x0, x0, #0xe98
  40637c:	mov	w2, w19
  406380:	bl	4063a4 <ferror@plt+0x4614>
  406384:	b	406394 <ferror@plt+0x4604>
  406388:	ldr	x0, [x20, #3696]
  40638c:	mov	w1, w19
  406390:	bl	406464 <ferror@plt+0x46d4>
  406394:	ldp	x20, x19, [sp, #32]
  406398:	ldp	x29, x30, [sp, #16]
  40639c:	add	sp, sp, #0x30
  4063a0:	ret
  4063a4:	stp	x29, x30, [sp, #-80]!
  4063a8:	stp	x24, x23, [sp, #32]
  4063ac:	stp	x22, x21, [sp, #48]
  4063b0:	stp	x20, x19, [sp, #64]
  4063b4:	ldr	w23, [x0, #152]
  4063b8:	mov	x21, x0
  4063bc:	mov	w19, w1
  4063c0:	mov	w20, w2
  4063c4:	cmp	w23, w1
  4063c8:	str	x25, [sp, #16]
  4063cc:	mov	x29, sp
  4063d0:	b.hi	406414 <ferror@plt+0x4684>  // b.pmore
  4063d4:	add	w22, w19, #0x1
  4063d8:	mov	w1, #0x1                   	// #1
  4063dc:	mov	x0, x22
  4063e0:	bl	401ae0 <calloc@plt>
  4063e4:	cbz	x0, 406444 <ferror@plt+0x46b4>
  4063e8:	ldr	x25, [x21, #144]
  4063ec:	mov	x24, x0
  4063f0:	cbz	x25, 40640c <ferror@plt+0x467c>
  4063f4:	mov	x0, x24
  4063f8:	mov	x1, x25
  4063fc:	mov	x2, x23
  406400:	bl	401910 <memcpy@plt>
  406404:	mov	x0, x25
  406408:	bl	401c10 <free@plt>
  40640c:	str	x24, [x21, #144]
  406410:	str	w22, [x21, #152]
  406414:	ldr	x8, [x21, #144]
  406418:	cbz	x8, 40642c <ferror@plt+0x469c>
  40641c:	mov	w9, w19
  406420:	ldrb	w10, [x8, x9]
  406424:	orr	w10, w10, w20
  406428:	strb	w10, [x8, x9]
  40642c:	ldp	x20, x19, [sp, #64]
  406430:	ldp	x22, x21, [sp, #48]
  406434:	ldp	x24, x23, [sp, #32]
  406438:	ldr	x25, [sp, #16]
  40643c:	ldp	x29, x30, [sp], #80
  406440:	ret
  406444:	adrp	x1, 450000 <warn@@Base+0xec10>
  406448:	add	x1, x1, #0xba
  40644c:	mov	w2, #0x5                   	// #5
  406450:	bl	401cc0 <dcgettext@plt>
  406454:	bl	44132c <error@@Base>
  406458:	ldr	x8, [x21, #144]
  40645c:	cbnz	x8, 40641c <ferror@plt+0x468c>
  406460:	b	40642c <ferror@plt+0x469c>
  406464:	stp	x29, x30, [sp, #-48]!
  406468:	str	x21, [sp, #16]
  40646c:	mov	x21, x0
  406470:	mov	w0, #0x18                  	// #24
  406474:	stp	x20, x19, [sp, #32]
  406478:	mov	x29, sp
  40647c:	mov	w19, w1
  406480:	bl	401a70 <malloc@plt>
  406484:	mov	x20, x0
  406488:	cbnz	x0, 4064a0 <ferror@plt+0x4710>
  40648c:	adrp	x1, 450000 <warn@@Base+0xec10>
  406490:	add	x1, x1, #0xba
  406494:	mov	w2, #0x5                   	// #5
  406498:	bl	401cc0 <dcgettext@plt>
  40649c:	bl	44132c <error@@Base>
  4064a0:	mov	x0, x21
  4064a4:	bl	401b30 <strdup@plt>
  4064a8:	str	x0, [x20]
  4064ac:	cbnz	x0, 4064c4 <ferror@plt+0x4734>
  4064b0:	adrp	x1, 450000 <warn@@Base+0xec10>
  4064b4:	add	x1, x1, #0xba
  4064b8:	mov	w2, #0x5                   	// #5
  4064bc:	bl	401cc0 <dcgettext@plt>
  4064c0:	bl	44132c <error@@Base>
  4064c4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4064c8:	ldr	x9, [x8, #400]
  4064cc:	strb	w19, [x20, #8]
  4064d0:	str	x20, [x8, #400]
  4064d4:	ldr	x21, [sp, #16]
  4064d8:	str	x9, [x20, #16]
  4064dc:	ldp	x20, x19, [sp, #32]
  4064e0:	ldp	x29, x30, [sp], #48
  4064e4:	ret
  4064e8:	stp	x29, x30, [sp, #-96]!
  4064ec:	stp	x28, x27, [sp, #16]
  4064f0:	stp	x26, x25, [sp, #32]
  4064f4:	stp	x24, x23, [sp, #48]
  4064f8:	stp	x22, x21, [sp, #64]
  4064fc:	stp	x20, x19, [sp, #80]
  406500:	mov	x29, sp
  406504:	sub	sp, sp, #0x1f0
  406508:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  40650c:	mov	w9, #0x1                   	// #1
  406510:	stur	xzr, [x29, #-112]
  406514:	stp	xzr, xzr, [x29, #-160]
  406518:	stp	xzr, xzr, [x29, #-136]
  40651c:	str	xzr, [sp, #232]
  406520:	stp	xzr, xzr, [sp, #184]
  406524:	stp	xzr, xzr, [sp, #208]
  406528:	strb	w9, [x8, #3896]
  40652c:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  406530:	ldp	x8, x2, [x0]
  406534:	ldrb	w4, [x21, #380]
  406538:	mov	w20, w1
  40653c:	mov	x19, x0
  406540:	sub	x0, x29, #0xa0
  406544:	mov	x1, x8
  406548:	mov	w3, w20
  40654c:	bl	4419f4 <warn@@Base+0x604>
  406550:	cbz	w0, 406598 <ferror@plt+0x4808>
  406554:	mov	w21, wzr
  406558:	ldr	x0, [sp, #192]
  40655c:	cbz	x0, 406564 <ferror@plt+0x47d4>
  406560:	bl	401a50 <fclose@plt>
  406564:	add	x0, sp, #0xb8
  406568:	bl	441f94 <warn@@Base+0xba4>
  40656c:	sub	x0, x29, #0xa0
  406570:	bl	441f94 <warn@@Base+0xba4>
  406574:	mov	w0, w21
  406578:	add	sp, sp, #0x1f0
  40657c:	ldp	x20, x19, [sp, #80]
  406580:	ldp	x22, x21, [sp, #64]
  406584:	ldp	x24, x23, [sp, #48]
  406588:	ldp	x26, x25, [sp, #32]
  40658c:	ldp	x28, x27, [sp, #16]
  406590:	ldp	x29, x30, [sp], #96
  406594:	ret
  406598:	ldrb	w8, [x21, #380]
  40659c:	cmp	w8, #0x1
  4065a0:	b.ne	4066c8 <ferror@plt+0x4938>  // b.any
  4065a4:	ldur	x8, [x29, #-128]
  4065a8:	cbz	x8, 4069b8 <ferror@plt+0x4c28>
  4065ac:	adrp	x1, 450000 <warn@@Base+0xec10>
  4065b0:	add	x1, x1, #0xdf3
  4065b4:	mov	w2, #0x5                   	// #5
  4065b8:	mov	x0, xzr
  4065bc:	bl	401cc0 <dcgettext@plt>
  4065c0:	ldr	x1, [x19]
  4065c4:	ldur	x2, [x29, #-144]
  4065c8:	ldur	x3, [x29, #-120]
  4065cc:	bl	401d10 <printf@plt>
  4065d0:	ldr	x0, [x19, #8]
  4065d4:	bl	4019b0 <ftell@plt>
  4065d8:	ldur	x8, [x29, #-144]
  4065dc:	mov	x22, x0
  4065e0:	cbz	x8, 4069dc <ferror@plt+0x4c4c>
  4065e4:	adrp	x21, 450000 <warn@@Base+0xec10>
  4065e8:	adrp	x23, 473000 <warn@@Base+0x31c10>
  4065ec:	mov	x26, xzr
  4065f0:	mov	x25, xzr
  4065f4:	add	x21, x21, #0xe38
  4065f8:	add	x23, x23, #0x6ca
  4065fc:	cbz	x26, 406614 <ferror@plt+0x4884>
  406600:	ldur	x8, [x29, #-136]
  406604:	add	x8, x8, x26, lsl #3
  406608:	ldp	x8, x9, [x8, #-8]
  40660c:	cmp	x9, x8
  406610:	b.eq	40667c <ferror@plt+0x48ec>  // b.none
  406614:	ldur	x8, [x29, #-136]
  406618:	sub	x0, x29, #0xa0
  40661c:	add	x2, sp, #0xb8
  406620:	ldr	x1, [x8, x26, lsl #3]
  406624:	bl	4421fc <warn@@Base+0xe0c>
  406628:	cbz	x0, 40667c <ferror@plt+0x48ec>
  40662c:	mov	x2, x0
  406630:	sub	x0, x29, #0xa0
  406634:	add	x1, sp, #0xb8
  406638:	bl	44229c <warn@@Base+0xeac>
  40663c:	cbz	x0, 40667c <ferror@plt+0x48ec>
  406640:	mov	x24, x0
  406644:	mov	w2, #0x5                   	// #5
  406648:	mov	x0, xzr
  40664c:	mov	x1, x21
  406650:	bl	401cc0 <dcgettext@plt>
  406654:	mov	x1, x24
  406658:	bl	401d10 <printf@plt>
  40665c:	ldur	x8, [x29, #-136]
  406660:	mov	w1, #0x4                   	// #4
  406664:	ldr	x0, [x8, x26, lsl #3]
  406668:	bl	406f54 <ferror@plt+0x51c4>
  40666c:	mov	w0, #0xa                   	// #10
  406670:	bl	401d40 <putchar@plt>
  406674:	mov	x0, x24
  406678:	bl	401c10 <free@plt>
  40667c:	ldur	x8, [x29, #-120]
  406680:	cmp	x8, x25
  406684:	b.ls	4069e8 <ferror@plt+0x4c58>  // b.plast
  406688:	ldur	x9, [x29, #-128]
  40668c:	sub	w1, w8, w25
  406690:	mov	x0, x23
  406694:	add	x2, x9, x25
  406698:	bl	401d10 <printf@plt>
  40669c:	ldp	x8, x9, [x29, #-128]
  4066a0:	add	x0, x8, x25
  4066a4:	sub	x1, x9, x25
  4066a8:	bl	401980 <strnlen@plt>
  4066ac:	ldur	x8, [x29, #-144]
  4066b0:	add	x9, x25, x0
  4066b4:	add	x26, x26, #0x1
  4066b8:	add	x25, x9, #0x1
  4066bc:	cmp	x26, x8
  4066c0:	b.cc	4065fc <ferror@plt+0x486c>  // b.lo, b.ul, b.last
  4066c4:	b	4069e0 <ferror@plt+0x4c50>
  4066c8:	mov	w21, #0x1                   	// #1
  4066cc:	sub	x8, x29, #0xa0
  4066d0:	adrp	x22, 450000 <warn@@Base+0xec10>
  4066d4:	adrp	x23, 450000 <warn@@Base+0xec10>
  4066d8:	adrp	x24, 450000 <warn@@Base+0xec10>
  4066dc:	add	x22, x22, #0xfec
  4066e0:	add	x23, x23, #0xfc6
  4066e4:	add	x28, x8, #0x58
  4066e8:	add	x8, x8, #0x88
  4066ec:	add	x24, x24, #0xf9b
  4066f0:	str	x8, [sp, #8]
  4066f4:	b	406718 <ferror@plt+0x4988>
  4066f8:	mov	w2, #0x5                   	// #5
  4066fc:	mov	x0, xzr
  406700:	mov	x1, x24
  406704:	bl	401cc0 <dcgettext@plt>
  406708:	ldur	x1, [x29, #-160]
  40670c:	bl	44132c <error@@Base>
  406710:	mov	w26, #0x1                   	// #1
  406714:	cbnz	w26, 4069a8 <ferror@plt+0x4c18>
  406718:	ldr	x0, [x19, #8]
  40671c:	ldur	x1, [x29, #-88]
  406720:	mov	w2, wzr
  406724:	bl	401b70 <fseek@plt>
  406728:	cbnz	w0, 4066f8 <ferror@plt+0x4968>
  40672c:	ldr	x3, [x19, #8]
  406730:	mov	w1, #0x1                   	// #1
  406734:	mov	w2, #0x3c                  	// #60
  406738:	mov	x0, x28
  40673c:	bl	401c00 <fread@plt>
  406740:	cbz	x0, 406768 <ferror@plt+0x49d8>
  406744:	cmp	x0, #0x3c
  406748:	b.ne	406770 <ferror@plt+0x49e0>  // b.any
  40674c:	ldurh	w8, [x29, #-14]
  406750:	cmp	w8, #0xa60
  406754:	b.eq	406794 <ferror@plt+0x4a04>  // b.none
  406758:	mov	w2, #0x5                   	// #5
  40675c:	mov	x0, xzr
  406760:	mov	x1, x22
  406764:	b	40677c <ferror@plt+0x49ec>
  406768:	mov	w26, #0x7                   	// #7
  40676c:	b	406714 <ferror@plt+0x4984>
  406770:	mov	w2, #0x5                   	// #5
  406774:	mov	x0, xzr
  406778:	mov	x1, x23
  40677c:	bl	401cc0 <dcgettext@plt>
  406780:	ldur	x1, [x29, #-160]
  406784:	bl	44132c <error@@Base>
  406788:	mov	w21, wzr
  40678c:	mov	w26, #0x7                   	// #7
  406790:	b	406714 <ferror@plt+0x4984>
  406794:	ldur	x8, [x29, #-88]
  406798:	ldr	x0, [sp, #8]
  40679c:	mov	w2, #0xa                   	// #10
  4067a0:	mov	x1, xzr
  4067a4:	add	x8, x8, #0x3c
  4067a8:	mov	x27, x22
  4067ac:	stur	x8, [x29, #-88]
  4067b0:	bl	401930 <strtoul@plt>
  4067b4:	and	x8, x0, #0x1
  4067b8:	add	x8, x8, x0
  4067bc:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  4067c0:	sub	x0, x29, #0xa0
  4067c4:	add	x1, sp, #0xb8
  4067c8:	str	x8, [x9, #408]
  4067cc:	bl	441fe0 <warn@@Base+0xbf0>
  4067d0:	cbz	x0, 40685c <ferror@plt+0x4acc>
  4067d4:	mov	x22, x0
  4067d8:	bl	401940 <strlen@plt>
  4067dc:	mov	x26, x0
  4067e0:	sub	x0, x29, #0xa0
  4067e4:	add	x1, sp, #0xb8
  4067e8:	mov	x2, x22
  4067ec:	bl	44229c <warn@@Base+0xeac>
  4067f0:	cbz	x0, 40685c <ferror@plt+0x4acc>
  4067f4:	mov	x25, x0
  4067f8:	cbz	w20, 406884 <ferror@plt+0x4af4>
  4067fc:	ldur	x8, [x29, #-96]
  406800:	cbz	x8, 4068bc <ferror@plt+0x4b2c>
  406804:	ldr	x0, [sp, #192]
  406808:	movi	v0.2d, #0x0
  40680c:	stp	q0, q0, [sp, #144]
  406810:	stp	q0, q0, [sp, #112]
  406814:	stp	q0, q0, [sp, #80]
  406818:	stp	q0, q0, [sp, #48]
  40681c:	stp	q0, q0, [sp, #16]
  406820:	cbz	x0, 40690c <ferror@plt+0x4b7c>
  406824:	add	x1, x8, #0x3c
  406828:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  40682c:	mov	w2, wzr
  406830:	str	x1, [x8, #3928]
  406834:	bl	401b70 <fseek@plt>
  406838:	cbz	w0, 406934 <ferror@plt+0x4ba4>
  40683c:	adrp	x1, 451000 <warn@@Base+0xfc10>
  406840:	mov	w2, #0x5                   	// #5
  406844:	mov	x0, xzr
  406848:	add	x1, x1, #0x57
  40684c:	bl	401cc0 <dcgettext@plt>
  406850:	ldr	x1, [sp, #184]
  406854:	bl	44132c <error@@Base>
  406858:	b	406928 <ferror@plt+0x4b98>
  40685c:	adrp	x1, 451000 <warn@@Base+0xfc10>
  406860:	mov	w2, #0x5                   	// #5
  406864:	add	x1, x1, #0x15
  406868:	bl	401cc0 <dcgettext@plt>
  40686c:	ldur	x1, [x29, #-160]
  406870:	bl	44132c <error@@Base>
  406874:	mov	w21, wzr
  406878:	mov	w26, #0x7                   	// #7
  40687c:	mov	x22, x27
  406880:	b	406714 <ferror@plt+0x4984>
  406884:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  406888:	ldur	x8, [x29, #-88]
  40688c:	ldr	x9, [x9, #408]
  406890:	adrp	x10, 48b000 <warn@@Base+0x49c10>
  406894:	mov	x0, x19
  406898:	str	x8, [x10, #3928]
  40689c:	add	x8, x9, x8
  4068a0:	stur	x8, [x29, #-88]
  4068a4:	str	x25, [x19]
  4068a8:	bl	406b64 <ferror@plt+0x4dd4>
  4068ac:	cmp	w0, #0x0
  4068b0:	csel	w21, wzr, w21, eq  // eq = none
  4068b4:	mov	x22, x27
  4068b8:	b	406998 <ferror@plt+0x4c08>
  4068bc:	ldr	x0, [x19]
  4068c0:	mov	x1, x22
  4068c4:	mov	x2, x26
  4068c8:	bl	4418c4 <warn@@Base+0x4d4>
  4068cc:	cbz	x0, 40695c <ferror@plt+0x4bcc>
  4068d0:	mov	x22, x0
  4068d4:	bl	4026e4 <ferror@plt+0x954>
  4068d8:	cbz	x0, 406968 <ferror@plt+0x4bd8>
  4068dc:	ldur	x8, [x29, #-96]
  4068e0:	adrp	x9, 48b000 <warn@@Base+0x49c10>
  4068e4:	mov	x26, x0
  4068e8:	str	x8, [x9, #3928]
  4068ec:	str	x25, [x0]
  4068f0:	bl	406b64 <ferror@plt+0x4dd4>
  4068f4:	cmp	w0, #0x0
  4068f8:	mov	x0, x26
  4068fc:	csel	w21, wzr, w21, eq  // eq = none
  406900:	bl	40269c <ferror@plt+0x90c>
  406904:	mov	w26, wzr
  406908:	b	406988 <ferror@plt+0x4bf8>
  40690c:	adrp	x1, 451000 <warn@@Base+0xfc10>
  406910:	mov	w2, #0x5                   	// #5
  406914:	add	x1, x1, #0x30
  406918:	bl	401cc0 <dcgettext@plt>
  40691c:	mov	x1, x25
  406920:	mov	x2, x22
  406924:	bl	44132c <error@@Base>
  406928:	mov	w26, #0x7                   	// #7
  40692c:	mov	w21, wzr
  406930:	b	406990 <ferror@plt+0x4c00>
  406934:	ldr	x8, [sp, #192]
  406938:	add	x0, sp, #0x10
  40693c:	stp	x25, x8, [sp, #16]
  406940:	bl	406b64 <ferror@plt+0x4dd4>
  406944:	cmp	w0, #0x0
  406948:	mov	w26, wzr
  40694c:	csel	w21, wzr, w21, eq  // eq = none
  406950:	mov	x22, x27
  406954:	cbnz	wzr, 406714 <ferror@plt+0x4984>
  406958:	b	406998 <ferror@plt+0x4c08>
  40695c:	mov	w21, wzr
  406960:	mov	w26, #0x7                   	// #7
  406964:	b	406990 <ferror@plt+0x4c00>
  406968:	adrp	x1, 450000 <warn@@Base+0xec10>
  40696c:	mov	w2, #0x5                   	// #5
  406970:	add	x1, x1, #0xd2a
  406974:	bl	401cc0 <dcgettext@plt>
  406978:	mov	x1, x22
  40697c:	bl	44132c <error@@Base>
  406980:	mov	w21, wzr
  406984:	mov	w26, #0x7                   	// #7
  406988:	mov	x0, x22
  40698c:	bl	401c10 <free@plt>
  406990:	mov	x22, x27
  406994:	cbnz	w26, 406714 <ferror@plt+0x4984>
  406998:	mov	x0, x25
  40699c:	bl	401c10 <free@plt>
  4069a0:	mov	w26, wzr
  4069a4:	b	406714 <ferror@plt+0x4984>
  4069a8:	cmp	w26, #0x7
  4069ac:	b.eq	406558 <ferror@plt+0x47c8>  // b.none
  4069b0:	mov	w21, wzr
  4069b4:	b	406574 <ferror@plt+0x47e4>
  4069b8:	adrp	x1, 450000 <warn@@Base+0xec10>
  4069bc:	add	x1, x1, #0xdc3
  4069c0:	mov	w2, #0x5                   	// #5
  4069c4:	mov	x0, xzr
  4069c8:	bl	401cc0 <dcgettext@plt>
  4069cc:	ldr	x1, [x19]
  4069d0:	bl	44132c <error@@Base>
  4069d4:	mov	w21, #0x1                   	// #1
  4069d8:	b	406aa8 <ferror@plt+0x4d18>
  4069dc:	mov	x25, xzr
  4069e0:	mov	w21, #0x1                   	// #1
  4069e4:	b	406a08 <ferror@plt+0x4c78>
  4069e8:	adrp	x1, 450000 <warn@@Base+0xec10>
  4069ec:	add	x1, x1, #0xe59
  4069f0:	mov	w2, #0x5                   	// #5
  4069f4:	mov	x0, xzr
  4069f8:	bl	401cc0 <dcgettext@plt>
  4069fc:	ldr	x1, [x19]
  406a00:	bl	44132c <error@@Base>
  406a04:	mov	w21, wzr
  406a08:	ldur	w8, [x29, #-76]
  406a0c:	ldur	x11, [x29, #-120]
  406a10:	add	x9, x25, #0x7
  406a14:	and	x10, x25, #0x1
  406a18:	and	x9, x9, #0xfffffffffffffff8
  406a1c:	add	x10, x10, x25
  406a20:	cmp	w8, #0x0
  406a24:	csel	x23, x10, x9, eq  // eq = none
  406a28:	subs	x3, x11, x23
  406a2c:	b.ls	406a60 <ferror@plt+0x4cd0>  // b.plast
  406a30:	adrp	x1, 450000 <warn@@Base+0xec10>
  406a34:	adrp	x2, 450000 <warn@@Base+0xec10>
  406a38:	add	x1, x1, #0xe9a
  406a3c:	add	x2, x2, #0xefa
  406a40:	mov	w4, #0x5                   	// #5
  406a44:	mov	x0, xzr
  406a48:	bl	401c70 <dcngettext@plt>
  406a4c:	ldur	x8, [x29, #-120]
  406a50:	ldr	x1, [x19]
  406a54:	sub	x2, x8, x23
  406a58:	bl	44132c <error@@Base>
  406a5c:	mov	w21, wzr
  406a60:	ldr	x0, [x19, #8]
  406a64:	mov	x1, x22
  406a68:	mov	w2, wzr
  406a6c:	bl	401b70 <fseek@plt>
  406a70:	cbz	w0, 406aa0 <ferror@plt+0x4d10>
  406a74:	adrp	x1, 450000 <warn@@Base+0xec10>
  406a78:	add	x1, x1, #0xf5a
  406a7c:	mov	w2, #0x5                   	// #5
  406a80:	mov	x0, xzr
  406a84:	bl	401cc0 <dcgettext@plt>
  406a88:	ldr	x1, [x19]
  406a8c:	bl	44132c <error@@Base>
  406a90:	mov	w8, wzr
  406a94:	mov	w21, wzr
  406a98:	cbz	w8, 406558 <ferror@plt+0x47c8>
  406a9c:	b	406aa8 <ferror@plt+0x4d18>
  406aa0:	mov	w8, #0x1                   	// #1
  406aa4:	cbz	w8, 406558 <ferror@plt+0x47c8>
  406aa8:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406aac:	ldrb	w8, [x8, #396]
  406ab0:	tbnz	w8, #0, 4066cc <ferror@plt+0x493c>
  406ab4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406ab8:	ldrb	w8, [x8, #348]
  406abc:	tbnz	w8, #0, 4066cc <ferror@plt+0x493c>
  406ac0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406ac4:	ldrb	w8, [x8, #368]
  406ac8:	tbnz	w8, #0, 4066cc <ferror@plt+0x493c>
  406acc:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406ad0:	ldrb	w8, [x8, #364]
  406ad4:	tbnz	w8, #0, 4066cc <ferror@plt+0x493c>
  406ad8:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406adc:	ldrb	w8, [x8, #392]
  406ae0:	tbnz	w8, #0, 4066cc <ferror@plt+0x493c>
  406ae4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406ae8:	ldrb	w8, [x8, #360]
  406aec:	tbnz	w8, #0, 4066cc <ferror@plt+0x493c>
  406af0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406af4:	ldrb	w8, [x8, #356]
  406af8:	tbnz	w8, #0, 4066cc <ferror@plt+0x493c>
  406afc:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406b00:	ldrb	w8, [x8, #336]
  406b04:	tbnz	w8, #0, 4066cc <ferror@plt+0x493c>
  406b08:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406b0c:	ldrb	w8, [x8, #324]
  406b10:	tbnz	w8, #0, 4066cc <ferror@plt+0x493c>
  406b14:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406b18:	ldrb	w8, [x8, #328]
  406b1c:	tbnz	w8, #0, 4066cc <ferror@plt+0x493c>
  406b20:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406b24:	ldrb	w8, [x8, #332]
  406b28:	tbnz	w8, #0, 4066cc <ferror@plt+0x493c>
  406b2c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406b30:	ldrb	w8, [x8, #344]
  406b34:	tbnz	w8, #0, 4066cc <ferror@plt+0x493c>
  406b38:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406b3c:	ldrb	w8, [x8, #352]
  406b40:	tbnz	w8, #0, 4066cc <ferror@plt+0x493c>
  406b44:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406b48:	ldrb	w8, [x8, #340]
  406b4c:	tbnz	w8, #0, 4066cc <ferror@plt+0x493c>
  406b50:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406b54:	ldr	w8, [x8, #388]
  406b58:	cbnz	w8, 4066cc <ferror@plt+0x493c>
  406b5c:	mov	w21, #0x1                   	// #1
  406b60:	b	406558 <ferror@plt+0x47c8>
  406b64:	stp	x29, x30, [sp, #-64]!
  406b68:	str	x23, [sp, #16]
  406b6c:	stp	x22, x21, [sp, #32]
  406b70:	stp	x20, x19, [sp, #48]
  406b74:	mov	x29, sp
  406b78:	mov	x19, x0
  406b7c:	bl	405a6c <ferror@plt+0x3cdc>
  406b80:	cbz	w0, 406ce8 <ferror@plt+0x4f58>
  406b84:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406b88:	add	x8, x8, #0x1a0
  406b8c:	movi	v0.2d, #0x0
  406b90:	stp	q0, q0, [x8, #96]
  406b94:	stp	q0, q0, [x8, #64]
  406b98:	stp	q0, q0, [x8, #32]
  406b9c:	stp	q0, q0, [x8]
  406ba0:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  406ba4:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  406ba8:	ldrb	w8, [x8, #3896]
  406bac:	add	x9, x9, #0x220
  406bb0:	stp	q0, q0, [x9]
  406bb4:	stp	q0, q0, [x9, #32]
  406bb8:	stp	q0, q0, [x9, #64]
  406bbc:	stp	q0, q0, [x9, #96]
  406bc0:	stp	q0, q0, [x9, #128]
  406bc4:	stp	q0, q0, [x9, #160]
  406bc8:	stp	q0, q0, [x9, #192]
  406bcc:	stp	q0, q0, [x9, #224]
  406bd0:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  406bd4:	str	xzr, [x9, #800]
  406bd8:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  406bdc:	str	xzr, [x9, #808]
  406be0:	tbz	w8, #0, 406c00 <ferror@plt+0x4e70>
  406be4:	adrp	x1, 451000 <warn@@Base+0xfc10>
  406be8:	add	x1, x1, #0xaa
  406bec:	mov	w2, #0x5                   	// #5
  406bf0:	mov	x0, xzr
  406bf4:	bl	401cc0 <dcgettext@plt>
  406bf8:	ldr	x1, [x19]
  406bfc:	bl	401d10 <printf@plt>
  406c00:	adrp	x20, 48b000 <warn@@Base+0x49c10>
  406c04:	ldr	w2, [x19, #152]
  406c08:	ldr	w8, [x20, #3888]
  406c0c:	cmp	w2, w8
  406c10:	b.ls	406c20 <ferror@plt+0x4e90>  // b.plast
  406c14:	ldr	x0, [x19, #144]
  406c18:	mov	w1, wzr
  406c1c:	bl	401ad0 <memset@plt>
  406c20:	ldr	w1, [x20, #3888]
  406c24:	cbz	w1, 406c5c <ferror@plt+0x4ecc>
  406c28:	ldr	w8, [x19, #152]
  406c2c:	cbnz	w8, 406c3c <ferror@plt+0x4eac>
  406c30:	mov	x0, x19
  406c34:	mov	w2, wzr
  406c38:	bl	4063a4 <ferror@plt+0x4614>
  406c3c:	ldr	w8, [x19, #152]
  406c40:	ldr	w2, [x20, #3888]
  406c44:	cmp	w8, w2
  406c48:	b.cc	406f34 <ferror@plt+0x51a4>  // b.lo, b.ul, b.last
  406c4c:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  406c50:	ldr	x0, [x19, #144]
  406c54:	ldr	x1, [x8, #3880]
  406c58:	bl	401910 <memcpy@plt>
  406c5c:	mov	x0, x19
  406c60:	bl	40705c <ferror@plt+0x52cc>
  406c64:	cbz	w0, 406d04 <ferror@plt+0x4f74>
  406c68:	mov	x0, x19
  406c6c:	bl	407580 <ferror@plt+0x57f0>
  406c70:	cbnz	w0, 406cb8 <ferror@plt+0x4f28>
  406c74:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406c78:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  406c7c:	strb	wzr, [x8, #364]
  406c80:	ldrb	w8, [x10, #376]
  406c84:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  406c88:	str	wzr, [x9, #388]
  406c8c:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  406c90:	strb	wzr, [x9, #356]
  406c94:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  406c98:	strb	wzr, [x9, #332]
  406c9c:	tbnz	w8, #0, 406cb8 <ferror@plt+0x4f28>
  406ca0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406ca4:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  406ca8:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  406cac:	strb	wzr, [x8, #328]
  406cb0:	strb	wzr, [x9, #396]
  406cb4:	strb	wzr, [x10, #324]
  406cb8:	mov	x0, x19
  406cbc:	bl	408abc <ferror@plt+0x6d2c>
  406cc0:	cbnz	w0, 406ccc <ferror@plt+0x4f3c>
  406cc4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406cc8:	strb	wzr, [x8, #332]
  406ccc:	mov	x0, x19
  406cd0:	bl	409270 <ferror@plt+0x74e0>
  406cd4:	cbz	w0, 406d0c <ferror@plt+0x4f7c>
  406cd8:	mov	x0, x19
  406cdc:	bl	409cd4 <ferror@plt+0x7f44>
  406ce0:	mov	w20, #0x1                   	// #1
  406ce4:	b	406d10 <ferror@plt+0x4f80>
  406ce8:	adrp	x1, 451000 <warn@@Base+0xfc10>
  406cec:	add	x1, x1, #0x8a
  406cf0:	mov	w2, #0x5                   	// #5
  406cf4:	mov	x0, xzr
  406cf8:	bl	401cc0 <dcgettext@plt>
  406cfc:	ldr	x1, [x19]
  406d00:	bl	44132c <error@@Base>
  406d04:	mov	w20, wzr
  406d08:	b	406f1c <ferror@plt+0x518c>
  406d0c:	mov	w20, wzr
  406d10:	mov	x0, x19
  406d14:	bl	40ac3c <ferror@plt+0x8eac>
  406d18:	mov	x0, x19
  406d1c:	bl	40b0d4 <ferror@plt+0x9344>
  406d20:	cmp	w0, #0x0
  406d24:	mov	x0, x19
  406d28:	cset	w21, eq  // eq = none
  406d2c:	bl	40b18c <ferror@plt+0x93fc>
  406d30:	cmp	w0, #0x0
  406d34:	cset	w8, eq  // eq = none
  406d38:	orr	w21, w21, w8
  406d3c:	bl	40c458 <ferror@plt+0xa6c8>
  406d40:	cmp	w0, #0x0
  406d44:	cset	w8, eq  // eq = none
  406d48:	mov	x0, x19
  406d4c:	orr	w21, w8, w21
  406d50:	bl	40c70c <ferror@plt+0xa97c>
  406d54:	ldr	w8, [x19, #104]
  406d58:	cbz	w8, 406d74 <ferror@plt+0x4fe4>
  406d5c:	ldr	x1, [x19]
  406d60:	mov	x0, x19
  406d64:	bl	42b9c8 <ferror@plt+0x29c38>
  406d68:	cmp	w0, #0x0
  406d6c:	cset	w23, eq  // eq = none
  406d70:	b	406d78 <ferror@plt+0x4fe8>
  406d74:	mov	w23, #0x1                   	// #1
  406d78:	mov	x0, x19
  406d7c:	bl	40d990 <ferror@plt+0xbc00>
  406d80:	cmp	w0, #0x0
  406d84:	cset	w8, eq  // eq = none
  406d88:	orr	w8, w21, w8
  406d8c:	cmp	w8, #0x0
  406d90:	csel	w22, wzr, w20, ne  // ne = any
  406d94:	tbnz	w23, #0, 406dd8 <ferror@plt+0x5048>
  406d98:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  406d9c:	ldr	x20, [x8, #256]
  406da0:	cbnz	x20, 406db4 <ferror@plt+0x5024>
  406da4:	b	406dd8 <ferror@plt+0x5048>
  406da8:	mov	w22, wzr
  406dac:	ldr	x20, [x20, #16]
  406db0:	cbz	x20, 406dd8 <ferror@plt+0x5048>
  406db4:	ldr	x0, [x20]
  406db8:	bl	407580 <ferror@plt+0x57f0>
  406dbc:	cbz	w0, 406da8 <ferror@plt+0x5018>
  406dc0:	ldr	x0, [x20]
  406dc4:	bl	40d990 <ferror@plt+0xbc00>
  406dc8:	cmp	w0, #0x0
  406dcc:	csel	w22, wzr, w22, eq  // eq = none
  406dd0:	ldr	x20, [x20, #16]
  406dd4:	cbnz	x20, 406db4 <ferror@plt+0x5024>
  406dd8:	mov	x0, x19
  406ddc:	bl	40db14 <ferror@plt+0xbd84>
  406de0:	mov	w20, w0
  406de4:	mov	x0, x19
  406de8:	bl	40db7c <ferror@plt+0xbdec>
  406dec:	mov	w21, w0
  406df0:	mov	x0, x19
  406df4:	bl	40df00 <ferror@plt+0xc170>
  406df8:	ldr	x8, [x19, #120]
  406dfc:	cmp	w21, #0x0
  406e00:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  406e04:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406e08:	mov	x0, x8
  406e0c:	csel	w20, wzr, w22, eq  // eq = none
  406e10:	bl	401c10 <free@plt>
  406e14:	ldr	x0, [x19, #112]
  406e18:	str	xzr, [x19, #120]
  406e1c:	bl	401c10 <free@plt>
  406e20:	ldr	x0, [x19, #128]
  406e24:	str	xzr, [x19, #112]
  406e28:	bl	401c10 <free@plt>
  406e2c:	ldr	x0, [x19, #144]
  406e30:	stp	xzr, xzr, [x19, #128]
  406e34:	cbz	x0, 406e44 <ferror@plt+0x50b4>
  406e38:	bl	401c10 <free@plt>
  406e3c:	str	xzr, [x19, #144]
  406e40:	str	wzr, [x19, #152]
  406e44:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  406e48:	ldr	x0, [x19, #816]
  406e4c:	cbz	x0, 406e60 <ferror@plt+0x50d0>
  406e50:	bl	401c10 <free@plt>
  406e54:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406e58:	str	xzr, [x19, #816]
  406e5c:	str	xzr, [x8, #824]
  406e60:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  406e64:	ldr	x0, [x19, #832]
  406e68:	cbz	x0, 406e7c <ferror@plt+0x50ec>
  406e6c:	bl	401c10 <free@plt>
  406e70:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  406e74:	str	xzr, [x19, #832]
  406e78:	str	xzr, [x8, #840]
  406e7c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  406e80:	ldr	x0, [x19, #848]
  406e84:	cbz	x0, 406e90 <ferror@plt+0x5100>
  406e88:	bl	401c10 <free@plt>
  406e8c:	str	xzr, [x19, #848]
  406e90:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  406e94:	ldr	x0, [x19, #856]
  406e98:	cbz	x0, 406ea4 <ferror@plt+0x5114>
  406e9c:	bl	401c10 <free@plt>
  406ea0:	str	xzr, [x19, #856]
  406ea4:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  406ea8:	ldr	x0, [x19, #864]
  406eac:	cbz	x0, 406eb8 <ferror@plt+0x5128>
  406eb0:	bl	401c10 <free@plt>
  406eb4:	str	xzr, [x19, #864]
  406eb8:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  406ebc:	ldr	x8, [x19, #872]
  406ec0:	cbz	x8, 406f18 <ferror@plt+0x5188>
  406ec4:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  406ec8:	ldr	x8, [x21, #880]
  406ecc:	ldr	x0, [x19, #872]
  406ed0:	cbz	x8, 406f10 <ferror@plt+0x5180>
  406ed4:	mov	x22, xzr
  406ed8:	b	406ef0 <ferror@plt+0x5160>
  406edc:	ldr	x8, [x21, #880]
  406ee0:	ldr	x0, [x19, #872]
  406ee4:	add	w22, w22, #0x1
  406ee8:	cmp	x8, x22
  406eec:	b.ls	406f10 <ferror@plt+0x5180>  // b.plast
  406ef0:	lsl	x8, x22, #4
  406ef4:	ldr	x0, [x0, x8]
  406ef8:	cbz	x0, 406edc <ferror@plt+0x514c>
  406efc:	ldr	x23, [x0]
  406f00:	bl	401c10 <free@plt>
  406f04:	mov	x0, x23
  406f08:	cbnz	x23, 406efc <ferror@plt+0x516c>
  406f0c:	b	406edc <ferror@plt+0x514c>
  406f10:	bl	401c10 <free@plt>
  406f14:	str	xzr, [x19, #872]
  406f18:	bl	42d68c <ferror@plt+0x2b8fc>
  406f1c:	mov	w0, w20
  406f20:	ldp	x20, x19, [sp, #48]
  406f24:	ldp	x22, x21, [sp, #32]
  406f28:	ldr	x23, [sp, #16]
  406f2c:	ldp	x29, x30, [sp], #64
  406f30:	ret
  406f34:	adrp	x0, 451000 <warn@@Base+0xfc10>
  406f38:	adrp	x1, 451000 <warn@@Base+0xfc10>
  406f3c:	adrp	x3, 451000 <warn@@Base+0xfc10>
  406f40:	add	x0, x0, #0xb5
  406f44:	add	x1, x1, #0xe8
  406f48:	add	x3, x3, #0x101
  406f4c:	mov	w2, #0x4de4                	// #19940
  406f50:	bl	401d20 <__assert_fail@plt>
  406f54:	stp	x29, x30, [sp, #-48]!
  406f58:	stp	x20, x19, [sp, #32]
  406f5c:	cmp	w1, #0x6
  406f60:	mov	w20, wzr
  406f64:	str	x21, [sp, #16]
  406f68:	mov	x29, sp
  406f6c:	b.hi	407048 <ferror@plt+0x52b8>  // b.pmore
  406f70:	adrp	x9, 444000 <warn@@Base+0x2c10>
  406f74:	mov	w8, w1
  406f78:	add	x9, x9, #0xdf6
  406f7c:	adr	x10, 406f94 <ferror@plt+0x5204>
  406f80:	ldrb	w11, [x9, x8]
  406f84:	add	x10, x10, x11, lsl #2
  406f88:	mov	w21, w1
  406f8c:	mov	x19, x0
  406f90:	br	x10
  406f94:	adrp	x0, 465000 <warn@@Base+0x23c10>
  406f98:	add	x0, x0, #0xef0
  406f9c:	b	406fc0 <ferror@plt+0x5230>
  406fa0:	adrp	x0, 470000 <warn@@Base+0x2ec10>
  406fa4:	add	x0, x0, #0xfca
  406fa8:	b	406fc0 <ferror@plt+0x5230>
  406fac:	lsr	x8, x19, #5
  406fb0:	cmp	x8, #0xc34
  406fb4:	b.hi	406fd0 <ferror@plt+0x5240>  // b.pmore
  406fb8:	adrp	x0, 451000 <warn@@Base+0xfc10>
  406fbc:	add	x0, x0, #0x85
  406fc0:	mov	x1, x19
  406fc4:	bl	401d10 <printf@plt>
  406fc8:	mov	w20, w0
  406fcc:	b	407048 <ferror@plt+0x52b8>
  406fd0:	adrp	x0, 466000 <warn@@Base+0x24c10>
  406fd4:	add	x0, x0, #0xd11
  406fd8:	bl	401d10 <printf@plt>
  406fdc:	mov	w21, w0
  406fe0:	adrp	x0, 456000 <warn@@Base+0x14c10>
  406fe4:	add	x0, x0, #0xae5
  406fe8:	mov	x1, x19
  406fec:	bl	401d10 <printf@plt>
  406ff0:	add	w20, w0, w21
  406ff4:	b	407048 <ferror@plt+0x52b8>
  406ff8:	adrp	x0, 466000 <warn@@Base+0x24c10>
  406ffc:	add	x0, x0, #0xd11
  407000:	bl	401d10 <printf@plt>
  407004:	mov	w20, w0
  407008:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40700c:	ldr	w8, [x8, #100]
  407010:	cbz	w8, 40702c <ferror@plt+0x529c>
  407014:	adrp	x0, 453000 <warn@@Base+0x11c10>
  407018:	add	x0, x0, #0xf33
  40701c:	mov	x1, x19
  407020:	bl	401d10 <printf@plt>
  407024:	add	w20, w0, w20
  407028:	b	407048 <ferror@plt+0x52b8>
  40702c:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  407030:	ldr	x0, [x8, #3712]
  407034:	adrp	x1, 451000 <warn@@Base+0xfc10>
  407038:	add	x1, x1, #0x7e
  40703c:	mov	x2, x19
  407040:	bl	401d70 <fprintf@plt>
  407044:	add	w20, w20, #0x10
  407048:	mov	w0, w20
  40704c:	ldp	x20, x19, [sp, #32]
  407050:	ldr	x21, [sp, #16]
  407054:	ldp	x29, x30, [sp], #48
  407058:	ret
  40705c:	stp	x29, x30, [sp, #-48]!
  407060:	stp	x20, x19, [sp, #32]
  407064:	ldrb	w8, [x0, #24]
  407068:	str	x21, [sp, #16]
  40706c:	mov	x29, sp
  407070:	cmp	w8, #0x7f
  407074:	b.ne	4071a8 <ferror@plt+0x5418>  // b.any
  407078:	ldrb	w8, [x0, #25]
  40707c:	mov	x19, x0
  407080:	cmp	w8, #0x45
  407084:	b.ne	4071a8 <ferror@plt+0x5418>  // b.any
  407088:	ldrb	w8, [x19, #26]
  40708c:	cmp	w8, #0x4c
  407090:	b.ne	4071a8 <ferror@plt+0x5418>  // b.any
  407094:	ldrb	w8, [x19, #27]
  407098:	cmp	w8, #0x46
  40709c:	b.ne	4071a8 <ferror@plt+0x5418>  // b.any
  4070a0:	ldrh	w0, [x19, #82]
  4070a4:	bl	42b4c8 <ferror@plt+0x29738>
  4070a8:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4070ac:	ldrb	w8, [x8, #340]
  4070b0:	cmp	w8, #0x1
  4070b4:	b.ne	407510 <ferror@plt+0x5780>  // b.any
  4070b8:	adrp	x1, 451000 <warn@@Base+0xfc10>
  4070bc:	add	x1, x1, #0x165
  4070c0:	mov	w2, #0x5                   	// #5
  4070c4:	mov	x0, xzr
  4070c8:	bl	401cc0 <dcgettext@plt>
  4070cc:	bl	401d10 <printf@plt>
  4070d0:	adrp	x1, 451000 <warn@@Base+0xfc10>
  4070d4:	add	x1, x1, #0x172
  4070d8:	mov	w2, #0x5                   	// #5
  4070dc:	mov	x0, xzr
  4070e0:	bl	401cc0 <dcgettext@plt>
  4070e4:	bl	401d10 <printf@plt>
  4070e8:	adrp	x20, 451000 <warn@@Base+0xfc10>
  4070ec:	mov	w21, #0x18                  	// #24
  4070f0:	add	x20, x20, #0x17e
  4070f4:	ldrb	w1, [x19, x21]
  4070f8:	mov	x0, x20
  4070fc:	bl	401d10 <printf@plt>
  407100:	add	x21, x21, #0x1
  407104:	cmp	x21, #0x28
  407108:	b.ne	4070f4 <ferror@plt+0x5364>  // b.any
  40710c:	mov	w0, #0xa                   	// #10
  407110:	bl	401d40 <putchar@plt>
  407114:	adrp	x1, 451000 <warn@@Base+0xfc10>
  407118:	add	x1, x1, #0x185
  40711c:	mov	w2, #0x5                   	// #5
  407120:	mov	x0, xzr
  407124:	bl	401cc0 <dcgettext@plt>
  407128:	ldrb	w8, [x19, #28]
  40712c:	mov	x20, x0
  407130:	mov	w0, w8
  407134:	bl	40e0c8 <ferror@plt+0xc338>
  407138:	mov	x1, x0
  40713c:	mov	x0, x20
  407140:	bl	401d10 <printf@plt>
  407144:	adrp	x1, 451000 <warn@@Base+0xfc10>
  407148:	add	x1, x1, #0x1ae
  40714c:	mov	w2, #0x5                   	// #5
  407150:	mov	x0, xzr
  407154:	bl	401cc0 <dcgettext@plt>
  407158:	ldrb	w8, [x19, #29]
  40715c:	mov	x20, x0
  407160:	mov	w0, w8
  407164:	bl	40e160 <ferror@plt+0xc3d0>
  407168:	mov	x1, x0
  40716c:	mov	x0, x20
  407170:	bl	401d10 <printf@plt>
  407174:	adrp	x1, 451000 <warn@@Base+0xfc10>
  407178:	add	x1, x1, #0x1d7
  40717c:	mov	w2, #0x5                   	// #5
  407180:	mov	x0, xzr
  407184:	bl	401cc0 <dcgettext@plt>
  407188:	ldrb	w20, [x19, #30]
  40718c:	mov	x21, x0
  407190:	cbz	w20, 4071d4 <ferror@plt+0x5444>
  407194:	cmp	w20, #0x1
  407198:	b.ne	4071e0 <ferror@plt+0x5450>  // b.any
  40719c:	adrp	x1, 451000 <warn@@Base+0xfc10>
  4071a0:	add	x1, x1, #0x202
  4071a4:	b	4071e8 <ferror@plt+0x5458>
  4071a8:	adrp	x1, 451000 <warn@@Base+0xfc10>
  4071ac:	add	x1, x1, #0x128
  4071b0:	mov	w2, #0x5                   	// #5
  4071b4:	mov	x0, xzr
  4071b8:	bl	401cc0 <dcgettext@plt>
  4071bc:	bl	44132c <error@@Base>
  4071c0:	mov	w0, wzr
  4071c4:	ldp	x20, x19, [sp, #32]
  4071c8:	ldr	x21, [sp, #16]
  4071cc:	ldp	x29, x30, [sp], #48
  4071d0:	ret
  4071d4:	adrp	x2, 466000 <warn@@Base+0x24c10>
  4071d8:	add	x2, x2, #0x215
  4071dc:	b	4071f8 <ferror@plt+0x5468>
  4071e0:	adrp	x1, 453000 <warn@@Base+0x11c10>
  4071e4:	add	x1, x1, #0x14b
  4071e8:	mov	w2, #0x5                   	// #5
  4071ec:	mov	x0, xzr
  4071f0:	bl	401cc0 <dcgettext@plt>
  4071f4:	mov	x2, x0
  4071f8:	mov	x0, x21
  4071fc:	mov	w1, w20
  407200:	bl	401d10 <printf@plt>
  407204:	adrp	x1, 451000 <warn@@Base+0xfc10>
  407208:	add	x1, x1, #0x20d
  40720c:	mov	w2, #0x5                   	// #5
  407210:	mov	x0, xzr
  407214:	bl	401cc0 <dcgettext@plt>
  407218:	ldrb	w1, [x19, #31]
  40721c:	mov	x20, x0
  407220:	mov	x0, x19
  407224:	bl	40e1f8 <ferror@plt+0xc468>
  407228:	mov	x1, x0
  40722c:	mov	x0, x20
  407230:	bl	401d10 <printf@plt>
  407234:	adrp	x1, 451000 <warn@@Base+0xfc10>
  407238:	add	x1, x1, #0x236
  40723c:	mov	w2, #0x5                   	// #5
  407240:	mov	x0, xzr
  407244:	bl	401cc0 <dcgettext@plt>
  407248:	ldrb	w1, [x19, #32]
  40724c:	bl	401d10 <printf@plt>
  407250:	adrp	x1, 451000 <warn@@Base+0xfc10>
  407254:	add	x1, x1, #0x25f
  407258:	mov	w2, #0x5                   	// #5
  40725c:	mov	x0, xzr
  407260:	bl	401cc0 <dcgettext@plt>
  407264:	ldrh	w8, [x19, #80]
  407268:	mov	x20, x0
  40726c:	mov	w0, w8
  407270:	bl	40e328 <ferror@plt+0xc598>
  407274:	mov	x1, x0
  407278:	mov	x0, x20
  40727c:	bl	401d10 <printf@plt>
  407280:	adrp	x1, 451000 <warn@@Base+0xfc10>
  407284:	add	x1, x1, #0x288
  407288:	mov	w2, #0x5                   	// #5
  40728c:	mov	x0, xzr
  407290:	bl	401cc0 <dcgettext@plt>
  407294:	ldrh	w8, [x19, #82]
  407298:	mov	x20, x0
  40729c:	mov	w0, w8
  4072a0:	bl	40e41c <ferror@plt+0xc68c>
  4072a4:	mov	x1, x0
  4072a8:	mov	x0, x20
  4072ac:	bl	401d10 <printf@plt>
  4072b0:	adrp	x1, 451000 <warn@@Base+0xfc10>
  4072b4:	add	x1, x1, #0x2b1
  4072b8:	mov	w2, #0x5                   	// #5
  4072bc:	mov	x0, xzr
  4072c0:	bl	401cc0 <dcgettext@plt>
  4072c4:	ldr	x1, [x19, #64]
  4072c8:	bl	401d10 <printf@plt>
  4072cc:	adrp	x1, 451000 <warn@@Base+0xfc10>
  4072d0:	add	x1, x1, #0x2dd
  4072d4:	mov	w2, #0x5                   	// #5
  4072d8:	mov	x0, xzr
  4072dc:	bl	401cc0 <dcgettext@plt>
  4072e0:	bl	401d10 <printf@plt>
  4072e4:	ldr	x0, [x19, #40]
  4072e8:	mov	w1, #0x4                   	// #4
  4072ec:	bl	406f54 <ferror@plt+0x51c4>
  4072f0:	adrp	x1, 451000 <warn@@Base+0xfc10>
  4072f4:	add	x1, x1, #0x303
  4072f8:	mov	w2, #0x5                   	// #5
  4072fc:	mov	x0, xzr
  407300:	bl	401cc0 <dcgettext@plt>
  407304:	bl	401d10 <printf@plt>
  407308:	ldr	x0, [x19, #48]
  40730c:	mov	w1, #0x1                   	// #1
  407310:	bl	406f54 <ferror@plt+0x51c4>
  407314:	adrp	x1, 451000 <warn@@Base+0xfc10>
  407318:	add	x1, x1, #0x32a
  40731c:	mov	w2, #0x5                   	// #5
  407320:	mov	x0, xzr
  407324:	bl	401cc0 <dcgettext@plt>
  407328:	bl	401d10 <printf@plt>
  40732c:	ldr	x0, [x19, #56]
  407330:	mov	w1, #0x1                   	// #1
  407334:	bl	406f54 <ferror@plt+0x51c4>
  407338:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40733c:	add	x1, x1, #0x363
  407340:	mov	w2, #0x5                   	// #5
  407344:	mov	x0, xzr
  407348:	bl	401cc0 <dcgettext@plt>
  40734c:	bl	401d10 <printf@plt>
  407350:	adrp	x1, 451000 <warn@@Base+0xfc10>
  407354:	add	x1, x1, #0x377
  407358:	mov	w2, #0x5                   	// #5
  40735c:	mov	x0, xzr
  407360:	bl	401cc0 <dcgettext@plt>
  407364:	ldr	x20, [x19, #72]
  407368:	ldrh	w2, [x19, #82]
  40736c:	mov	x21, x0
  407370:	mov	x0, x19
  407374:	mov	w1, w20
  407378:	bl	40ef30 <ferror@plt+0xd1a0>
  40737c:	adrp	x2, 48c000 <stdout@@GLIBC_2.17+0x180>
  407380:	add	x2, x2, #0x438
  407384:	mov	x0, x21
  407388:	mov	x1, x20
  40738c:	bl	401d10 <printf@plt>
  407390:	adrp	x1, 451000 <warn@@Base+0xfc10>
  407394:	add	x1, x1, #0x3a5
  407398:	mov	w2, #0x5                   	// #5
  40739c:	mov	x0, xzr
  4073a0:	bl	401cc0 <dcgettext@plt>
  4073a4:	ldr	w1, [x19, #84]
  4073a8:	bl	401d10 <printf@plt>
  4073ac:	adrp	x1, 451000 <warn@@Base+0xfc10>
  4073b0:	add	x1, x1, #0x3d6
  4073b4:	mov	w2, #0x5                   	// #5
  4073b8:	mov	x0, xzr
  4073bc:	bl	401cc0 <dcgettext@plt>
  4073c0:	ldr	w1, [x19, #88]
  4073c4:	bl	401d10 <printf@plt>
  4073c8:	adrp	x1, 451000 <warn@@Base+0xfc10>
  4073cc:	add	x1, x1, #0x407
  4073d0:	mov	w2, #0x5                   	// #5
  4073d4:	mov	x0, xzr
  4073d8:	bl	401cc0 <dcgettext@plt>
  4073dc:	ldr	w1, [x19, #92]
  4073e0:	bl	401d10 <printf@plt>
  4073e4:	ldr	x8, [x19, #112]
  4073e8:	cbz	x8, 407414 <ferror@plt+0x5684>
  4073ec:	ldr	w9, [x19, #92]
  4073f0:	mov	w10, #0xffff                	// #65535
  4073f4:	cmp	w9, w10
  4073f8:	b.ne	407414 <ferror@plt+0x5684>  // b.any
  4073fc:	ldr	w1, [x8, #44]
  407400:	cbz	w1, 407414 <ferror@plt+0x5684>
  407404:	adrp	x0, 451000 <warn@@Base+0xfc10>
  407408:	add	x0, x0, #0x42f
  40740c:	str	w1, [x19, #92]
  407410:	bl	401d10 <printf@plt>
  407414:	adrp	x20, 48b000 <warn@@Base+0x49c10>
  407418:	ldr	x1, [x20, #3712]
  40741c:	mov	w0, #0xa                   	// #10
  407420:	bl	4019d0 <putc@plt>
  407424:	adrp	x1, 451000 <warn@@Base+0xfc10>
  407428:	add	x1, x1, #0x435
  40742c:	mov	w2, #0x5                   	// #5
  407430:	mov	x0, xzr
  407434:	bl	401cc0 <dcgettext@plt>
  407438:	ldr	w1, [x19, #96]
  40743c:	bl	401d10 <printf@plt>
  407440:	adrp	x1, 451000 <warn@@Base+0xfc10>
  407444:	add	x1, x1, #0x466
  407448:	mov	w2, #0x5                   	// #5
  40744c:	mov	x0, xzr
  407450:	bl	401cc0 <dcgettext@plt>
  407454:	ldr	w1, [x19, #100]
  407458:	bl	401d10 <printf@plt>
  40745c:	ldr	x8, [x19, #112]
  407460:	cbz	x8, 407480 <ferror@plt+0x56f0>
  407464:	ldr	w9, [x19, #100]
  407468:	cbnz	w9, 407480 <ferror@plt+0x56f0>
  40746c:	ldr	w1, [x8, #32]
  407470:	adrp	x0, 451000 <warn@@Base+0xfc10>
  407474:	add	x0, x0, #0x42f
  407478:	str	w1, [x19, #100]
  40747c:	bl	401d10 <printf@plt>
  407480:	ldr	x1, [x20, #3712]
  407484:	mov	w0, #0xa                   	// #10
  407488:	bl	4019d0 <putc@plt>
  40748c:	adrp	x1, 451000 <warn@@Base+0xfc10>
  407490:	add	x1, x1, #0x48e
  407494:	mov	w2, #0x5                   	// #5
  407498:	mov	x0, xzr
  40749c:	bl	401cc0 <dcgettext@plt>
  4074a0:	ldr	w1, [x19, #104]
  4074a4:	bl	401d10 <printf@plt>
  4074a8:	ldr	x8, [x19, #112]
  4074ac:	cbz	x8, 4074d4 <ferror@plt+0x5744>
  4074b0:	ldr	w9, [x19, #104]
  4074b4:	mov	w10, #0xffff                	// #65535
  4074b8:	cmp	w9, w10
  4074bc:	b.ne	4074d4 <ferror@plt+0x5744>  // b.any
  4074c0:	ldr	w1, [x8, #40]
  4074c4:	adrp	x0, 451000 <warn@@Base+0xfc10>
  4074c8:	add	x0, x0, #0x42f
  4074cc:	str	w1, [x19, #104]
  4074d0:	bl	401d10 <printf@plt>
  4074d4:	ldr	w8, [x19, #104]
  4074d8:	cbz	w8, 407504 <ferror@plt+0x5774>
  4074dc:	ldr	w9, [x19, #100]
  4074e0:	cmp	w8, w9
  4074e4:	b.cc	407504 <ferror@plt+0x5774>  // b.lo, b.ul, b.last
  4074e8:	adrp	x1, 451000 <warn@@Base+0xfc10>
  4074ec:	add	x1, x1, #0x4b6
  4074f0:	mov	w2, #0x5                   	// #5
  4074f4:	mov	x0, xzr
  4074f8:	str	wzr, [x19, #104]
  4074fc:	bl	401cc0 <dcgettext@plt>
  407500:	bl	401d10 <printf@plt>
  407504:	ldr	x1, [x20, #3712]
  407508:	mov	w0, #0xa                   	// #10
  40750c:	bl	4019d0 <putc@plt>
  407510:	ldr	x8, [x19, #112]
  407514:	cbz	x8, 407578 <ferror@plt+0x57e8>
  407518:	ldr	w9, [x19, #92]
  40751c:	mov	w10, #0xffff                	// #65535
  407520:	cmp	w9, w10
  407524:	b.ne	407534 <ferror@plt+0x57a4>  // b.any
  407528:	ldr	w9, [x8, #44]
  40752c:	cbz	w9, 407534 <ferror@plt+0x57a4>
  407530:	str	w9, [x19, #92]
  407534:	ldr	w9, [x19, #100]
  407538:	cbnz	w9, 407544 <ferror@plt+0x57b4>
  40753c:	ldr	x9, [x8, #32]
  407540:	str	w9, [x19, #100]
  407544:	ldr	w9, [x19, #104]
  407548:	mov	w10, #0xffff                	// #65535
  40754c:	cmp	w9, w10
  407550:	b.ne	40755c <ferror@plt+0x57cc>  // b.any
  407554:	ldr	w8, [x8, #40]
  407558:	str	w8, [x19, #104]
  40755c:	ldp	w9, w8, [x19, #100]
  407560:	cmp	w8, w9
  407564:	b.cc	40756c <ferror@plt+0x57dc>  // b.lo, b.ul, b.last
  407568:	str	wzr, [x19, #104]
  40756c:	ldr	x0, [x19, #112]
  407570:	bl	401c10 <free@plt>
  407574:	str	xzr, [x19, #112]
  407578:	mov	w0, #0x1                   	// #1
  40757c:	b	4071c4 <ferror@plt+0x5434>
  407580:	sub	sp, sp, #0xd0
  407584:	stp	x29, x30, [sp, #112]
  407588:	stp	x28, x27, [sp, #128]
  40758c:	stp	x26, x25, [sp, #144]
  407590:	stp	x24, x23, [sp, #160]
  407594:	stp	x22, x21, [sp, #176]
  407598:	stp	x20, x19, [sp, #192]
  40759c:	ldr	w3, [x0, #100]
  4075a0:	mov	x19, x0
  4075a4:	add	x29, sp, #0x70
  4075a8:	str	xzr, [x0, #112]
  4075ac:	cbz	w3, 407610 <ferror@plt+0x5880>
  4075b0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4075b4:	ldrb	w8, [x8, #340]
  4075b8:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  4075bc:	tbnz	w8, #0, 4075f0 <ferror@plt+0x5860>
  4075c0:	ldrb	w8, [x21, #344]
  4075c4:	cbz	w8, 4075f0 <ferror@plt+0x5860>
  4075c8:	adrp	x1, 453000 <warn@@Base+0x11c10>
  4075cc:	adrp	x2, 453000 <warn@@Base+0x11c10>
  4075d0:	add	x1, x1, #0x89b
  4075d4:	add	x2, x2, #0x8d2
  4075d8:	mov	w4, #0x5                   	// #5
  4075dc:	mov	x0, xzr
  4075e0:	bl	401c70 <dcngettext@plt>
  4075e4:	ldr	w1, [x19, #100]
  4075e8:	ldr	x2, [x19, #56]
  4075ec:	bl	401d10 <printf@plt>
  4075f0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4075f4:	ldr	w8, [x8, #100]
  4075f8:	cbz	w8, 407638 <ferror@plt+0x58a8>
  4075fc:	mov	x0, x19
  407600:	mov	w1, wzr
  407604:	bl	405da4 <ferror@plt+0x4014>
  407608:	cbnz	w0, 407648 <ferror@plt+0x58b8>
  40760c:	b	408a9c <ferror@plt+0x6d0c>
  407610:	ldr	x8, [x19, #56]
  407614:	cbz	x8, 4076c0 <ferror@plt+0x5930>
  407618:	adrp	x1, 453000 <warn@@Base+0x11c10>
  40761c:	add	x1, x1, #0x811
  407620:	mov	w2, #0x5                   	// #5
  407624:	mov	x0, xzr
  407628:	bl	401cc0 <dcgettext@plt>
  40762c:	bl	4413f0 <warn@@Base>
  407630:	mov	w0, wzr
  407634:	b	408a9c <ferror@plt+0x6d0c>
  407638:	mov	x0, x19
  40763c:	mov	w1, wzr
  407640:	bl	406068 <ferror@plt+0x42d8>
  407644:	cbz	w0, 408a9c <ferror@plt+0x6d0c>
  407648:	ldr	w8, [x19, #104]
  40764c:	cbz	w8, 4076f8 <ferror@plt+0x5968>
  407650:	ldr	w9, [x19, #100]
  407654:	cmp	w8, w9
  407658:	b.cs	4076f8 <ferror@plt+0x5968>  // b.hs, b.nlast
  40765c:	ldr	x9, [x19, #112]
  407660:	mov	w10, #0x50                  	// #80
  407664:	madd	x22, x8, x10, x9
  407668:	ldr	x20, [x22, #32]!
  40766c:	cbz	x20, 4076f8 <ferror@plt+0x5968>
  407670:	mov	w10, #0x50                  	// #80
  407674:	madd	x8, x8, x10, x9
  407678:	mov	x23, x21
  40767c:	ldr	x21, [x8, #24]
  407680:	adrp	x1, 455000 <warn@@Base+0x13c10>
  407684:	add	x1, x1, #0x525
  407688:	mov	w2, #0x5                   	// #5
  40768c:	mov	x0, xzr
  407690:	bl	401cc0 <dcgettext@plt>
  407694:	mov	x5, x0
  407698:	mov	w3, #0x1                   	// #1
  40769c:	mov	x0, xzr
  4076a0:	mov	x1, x19
  4076a4:	mov	x2, x21
  4076a8:	mov	x4, x20
  4076ac:	bl	402054 <ferror@plt+0x2c4>
  4076b0:	str	x0, [x19, #128]
  4076b4:	cbz	x0, 4076ec <ferror@plt+0x595c>
  4076b8:	ldr	x8, [x22]
  4076bc:	b	4076f0 <ferror@plt+0x5960>
  4076c0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4076c4:	ldrb	w8, [x8, #344]
  4076c8:	cmp	w8, #0x1
  4076cc:	b.ne	408a98 <ferror@plt+0x6d08>  // b.any
  4076d0:	adrp	x1, 453000 <warn@@Base+0x11c10>
  4076d4:	add	x1, x1, #0x875
  4076d8:	mov	w2, #0x5                   	// #5
  4076dc:	mov	x0, xzr
  4076e0:	bl	401cc0 <dcgettext@plt>
  4076e4:	bl	401d10 <printf@plt>
  4076e8:	b	408a98 <ferror@plt+0x6d08>
  4076ec:	mov	x8, xzr
  4076f0:	mov	x21, x23
  4076f4:	str	x8, [x19, #136]
  4076f8:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  4076fc:	ldr	w9, [x9, #100]
  407700:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  407704:	str	xzr, [x8, #848]
  407708:	mov	w8, #0x4                   	// #4
  40770c:	cmp	w9, #0x0
  407710:	mov	w9, #0x8                   	// #8
  407714:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  407718:	adrp	x11, 48c000 <stdout@@GLIBC_2.17+0x180>
  40771c:	adrp	x12, 48c000 <stdout@@GLIBC_2.17+0x180>
  407720:	csel	w8, w9, w8, eq  // eq = none
  407724:	adrp	x20, 490000 <stdout@@GLIBC_2.17+0x4180>
  407728:	str	xzr, [x10, #832]
  40772c:	str	xzr, [x11, #816]
  407730:	str	xzr, [x12, #240]
  407734:	str	w8, [x20, #3276]
  407738:	ldrh	w8, [x19, #82]
  40773c:	cmp	w8, #0x2d
  407740:	b.le	407778 <ferror@plt+0x59e8>
  407744:	sub	w9, w8, #0x2e
  407748:	cmp	w9, #0x2
  40774c:	b.cc	4077b4 <ferror@plt+0x5a24>  // b.lo, b.ul, b.last
  407750:	cmp	w8, #0x78
  407754:	b.eq	407764 <ferror@plt+0x59d4>  // b.none
  407758:	mov	w9, #0xfeb0                	// #65200
  40775c:	cmp	w8, w9
  407760:	b.ne	4077f0 <ferror@plt+0x5a60>  // b.any
  407764:	ldr	x8, [x19, #72]
  407768:	and	x8, x8, #0x7f
  40776c:	cmp	x8, #0x75
  407770:	b.eq	4077e0 <ferror@plt+0x5a50>  // b.none
  407774:	b	4077f0 <ferror@plt+0x5a60>
  407778:	cmp	w8, #0x8
  40777c:	b.eq	407788 <ferror@plt+0x59f8>  // b.none
  407780:	cmp	w8, #0xa
  407784:	b.ne	4077f0 <ferror@plt+0x5a60>  // b.any
  407788:	ldr	x8, [x19, #72]
  40778c:	and	x8, x8, #0xf000
  407790:	cmp	x8, #0x4, lsl #12
  407794:	b.ne	4077f0 <ferror@plt+0x5a60>  // b.any
  407798:	adrp	x1, 453000 <warn@@Base+0x11c10>
  40779c:	add	x1, x1, #0x90b
  4077a0:	mov	x0, x19
  4077a4:	bl	40317c <ferror@plt+0x13ec>
  4077a8:	cbnz	x0, 4077f0 <ferror@plt+0x5a60>
  4077ac:	mov	w8, #0x8                   	// #8
  4077b0:	b	4077ec <ferror@plt+0x5a5c>
  4077b4:	ldrb	w8, [x19, #74]
  4077b8:	lsl	x8, x8, #16
  4077bc:	sub	x8, x8, #0x800, lsl #12
  4077c0:	lsr	x8, x8, #16
  4077c4:	cmp	x8, #0x6
  4077c8:	b.hi	4077f0 <ferror@plt+0x5a60>  // b.pmore
  4077cc:	mov	w9, #0x1                   	// #1
  4077d0:	lsl	x8, x9, x8
  4077d4:	mov	w9, #0x59                  	// #89
  4077d8:	tst	x8, x9
  4077dc:	b.eq	4077e8 <ferror@plt+0x5a58>  // b.none
  4077e0:	mov	w8, #0x2                   	// #2
  4077e4:	b	4077ec <ferror@plt+0x5a5c>
  4077e8:	mov	w8, #0x4                   	// #4
  4077ec:	str	w8, [x20, #3276]
  4077f0:	ldr	w8, [x19, #100]
  4077f4:	cbz	w8, 4080fc <ferror@plt+0x636c>
  4077f8:	ldr	x21, [x19, #112]
  4077fc:	adrp	x24, 44f000 <warn@@Base+0xdc10>
  407800:	adrp	x27, 444000 <warn@@Base+0x2c10>
  407804:	mov	w20, wzr
  407808:	add	x24, x24, #0x730
  40780c:	add	x27, x27, #0xdfe
  407810:	b	407840 <ferror@plt+0x5ab0>
  407814:	mov	w0, #0x10                  	// #16
  407818:	bl	4446ec <warn@@Base+0x32fc>
  40781c:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  407820:	ldr	x8, [x9, #240]
  407824:	str	x0, [x9, #240]
  407828:	stp	x21, x8, [x0]
  40782c:	ldr	w8, [x19, #100]
  407830:	add	w20, w20, #0x1
  407834:	add	x21, x21, #0x50
  407838:	cmp	w20, w8
  40783c:	b.cs	4080f8 <ferror@plt+0x6368>  // b.hs, b.nlast
  407840:	cbz	x21, 407864 <ferror@plt+0x5ad4>
  407844:	ldr	x8, [x19, #128]
  407848:	cbz	x8, 407874 <ferror@plt+0x5ae4>
  40784c:	ldr	w9, [x21]
  407850:	ldr	x10, [x19, #136]
  407854:	cmp	x10, x9
  407858:	b.ls	407888 <ferror@plt+0x5af8>  // b.plast
  40785c:	add	x28, x8, x9
  407860:	b	4078a0 <ferror@plt+0x5b10>
  407864:	mov	w2, #0x5                   	// #5
  407868:	mov	x0, xzr
  40786c:	mov	x1, x24
  407870:	b	407898 <ferror@plt+0x5b08>
  407874:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  407878:	mov	w2, #0x5                   	// #5
  40787c:	mov	x0, xzr
  407880:	add	x1, x1, #0x737
  407884:	b	407898 <ferror@plt+0x5b08>
  407888:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  40788c:	mov	w2, #0x5                   	// #5
  407890:	mov	x0, xzr
  407894:	add	x1, x1, #0x744
  407898:	bl	401cc0 <dcgettext@plt>
  40789c:	mov	x28, x0
  4078a0:	ldr	w8, [x21, #4]
  4078a4:	sub	w22, w8, #0x2
  4078a8:	cmp	w22, #0x10
  4078ac:	b.hi	407928 <ferror@plt+0x5b98>  // b.pmore
  4078b0:	adr	x8, 407814 <ferror@plt+0x5a84>
  4078b4:	ldrh	w9, [x27, x22, lsl #1]
  4078b8:	add	x8, x8, x9, lsl #2
  4078bc:	br	x8
  4078c0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4078c4:	ldr	w8, [x8, #100]
  4078c8:	ldr	x9, [x21, #56]
  4078cc:	cmp	w8, #0x0
  4078d0:	mov	w8, #0x10                  	// #16
  4078d4:	b	407920 <ferror@plt+0x5b90>
  4078d8:	adrp	x1, 453000 <warn@@Base+0x11c10>
  4078dc:	mov	x0, x28
  4078e0:	add	x1, x1, #0x9b2
  4078e4:	bl	401bf0 <strcmp@plt>
  4078e8:	cbz	w0, 407c94 <ferror@plt+0x5f04>
  4078ec:	cmp	w22, #0x10
  4078f0:	b.hi	407928 <ferror@plt+0x5b98>  // b.pmore
  4078f4:	adrp	x10, 444000 <warn@@Base+0x2c10>
  4078f8:	add	x10, x10, #0xe20
  4078fc:	adr	x8, 407814 <ferror@plt+0x5a84>
  407900:	ldrb	w9, [x10, x22]
  407904:	add	x8, x8, x9, lsl #2
  407908:	br	x8
  40790c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  407910:	ldr	w8, [x8, #100]
  407914:	ldr	x9, [x21, #56]
  407918:	cmp	w8, #0x0
  40791c:	mov	w8, #0xc                   	// #12
  407920:	mov	w10, #0x18                  	// #24
  407924:	b	407b88 <ferror@plt+0x5df8>
  407928:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40792c:	ldrb	w22, [x8, #392]
  407930:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  407934:	ldr	w26, [x8, #3236]
  407938:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  40793c:	ldr	w25, [x8, #3256]
  407940:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  407944:	ldr	w23, [x8, #3284]
  407948:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  40794c:	ldr	w8, [x8, #3248]
  407950:	mov	x27, x24
  407954:	str	w8, [sp, #40]
  407958:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  40795c:	ldr	w8, [x8, #3296]
  407960:	str	w8, [sp, #36]
  407964:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  407968:	ldr	w8, [x8, #3240]
  40796c:	str	w8, [sp, #28]
  407970:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  407974:	ldr	w8, [x8, #3244]
  407978:	str	w8, [sp, #44]
  40797c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  407980:	ldr	w8, [x8, #3300]
  407984:	str	w8, [sp, #24]
  407988:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  40798c:	ldr	w8, [x8, #3232]
  407990:	str	w8, [sp, #16]
  407994:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  407998:	ldr	w8, [x8, #3252]
  40799c:	str	w8, [sp, #20]
  4079a0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4079a4:	ldr	w8, [x8, #3288]
  4079a8:	str	w8, [sp, #32]
  4079ac:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4079b0:	ldr	w8, [x8, #3264]
  4079b4:	str	w8, [sp, #8]
  4079b8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4079bc:	ldr	w8, [x8, #3316]
  4079c0:	str	w8, [sp, #12]
  4079c4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4079c8:	ldr	w24, [x8, #3308]
  4079cc:	tbnz	w22, #0, 407a30 <ferror@plt+0x5ca0>
  4079d0:	ldr	w9, [sp, #40]
  4079d4:	orr	w8, w25, w26
  4079d8:	orr	w8, w8, w23
  4079dc:	orr	w8, w8, w9
  4079e0:	ldr	w9, [sp, #36]
  4079e4:	orr	w8, w8, w9
  4079e8:	ldr	w9, [sp, #28]
  4079ec:	orr	w8, w8, w9
  4079f0:	ldr	w9, [sp, #44]
  4079f4:	orr	w8, w8, w9
  4079f8:	ldr	w9, [sp, #24]
  4079fc:	orr	w8, w8, w9
  407a00:	ldr	w9, [sp, #16]
  407a04:	orr	w8, w8, w9
  407a08:	ldr	w9, [sp, #20]
  407a0c:	orr	w8, w8, w9
  407a10:	ldr	w9, [sp, #32]
  407a14:	orr	w8, w8, w9
  407a18:	ldr	w9, [sp, #8]
  407a1c:	orr	w8, w8, w9
  407a20:	ldr	w9, [sp, #12]
  407a24:	orr	w8, w8, w9
  407a28:	orr	w8, w8, w24
  407a2c:	cbz	w8, 407a60 <ferror@plt+0x5cd0>
  407a30:	adrp	x1, 453000 <warn@@Base+0x11c10>
  407a34:	mov	w2, #0x7                   	// #7
  407a38:	mov	x0, x28
  407a3c:	add	x1, x1, #0x9f8
  407a40:	bl	401a90 <strncmp@plt>
  407a44:	cbz	w0, 407d58 <ferror@plt+0x5fc8>
  407a48:	adrp	x1, 453000 <warn@@Base+0x11c10>
  407a4c:	mov	w2, #0x8                   	// #8
  407a50:	mov	x0, x28
  407a54:	add	x1, x1, #0xa00
  407a58:	bl	401a90 <strncmp@plt>
  407a5c:	cbz	w0, 407d58 <ferror@plt+0x5fc8>
  407a60:	cmp	w26, #0x0
  407a64:	cset	w8, eq  // eq = none
  407a68:	bic	w8, w8, w22
  407a6c:	tbnz	w8, #0, 407a88 <ferror@plt+0x5cf8>
  407a70:	adrp	x1, 453000 <warn@@Base+0x11c10>
  407a74:	mov	w2, #0x11                  	// #17
  407a78:	mov	x0, x28
  407a7c:	add	x1, x1, #0xa09
  407a80:	bl	401a90 <strncmp@plt>
  407a84:	cbz	w0, 407c74 <ferror@plt+0x5ee4>
  407a88:	ldr	w8, [sp, #44]
  407a8c:	cbz	w8, 407aa4 <ferror@plt+0x5d14>
  407a90:	adrp	x1, 453000 <warn@@Base+0x11c10>
  407a94:	mov	x0, x28
  407a98:	add	x1, x1, #0xa1b
  407a9c:	bl	401bf0 <strcmp@plt>
  407aa0:	cbz	w0, 407c74 <ferror@plt+0x5ee4>
  407aa4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  407aa8:	ldr	w8, [x8, #3312]
  407aac:	cbz	w8, 407ad8 <ferror@plt+0x5d48>
  407ab0:	adrp	x1, 453000 <warn@@Base+0x11c10>
  407ab4:	mov	x0, x28
  407ab8:	add	x1, x1, #0xa25
  407abc:	bl	401bf0 <strcmp@plt>
  407ac0:	cbz	w0, 407c74 <ferror@plt+0x5ee4>
  407ac4:	adrp	x1, 453000 <warn@@Base+0x11c10>
  407ac8:	mov	x0, x28
  407acc:	add	x1, x1, #0xa30
  407ad0:	bl	401bf0 <strcmp@plt>
  407ad4:	cbz	w0, 407c74 <ferror@plt+0x5ee4>
  407ad8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  407adc:	ldr	w26, [x8, #3292]
  407ae0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  407ae4:	ldr	w25, [x8, #3280]
  407ae8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  407aec:	ldr	w23, [x8, #3268]
  407af0:	orr	w8, w25, w26
  407af4:	orr	w8, w8, w23
  407af8:	cmp	w8, #0x0
  407afc:	cset	w8, eq  // eq = none
  407b00:	bic	w8, w8, w22
  407b04:	tbnz	w8, #0, 407b20 <ferror@plt+0x5d90>
  407b08:	adrp	x1, 453000 <warn@@Base+0x11c10>
  407b0c:	mov	w2, #0x7                   	// #7
  407b10:	mov	x0, x28
  407b14:	add	x1, x1, #0xa3d
  407b18:	bl	401a90 <strncmp@plt>
  407b1c:	cbz	w0, 408084 <ferror@plt+0x62f4>
  407b20:	cmp	w24, #0x0
  407b24:	cset	w8, eq  // eq = none
  407b28:	mov	x24, x27
  407b2c:	adrp	x27, 444000 <warn@@Base+0x2c10>
  407b30:	bic	w8, w8, w22
  407b34:	add	x27, x27, #0xdfe
  407b38:	tbnz	w8, #0, 40782c <ferror@plt+0x5a9c>
  407b3c:	adrp	x1, 453000 <warn@@Base+0x11c10>
  407b40:	mov	w2, #0xe                   	// #14
  407b44:	mov	x0, x28
  407b48:	add	x1, x1, #0xa45
  407b4c:	bl	401a90 <strncmp@plt>
  407b50:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407b54:	adrp	x1, 453000 <warn@@Base+0x11c10>
  407b58:	mov	w2, #0x11                  	// #17
  407b5c:	mov	x0, x28
  407b60:	add	x1, x1, #0xa54
  407b64:	bl	401a90 <strncmp@plt>
  407b68:	cbnz	w0, 40782c <ferror@plt+0x5a9c>
  407b6c:	b	407d78 <ferror@plt+0x5fe8>
  407b70:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  407b74:	ldr	w8, [x8, #100]
  407b78:	ldr	x9, [x21, #56]
  407b7c:	mov	w10, #0x10                  	// #16
  407b80:	cmp	w8, #0x0
  407b84:	mov	w8, #0x8                   	// #8
  407b88:	csel	x28, x10, x8, eq  // eq = none
  407b8c:	cmp	x9, x28
  407b90:	b.eq	40782c <ferror@plt+0x5a9c>  // b.none
  407b94:	ldr	x2, [x21, #56]
  407b98:	adrp	x1, 451000 <warn@@Base+0xfc10>
  407b9c:	sub	x0, x29, #0x28
  407ba0:	add	x1, x1, #0x7e
  407ba4:	bl	4019c0 <sprintf@plt>
  407ba8:	adrp	x1, 453000 <warn@@Base+0x11c10>
  407bac:	mov	w2, #0x5                   	// #5
  407bb0:	mov	x0, xzr
  407bb4:	add	x1, x1, #0x94e
  407bb8:	bl	401cc0 <dcgettext@plt>
  407bbc:	sub	x2, x29, #0x28
  407bc0:	mov	w1, w20
  407bc4:	bl	44132c <error@@Base>
  407bc8:	adrp	x1, 453000 <warn@@Base+0x11c10>
  407bcc:	mov	w2, #0x5                   	// #5
  407bd0:	mov	x0, xzr
  407bd4:	add	x1, x1, #0x977
  407bd8:	bl	401cc0 <dcgettext@plt>
  407bdc:	mov	w1, w28
  407be0:	bl	44132c <error@@Base>
  407be4:	str	x28, [x21, #56]
  407be8:	b	40782c <ferror@plt+0x5a9c>
  407bec:	ldr	x8, [x21, #56]
  407bf0:	cmp	x8, #0x4
  407bf4:	b.eq	40782c <ferror@plt+0x5a9c>  // b.none
  407bf8:	ldr	x2, [x21, #56]
  407bfc:	adrp	x1, 451000 <warn@@Base+0xfc10>
  407c00:	sub	x0, x29, #0x28
  407c04:	add	x1, x1, #0x7e
  407c08:	bl	4019c0 <sprintf@plt>
  407c0c:	adrp	x1, 453000 <warn@@Base+0x11c10>
  407c10:	mov	w2, #0x5                   	// #5
  407c14:	mov	x0, xzr
  407c18:	add	x1, x1, #0x94e
  407c1c:	bl	401cc0 <dcgettext@plt>
  407c20:	sub	x2, x29, #0x28
  407c24:	mov	w1, w20
  407c28:	bl	44132c <error@@Base>
  407c2c:	adrp	x1, 453000 <warn@@Base+0x11c10>
  407c30:	mov	w2, #0x5                   	// #5
  407c34:	mov	x0, xzr
  407c38:	add	x1, x1, #0x977
  407c3c:	bl	401cc0 <dcgettext@plt>
  407c40:	mov	w1, #0x4                   	// #4
  407c44:	bl	44132c <error@@Base>
  407c48:	mov	w8, #0x4                   	// #4
  407c4c:	str	x8, [x21, #56]
  407c50:	b	40782c <ferror@plt+0x5a9c>
  407c54:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  407c58:	ldr	x8, [x8, #832]
  407c5c:	cbz	x8, 407cbc <ferror@plt+0x5f2c>
  407c60:	adrp	x1, 453000 <warn@@Base+0x11c10>
  407c64:	mov	w2, #0x5                   	// #5
  407c68:	mov	x0, xzr
  407c6c:	add	x1, x1, #0x920
  407c70:	b	407cb0 <ferror@plt+0x5f20>
  407c74:	mov	w2, #0x4                   	// #4
  407c78:	mov	x0, x19
  407c7c:	mov	w1, w20
  407c80:	bl	4063a4 <ferror@plt+0x4614>
  407c84:	mov	x24, x27
  407c88:	adrp	x27, 444000 <warn@@Base+0x2c10>
  407c8c:	add	x27, x27, #0xdfe
  407c90:	b	40782c <ferror@plt+0x5a9c>
  407c94:	adrp	x22, 48c000 <stdout@@GLIBC_2.17+0x180>
  407c98:	ldr	x8, [x22, #816]
  407c9c:	cbz	x8, 40801c <ferror@plt+0x628c>
  407ca0:	adrp	x1, 453000 <warn@@Base+0x11c10>
  407ca4:	mov	w2, #0x5                   	// #5
  407ca8:	mov	x0, xzr
  407cac:	add	x1, x1, #0x9ba
  407cb0:	bl	401cc0 <dcgettext@plt>
  407cb4:	bl	44132c <error@@Base>
  407cb8:	b	40782c <ferror@plt+0x5a9c>
  407cbc:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  407cc0:	ldr	w8, [x8, #100]
  407cc4:	ldr	x9, [x21, #56]
  407cc8:	mov	w10, #0x18                  	// #24
  407ccc:	cmp	w8, #0x0
  407cd0:	mov	w8, #0x10                  	// #16
  407cd4:	csel	x28, x10, x8, eq  // eq = none
  407cd8:	cmp	x9, x28
  407cdc:	b.eq	407d34 <ferror@plt+0x5fa4>  // b.none
  407ce0:	ldr	x2, [x21, #56]
  407ce4:	adrp	x1, 451000 <warn@@Base+0xfc10>
  407ce8:	sub	x0, x29, #0x28
  407cec:	add	x1, x1, #0x7e
  407cf0:	bl	4019c0 <sprintf@plt>
  407cf4:	adrp	x1, 453000 <warn@@Base+0x11c10>
  407cf8:	mov	w2, #0x5                   	// #5
  407cfc:	mov	x0, xzr
  407d00:	add	x1, x1, #0x94e
  407d04:	bl	401cc0 <dcgettext@plt>
  407d08:	sub	x2, x29, #0x28
  407d0c:	mov	w1, w20
  407d10:	bl	44132c <error@@Base>
  407d14:	adrp	x1, 453000 <warn@@Base+0x11c10>
  407d18:	mov	w2, #0x5                   	// #5
  407d1c:	mov	x0, xzr
  407d20:	add	x1, x1, #0x977
  407d24:	bl	401cc0 <dcgettext@plt>
  407d28:	mov	w1, w28
  407d2c:	bl	44132c <error@@Base>
  407d30:	str	x28, [x21, #56]
  407d34:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  407d38:	ldr	w8, [x8, #100]
  407d3c:	cbz	w8, 408064 <ferror@plt+0x62d4>
  407d40:	adrp	x2, 48c000 <stdout@@GLIBC_2.17+0x180>
  407d44:	mov	x0, x19
  407d48:	mov	x1, x21
  407d4c:	add	x2, x2, #0x348
  407d50:	bl	404294 <ferror@plt+0x2504>
  407d54:	b	408078 <ferror@plt+0x62e8>
  407d58:	ldrb	w8, [x28, #1]
  407d5c:	mov	x24, x27
  407d60:	adrp	x27, 444000 <warn@@Base+0x2c10>
  407d64:	add	x27, x27, #0xdfe
  407d68:	cmp	w8, #0x7a
  407d6c:	mov	w8, #0x7                   	// #7
  407d70:	cinc	x8, x8, eq  // eq = none
  407d74:	tbz	w22, #0, 407d8c <ferror@plt+0x5ffc>
  407d78:	mov	w2, #0x4                   	// #4
  407d7c:	mov	x0, x19
  407d80:	mov	w1, w20
  407d84:	bl	4063a4 <ferror@plt+0x4614>
  407d88:	b	40782c <ferror@plt+0x5a9c>
  407d8c:	add	x28, x28, x8
  407d90:	cbz	w26, 407dc8 <ferror@plt+0x6038>
  407d94:	adrp	x1, 466000 <warn@@Base+0x24c10>
  407d98:	mov	w2, #0x4                   	// #4
  407d9c:	mov	x0, x28
  407da0:	add	x1, x1, #0x5b
  407da4:	bl	401a90 <strncmp@plt>
  407da8:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407dac:	cbz	w26, 407dc8 <ferror@plt+0x6038>
  407db0:	adrp	x1, 477000 <warn@@Base+0x35c10>
  407db4:	mov	w2, #0x5                   	// #5
  407db8:	mov	x0, x28
  407dbc:	add	x1, x1, #0x493
  407dc0:	bl	401a90 <strncmp@plt>
  407dc4:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407dc8:	cbz	w25, 407de4 <ferror@plt+0x6054>
  407dcc:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  407dd0:	mov	w2, #0x6                   	// #6
  407dd4:	mov	x0, x28
  407dd8:	add	x1, x1, #0xa18
  407ddc:	bl	401a90 <strncmp@plt>
  407de0:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407de4:	cbz	w23, 407e18 <ferror@plt+0x6088>
  407de8:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  407dec:	mov	x0, x28
  407df0:	add	x1, x1, #0x7eb
  407df4:	bl	401bf0 <strcmp@plt>
  407df8:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407dfc:	cbz	w23, 407e18 <ferror@plt+0x6088>
  407e00:	adrp	x1, 467000 <warn@@Base+0x25c10>
  407e04:	mov	w2, #0x5                   	// #5
  407e08:	mov	x0, x28
  407e0c:	add	x1, x1, #0x38d
  407e10:	bl	401a90 <strncmp@plt>
  407e14:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407e18:	ldr	w8, [sp, #40]
  407e1c:	cbz	w8, 407e38 <ferror@plt+0x60a8>
  407e20:	adrp	x1, 478000 <warn@@Base+0x36c10>
  407e24:	mov	w2, #0x8                   	// #8
  407e28:	mov	x0, x28
  407e2c:	add	x1, x1, #0x4c
  407e30:	bl	401a90 <strncmp@plt>
  407e34:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407e38:	ldr	w8, [sp, #36]
  407e3c:	cbz	w8, 407e58 <ferror@plt+0x60c8>
  407e40:	adrp	x1, 478000 <warn@@Base+0x36c10>
  407e44:	mov	w2, #0x8                   	// #8
  407e48:	mov	x0, x28
  407e4c:	add	x1, x1, #0x5f
  407e50:	bl	401a90 <strncmp@plt>
  407e54:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407e58:	ldr	w8, [sp, #40]
  407e5c:	cbz	w8, 407e78 <ferror@plt+0x60e8>
  407e60:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  407e64:	mov	w2, #0xc                   	// #12
  407e68:	mov	x0, x28
  407e6c:	add	x1, x1, #0x825
  407e70:	bl	401a90 <strncmp@plt>
  407e74:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407e78:	ldr	w8, [sp, #36]
  407e7c:	cbz	w8, 407e98 <ferror@plt+0x6108>
  407e80:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  407e84:	mov	w2, #0xc                   	// #12
  407e88:	mov	x0, x28
  407e8c:	add	x1, x1, #0x919
  407e90:	bl	401a90 <strncmp@plt>
  407e94:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407e98:	ldr	w8, [sp, #28]
  407e9c:	cbz	w8, 407eb8 <ferror@plt+0x6128>
  407ea0:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  407ea4:	mov	w2, #0x7                   	// #7
  407ea8:	mov	x0, x28
  407eac:	add	x1, x1, #0xa26
  407eb0:	bl	401a90 <strncmp@plt>
  407eb4:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407eb8:	ldr	w8, [sp, #32]
  407ebc:	cbz	w8, 407ef8 <ferror@plt+0x6168>
  407ec0:	adrp	x1, 477000 <warn@@Base+0x35c10>
  407ec4:	mov	w2, #0x6                   	// #6
  407ec8:	mov	x0, x28
  407ecc:	add	x1, x1, #0x6c7
  407ed0:	bl	401a90 <strncmp@plt>
  407ed4:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407ed8:	ldr	w8, [sp, #32]
  407edc:	cbz	w8, 407ef8 <ferror@plt+0x6168>
  407ee0:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  407ee4:	mov	w2, #0x8                   	// #8
  407ee8:	mov	x0, x28
  407eec:	add	x1, x1, #0x95f
  407ef0:	bl	401a90 <strncmp@plt>
  407ef4:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407ef8:	ldr	w8, [sp, #44]
  407efc:	cbz	w8, 407f18 <ferror@plt+0x6188>
  407f00:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  407f04:	mov	w2, #0x5                   	// #5
  407f08:	mov	x0, x28
  407f0c:	add	x1, x1, #0x7c3
  407f10:	bl	401a90 <strncmp@plt>
  407f14:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407f18:	ldr	w8, [sp, #24]
  407f1c:	cbz	w8, 407f58 <ferror@plt+0x61c8>
  407f20:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  407f24:	mov	w2, #0x7                   	// #7
  407f28:	mov	x0, x28
  407f2c:	add	x1, x1, #0x84e
  407f30:	bl	401a90 <strncmp@plt>
  407f34:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407f38:	ldr	w8, [sp, #24]
  407f3c:	cbz	w8, 407f58 <ferror@plt+0x61c8>
  407f40:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  407f44:	mov	w2, #0x5                   	// #5
  407f48:	mov	x0, x28
  407f4c:	add	x1, x1, #0x86d
  407f50:	bl	401a90 <strncmp@plt>
  407f54:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407f58:	ldr	w8, [sp, #16]
  407f5c:	cbz	w8, 407f78 <ferror@plt+0x61e8>
  407f60:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  407f64:	mov	w2, #0x3                   	// #3
  407f68:	mov	x0, x28
  407f6c:	add	x1, x1, #0x8a4
  407f70:	bl	401a90 <strncmp@plt>
  407f74:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407f78:	ldr	w8, [sp, #20]
  407f7c:	cbz	w8, 407fb8 <ferror@plt+0x6228>
  407f80:	adrp	x1, 478000 <warn@@Base+0x36c10>
  407f84:	mov	w2, #0x3                   	// #3
  407f88:	mov	x0, x28
  407f8c:	add	x1, x1, #0xc40
  407f90:	bl	401a90 <strncmp@plt>
  407f94:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407f98:	ldr	w8, [sp, #20]
  407f9c:	cbz	w8, 407fb8 <ferror@plt+0x6228>
  407fa0:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  407fa4:	mov	w2, #0x8                   	// #8
  407fa8:	mov	x0, x28
  407fac:	add	x1, x1, #0x8d7
  407fb0:	bl	401a90 <strncmp@plt>
  407fb4:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407fb8:	ldr	w8, [sp, #8]
  407fbc:	cbz	w8, 407fd8 <ferror@plt+0x6248>
  407fc0:	adrp	x1, 476000 <warn@@Base+0x34c10>
  407fc4:	mov	w2, #0x4                   	// #4
  407fc8:	mov	x0, x28
  407fcc:	add	x1, x1, #0xf3c
  407fd0:	bl	401a90 <strncmp@plt>
  407fd4:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407fd8:	ldr	w8, [sp, #12]
  407fdc:	cbz	w8, 40782c <ferror@plt+0x5a9c>
  407fe0:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  407fe4:	mov	w2, #0x8                   	// #8
  407fe8:	mov	x0, x28
  407fec:	add	x1, x1, #0xbb6
  407ff0:	bl	401a90 <strncmp@plt>
  407ff4:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  407ff8:	ldr	w8, [sp, #12]
  407ffc:	cbz	w8, 40782c <ferror@plt+0x5a9c>
  408000:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  408004:	mov	w2, #0x8                   	// #8
  408008:	mov	x0, x28
  40800c:	add	x1, x1, #0xbc6
  408010:	bl	401a90 <strncmp@plt>
  408014:	cbnz	w0, 40782c <ferror@plt+0x5a9c>
  408018:	b	407d78 <ferror@plt+0x5fe8>
  40801c:	mov	x23, x24
  408020:	ldp	x28, x24, [x21, #24]
  408024:	adrp	x1, 453000 <warn@@Base+0x11c10>
  408028:	mov	w2, #0x5                   	// #5
  40802c:	mov	x0, xzr
  408030:	add	x1, x1, #0x9e8
  408034:	bl	401cc0 <dcgettext@plt>
  408038:	mov	x5, x0
  40803c:	mov	w3, #0x1                   	// #1
  408040:	mov	x0, xzr
  408044:	mov	x1, x19
  408048:	mov	x2, x28
  40804c:	mov	x4, x24
  408050:	bl	402054 <ferror@plt+0x2c4>
  408054:	str	x0, [x22, #816]
  408058:	cbz	x0, 4080e4 <ferror@plt+0x6354>
  40805c:	ldr	x8, [x21, #32]
  408060:	b	4080e8 <ferror@plt+0x6358>
  408064:	adrp	x2, 48c000 <stdout@@GLIBC_2.17+0x180>
  408068:	mov	x0, x19
  40806c:	mov	x1, x21
  408070:	add	x2, x2, #0x348
  408074:	bl	404654 <ferror@plt+0x28c4>
  408078:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40807c:	str	x0, [x8, #832]
  408080:	b	40782c <ferror@plt+0x5a9c>
  408084:	mov	x24, x27
  408088:	adrp	x27, 444000 <warn@@Base+0x2c10>
  40808c:	add	x27, x27, #0xdfe
  408090:	tbnz	w22, #0, 407d78 <ferror@plt+0x5fe8>
  408094:	add	x28, x28, #0x7
  408098:	cbz	w26, 4080b0 <ferror@plt+0x6320>
  40809c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  4080a0:	mov	x0, x28
  4080a4:	add	x1, x1, #0x5b
  4080a8:	bl	401bf0 <strcmp@plt>
  4080ac:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  4080b0:	cbz	w25, 4080c8 <ferror@plt+0x6338>
  4080b4:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  4080b8:	mov	x0, x28
  4080bc:	add	x1, x1, #0xa18
  4080c0:	bl	401bf0 <strcmp@plt>
  4080c4:	cbz	w0, 407d78 <ferror@plt+0x5fe8>
  4080c8:	cbz	w23, 40782c <ferror@plt+0x5a9c>
  4080cc:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  4080d0:	mov	x0, x28
  4080d4:	add	x1, x1, #0xa26
  4080d8:	bl	401bf0 <strcmp@plt>
  4080dc:	cbnz	w0, 40782c <ferror@plt+0x5a9c>
  4080e0:	b	407d78 <ferror@plt+0x5fe8>
  4080e4:	mov	x8, xzr
  4080e8:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  4080ec:	mov	x24, x23
  4080f0:	str	x8, [x9, #824]
  4080f4:	b	40782c <ferror@plt+0x5a9c>
  4080f8:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  4080fc:	ldrb	w9, [x21, #344]
  408100:	cmp	w9, #0x1
  408104:	b.ne	408a98 <ferror@plt+0x6d08>  // b.any
  408108:	adrp	x9, 453000 <warn@@Base+0x11c10>
  40810c:	adrp	x10, 453000 <warn@@Base+0x11c10>
  408110:	add	x9, x9, #0xa79
  408114:	add	x10, x10, #0xa66
  408118:	cmp	w8, #0x1
  40811c:	csel	x1, x10, x9, hi  // hi = pmore
  408120:	mov	w2, #0x5                   	// #5
  408124:	mov	x0, xzr
  408128:	bl	401cc0 <dcgettext@plt>
  40812c:	bl	401d10 <printf@plt>
  408130:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  408134:	ldr	w8, [x8, #100]
  408138:	adrp	x27, 48c000 <stdout@@GLIBC_2.17+0x180>
  40813c:	cbz	w8, 408170 <ferror@plt+0x63e0>
  408140:	ldrb	w8, [x27, #372]
  408144:	cmp	w8, #0x1
  408148:	b.ne	4081a8 <ferror@plt+0x6418>  // b.any
  40814c:	adrp	x1, 453000 <warn@@Base+0x11c10>
  408150:	add	x1, x1, #0xa8b
  408154:	mov	w2, #0x5                   	// #5
  408158:	mov	x0, xzr
  40815c:	bl	401cc0 <dcgettext@plt>
  408160:	bl	401d10 <printf@plt>
  408164:	adrp	x1, 453000 <warn@@Base+0x11c10>
  408168:	add	x1, x1, #0xa98
  40816c:	b	408220 <ferror@plt+0x6490>
  408170:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  408174:	ldr	w9, [x8, #3272]
  408178:	ldrb	w8, [x27, #372]
  40817c:	cbz	w9, 4081b4 <ferror@plt+0x6424>
  408180:	cbz	w8, 4081f4 <ferror@plt+0x6464>
  408184:	adrp	x1, 453000 <warn@@Base+0x11c10>
  408188:	add	x1, x1, #0xa8b
  40818c:	mov	w2, #0x5                   	// #5
  408190:	mov	x0, xzr
  408194:	bl	401cc0 <dcgettext@plt>
  408198:	bl	401d10 <printf@plt>
  40819c:	adrp	x1, 453000 <warn@@Base+0x11c10>
  4081a0:	add	x1, x1, #0xb28
  4081a4:	b	408220 <ferror@plt+0x6490>
  4081a8:	adrp	x1, 453000 <warn@@Base+0x11c10>
  4081ac:	add	x1, x1, #0xad6
  4081b0:	b	408220 <ferror@plt+0x6490>
  4081b4:	cbz	w8, 408200 <ferror@plt+0x6470>
  4081b8:	adrp	x1, 453000 <warn@@Base+0x11c10>
  4081bc:	add	x1, x1, #0xa8b
  4081c0:	mov	w2, #0x5                   	// #5
  4081c4:	mov	x0, xzr
  4081c8:	bl	401cc0 <dcgettext@plt>
  4081cc:	bl	401d10 <printf@plt>
  4081d0:	adrp	x1, 453000 <warn@@Base+0x11c10>
  4081d4:	add	x1, x1, #0xbc8
  4081d8:	mov	w2, #0x5                   	// #5
  4081dc:	mov	x0, xzr
  4081e0:	bl	401cc0 <dcgettext@plt>
  4081e4:	bl	401d10 <printf@plt>
  4081e8:	adrp	x1, 453000 <warn@@Base+0x11c10>
  4081ec:	add	x1, x1, #0xc0a
  4081f0:	b	408220 <ferror@plt+0x6490>
  4081f4:	adrp	x1, 453000 <warn@@Base+0x11c10>
  4081f8:	add	x1, x1, #0xb6e
  4081fc:	b	408220 <ferror@plt+0x6490>
  408200:	adrp	x1, 453000 <warn@@Base+0x11c10>
  408204:	add	x1, x1, #0xc4d
  408208:	mov	w2, #0x5                   	// #5
  40820c:	mov	x0, xzr
  408210:	bl	401cc0 <dcgettext@plt>
  408214:	bl	401d10 <printf@plt>
  408218:	adrp	x1, 453000 <warn@@Base+0x11c10>
  40821c:	add	x1, x1, #0xc91
  408220:	mov	w2, #0x5                   	// #5
  408224:	mov	x0, xzr
  408228:	bl	401cc0 <dcgettext@plt>
  40822c:	bl	401d10 <printf@plt>
  408230:	ldrb	w8, [x27, #372]
  408234:	cmp	w8, #0x1
  408238:	b.ne	408254 <ferror@plt+0x64c4>  // b.any
  40823c:	adrp	x1, 453000 <warn@@Base+0x11c10>
  408240:	add	x1, x1, #0xcd5
  408244:	mov	w2, #0x5                   	// #5
  408248:	mov	x0, xzr
  40824c:	bl	401cc0 <dcgettext@plt>
  408250:	bl	401d10 <printf@plt>
  408254:	ldr	w8, [x19, #100]
  408258:	cbz	w8, 408a08 <ferror@plt+0x6c78>
  40825c:	ldr	x21, [x19, #112]
  408260:	adrp	x25, 453000 <warn@@Base+0x11c10>
  408264:	adrp	x23, 453000 <warn@@Base+0x11c10>
  408268:	mov	w24, #0xc060                	// #49248
  40826c:	mov	w20, wzr
  408270:	mov	w28, #0x1                   	// #1
  408274:	add	x25, x25, #0xe51
  408278:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4180>
  40827c:	add	x23, x23, #0xe6c
  408280:	movk	w24, #0x5, lsl #16
  408284:	b	4082d4 <ferror@plt+0x6544>
  408288:	adrp	x1, 453000 <warn@@Base+0x11c10>
  40828c:	mov	w2, #0x5                   	// #5
  408290:	mov	x0, xzr
  408294:	add	x1, x1, #0xf60
  408298:	bl	401cc0 <dcgettext@plt>
  40829c:	mov	w1, w26
  4082a0:	bl	401d10 <printf@plt>
  4082a4:	ldr	x0, [sp, #56]
  4082a8:	mov	w1, #0x6                   	// #6
  4082ac:	bl	406f54 <ferror@plt+0x51c4>
  4082b0:	ldr	x1, [sp, #64]
  4082b4:	adrp	x0, 453000 <warn@@Base+0x11c10>
  4082b8:	add	x0, x0, #0xf7b
  4082bc:	bl	401d10 <printf@plt>
  4082c0:	ldr	w8, [x19, #100]
  4082c4:	add	w20, w20, #0x1
  4082c8:	add	x21, x21, #0x50
  4082cc:	cmp	w20, w8
  4082d0:	b.cs	408a08 <ferror@plt+0x6c78>  // b.hs, b.nlast
  4082d4:	ldr	w9, [x21, #4]
  4082d8:	sub	w10, w9, #0x2
  4082dc:	cmp	w10, #0x10
  4082e0:	b.hi	408324 <ferror@plt+0x6594>  // b.pmore
  4082e4:	adrp	x13, 444000 <warn@@Base+0x2c10>
  4082e8:	add	x13, x13, #0xe31
  4082ec:	adr	x11, 4082fc <ferror@plt+0x656c>
  4082f0:	ldrb	w12, [x13, x10]
  4082f4:	add	x11, x11, x12, lsl #2
  4082f8:	br	x11
  4082fc:	lsr	w8, w9, #29
  408300:	cmp	w8, #0x2
  408304:	b.hi	4083fc <ferror@plt+0x666c>  // b.pmore
  408308:	ldr	w8, [x21, #40]
  40830c:	cbz	w8, 4083fc <ferror@plt+0x666c>
  408310:	adrp	x1, 453000 <warn@@Base+0x11c10>
  408314:	mov	w2, #0x5                   	// #5
  408318:	mov	x0, xzr
  40831c:	add	x1, x1, #0xd51
  408320:	b	4083ec <ferror@plt+0x665c>
  408324:	mov	w10, #0xa                   	// #10
  408328:	movk	w10, #0x9000, lsl #16
  40832c:	add	w9, w9, w10
  408330:	cmp	w9, #0x9
  408334:	b.hi	4083fc <ferror@plt+0x666c>  // b.pmore
  408338:	lsl	w9, w28, w9
  40833c:	mov	w10, #0x182                 	// #386
  408340:	tst	w9, w10
  408344:	b.eq	408384 <ferror@plt+0x65f4>  // b.none
  408348:	ldr	w9, [x21, #40]
  40834c:	cbz	w9, 408370 <ferror@plt+0x65e0>
  408350:	cmp	w9, w8
  408354:	b.cs	408370 <ferror@plt+0x65e0>  // b.hs, b.nlast
  408358:	ldr	x8, [x19, #112]
  40835c:	mov	w10, #0x50                  	// #80
  408360:	madd	x8, x9, x10, x8
  408364:	ldr	w8, [x8, #4]
  408368:	cmp	w8, #0x3
  40836c:	b.eq	4083fc <ferror@plt+0x666c>  // b.none
  408370:	adrp	x1, 453000 <warn@@Base+0x11c10>
  408374:	mov	w2, #0x5                   	// #5
  408378:	mov	x0, xzr
  40837c:	add	x1, x1, #0xd1a
  408380:	b	4083ec <ferror@plt+0x665c>
  408384:	mov	w10, #0x201                 	// #513
  408388:	tst	w9, w10
  40838c:	b.ne	4083ac <ferror@plt+0x661c>  // b.any
  408390:	b	4083fc <ferror@plt+0x666c>
  408394:	ldr	w9, [x21, #40]
  408398:	cbnz	w9, 4083ac <ferror@plt+0x661c>
  40839c:	ldrh	w9, [x19, #80]
  4083a0:	and	w9, w9, #0xfffe
  4083a4:	cmp	w9, #0x2
  4083a8:	b.eq	4083fc <ferror@plt+0x666c>  // b.none
  4083ac:	ldr	w9, [x21, #40]
  4083b0:	cbz	w9, 4083dc <ferror@plt+0x664c>
  4083b4:	cmp	w9, w8
  4083b8:	b.cs	4083dc <ferror@plt+0x664c>  // b.hs, b.nlast
  4083bc:	ldr	x8, [x19, #112]
  4083c0:	mov	w10, #0x50                  	// #80
  4083c4:	madd	x8, x9, x10, x8
  4083c8:	ldr	w8, [x8, #4]
  4083cc:	cmp	w8, #0x2
  4083d0:	b.eq	4083fc <ferror@plt+0x666c>  // b.none
  4083d4:	cmp	w8, #0xb
  4083d8:	b.eq	4083fc <ferror@plt+0x666c>  // b.none
  4083dc:	adrp	x1, 453000 <warn@@Base+0x11c10>
  4083e0:	mov	w2, #0x5                   	// #5
  4083e4:	mov	x0, xzr
  4083e8:	add	x1, x1, #0xce3
  4083ec:	bl	401cc0 <dcgettext@plt>
  4083f0:	ldr	w2, [x21, #40]
  4083f4:	mov	w1, w20
  4083f8:	bl	4413f0 <warn@@Base>
  4083fc:	ldr	w8, [x21, #4]
  408400:	cmp	w8, #0x12
  408404:	b.hi	40887c <ferror@plt+0x6aec>  // b.pmore
  408408:	lsl	w9, w28, w8
  40840c:	tst	w9, w24
  408410:	b.eq	408440 <ferror@plt+0x66b0>  // b.none
  408414:	ldr	w8, [x21, #44]
  408418:	cbz	w8, 408450 <ferror@plt+0x66c0>
  40841c:	adrp	x1, 453000 <warn@@Base+0x11c10>
  408420:	mov	w2, #0x5                   	// #5
  408424:	mov	x0, xzr
  408428:	add	x1, x1, #0xdba
  40842c:	bl	401cc0 <dcgettext@plt>
  408430:	ldr	w2, [x21, #44]
  408434:	mov	w1, w20
  408438:	bl	4413f0 <warn@@Base>
  40843c:	b	408450 <ferror@plt+0x66c0>
  408440:	mov	w10, #0x804                 	// #2052
  408444:	movk	w10, #0x2, lsl #16
  408448:	tst	w9, w10
  40844c:	b.eq	4084d0 <ferror@plt+0x6740>  // b.none
  408450:	ldr	x8, [x21, #32]
  408454:	ldr	x9, [x19, #16]
  408458:	cmp	x8, x9
  40845c:	b.ls	408470 <ferror@plt+0x66e0>  // b.plast
  408460:	ldr	w8, [x21, #4]
  408464:	orr	w9, w8, #0x8
  408468:	cmp	w9, #0x8
  40846c:	b.ne	408540 <ferror@plt+0x67b0>  // b.any
  408470:	mov	x0, x25
  408474:	mov	w1, w20
  408478:	bl	401d10 <printf@plt>
  40847c:	ldrb	w8, [x27, #372]
  408480:	cmp	w8, #0x1
  408484:	b.ne	4084ac <ferror@plt+0x671c>  // b.any
  408488:	mov	x0, x19
  40848c:	mov	x1, x21
  408490:	bl	40344c <ferror@plt+0x16bc>
  408494:	adrp	x0, 453000 <warn@@Base+0x11c10>
  408498:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  40849c:	add	x0, x0, #0xe5a
  4084a0:	add	x1, x1, #0x68
  4084a4:	bl	401d10 <printf@plt>
  4084a8:	b	4085a0 <ferror@plt+0x6810>
  4084ac:	cbz	x21, 40852c <ferror@plt+0x679c>
  4084b0:	ldr	x8, [x19, #128]
  4084b4:	cbz	x8, 40856c <ferror@plt+0x67dc>
  4084b8:	ldr	w9, [x21]
  4084bc:	ldr	x10, [x19, #136]
  4084c0:	cmp	x10, x9
  4084c4:	b.ls	408580 <ferror@plt+0x67f0>  // b.plast
  4084c8:	add	x1, x8, x9
  4084cc:	b	408598 <ferror@plt+0x6808>
  4084d0:	mov	w10, #0x210                 	// #528
  4084d4:	tst	w9, w10
  4084d8:	b.eq	40887c <ferror@plt+0x6aec>  // b.none
  4084dc:	ldr	w8, [x21, #44]
  4084e0:	cbz	w8, 4089a0 <ferror@plt+0x6c10>
  4084e4:	ldr	w9, [x19, #100]
  4084e8:	cmp	w8, w9
  4084ec:	b.cs	4089b4 <ferror@plt+0x6c24>  // b.hs, b.nlast
  4084f0:	ldr	x9, [x19, #112]
  4084f4:	mov	w10, #0x50                  	// #80
  4084f8:	madd	x8, x8, x10, x9
  4084fc:	ldr	w8, [x8, #4]
  408500:	cmp	w8, #0x10
  408504:	b.hi	40851c <ferror@plt+0x678c>  // b.pmore
  408508:	mov	w10, #0xc182                	// #49538
  40850c:	lsl	w9, w28, w8
  408510:	movk	w10, #0x1, lsl #16
  408514:	tst	w9, w10
  408518:	b.ne	408450 <ferror@plt+0x66c0>  // b.any
  40851c:	lsr	w8, w8, #29
  408520:	cmp	w8, #0x2
  408524:	b.hi	408450 <ferror@plt+0x66c0>  // b.pmore
  408528:	b	4089b4 <ferror@plt+0x6c24>
  40852c:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  408530:	mov	w2, #0x5                   	// #5
  408534:	mov	x0, xzr
  408538:	add	x1, x1, #0x730
  40853c:	b	408590 <ferror@plt+0x6800>
  408540:	lsr	w8, w8, #29
  408544:	cmp	w8, #0x2
  408548:	b.hi	408470 <ferror@plt+0x66e0>  // b.pmore
  40854c:	adrp	x1, 453000 <warn@@Base+0x11c10>
  408550:	mov	w2, #0x5                   	// #5
  408554:	mov	x0, xzr
  408558:	add	x1, x1, #0xe1d
  40855c:	bl	401cc0 <dcgettext@plt>
  408560:	mov	w1, w20
  408564:	bl	4413f0 <warn@@Base>
  408568:	b	408470 <ferror@plt+0x66e0>
  40856c:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  408570:	mov	w2, #0x5                   	// #5
  408574:	mov	x0, xzr
  408578:	add	x1, x1, #0x737
  40857c:	b	408590 <ferror@plt+0x6800>
  408580:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  408584:	mov	w2, #0x5                   	// #5
  408588:	mov	x0, xzr
  40858c:	add	x1, x1, #0x744
  408590:	bl	401cc0 <dcgettext@plt>
  408594:	mov	x1, x0
  408598:	mov	w0, #0xffffffef            	// #-17
  40859c:	bl	412810 <ferror@plt+0x10a80>
  4085a0:	ldr	w8, [x22, #3272]
  4085a4:	ldr	w1, [x21, #4]
  4085a8:	mov	x0, x19
  4085ac:	cmp	w8, #0x0
  4085b0:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4085b4:	add	x8, x8, #0xe64
  4085b8:	csel	x26, x23, x8, eq  // eq = none
  4085bc:	bl	412974 <ferror@plt+0x10be4>
  4085c0:	mov	x1, x0
  4085c4:	mov	x0, x26
  4085c8:	bl	401d10 <printf@plt>
  4085cc:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4085d0:	ldr	w8, [x8, #100]
  4085d4:	cbz	w8, 408624 <ferror@plt+0x6894>
  4085d8:	ldr	x0, [x21, #16]
  4085dc:	mov	w1, #0x6                   	// #6
  4085e0:	bl	406f54 <ferror@plt+0x51c4>
  4085e4:	ldp	x1, x2, [x21, #24]
  4085e8:	ldr	x3, [x21, #56]
  4085ec:	adrp	x0, 453000 <warn@@Base+0x11c10>
  4085f0:	add	x0, x0, #0xe77
  4085f4:	bl	401d10 <printf@plt>
  4085f8:	ldrb	w8, [x27, #372]
  4085fc:	cmp	w8, #0x1
  408600:	b.ne	408694 <ferror@plt+0x6904>  // b.any
  408604:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  408608:	ldr	x3, [x8, #3712]
  40860c:	adrp	x0, 454000 <warn@@Base+0x12c10>
  408610:	mov	w1, #0x2                   	// #2
  408614:	mov	w2, #0x1                   	// #1
  408618:	add	x0, x0, #0x5c
  40861c:	bl	401c60 <fwrite@plt>
  408620:	b	4086b0 <ferror@plt+0x6920>
  408624:	ldr	w8, [x22, #3272]
  408628:	cbz	w8, 4087c4 <ferror@plt+0x6a34>
  40862c:	ldr	x0, [x21, #16]
  408630:	mov	w1, #0x6                   	// #6
  408634:	bl	406f54 <ferror@plt+0x51c4>
  408638:	ldr	x1, [x21, #24]
  40863c:	adrp	x26, 453000 <warn@@Base+0x11c10>
  408640:	add	x26, x26, #0xefa
  408644:	mov	x0, x26
  408648:	bl	401d10 <printf@plt>
  40864c:	ldr	x1, [x21, #32]
  408650:	mov	x0, x26
  408654:	bl	401d10 <printf@plt>
  408658:	ldr	x1, [x21, #56]
  40865c:	adrp	x0, 453000 <warn@@Base+0x11c10>
  408660:	add	x0, x0, #0xe85
  408664:	bl	401d10 <printf@plt>
  408668:	ldrb	w8, [x27, #372]
  40866c:	cmp	w8, #0x1
  408670:	b.ne	40883c <ferror@plt+0x6aac>  // b.any
  408674:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  408678:	ldr	x3, [x8, #3712]
  40867c:	adrp	x0, 454000 <warn@@Base+0x12c10>
  408680:	mov	w1, #0x2                   	// #2
  408684:	mov	w2, #0x1                   	// #1
  408688:	add	x0, x0, #0x5c
  40868c:	bl	401c60 <fwrite@plt>
  408690:	b	408858 <ferror@plt+0x6ac8>
  408694:	ldr	x1, [x21, #8]
  408698:	mov	x0, x19
  40869c:	bl	412dd4 <ferror@plt+0x11044>
  4086a0:	mov	x1, x0
  4086a4:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4086a8:	add	x0, x0, #0x708
  4086ac:	bl	401d10 <printf@plt>
  4086b0:	ldr	w1, [x21, #40]
  4086b4:	ldr	w8, [x19, #100]
  4086b8:	cmp	w1, w8
  4086bc:	b.cs	4086c8 <ferror@plt+0x6938>  // b.hs, b.nlast
  4086c0:	mov	x26, xzr
  4086c4:	b	40872c <ferror@plt+0x699c>
  4086c8:	ldrh	w8, [x19, #82]
  4086cc:	cmp	w8, #0x3e
  4086d0:	b.hi	4086f0 <ferror@plt+0x6960>  // b.pmore
  4086d4:	mov	x10, #0x84c                 	// #2124
  4086d8:	movk	x10, #0x4, lsl #16
  4086dc:	movk	x10, #0x800, lsl #32
  4086e0:	lsl	x9, x28, x8
  4086e4:	movk	x10, #0x4000, lsl #48
  4086e8:	tst	x9, x10
  4086ec:	b.ne	4086fc <ferror@plt+0x696c>  // b.any
  4086f0:	sub	w8, w8, #0xb4
  4086f4:	cmp	w8, #0x2
  4086f8:	b.cs	4089c8 <ferror@plt+0x6c38>  // b.hs, b.nlast
  4086fc:	mov	w8, #0xff01                	// #65281
  408700:	cmp	w1, w8
  408704:	adrp	x8, 466000 <warn@@Base+0x24c10>
  408708:	adrp	x9, 453000 <warn@@Base+0x11c10>
  40870c:	add	x8, x8, #0x215
  408710:	add	x9, x9, #0xe94
  408714:	csel	x8, x9, x8, eq  // eq = none
  408718:	mov	w9, #0xff00                	// #65280
  40871c:	cmp	w1, w9
  408720:	adrp	x9, 453000 <warn@@Base+0x11c10>
  408724:	add	x9, x9, #0xe8d
  408728:	csel	x26, x9, x8, eq  // eq = none
  40872c:	ldrb	w8, [x27, #372]
  408730:	cmp	w8, #0x1
  408734:	b.ne	408758 <ferror@plt+0x69c8>  // b.any
  408738:	cbz	x26, 408774 <ferror@plt+0x69e4>
  40873c:	ldrb	w8, [x26]
  408740:	cbz	w8, 408774 <ferror@plt+0x69e4>
  408744:	adrp	x0, 453000 <warn@@Base+0x11c10>
  408748:	add	x0, x0, #0xe9a
  40874c:	mov	x1, x26
  408750:	bl	401d10 <printf@plt>
  408754:	b	408780 <ferror@plt+0x69f0>
  408758:	ldr	w2, [x21, #44]
  40875c:	ldr	x3, [x21, #48]
  408760:	adrp	x0, 453000 <warn@@Base+0x11c10>
  408764:	add	x0, x0, #0xea5
  408768:	bl	401d10 <printf@plt>
  40876c:	cbnz	x26, 408798 <ferror@plt+0x6a08>
  408770:	b	40890c <ferror@plt+0x6b7c>
  408774:	adrp	x0, 453000 <warn@@Base+0x11c10>
  408778:	add	x0, x0, #0xea0
  40877c:	bl	401d10 <printf@plt>
  408780:	ldr	w1, [x21, #44]
  408784:	ldr	x2, [x21, #48]
  408788:	adrp	x0, 453000 <warn@@Base+0x11c10>
  40878c:	add	x0, x0, #0xea9
  408790:	bl	401d10 <printf@plt>
  408794:	cbz	x26, 40890c <ferror@plt+0x6b7c>
  408798:	ldrb	w8, [x26]
  40879c:	cbnz	w8, 40890c <ferror@plt+0x6b7c>
  4087a0:	adrp	x1, 453000 <warn@@Base+0x11c10>
  4087a4:	mov	w2, #0x5                   	// #5
  4087a8:	mov	x0, xzr
  4087ac:	add	x1, x1, #0xeb3
  4087b0:	bl	401cc0 <dcgettext@plt>
  4087b4:	ldr	w2, [x21, #40]
  4087b8:	mov	w1, w20
  4087bc:	bl	4413f0 <warn@@Base>
  4087c0:	b	40890c <ferror@plt+0x6b7c>
  4087c4:	ldrb	w26, [x27, #372]
  4087c8:	mov	w0, #0x20                  	// #32
  4087cc:	bl	401d40 <putchar@plt>
  4087d0:	ldr	x0, [x21, #16]
  4087d4:	mov	w1, #0x6                   	// #6
  4087d8:	bl	406f54 <ferror@plt+0x51c4>
  4087dc:	ldr	x1, [x21, #24]
  4087e0:	cmp	w26, #0x1
  4087e4:	b.ne	4088a0 <ferror@plt+0x6b10>  // b.any
  4087e8:	adrp	x0, 453000 <warn@@Base+0x11c10>
  4087ec:	add	x0, x0, #0xf0b
  4087f0:	bl	401d10 <printf@plt>
  4087f4:	ldr	w1, [x21, #40]
  4087f8:	adrp	x0, 453000 <warn@@Base+0x11c10>
  4087fc:	add	x0, x0, #0xf16
  408800:	bl	401d10 <printf@plt>
  408804:	ldr	x0, [x21, #32]
  408808:	mov	w1, #0x6                   	// #6
  40880c:	bl	406f54 <ferror@plt+0x51c4>
  408810:	mov	w0, #0x20                  	// #32
  408814:	bl	401d40 <putchar@plt>
  408818:	ldr	x0, [x21, #56]
  40881c:	mov	w1, #0x6                   	// #6
  408820:	bl	406f54 <ferror@plt+0x51c4>
  408824:	ldr	w1, [x21, #44]
  408828:	ldr	x2, [x21, #48]
  40882c:	adrp	x0, 453000 <warn@@Base+0x11c10>
  408830:	add	x0, x0, #0xf23
  408834:	bl	401d10 <printf@plt>
  408838:	b	40890c <ferror@plt+0x6b7c>
  40883c:	ldr	x1, [x21, #8]
  408840:	mov	x0, x19
  408844:	bl	412dd4 <ferror@plt+0x11044>
  408848:	mov	x1, x0
  40884c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  408850:	add	x0, x0, #0x708
  408854:	bl	401d10 <printf@plt>
  408858:	ldp	w1, w2, [x21, #40]
  40885c:	adrp	x0, 453000 <warn@@Base+0x11c10>
  408860:	add	x0, x0, #0xf02
  408864:	bl	401d10 <printf@plt>
  408868:	ldr	x1, [x21, #48]
  40886c:	adrp	x0, 453000 <warn@@Base+0x11c10>
  408870:	add	x0, x0, #0xead
  408874:	bl	401d10 <printf@plt>
  408878:	b	40890c <ferror@plt+0x6b7c>
  40887c:	cmp	w8, #0x8
  408880:	b.eq	408450 <ferror@plt+0x66c0>  // b.none
  408884:	ldr	x9, [x21, #8]
  408888:	tbnz	w9, #6, 4089d4 <ferror@plt+0x6c44>
  40888c:	lsr	w8, w8, #29
  408890:	cmp	w8, #0x2
  408894:	b.hi	408450 <ferror@plt+0x66c0>  // b.pmore
  408898:	tbz	w9, #24, 408414 <ferror@plt+0x6684>
  40889c:	b	408450 <ferror@plt+0x66c0>
  4088a0:	adrp	x0, 453000 <warn@@Base+0x11c10>
  4088a4:	add	x0, x0, #0xf31
  4088a8:	bl	401d10 <printf@plt>
  4088ac:	adrp	x0, 453000 <warn@@Base+0x11c10>
  4088b0:	add	x0, x0, #0xf1a
  4088b4:	bl	401d10 <printf@plt>
  4088b8:	ldr	x0, [x21, #32]
  4088bc:	mov	w1, #0x6                   	// #6
  4088c0:	bl	406f54 <ferror@plt+0x51c4>
  4088c4:	adrp	x0, 454000 <warn@@Base+0x12c10>
  4088c8:	add	x0, x0, #0x5c
  4088cc:	bl	401d10 <printf@plt>
  4088d0:	ldr	x0, [x21, #56]
  4088d4:	mov	w1, #0x6                   	// #6
  4088d8:	bl	406f54 <ferror@plt+0x51c4>
  4088dc:	ldr	x1, [x21, #8]
  4088e0:	mov	x0, x19
  4088e4:	bl	412dd4 <ferror@plt+0x11044>
  4088e8:	mov	x1, x0
  4088ec:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4088f0:	add	x0, x0, #0x708
  4088f4:	bl	401d10 <printf@plt>
  4088f8:	ldp	w1, w2, [x21, #40]
  4088fc:	ldr	x3, [x21, #48]
  408900:	adrp	x0, 453000 <warn@@Base+0x11c10>
  408904:	add	x0, x0, #0xf3a
  408908:	bl	401d10 <printf@plt>
  40890c:	ldrb	w8, [x27, #372]
  408910:	cmp	w8, #0x1
  408914:	b.ne	4082c0 <ferror@plt+0x6530>  // b.any
  408918:	ldr	x1, [x21, #8]
  40891c:	mov	x0, x19
  408920:	bl	412dd4 <ferror@plt+0x11044>
  408924:	mov	x1, x0
  408928:	adrp	x0, 468000 <warn@@Base+0x26c10>
  40892c:	add	x0, x0, #0xe24
  408930:	bl	401d10 <printf@plt>
  408934:	ldrb	w8, [x21, #9]
  408938:	tbz	w8, #3, 4082c0 <ferror@plt+0x6530>
  40893c:	ldr	x26, [x21, #24]
  408940:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  408944:	mov	w2, #0x5                   	// #5
  408948:	mov	x0, xzr
  40894c:	add	x1, x1, #0x78e
  408950:	bl	401cc0 <dcgettext@plt>
  408954:	mov	x5, x0
  408958:	sub	x0, x29, #0x28
  40895c:	mov	w3, #0x1                   	// #1
  408960:	mov	w4, #0x18                  	// #24
  408964:	mov	x1, x19
  408968:	mov	x2, x26
  40896c:	bl	402054 <ferror@plt+0x2c4>
  408970:	cbz	x0, 4082c0 <ferror@plt+0x6530>
  408974:	add	x0, sp, #0x30
  408978:	sub	x1, x29, #0x28
  40897c:	mov	w2, #0x18                  	// #24
  408980:	bl	40326c <ferror@plt+0x14dc>
  408984:	ldr	w26, [sp, #48]
  408988:	cmp	w26, #0x1
  40898c:	b.ne	408288 <ferror@plt+0x64f8>  // b.any
  408990:	adrp	x0, 453000 <warn@@Base+0x11c10>
  408994:	add	x0, x0, #0xf52
  408998:	bl	401d10 <printf@plt>
  40899c:	b	4082a4 <ferror@plt+0x6514>
  4089a0:	ldrh	w9, [x19, #80]
  4089a4:	and	w9, w9, #0xfffe
  4089a8:	cmp	w9, #0x2
  4089ac:	b.eq	408450 <ferror@plt+0x66c0>  // b.none
  4089b0:	cbnz	w8, 4084e4 <ferror@plt+0x6754>
  4089b4:	adrp	x1, 453000 <warn@@Base+0x11c10>
  4089b8:	mov	w2, #0x5                   	// #5
  4089bc:	mov	x0, xzr
  4089c0:	add	x1, x1, #0xd7e
  4089c4:	b	40842c <ferror@plt+0x669c>
  4089c8:	adrp	x26, 466000 <warn@@Base+0x24c10>
  4089cc:	add	x26, x26, #0x215
  4089d0:	b	40872c <ferror@plt+0x699c>
  4089d4:	ldr	w8, [x21, #44]
  4089d8:	cbz	w8, 4089e8 <ferror@plt+0x6c58>
  4089dc:	ldr	w9, [x19, #100]
  4089e0:	cmp	w8, w9
  4089e4:	b.cc	408450 <ferror@plt+0x66c0>  // b.lo, b.ul, b.last
  4089e8:	adrp	x1, 453000 <warn@@Base+0x11c10>
  4089ec:	mov	w2, #0x5                   	// #5
  4089f0:	mov	x0, xzr
  4089f4:	add	x1, x1, #0xde7
  4089f8:	bl	401cc0 <dcgettext@plt>
  4089fc:	mov	w1, w20
  408a00:	bl	4413f0 <warn@@Base>
  408a04:	b	408450 <ferror@plt+0x66c0>
  408a08:	ldrb	w8, [x27, #372]
  408a0c:	tbnz	w8, #0, 408a98 <ferror@plt+0x6d08>
  408a10:	adrp	x1, 453000 <warn@@Base+0x11c10>
  408a14:	add	x1, x1, #0xf82
  408a18:	mov	w2, #0x5                   	// #5
  408a1c:	mov	x0, xzr
  408a20:	bl	401cc0 <dcgettext@plt>
  408a24:	bl	401d10 <printf@plt>
  408a28:	ldrh	w8, [x19, #82]
  408a2c:	adrp	x1, 454000 <warn@@Base+0x12c10>
  408a30:	add	x1, x1, #0x5f
  408a34:	cmp	w8, #0xb3
  408a38:	b.gt	408a58 <ferror@plt+0x6cc8>
  408a3c:	cmp	w8, #0x14
  408a40:	b.eq	408a68 <ferror@plt+0x6cd8>  // b.none
  408a44:	cmp	w8, #0x28
  408a48:	b.eq	408a74 <ferror@plt+0x6ce4>  // b.none
  408a4c:	cmp	w8, #0x3e
  408a50:	b.eq	408a7c <ferror@plt+0x6cec>  // b.none
  408a54:	b	408a8c <ferror@plt+0x6cfc>
  408a58:	sub	w8, w8, #0xb4
  408a5c:	cmp	w8, #0x2
  408a60:	b.cc	408a7c <ferror@plt+0x6cec>  // b.lo, b.ul, b.last
  408a64:	b	408a8c <ferror@plt+0x6cfc>
  408a68:	adrp	x1, 454000 <warn@@Base+0x12c10>
  408a6c:	add	x1, x1, #0x7a
  408a70:	b	408a7c <ferror@plt+0x6cec>
  408a74:	adrp	x1, 454000 <warn@@Base+0x12c10>
  408a78:	add	x1, x1, #0x6b
  408a7c:	mov	w2, #0x5                   	// #5
  408a80:	mov	x0, xzr
  408a84:	bl	401cc0 <dcgettext@plt>
  408a88:	bl	401d10 <printf@plt>
  408a8c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  408a90:	add	x0, x0, #0x2db
  408a94:	bl	401bb0 <puts@plt>
  408a98:	mov	w0, #0x1                   	// #1
  408a9c:	ldp	x20, x19, [sp, #192]
  408aa0:	ldp	x22, x21, [sp, #176]
  408aa4:	ldp	x24, x23, [sp, #160]
  408aa8:	ldp	x26, x25, [sp, #144]
  408aac:	ldp	x28, x27, [sp, #128]
  408ab0:	ldp	x29, x30, [sp, #112]
  408ab4:	add	sp, sp, #0xd0
  408ab8:	ret
  408abc:	sub	sp, sp, #0xa0
  408ac0:	stp	x26, x25, [sp, #96]
  408ac4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  408ac8:	adrp	x26, 48c000 <stdout@@GLIBC_2.17+0x180>
  408acc:	stp	x22, x21, [sp, #128]
  408ad0:	ldrb	w8, [x8, #332]
  408ad4:	ldrb	w22, [x26, #348]
  408ad8:	stp	x20, x19, [sp, #144]
  408adc:	mov	x19, x0
  408ae0:	stp	x29, x30, [sp, #64]
  408ae4:	stp	x28, x27, [sp, #80]
  408ae8:	stp	x24, x23, [sp, #112]
  408aec:	add	x29, sp, #0x40
  408af0:	tbnz	w8, #0, 408b1c <ferror@plt+0x6d8c>
  408af4:	cbnz	w22, 408b1c <ferror@plt+0x6d8c>
  408af8:	mov	w0, #0x1                   	// #1
  408afc:	ldp	x20, x19, [sp, #144]
  408b00:	ldp	x22, x21, [sp, #128]
  408b04:	ldp	x24, x23, [sp, #112]
  408b08:	ldp	x26, x25, [sp, #96]
  408b0c:	ldp	x28, x27, [sp, #80]
  408b10:	ldp	x29, x30, [sp, #64]
  408b14:	add	sp, sp, #0xa0
  408b18:	ret
  408b1c:	ldr	w21, [x19, #100]
  408b20:	cbz	w21, 408b7c <ferror@plt+0x6dec>
  408b24:	ldr	x20, [x19, #112]
  408b28:	cbz	x20, 4091dc <ferror@plt+0x744c>
  408b2c:	mov	w1, #0x8                   	// #8
  408b30:	mov	x0, x21
  408b34:	bl	401ae0 <calloc@plt>
  408b38:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  408b3c:	str	x0, [x8, #864]
  408b40:	cbz	x0, 4091fc <ferror@plt+0x746c>
  408b44:	adrp	x23, 48c000 <stdout@@GLIBC_2.17+0x180>
  408b48:	add	x8, x20, #0x4
  408b4c:	str	xzr, [x23, #880]
  408b50:	b	408b60 <ferror@plt+0x6dd0>
  408b54:	subs	w21, w21, #0x1
  408b58:	add	x8, x8, #0x50
  408b5c:	b.eq	408b9c <ferror@plt+0x6e0c>  // b.none
  408b60:	ldr	w9, [x8]
  408b64:	cmp	w9, #0x11
  408b68:	b.ne	408b54 <ferror@plt+0x6dc4>  // b.any
  408b6c:	ldr	x9, [x23, #880]
  408b70:	add	x9, x9, #0x1
  408b74:	str	x9, [x23, #880]
  408b78:	b	408b54 <ferror@plt+0x6dc4>
  408b7c:	cbz	w22, 408af8 <ferror@plt+0x6d68>
  408b80:	adrp	x1, 454000 <warn@@Base+0x12c10>
  408b84:	add	x1, x1, #0x820
  408b88:	mov	w2, #0x5                   	// #5
  408b8c:	mov	x0, xzr
  408b90:	bl	401cc0 <dcgettext@plt>
  408b94:	bl	401d10 <printf@plt>
  408b98:	b	408af8 <ferror@plt+0x6d68>
  408b9c:	ldr	x0, [x23, #880]
  408ba0:	cbz	x0, 40921c <ferror@plt+0x748c>
  408ba4:	mov	w1, #0x10                  	// #16
  408ba8:	bl	401ae0 <calloc@plt>
  408bac:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  408bb0:	str	x0, [x8, #872]
  408bb4:	cbz	x0, 40922c <ferror@plt+0x749c>
  408bb8:	stur	xzr, [x29, #-8]
  408bbc:	ldr	w9, [x19, #100]
  408bc0:	cbz	w9, 40924c <ferror@plt+0x74bc>
  408bc4:	ldr	x8, [x8, #872]
  408bc8:	adrp	x23, 454000 <warn@@Base+0x12c10>
  408bcc:	adrp	x28, 48c000 <stdout@@GLIBC_2.17+0x180>
  408bd0:	mov	w21, wzr
  408bd4:	mov	x25, xzr
  408bd8:	mov	x27, xzr
  408bdc:	mov	w24, #0x50                  	// #80
  408be0:	add	x23, x23, #0x914
  408be4:	add	x28, x28, #0x68
  408be8:	str	xzr, [sp, #16]
  408bec:	stur	xzr, [x29, #-24]
  408bf0:	stp	xzr, x8, [sp, #24]
  408bf4:	b	408c28 <ferror@plt+0x6e98>
  408bf8:	adrp	x1, 454000 <warn@@Base+0x12c10>
  408bfc:	mov	w2, #0x5                   	// #5
  408c00:	mov	x0, xzr
  408c04:	add	x1, x1, #0x8f1
  408c08:	bl	401cc0 <dcgettext@plt>
  408c0c:	mov	x1, x28
  408c10:	bl	44132c <error@@Base>
  408c14:	ldr	w8, [x19, #100]
  408c18:	add	w21, w21, #0x1
  408c1c:	add	x20, x20, #0x50
  408c20:	cmp	w21, w8
  408c24:	b.cs	409254 <ferror@plt+0x74c4>  // b.hs, b.nlast
  408c28:	ldr	w8, [x20, #4]
  408c2c:	cmp	w8, #0x11
  408c30:	b.ne	408c14 <ferror@plt+0x6e84>  // b.any
  408c34:	mov	x0, x19
  408c38:	mov	x1, x20
  408c3c:	bl	40344c <ferror@plt+0x16bc>
  408c40:	ldr	w8, [x20, #40]
  408c44:	ldr	w9, [x19, #100]
  408c48:	cmp	w8, w9
  408c4c:	b.cs	408bf8 <ferror@plt+0x6e68>  // b.hs, b.nlast
  408c50:	ldr	x9, [x19, #112]
  408c54:	madd	x22, x8, x24, x9
  408c58:	ldr	w8, [x22, #4]
  408c5c:	cmp	w8, #0x2
  408c60:	b.ne	408bf8 <ferror@plt+0x6e68>  // b.any
  408c64:	cmp	x25, x22
  408c68:	b.eq	408cb0 <ferror@plt+0x6f20>  // b.none
  408c6c:	cbz	x27, 408c78 <ferror@plt+0x6ee8>
  408c70:	mov	x0, x27
  408c74:	bl	401c10 <free@plt>
  408c78:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  408c7c:	ldr	w8, [x8, #100]
  408c80:	cbz	w8, 408c98 <ferror@plt+0x6f08>
  408c84:	sub	x2, x29, #0x8
  408c88:	mov	x0, x19
  408c8c:	mov	x1, x22
  408c90:	bl	404294 <ferror@plt+0x2504>
  408c94:	b	408ca8 <ferror@plt+0x6f18>
  408c98:	sub	x2, x29, #0x8
  408c9c:	mov	x0, x19
  408ca0:	mov	x1, x22
  408ca4:	bl	404654 <ferror@plt+0x28c4>
  408ca8:	mov	x27, x0
  408cac:	mov	x25, x22
  408cb0:	cbz	x27, 408d40 <ferror@plt+0x6fb0>
  408cb4:	stur	x25, [x29, #-16]
  408cb8:	ldr	w25, [x20, #44]
  408cbc:	ldur	x8, [x29, #-8]
  408cc0:	cmp	x8, x25
  408cc4:	b.ls	408d1c <ferror@plt+0x6f8c>  // b.plast
  408cc8:	add	x8, x27, x25, lsl #5
  408ccc:	ldrb	w9, [x8, #24]
  408cd0:	and	w9, w9, #0xf
  408cd4:	cmp	w9, #0x3
  408cd8:	b.ne	408d50 <ferror@plt+0x6fc0>  // b.any
  408cdc:	ldr	w8, [x8, #28]
  408ce0:	cbz	w8, 408d1c <ferror@plt+0x6f8c>
  408ce4:	ldr	w9, [x19, #100]
  408ce8:	cmp	w8, w9
  408cec:	b.cs	408d1c <ferror@plt+0x6f8c>  // b.hs, b.nlast
  408cf0:	ldr	x9, [x19, #128]
  408cf4:	ldur	x25, [x29, #-16]
  408cf8:	cbz	x9, 408df8 <ferror@plt+0x7068>
  408cfc:	ldr	x10, [x19, #112]
  408d00:	mul	x8, x8, x24
  408d04:	ldr	w8, [x10, x8]
  408d08:	ldr	x10, [x19, #136]
  408d0c:	cmp	x10, x8
  408d10:	b.ls	408e68 <ferror@plt+0x70d8>  // b.plast
  408d14:	add	x9, x9, x8
  408d18:	b	408e80 <ferror@plt+0x70f0>
  408d1c:	adrp	x1, 454000 <warn@@Base+0x12c10>
  408d20:	mov	w2, #0x5                   	// #5
  408d24:	mov	x0, xzr
  408d28:	add	x1, x1, #0x93a
  408d2c:	bl	401cc0 <dcgettext@plt>
  408d30:	mov	x1, x28
  408d34:	bl	44132c <error@@Base>
  408d38:	ldur	x25, [x29, #-16]
  408d3c:	b	408c14 <ferror@plt+0x6e84>
  408d40:	mov	w2, #0x5                   	// #5
  408d44:	mov	x0, xzr
  408d48:	mov	x1, x23
  408d4c:	b	408c08 <ferror@plt+0x6e78>
  408d50:	ldur	x8, [x29, #-16]
  408d54:	ldr	w22, [x8, #40]
  408d58:	ldr	w8, [x19, #100]
  408d5c:	cmp	w22, w8
  408d60:	b.cs	408dd0 <ferror@plt+0x7040>  // b.hs, b.nlast
  408d64:	ldr	x23, [x19, #112]
  408d68:	ldr	x8, [sp, #24]
  408d6c:	madd	x28, x22, x24, x23
  408d70:	cmp	x8, x28
  408d74:	b.eq	408dec <ferror@plt+0x705c>  // b.none
  408d78:	ldur	x0, [x29, #-24]
  408d7c:	cbz	x0, 408d84 <ferror@plt+0x6ff4>
  408d80:	bl	401c10 <free@plt>
  408d84:	madd	x23, x22, x24, x23
  408d88:	ldr	x22, [x23, #32]!
  408d8c:	adrp	x1, 455000 <warn@@Base+0x13c10>
  408d90:	mov	w2, #0x5                   	// #5
  408d94:	mov	x0, xzr
  408d98:	ldur	x24, [x23, #-8]
  408d9c:	add	x1, x1, #0x525
  408da0:	bl	401cc0 <dcgettext@plt>
  408da4:	mov	x5, x0
  408da8:	mov	w3, #0x1                   	// #1
  408dac:	mov	x0, xzr
  408db0:	mov	x1, x19
  408db4:	mov	x2, x24
  408db8:	mov	x4, x22
  408dbc:	bl	402054 <ferror@plt+0x2c4>
  408dc0:	stur	x0, [x29, #-24]
  408dc4:	cbz	x0, 408e0c <ferror@plt+0x707c>
  408dc8:	ldr	x9, [x23]
  408dcc:	b	408e10 <ferror@plt+0x7080>
  408dd0:	ldur	x0, [x29, #-24]
  408dd4:	cbz	x0, 408ddc <ferror@plt+0x704c>
  408dd8:	bl	401c10 <free@plt>
  408ddc:	mov	x28, xzr
  408de0:	stur	xzr, [x29, #-24]
  408de4:	mov	x9, xzr
  408de8:	b	408e14 <ferror@plt+0x7084>
  408dec:	ldr	x9, [sp, #16]
  408df0:	mov	x28, x8
  408df4:	b	408e14 <ferror@plt+0x7084>
  408df8:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  408dfc:	mov	w2, #0x5                   	// #5
  408e00:	mov	x0, xzr
  408e04:	add	x1, x1, #0x737
  408e08:	b	408e78 <ferror@plt+0x70e8>
  408e0c:	mov	x9, xzr
  408e10:	mov	w24, #0x50                  	// #80
  408e14:	add	x8, x27, x25, lsl #5
  408e18:	ldr	x8, [x8, #16]
  408e1c:	str	x9, [sp, #16]
  408e20:	cmp	x8, x9
  408e24:	b.cs	408e34 <ferror@plt+0x70a4>  // b.hs, b.nlast
  408e28:	ldur	x9, [x29, #-24]
  408e2c:	add	x9, x9, x8
  408e30:	b	408e4c <ferror@plt+0x70bc>
  408e34:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  408e38:	mov	w2, #0x5                   	// #5
  408e3c:	mov	x0, xzr
  408e40:	add	x1, x1, #0x744
  408e44:	bl	401cc0 <dcgettext@plt>
  408e48:	mov	x9, x0
  408e4c:	ldur	x25, [x29, #-16]
  408e50:	str	x28, [sp, #24]
  408e54:	adrp	x23, 454000 <warn@@Base+0x12c10>
  408e58:	adrp	x28, 48c000 <stdout@@GLIBC_2.17+0x180>
  408e5c:	add	x23, x23, #0x914
  408e60:	add	x28, x28, #0x68
  408e64:	b	408ea0 <ferror@plt+0x7110>
  408e68:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  408e6c:	mov	w2, #0x5                   	// #5
  408e70:	mov	x0, xzr
  408e74:	add	x1, x1, #0x744
  408e78:	bl	401cc0 <dcgettext@plt>
  408e7c:	mov	x9, x0
  408e80:	ldur	x0, [x29, #-24]
  408e84:	cbz	x0, 408e94 <ferror@plt+0x7104>
  408e88:	mov	x22, x9
  408e8c:	bl	401c10 <free@plt>
  408e90:	mov	x9, x22
  408e94:	str	xzr, [sp, #24]
  408e98:	stur	xzr, [x29, #-24]
  408e9c:	str	xzr, [sp, #16]
  408ea0:	ldr	x8, [x20, #56]
  408ea4:	ldr	x22, [x20, #32]
  408ea8:	cmp	x8, x22
  408eac:	b.ls	408eec <ferror@plt+0x715c>  // b.plast
  408eb0:	adrp	x1, 454000 <warn@@Base+0x12c10>
  408eb4:	mov	w2, #0x5                   	// #5
  408eb8:	mov	x0, xzr
  408ebc:	add	x1, x1, #0x95d
  408ec0:	bl	401cc0 <dcgettext@plt>
  408ec4:	mov	x22, x0
  408ec8:	mov	x0, x19
  408ecc:	mov	x1, x20
  408ed0:	bl	40344c <ferror@plt+0x16bc>
  408ed4:	ldr	x2, [x20, #56]
  408ed8:	ldr	x3, [x20, #32]
  408edc:	mov	x0, x22
  408ee0:	mov	x1, x28
  408ee4:	bl	44132c <error@@Base>
  408ee8:	b	408c14 <ferror@plt+0x6e84>
  408eec:	ldr	x28, [x20, #24]
  408ef0:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  408ef4:	mov	w2, #0x5                   	// #5
  408ef8:	mov	x0, xzr
  408efc:	add	x1, x1, #0x751
  408f00:	mov	x23, x9
  408f04:	bl	401cc0 <dcgettext@plt>
  408f08:	mov	x5, x0
  408f0c:	mov	w3, #0x1                   	// #1
  408f10:	mov	x0, xzr
  408f14:	mov	x1, x19
  408f18:	mov	x2, x28
  408f1c:	mov	x4, x22
  408f20:	bl	402054 <ferror@plt+0x2c4>
  408f24:	cbz	x0, 4091c8 <ferror@plt+0x7438>
  408f28:	ldr	x8, [x20, #32]
  408f2c:	ldr	x9, [x20, #56]
  408f30:	adrp	x10, 490000 <stdout@@GLIBC_2.17+0x4180>
  408f34:	ldr	x10, [x10, #3328]
  408f38:	mov	w1, #0x4                   	// #4
  408f3c:	udiv	x8, x8, x9
  408f40:	sub	w22, w8, #0x1
  408f44:	str	x0, [sp, #8]
  408f48:	blr	x10
  408f4c:	ldrb	w8, [x26, #348]
  408f50:	cmp	w8, #0x1
  408f54:	b.ne	408fb4 <ferror@plt+0x7224>  // b.any
  408f58:	adrp	x1, 454000 <warn@@Base+0x12c10>
  408f5c:	mov	x28, x0
  408f60:	mov	w2, #0x5                   	// #5
  408f64:	mov	x0, xzr
  408f68:	add	x1, x1, #0x9a6
  408f6c:	bl	401cc0 <dcgettext@plt>
  408f70:	mov	x24, x0
  408f74:	mov	w0, w28
  408f78:	bl	4138e4 <ferror@plt+0x11b54>
  408f7c:	adrp	x3, 48c000 <stdout@@GLIBC_2.17+0x180>
  408f80:	mov	x1, x0
  408f84:	mov	x0, x24
  408f88:	mov	w2, w21
  408f8c:	add	x3, x3, #0x68
  408f90:	mov	x4, x23
  408f94:	mov	w5, w22
  408f98:	bl	401d10 <printf@plt>
  408f9c:	adrp	x1, 454000 <warn@@Base+0x12c10>
  408fa0:	mov	w2, #0x5                   	// #5
  408fa4:	mov	x0, xzr
  408fa8:	add	x1, x1, #0x9de
  408fac:	bl	401cc0 <dcgettext@plt>
  408fb0:	bl	401d10 <printf@plt>
  408fb4:	ldr	x8, [sp, #32]
  408fb8:	str	w21, [x8, #8]
  408fbc:	cbz	w22, 40919c <ferror@plt+0x740c>
  408fc0:	ldr	x8, [sp, #8]
  408fc4:	mov	w25, wzr
  408fc8:	add	x24, x8, #0x4
  408fcc:	b	408ffc <ferror@plt+0x726c>
  408fd0:	mov	w0, #0x10                  	// #16
  408fd4:	bl	4446ec <warn@@Base+0x32fc>
  408fd8:	ldr	x9, [sp, #32]
  408fdc:	str	w28, [x0, #8]
  408fe0:	ldr	x8, [x9]
  408fe4:	str	x8, [x0]
  408fe8:	str	x0, [x9]
  408fec:	add	w25, w25, #0x1
  408ff0:	cmp	w25, w22
  408ff4:	add	x24, x24, #0x4
  408ff8:	b.cs	40919c <ferror@plt+0x740c>  // b.hs, b.nlast
  408ffc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  409000:	ldr	x8, [x8, #3328]
  409004:	mov	w1, #0x4                   	// #4
  409008:	mov	x0, x24
  40900c:	blr	x8
  409010:	ldr	w8, [x19, #100]
  409014:	mov	x28, x0
  409018:	cmp	w8, w28
  40901c:	b.ls	4090a4 <ferror@plt+0x7314>  // b.plast
  409020:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  409024:	ldr	x8, [x9, #864]
  409028:	and	x23, x28, #0xffffffff
  40902c:	ldr	x8, [x8, w28, uxtw #3]
  409030:	cbz	x8, 409154 <ferror@plt+0x73c4>
  409034:	cbz	w28, 409110 <ferror@plt+0x7380>
  409038:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  40903c:	ldr	w8, [x10, #3164]
  409040:	add	w9, w8, #0x1
  409044:	cmp	w8, #0x9
  409048:	str	w9, [x10, #3164]
  40904c:	b.hi	408fec <ferror@plt+0x725c>  // b.pmore
  409050:	adrp	x1, 454000 <warn@@Base+0x12c10>
  409054:	mov	w2, #0x5                   	// #5
  409058:	mov	x0, xzr
  40905c:	add	x1, x1, #0xa79
  409060:	bl	401cc0 <dcgettext@plt>
  409064:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  409068:	ldr	x8, [x8, #864]
  40906c:	mov	w1, w28
  409070:	mov	w2, w21
  409074:	ldr	x8, [x8, x23, lsl #3]
  409078:	ldr	w3, [x8, #8]
  40907c:	bl	44132c <error@@Base>
  409080:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  409084:	ldr	w8, [x8, #3164]
  409088:	cmp	w8, #0xa
  40908c:	b.ne	408fec <ferror@plt+0x725c>  // b.any
  409090:	adrp	x1, 454000 <warn@@Base+0x12c10>
  409094:	mov	w2, #0x5                   	// #5
  409098:	mov	x0, xzr
  40909c:	add	x1, x1, #0xabe
  4090a0:	b	409104 <ferror@plt+0x7374>
  4090a4:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  4090a8:	ldr	w8, [x10, #3160]
  4090ac:	add	w9, w8, #0x1
  4090b0:	cmp	w8, #0x9
  4090b4:	str	w9, [x10, #3160]
  4090b8:	b.hi	408fec <ferror@plt+0x725c>  // b.pmore
  4090bc:	adrp	x1, 454000 <warn@@Base+0x12c10>
  4090c0:	mov	w2, #0x5                   	// #5
  4090c4:	mov	x0, xzr
  4090c8:	add	x1, x1, #0x9f2
  4090cc:	bl	401cc0 <dcgettext@plt>
  4090d0:	ldr	w8, [x19, #100]
  4090d4:	mov	w1, w28
  4090d8:	mov	w2, w21
  4090dc:	sub	w3, w8, #0x1
  4090e0:	bl	44132c <error@@Base>
  4090e4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4090e8:	ldr	w8, [x8, #3160]
  4090ec:	cmp	w8, #0xa
  4090f0:	b.ne	408fec <ferror@plt+0x725c>  // b.any
  4090f4:	adrp	x1, 454000 <warn@@Base+0x12c10>
  4090f8:	mov	w2, #0x5                   	// #5
  4090fc:	mov	x0, xzr
  409100:	add	x1, x1, #0xa30
  409104:	bl	401cc0 <dcgettext@plt>
  409108:	bl	4413f0 <warn@@Base>
  40910c:	b	408fec <ferror@plt+0x725c>
  409110:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  409114:	ldrb	w8, [x8, #3168]
  409118:	tbnz	w8, #0, 409154 <ferror@plt+0x73c4>
  40911c:	adrp	x1, 454000 <warn@@Base+0x12c10>
  409120:	mov	w2, #0x5                   	// #5
  409124:	mov	x0, xzr
  409128:	add	x1, x1, #0xb08
  40912c:	bl	401cc0 <dcgettext@plt>
  409130:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  409134:	ldr	x8, [x8, #864]
  409138:	ldr	x8, [x8, x23, lsl #3]
  40913c:	ldr	w1, [x8, #8]
  409140:	bl	44132c <error@@Base>
  409144:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  409148:	mov	w8, #0x1                   	// #1
  40914c:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  409150:	strb	w8, [x10, #3168]
  409154:	ldr	x8, [x9, #864]
  409158:	ldr	x9, [sp, #32]
  40915c:	str	x9, [x8, x23, lsl #3]
  409160:	ldrb	w8, [x26, #348]
  409164:	cmp	w8, #0x1
  409168:	b.ne	408fd0 <ferror@plt+0x7240>  // b.any
  40916c:	ldr	x8, [x19, #112]
  409170:	mov	w9, #0x50                  	// #80
  409174:	mov	x0, x19
  409178:	madd	x1, x23, x9, x8
  40917c:	bl	40344c <ferror@plt+0x16bc>
  409180:	adrp	x0, 454000 <warn@@Base+0x12c10>
  409184:	adrp	x2, 48c000 <stdout@@GLIBC_2.17+0x180>
  409188:	add	x0, x0, #0xb2a
  40918c:	mov	w1, w28
  409190:	add	x2, x2, #0x68
  409194:	bl	401d10 <printf@plt>
  409198:	b	408fd0 <ferror@plt+0x7240>
  40919c:	ldr	x0, [sp, #8]
  4091a0:	bl	401c10 <free@plt>
  4091a4:	ldr	x8, [sp, #32]
  4091a8:	adrp	x23, 454000 <warn@@Base+0x12c10>
  4091ac:	adrp	x28, 48c000 <stdout@@GLIBC_2.17+0x180>
  4091b0:	mov	w24, #0x50                  	// #80
  4091b4:	add	x8, x8, #0x10
  4091b8:	add	x23, x23, #0x914
  4091bc:	add	x28, x28, #0x68
  4091c0:	str	x8, [sp, #32]
  4091c4:	b	408d38 <ferror@plt+0x6fa8>
  4091c8:	adrp	x23, 454000 <warn@@Base+0x12c10>
  4091cc:	adrp	x28, 48c000 <stdout@@GLIBC_2.17+0x180>
  4091d0:	add	x23, x23, #0x914
  4091d4:	add	x28, x28, #0x68
  4091d8:	b	408c14 <ferror@plt+0x6e84>
  4091dc:	adrp	x1, 454000 <warn@@Base+0x12c10>
  4091e0:	add	x1, x1, #0x84f
  4091e4:	mov	w2, #0x5                   	// #5
  4091e8:	mov	x0, xzr
  4091ec:	bl	401cc0 <dcgettext@plt>
  4091f0:	bl	44132c <error@@Base>
  4091f4:	mov	w0, wzr
  4091f8:	b	408afc <ferror@plt+0x6d6c>
  4091fc:	adrp	x1, 454000 <warn@@Base+0x12c10>
  409200:	add	x1, x1, #0x873
  409204:	mov	w2, #0x5                   	// #5
  409208:	bl	401cc0 <dcgettext@plt>
  40920c:	ldr	w1, [x19, #100]
  409210:	bl	44132c <error@@Base>
  409214:	mov	w0, wzr
  409218:	b	408afc <ferror@plt+0x6d6c>
  40921c:	cbz	w22, 408af8 <ferror@plt+0x6d68>
  409220:	adrp	x1, 454000 <warn@@Base+0x12c10>
  409224:	add	x1, x1, #0x8a3
  409228:	b	408b88 <ferror@plt+0x6df8>
  40922c:	adrp	x1, 454000 <warn@@Base+0x12c10>
  409230:	add	x1, x1, #0x8cf
  409234:	mov	w2, #0x5                   	// #5
  409238:	bl	401cc0 <dcgettext@plt>
  40923c:	ldr	x1, [x23, #880]
  409240:	bl	44132c <error@@Base>
  409244:	mov	w0, wzr
  409248:	b	408afc <ferror@plt+0x6d6c>
  40924c:	mov	x27, xzr
  409250:	stur	xzr, [x29, #-24]
  409254:	cbz	x27, 409260 <ferror@plt+0x74d0>
  409258:	mov	x0, x27
  40925c:	bl	401c10 <free@plt>
  409260:	ldur	x0, [x29, #-24]
  409264:	cbz	x0, 408af8 <ferror@plt+0x6d68>
  409268:	bl	401c10 <free@plt>
  40926c:	b	408af8 <ferror@plt+0x6d68>
  409270:	sub	sp, sp, #0x80
  409274:	stp	x24, x23, [sp, #80]
  409278:	adrp	x24, 48c000 <stdout@@GLIBC_2.17+0x180>
  40927c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  409280:	stp	x29, x30, [sp, #32]
  409284:	stp	x28, x27, [sp, #48]
  409288:	stp	x26, x25, [sp, #64]
  40928c:	stp	x22, x21, [sp, #96]
  409290:	stp	x20, x19, [sp, #112]
  409294:	str	xzr, [x24, #3304]
  409298:	str	xzr, [x8, #3312]
  40929c:	ldr	w8, [x0, #92]
  4092a0:	mov	x19, x0
  4092a4:	add	x29, sp, #0x20
  4092a8:	cbz	w8, 4093b8 <ferror@plt+0x7628>
  4092ac:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4092b0:	ldrb	w8, [x8, #340]
  4092b4:	adrp	x25, 48c000 <stdout@@GLIBC_2.17+0x180>
  4092b8:	tbnz	w8, #0, 409370 <ferror@plt+0x75e0>
  4092bc:	ldrb	w8, [x25, #352]
  4092c0:	cbz	w8, 409370 <ferror@plt+0x75e0>
  4092c4:	adrp	x1, 454000 <warn@@Base+0x12c10>
  4092c8:	add	x1, x1, #0xbf3
  4092cc:	mov	w2, #0x5                   	// #5
  4092d0:	mov	x0, xzr
  4092d4:	bl	401cc0 <dcgettext@plt>
  4092d8:	ldrh	w8, [x19, #80]
  4092dc:	mov	x20, x0
  4092e0:	mov	w0, w8
  4092e4:	bl	40e328 <ferror@plt+0xc598>
  4092e8:	mov	x1, x0
  4092ec:	mov	x0, x20
  4092f0:	bl	401d10 <printf@plt>
  4092f4:	adrp	x1, 454000 <warn@@Base+0x12c10>
  4092f8:	add	x1, x1, #0xc09
  4092fc:	mov	w2, #0x5                   	// #5
  409300:	mov	x0, xzr
  409304:	bl	401cc0 <dcgettext@plt>
  409308:	ldr	x1, [x19, #40]
  40930c:	mov	x20, x0
  409310:	adrp	x0, 474000 <warn@@Base+0x32c10>
  409314:	add	x0, x0, #0x6a
  409318:	bl	403104 <ferror@plt+0x1374>
  40931c:	mov	x1, x0
  409320:	mov	x0, x20
  409324:	bl	401d10 <printf@plt>
  409328:	ldr	w3, [x19, #92]
  40932c:	adrp	x1, 454000 <warn@@Base+0x12c10>
  409330:	adrp	x2, 454000 <warn@@Base+0x12c10>
  409334:	add	x1, x1, #0xc1b
  409338:	add	x2, x2, #0xc4e
  40933c:	mov	w4, #0x5                   	// #5
  409340:	mov	x0, xzr
  409344:	bl	401c70 <dcngettext@plt>
  409348:	ldr	x1, [x19, #48]
  40934c:	ldr	w20, [x19, #92]
  409350:	mov	x21, x0
  409354:	adrp	x0, 451000 <warn@@Base+0xfc10>
  409358:	add	x0, x0, #0x42d
  40935c:	bl	403104 <ferror@plt+0x1374>
  409360:	mov	x2, x0
  409364:	mov	x0, x21
  409368:	mov	w1, w20
  40936c:	bl	401d10 <printf@plt>
  409370:	mov	x0, x19
  409374:	bl	4139fc <ferror@plt+0x11c6c>
  409378:	cbz	w0, 409cb0 <ferror@plt+0x7f20>
  40937c:	ldrb	w8, [x25, #352]
  409380:	cmp	w8, #0x1
  409384:	b.ne	409454 <ferror@plt+0x76c4>  // b.any
  409388:	adrp	x1, 454000 <warn@@Base+0x12c10>
  40938c:	add	x1, x1, #0xc83
  409390:	mov	w2, #0x5                   	// #5
  409394:	mov	x0, xzr
  409398:	bl	401cc0 <dcgettext@plt>
  40939c:	bl	401d10 <printf@plt>
  4093a0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4093a4:	ldr	w8, [x8, #100]
  4093a8:	cbz	w8, 40940c <ferror@plt+0x767c>
  4093ac:	adrp	x1, 454000 <warn@@Base+0x12c10>
  4093b0:	add	x1, x1, #0xc96
  4093b4:	b	409444 <ferror@plt+0x76b4>
  4093b8:	ldr	x8, [x19, #48]
  4093bc:	cbz	x8, 4093e0 <ferror@plt+0x7650>
  4093c0:	adrp	x1, 454000 <warn@@Base+0x12c10>
  4093c4:	add	x1, x1, #0xb67
  4093c8:	mov	w2, #0x5                   	// #5
  4093cc:	mov	x0, xzr
  4093d0:	bl	401cc0 <dcgettext@plt>
  4093d4:	bl	4413f0 <warn@@Base>
  4093d8:	mov	w0, wzr
  4093dc:	b	409cb4 <ferror@plt+0x7f24>
  4093e0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4093e4:	ldrb	w8, [x8, #352]
  4093e8:	cmp	w8, #0x1
  4093ec:	b.ne	409cb0 <ferror@plt+0x7f20>  // b.any
  4093f0:	adrp	x1, 454000 <warn@@Base+0x12c10>
  4093f4:	add	x1, x1, #0xbc6
  4093f8:	mov	w2, #0x5                   	// #5
  4093fc:	mov	x0, xzr
  409400:	bl	401cc0 <dcgettext@plt>
  409404:	bl	401d10 <printf@plt>
  409408:	b	409cb0 <ferror@plt+0x7f20>
  40940c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  409410:	ldr	w8, [x8, #3272]
  409414:	cbz	w8, 409424 <ferror@plt+0x7694>
  409418:	adrp	x1, 454000 <warn@@Base+0x12c10>
  40941c:	add	x1, x1, #0xce1
  409420:	b	409444 <ferror@plt+0x76b4>
  409424:	adrp	x1, 454000 <warn@@Base+0x12c10>
  409428:	add	x1, x1, #0xd3e
  40942c:	mov	w2, #0x5                   	// #5
  409430:	mov	x0, xzr
  409434:	bl	401cc0 <dcgettext@plt>
  409438:	bl	401d10 <printf@plt>
  40943c:	adrp	x1, 454000 <warn@@Base+0x12c10>
  409440:	add	x1, x1, #0xd7f
  409444:	mov	w2, #0x5                   	// #5
  409448:	mov	x0, xzr
  40944c:	bl	401cc0 <dcgettext@plt>
  409450:	bl	401d10 <printf@plt>
  409454:	ldr	w9, [x19, #92]
  409458:	ldrb	w8, [x25, #352]
  40945c:	cbz	w9, 409a28 <ferror@plt+0x7c98>
  409460:	ldr	x22, [x19, #120]
  409464:	adrp	x23, 467000 <warn@@Base+0x25c10>
  409468:	adrp	x27, 444000 <warn@@Base+0x2c10>
  40946c:	mov	w26, wzr
  409470:	mov	x20, xzr
  409474:	mov	w21, #0x20                  	// #32
  409478:	adrp	x28, 48b000 <warn@@Base+0x49c10>
  40947c:	add	x23, x23, #0x216
  409480:	add	x27, x27, #0xe42
  409484:	b	4094d8 <ferror@plt+0x7748>
  409488:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  40948c:	ldr	x8, [x8, #3928]
  409490:	ldr	x9, [x22, #16]
  409494:	ldr	x0, [x19, #8]
  409498:	mov	w2, wzr
  40949c:	add	x1, x9, x8
  4094a0:	bl	401b70 <fseek@plt>
  4094a4:	cbz	w0, 409680 <ferror@plt+0x78f0>
  4094a8:	adrp	x1, 454000 <warn@@Base+0x12c10>
  4094ac:	mov	w2, #0x5                   	// #5
  4094b0:	mov	x0, xzr
  4094b4:	add	x1, x1, #0xfd4
  4094b8:	bl	401cc0 <dcgettext@plt>
  4094bc:	bl	44132c <error@@Base>
  4094c0:	ldr	w9, [x19, #92]
  4094c4:	ldrb	w8, [x25, #352]
  4094c8:	add	w26, w26, #0x1
  4094cc:	add	x22, x22, #0x40
  4094d0:	cmp	w26, w9
  4094d4:	b.cs	409a28 <ferror@plt+0x7c98>  // b.hs, b.nlast
  4094d8:	tbz	w8, #0, 4097cc <ferror@plt+0x7a3c>
  4094dc:	ldr	x1, [x22]
  4094e0:	mov	x0, x19
  4094e4:	bl	413ad8 <ferror@plt+0x11d48>
  4094e8:	mov	x1, x0
  4094ec:	adrp	x0, 454000 <warn@@Base+0x12c10>
  4094f0:	add	x0, x0, #0xdc5
  4094f4:	bl	401d10 <printf@plt>
  4094f8:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4094fc:	ldr	w8, [x8, #100]
  409500:	cbz	w8, 40959c <ferror@plt+0x780c>
  409504:	ldr	x1, [x22, #16]
  409508:	adrp	x0, 454000 <warn@@Base+0x12c10>
  40950c:	add	x0, x0, #0xdd1
  409510:	bl	401d10 <printf@plt>
  409514:	ldr	x1, [x22, #24]
  409518:	mov	x0, x23
  40951c:	bl	401d10 <printf@plt>
  409520:	ldr	x1, [x22, #32]
  409524:	mov	x0, x23
  409528:	bl	401d10 <printf@plt>
  40952c:	ldr	x1, [x22, #40]
  409530:	adrp	x27, 454000 <warn@@Base+0x12c10>
  409534:	add	x27, x27, #0xddb
  409538:	mov	x0, x27
  40953c:	bl	401d10 <printf@plt>
  409540:	ldr	x1, [x22, #48]
  409544:	mov	x0, x27
  409548:	adrp	x27, 444000 <warn@@Base+0x2c10>
  40954c:	add	x27, x27, #0xe42
  409550:	bl	401d10 <printf@plt>
  409554:	ldr	x8, [x22, #8]
  409558:	mov	w9, #0x52                  	// #82
  40955c:	adrp	x0, 454000 <warn@@Base+0x12c10>
  409560:	add	x0, x0, #0xdef
  409564:	tst	x8, #0x4
  409568:	csel	w1, w21, w9, eq  // eq = none
  40956c:	tst	x8, #0x2
  409570:	mov	w9, #0x57                  	// #87
  409574:	csel	w2, w21, w9, eq  // eq = none
  409578:	tst	x8, #0x1
  40957c:	mov	w8, #0x45                  	// #69
  409580:	csel	w3, w21, w8, eq  // eq = none
  409584:	bl	401d10 <printf@plt>
  409588:	ldr	x1, [x22, #56]
  40958c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  409590:	add	x0, x0, #0x1cd
  409594:	bl	401d10 <printf@plt>
  409598:	b	4097c0 <ferror@plt+0x7a30>
  40959c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4095a0:	ldr	w9, [x8, #3272]
  4095a4:	ldr	x8, [x22, #16]
  4095a8:	cbz	w9, 409720 <ferror@plt+0x7990>
  4095ac:	adrp	x27, 454000 <warn@@Base+0x12c10>
  4095b0:	add	x27, x27, #0xdd1
  4095b4:	mov	x0, x27
  4095b8:	mov	x1, x8
  4095bc:	mov	x21, x20
  4095c0:	mov	x20, x25
  4095c4:	mov	x25, x23
  4095c8:	mov	x23, x24
  4095cc:	mov	x24, x28
  4095d0:	bl	401d10 <printf@plt>
  4095d4:	ldr	x0, [x22, #24]
  4095d8:	mov	w1, #0x5                   	// #5
  4095dc:	bl	406f54 <ferror@plt+0x51c4>
  4095e0:	mov	w0, #0x20                  	// #32
  4095e4:	bl	401d40 <putchar@plt>
  4095e8:	ldr	x0, [x22, #32]
  4095ec:	mov	w1, #0x5                   	// #5
  4095f0:	bl	406f54 <ferror@plt+0x51c4>
  4095f4:	mov	w0, #0x20                  	// #32
  4095f8:	bl	401d40 <putchar@plt>
  4095fc:	ldr	x1, [x22, #40]
  409600:	mov	x0, x27
  409604:	adrp	x27, 471000 <warn@@Base+0x2fc10>
  409608:	add	x27, x27, #0x1cd
  40960c:	mov	x24, x23
  409610:	mov	x23, x25
  409614:	mov	x25, x20
  409618:	mov	x20, x21
  40961c:	mov	w21, #0x20                  	// #32
  409620:	bl	401d10 <printf@plt>
  409624:	ldr	x1, [x22, #48]
  409628:	adrp	x0, 454000 <warn@@Base+0x12c10>
  40962c:	add	x0, x0, #0xde5
  409630:	bl	401d10 <printf@plt>
  409634:	ldr	x8, [x22, #8]
  409638:	mov	w9, #0x52                  	// #82
  40963c:	adrp	x0, 454000 <warn@@Base+0x12c10>
  409640:	add	x0, x0, #0xdee
  409644:	tst	x8, #0x4
  409648:	csel	w1, w21, w9, eq  // eq = none
  40964c:	tst	x8, #0x2
  409650:	mov	w9, #0x57                  	// #87
  409654:	csel	w2, w21, w9, eq  // eq = none
  409658:	tst	x8, #0x1
  40965c:	mov	w8, #0x45                  	// #69
  409660:	csel	w3, w21, w8, eq  // eq = none
  409664:	bl	401d10 <printf@plt>
  409668:	ldr	x1, [x22, #56]
  40966c:	mov	x0, x27
  409670:	adrp	x27, 444000 <warn@@Base+0x2c10>
  409674:	add	x27, x27, #0xe42
  409678:	bl	401d10 <printf@plt>
  40967c:	b	4097c0 <ferror@plt+0x7a30>
  409680:	adrp	x2, 454000 <warn@@Base+0x12c10>
  409684:	mov	x0, sp
  409688:	mov	w1, #0x20                  	// #32
  40968c:	mov	w3, #0xfff                 	// #4095
  409690:	add	x2, x2, #0xffd
  409694:	bl	401a20 <snprintf@plt>
  409698:	cmp	w0, #0x20
  40969c:	b.cc	4096b8 <ferror@plt+0x7928>  // b.lo, b.ul, b.last
  4096a0:	adrp	x1, 455000 <warn@@Base+0x13c10>
  4096a4:	mov	w2, #0x5                   	// #5
  4096a8:	mov	x0, xzr
  4096ac:	add	x1, x1, #0x3
  4096b0:	bl	401cc0 <dcgettext@plt>
  4096b4:	bl	44132c <error@@Base>
  4096b8:	adrp	x2, 48c000 <stdout@@GLIBC_2.17+0x180>
  4096bc:	add	x2, x2, #0xcf8
  4096c0:	strb	wzr, [x2]
  4096c4:	ldr	x0, [x19, #8]
  4096c8:	mov	x1, sp
  4096cc:	bl	401a80 <__isoc99_fscanf@plt>
  4096d0:	cmp	w0, #0x0
  4096d4:	b.gt	4096f0 <ferror@plt+0x7960>
  4096d8:	adrp	x1, 455000 <warn@@Base+0x13c10>
  4096dc:	mov	w2, #0x5                   	// #5
  4096e0:	mov	x0, xzr
  4096e4:	add	x1, x1, #0x52
  4096e8:	bl	401cc0 <dcgettext@plt>
  4096ec:	bl	44132c <error@@Base>
  4096f0:	ldrb	w8, [x25, #352]
  4096f4:	cmp	w8, #0x1
  4096f8:	b.ne	4094c0 <ferror@plt+0x7730>  // b.any
  4096fc:	adrp	x1, 455000 <warn@@Base+0x13c10>
  409700:	mov	w2, #0x5                   	// #5
  409704:	mov	x0, xzr
  409708:	add	x1, x1, #0x7b
  40970c:	bl	401cc0 <dcgettext@plt>
  409710:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  409714:	add	x1, x1, #0xcf8
  409718:	bl	401d10 <printf@plt>
  40971c:	b	4094c0 <ferror@plt+0x7730>
  409720:	mov	w1, #0x5                   	// #5
  409724:	mov	x0, x8
  409728:	bl	406f54 <ferror@plt+0x51c4>
  40972c:	mov	w0, #0x20                  	// #32
  409730:	bl	401d40 <putchar@plt>
  409734:	ldr	x0, [x22, #24]
  409738:	mov	w1, #0x5                   	// #5
  40973c:	bl	406f54 <ferror@plt+0x51c4>
  409740:	mov	w0, #0x20                  	// #32
  409744:	bl	401d40 <putchar@plt>
  409748:	ldr	x0, [x22, #32]
  40974c:	mov	w1, #0x5                   	// #5
  409750:	bl	406f54 <ferror@plt+0x51c4>
  409754:	adrp	x0, 454000 <warn@@Base+0x12c10>
  409758:	add	x0, x0, #0xdf7
  40975c:	bl	401d10 <printf@plt>
  409760:	ldr	x0, [x22, #40]
  409764:	mov	w1, #0x5                   	// #5
  409768:	bl	406f54 <ferror@plt+0x51c4>
  40976c:	mov	w0, #0x20                  	// #32
  409770:	bl	401d40 <putchar@plt>
  409774:	ldr	x0, [x22, #48]
  409778:	mov	w1, #0x5                   	// #5
  40977c:	bl	406f54 <ferror@plt+0x51c4>
  409780:	ldr	x8, [x22, #8]
  409784:	mov	w9, #0x52                  	// #82
  409788:	adrp	x0, 454000 <warn@@Base+0x12c10>
  40978c:	add	x0, x0, #0xe0a
  409790:	tst	x8, #0x4
  409794:	csel	w1, w21, w9, eq  // eq = none
  409798:	tst	x8, #0x2
  40979c:	mov	w9, #0x57                  	// #87
  4097a0:	csel	w2, w21, w9, eq  // eq = none
  4097a4:	tst	x8, #0x1
  4097a8:	mov	w8, #0x45                  	// #69
  4097ac:	csel	w3, w21, w8, eq  // eq = none
  4097b0:	bl	401d10 <printf@plt>
  4097b4:	ldr	x0, [x22, #56]
  4097b8:	mov	w1, #0x4                   	// #4
  4097bc:	bl	406f54 <ferror@plt+0x51c4>
  4097c0:	ldr	x1, [x28, #3712]
  4097c4:	mov	w0, #0xa                   	// #10
  4097c8:	bl	4019d0 <putc@plt>
  4097cc:	ldr	x8, [x22]
  4097d0:	sub	x8, x8, #0x1
  4097d4:	cmp	x8, #0x5
  4097d8:	b.hi	4094c0 <ferror@plt+0x7730>  // b.pmore
  4097dc:	adr	x9, 409488 <ferror@plt+0x76f8>
  4097e0:	ldrh	w10, [x27, x8, lsl #1]
  4097e4:	add	x9, x9, x10, lsl #2
  4097e8:	br	x9
  4097ec:	ldp	x9, x8, [x22, #40]
  4097f0:	mov	x20, x22
  4097f4:	cmp	x8, x9
  4097f8:	b.cs	4094c0 <ferror@plt+0x7730>  // b.hs, b.nlast
  4097fc:	adrp	x1, 454000 <warn@@Base+0x12c10>
  409800:	mov	w2, #0x5                   	// #5
  409804:	mov	x0, xzr
  409808:	add	x1, x1, #0xe17
  40980c:	bl	401cc0 <dcgettext@plt>
  409810:	bl	44132c <error@@Base>
  409814:	mov	x20, x22
  409818:	b	4094c0 <ferror@plt+0x7730>
  40981c:	ldr	x8, [x24, #3304]
  409820:	cbz	x8, 40983c <ferror@plt+0x7aac>
  409824:	adrp	x1, 454000 <warn@@Base+0x12c10>
  409828:	mov	w2, #0x5                   	// #5
  40982c:	mov	x0, xzr
  409830:	add	x1, x1, #0xeb7
  409834:	bl	401cc0 <dcgettext@plt>
  409838:	bl	44132c <error@@Base>
  40983c:	ldr	x8, [x22, #16]
  409840:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  409844:	str	x8, [x24, #3304]
  409848:	ldr	x8, [x22, #40]
  40984c:	str	x8, [x9, #3312]
  409850:	ldr	x8, [x19, #112]
  409854:	cbz	x8, 4099c4 <ferror@plt+0x7c34>
  409858:	adrp	x1, 454000 <warn@@Base+0x12c10>
  40985c:	mov	x0, x19
  409860:	add	x1, x1, #0xed6
  409864:	bl	40317c <ferror@plt+0x13ec>
  409868:	cbz	x0, 409940 <ferror@plt+0x7bb0>
  40986c:	ldr	x9, [x0, #32]
  409870:	cbz	x9, 409940 <ferror@plt+0x7bb0>
  409874:	ldr	w8, [x0, #4]
  409878:	cmp	w8, #0x8
  40987c:	b.ne	409980 <ferror@plt+0x7bf0>  // b.any
  409880:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  409884:	str	xzr, [x8, #3312]
  409888:	b	4094c0 <ferror@plt+0x7730>
  40988c:	cbz	x20, 4098ac <ferror@plt+0x7b1c>
  409890:	cbz	w26, 4098ac <ferror@plt+0x7b1c>
  409894:	adrp	x1, 454000 <warn@@Base+0x12c10>
  409898:	mov	w2, #0x5                   	// #5
  40989c:	mov	x0, xzr
  4098a0:	add	x1, x1, #0xe4f
  4098a4:	bl	401cc0 <dcgettext@plt>
  4098a8:	bl	44132c <error@@Base>
  4098ac:	ldrh	w8, [x19, #82]
  4098b0:	cmp	w8, #0xf
  4098b4:	b.eq	4094c0 <ferror@plt+0x7730>  // b.none
  4098b8:	ldr	w8, [x19, #92]
  4098bc:	cmp	w8, #0x2
  4098c0:	b.cc	409960 <ferror@plt+0x7bd0>  // b.lo, b.ul, b.last
  4098c4:	ldr	x9, [x19, #120]
  4098c8:	add	x10, x9, #0x68
  4098cc:	mov	w9, #0x1                   	// #1
  4098d0:	b	4098e8 <ferror@plt+0x7b58>
  4098d4:	ldr	w8, [x19, #92]
  4098d8:	add	x9, x9, #0x1
  4098dc:	add	x10, x10, #0x40
  4098e0:	cmp	x9, x8
  4098e4:	b.cs	409964 <ferror@plt+0x7bd4>  // b.hs, b.nlast
  4098e8:	ldur	x11, [x10, #-40]
  4098ec:	cmp	x11, #0x1
  4098f0:	b.ne	4098d4 <ferror@plt+0x7b44>  // b.any
  4098f4:	ldur	x13, [x10, #-24]
  4098f8:	ldr	x14, [x22, #16]
  4098fc:	cmp	x13, x14
  409900:	b.hi	4098d4 <ferror@plt+0x7b44>  // b.pmore
  409904:	ldr	x11, [x10]
  409908:	ldr	x12, [x22, #40]
  40990c:	add	x13, x11, x13
  409910:	add	x14, x12, x14
  409914:	cmp	x13, x14
  409918:	b.cc	4098d4 <ferror@plt+0x7b44>  // b.lo, b.ul, b.last
  40991c:	ldur	x13, [x10, #-16]
  409920:	ldr	x14, [x22, #24]
  409924:	cmp	x13, x14
  409928:	b.hi	4098d4 <ferror@plt+0x7b44>  // b.pmore
  40992c:	add	x11, x13, x11
  409930:	add	x12, x14, x12
  409934:	cmp	x11, x12
  409938:	b.cc	4098d4 <ferror@plt+0x7b44>  // b.lo, b.ul, b.last
  40993c:	b	409964 <ferror@plt+0x7bd4>
  409940:	mov	x0, x19
  409944:	bl	413d90 <ferror@plt+0x12000>
  409948:	cbnz	w0, 4094c0 <ferror@plt+0x7730>
  40994c:	adrp	x1, 454000 <warn@@Base+0x12c10>
  409950:	mov	w2, #0x5                   	// #5
  409954:	mov	x0, xzr
  409958:	add	x1, x1, #0xedf
  40995c:	b	4094b8 <ferror@plt+0x7728>
  409960:	mov	w9, #0x1                   	// #1
  409964:	cmp	w9, w8
  409968:	b.ne	4094c0 <ferror@plt+0x7730>  // b.any
  40996c:	adrp	x1, 454000 <warn@@Base+0x12c10>
  409970:	mov	w2, #0x5                   	// #5
  409974:	mov	x0, xzr
  409978:	add	x1, x1, #0xe84
  40997c:	b	4094b8 <ferror@plt+0x7728>
  409980:	ldr	x8, [x0, #24]
  409984:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  409988:	str	x9, [x10, #3312]
  40998c:	str	x8, [x24, #3304]
  409990:	ldr	x9, [x22, #16]
  409994:	cmp	x8, x9
  409998:	b.cc	4099ac <ferror@plt+0x7c1c>  // b.lo, b.ul, b.last
  40999c:	ldr	x10, [x22, #40]
  4099a0:	add	x10, x10, x9
  4099a4:	cmp	x8, x10
  4099a8:	b.ls	409a0c <ferror@plt+0x7c7c>  // b.plast
  4099ac:	adrp	x1, 454000 <warn@@Base+0x12c10>
  4099b0:	mov	w2, #0x5                   	// #5
  4099b4:	mov	x0, xzr
  4099b8:	add	x1, x1, #0xf0b
  4099bc:	bl	401cc0 <dcgettext@plt>
  4099c0:	bl	4413f0 <warn@@Base>
  4099c4:	ldr	x8, [x24, #3304]
  4099c8:	ldr	x9, [x19, #16]
  4099cc:	subs	x8, x9, x8
  4099d0:	b.cc	4099e4 <ferror@plt+0x7c54>  // b.lo, b.ul, b.last
  4099d4:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  4099d8:	ldr	x9, [x9, #3312]
  4099dc:	cmp	x9, x8
  4099e0:	b.ls	4094c0 <ferror@plt+0x7730>  // b.plast
  4099e4:	adrp	x1, 454000 <warn@@Base+0x12c10>
  4099e8:	mov	w2, #0x5                   	// #5
  4099ec:	mov	x0, xzr
  4099f0:	add	x1, x1, #0xf94
  4099f4:	bl	401cc0 <dcgettext@plt>
  4099f8:	bl	44132c <error@@Base>
  4099fc:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  409a00:	str	xzr, [x8, #3312]
  409a04:	str	xzr, [x24, #3304]
  409a08:	b	4094c0 <ferror@plt+0x7730>
  409a0c:	cmp	x8, x9
  409a10:	b.ls	4099c4 <ferror@plt+0x7c34>  // b.plast
  409a14:	adrp	x1, 454000 <warn@@Base+0x12c10>
  409a18:	mov	w2, #0x5                   	// #5
  409a1c:	mov	x0, xzr
  409a20:	add	x1, x1, #0xf4d
  409a24:	b	4099bc <ferror@plt+0x7c2c>
  409a28:	cbz	w8, 409cb0 <ferror@plt+0x7f20>
  409a2c:	ldr	x8, [x19, #112]
  409a30:	cbz	x8, 409cb0 <ferror@plt+0x7f20>
  409a34:	ldr	x8, [x19, #128]
  409a38:	cbz	x8, 409cb0 <ferror@plt+0x7f20>
  409a3c:	adrp	x1, 455000 <warn@@Base+0x13c10>
  409a40:	add	x1, x1, #0xa7
  409a44:	mov	w2, #0x5                   	// #5
  409a48:	mov	x0, xzr
  409a4c:	bl	401cc0 <dcgettext@plt>
  409a50:	bl	401d10 <printf@plt>
  409a54:	adrp	x1, 455000 <warn@@Base+0x13c10>
  409a58:	add	x1, x1, #0xc6
  409a5c:	mov	w2, #0x5                   	// #5
  409a60:	mov	x0, xzr
  409a64:	bl	401cc0 <dcgettext@plt>
  409a68:	bl	401d10 <printf@plt>
  409a6c:	ldr	w8, [x19, #92]
  409a70:	cbz	w8, 409cb0 <ferror@plt+0x7f20>
  409a74:	mov	x25, #0xffffffffffff1ab0    	// #-58704
  409a78:	mov	x20, xzr
  409a7c:	movk	x25, #0x9b8b, lsl #16
  409a80:	b	409aa4 <ferror@plt+0x7d14>
  409a84:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  409a88:	ldr	x1, [x8, #3712]
  409a8c:	mov	w0, #0xa                   	// #10
  409a90:	bl	4019d0 <putc@plt>
  409a94:	ldr	w8, [x19, #92]
  409a98:	add	x20, x20, #0x1
  409a9c:	cmp	x20, x8
  409aa0:	b.cs	409cb0 <ferror@plt+0x7f20>  // b.hs, b.nlast
  409aa4:	ldp	x21, x22, [x19, #112]
  409aa8:	adrp	x0, 455000 <warn@@Base+0x13c10>
  409aac:	add	x0, x0, #0xdd
  409ab0:	mov	w1, w20
  409ab4:	bl	401d10 <printf@plt>
  409ab8:	ldr	w8, [x19, #100]
  409abc:	cmp	w8, #0x2
  409ac0:	b.cc	409a84 <ferror@plt+0x7cf4>  // b.lo, b.ul, b.last
  409ac4:	add	x26, x22, x20, lsl #6
  409ac8:	add	x24, x21, #0x50
  409acc:	add	x21, x26, #0x10
  409ad0:	add	x28, x26, #0x28
  409ad4:	add	x22, x26, #0x18
  409ad8:	add	x23, x26, #0x30
  409adc:	mov	w27, #0x1                   	// #1
  409ae0:	b	409b20 <ferror@plt+0x7d90>
  409ae4:	ldr	x10, [x24, #32]
  409ae8:	cbz	x10, 409c50 <ferror@plt+0x7ec0>
  409aec:	mov	x0, x19
  409af0:	mov	x1, x24
  409af4:	bl	40344c <ferror@plt+0x16bc>
  409af8:	adrp	x0, 472000 <warn@@Base+0x30c10>
  409afc:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  409b00:	add	x0, x0, #0x439
  409b04:	add	x1, x1, #0x68
  409b08:	bl	401d10 <printf@plt>
  409b0c:	ldr	w8, [x19, #100]
  409b10:	add	w27, w27, #0x1
  409b14:	add	x24, x24, #0x50
  409b18:	cmp	w27, w8
  409b1c:	b.cs	409a84 <ferror@plt+0x7cf4>  // b.hs, b.nlast
  409b20:	ldr	x8, [x24, #8]
  409b24:	tbz	w8, #10, 409b44 <ferror@plt+0x7db4>
  409b28:	ldr	w9, [x24, #4]
  409b2c:	cmp	w9, #0x8
  409b30:	b.ne	409b40 <ferror@plt+0x7db0>  // b.any
  409b34:	ldr	x9, [x26]
  409b38:	cmp	x9, #0x7
  409b3c:	b.ne	409b0c <ferror@plt+0x7d7c>  // b.any
  409b40:	tbnz	w8, #10, 409bb0 <ferror@plt+0x7e20>
  409b44:	ldr	x9, [x26]
  409b48:	and	x9, x9, #0xfffffffffffffffe
  409b4c:	cmp	x9, #0x6
  409b50:	b.eq	409b0c <ferror@plt+0x7d7c>  // b.none
  409b54:	tbnz	w8, #1, 409b88 <ferror@plt+0x7df8>
  409b58:	ldr	x9, [x26]
  409b5c:	add	x10, x9, x25
  409b60:	cmp	x10, #0x3
  409b64:	b.cc	409b0c <ferror@plt+0x7d7c>  // b.lo, b.ul, b.last
  409b68:	sub	x10, x9, #0x1
  409b6c:	cmp	x10, #0x2
  409b70:	b.cc	409b0c <ferror@plt+0x7d7c>  // b.lo, b.ul, b.last
  409b74:	mov	x10, #0xffffffffffff1aab    	// #-58709
  409b78:	movk	x10, #0x9b8b, lsl #16
  409b7c:	add	x9, x9, x10
  409b80:	cmp	x9, #0x1, lsl #12
  409b84:	b.cc	409b0c <ferror@plt+0x7d7c>  // b.lo, b.ul, b.last
  409b88:	ldr	w9, [x24, #4]
  409b8c:	cmp	w9, #0x8
  409b90:	b.ne	409bdc <ferror@plt+0x7e4c>  // b.any
  409b94:	tbnz	w8, #1, 409c10 <ferror@plt+0x7e80>
  409b98:	ldr	x10, [x26]
  409b9c:	cmp	x10, #0x4
  409ba0:	b.eq	409ae4 <ferror@plt+0x7d54>  // b.none
  409ba4:	cmp	x10, #0x2
  409ba8:	b.eq	409ae4 <ferror@plt+0x7d54>  // b.none
  409bac:	b	409aec <ferror@plt+0x7d5c>
  409bb0:	ldr	x9, [x26]
  409bb4:	cmp	x9, #0x1
  409bb8:	b.eq	409b54 <ferror@plt+0x7dc4>  // b.none
  409bbc:	cmp	x9, #0x7
  409bc0:	b.eq	409b54 <ferror@plt+0x7dc4>  // b.none
  409bc4:	mov	w10, #0xe552                	// #58706
  409bc8:	movk	w10, #0x6474, lsl #16
  409bcc:	cmp	x9, x10
  409bd0:	b.eq	409b54 <ferror@plt+0x7dc4>  // b.none
  409bd4:	tbnz	w8, #10, 409b0c <ferror@plt+0x7d7c>
  409bd8:	b	409b44 <ferror@plt+0x7db4>
  409bdc:	ldr	x10, [x24, #24]
  409be0:	ldr	x11, [x21]
  409be4:	subs	x10, x10, x11
  409be8:	b.cc	409b0c <ferror@plt+0x7d7c>  // b.lo, b.ul, b.last
  409bec:	ldr	x11, [x28]
  409bf0:	sub	x12, x11, #0x1
  409bf4:	cmp	x10, x12
  409bf8:	b.hi	409b0c <ferror@plt+0x7d7c>  // b.pmore
  409bfc:	ldr	x12, [x24, #32]
  409c00:	add	x10, x12, x10
  409c04:	cmp	x10, x11
  409c08:	b.hi	409b0c <ferror@plt+0x7d7c>  // b.pmore
  409c0c:	b	409b94 <ferror@plt+0x7e04>
  409c10:	ldr	x10, [x24, #16]
  409c14:	ldr	x11, [x22]
  409c18:	subs	x10, x10, x11
  409c1c:	b.cc	409b0c <ferror@plt+0x7d7c>  // b.lo, b.ul, b.last
  409c20:	ldr	x11, [x23]
  409c24:	sub	x12, x11, #0x1
  409c28:	cmp	x10, x12
  409c2c:	b.hi	409b0c <ferror@plt+0x7d7c>  // b.pmore
  409c30:	tbz	w8, #10, 409c48 <ferror@plt+0x7eb8>
  409c34:	cmp	w9, #0x8
  409c38:	b.ne	409c48 <ferror@plt+0x7eb8>  // b.any
  409c3c:	ldr	x12, [x26]
  409c40:	cmp	x12, #0x7
  409c44:	b.ne	409c9c <ferror@plt+0x7f0c>  // b.any
  409c48:	ldr	x12, [x24, #32]
  409c4c:	b	409ca0 <ferror@plt+0x7f10>
  409c50:	ldr	x10, [x23]
  409c54:	cbz	x10, 409aec <ferror@plt+0x7d5c>
  409c58:	cmp	w9, #0x8
  409c5c:	b.eq	409c7c <ferror@plt+0x7eec>  // b.none
  409c60:	ldr	x9, [x24, #24]
  409c64:	ldr	x11, [x21]
  409c68:	subs	x9, x9, x11
  409c6c:	b.ls	409b0c <ferror@plt+0x7d7c>  // b.plast
  409c70:	ldr	x11, [x28]
  409c74:	cmp	x9, x11
  409c78:	b.cs	409b0c <ferror@plt+0x7d7c>  // b.hs, b.nlast
  409c7c:	tbz	w8, #1, 409aec <ferror@plt+0x7d5c>
  409c80:	ldr	x8, [x24, #16]
  409c84:	ldr	x9, [x22]
  409c88:	subs	x8, x8, x9
  409c8c:	b.ls	409b0c <ferror@plt+0x7d7c>  // b.plast
  409c90:	cmp	x8, x10
  409c94:	b.cc	409aec <ferror@plt+0x7d5c>  // b.lo, b.ul, b.last
  409c98:	b	409b0c <ferror@plt+0x7d7c>
  409c9c:	mov	x12, xzr
  409ca0:	add	x10, x12, x10
  409ca4:	cmp	x10, x11
  409ca8:	b.hi	409b0c <ferror@plt+0x7d7c>  // b.pmore
  409cac:	b	409b98 <ferror@plt+0x7e08>
  409cb0:	mov	w0, #0x1                   	// #1
  409cb4:	ldp	x20, x19, [sp, #112]
  409cb8:	ldp	x22, x21, [sp, #96]
  409cbc:	ldp	x24, x23, [sp, #80]
  409cc0:	ldp	x26, x25, [sp, #64]
  409cc4:	ldp	x28, x27, [sp, #48]
  409cc8:	ldp	x29, x30, [sp, #32]
  409ccc:	add	sp, sp, #0x80
  409cd0:	ret
  409cd4:	sub	sp, sp, #0xb0
  409cd8:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  409cdc:	ldr	x8, [x8, #3312]
  409ce0:	stp	x29, x30, [sp, #80]
  409ce4:	stp	x28, x27, [sp, #96]
  409ce8:	stp	x26, x25, [sp, #112]
  409cec:	stp	x24, x23, [sp, #128]
  409cf0:	stp	x22, x21, [sp, #144]
  409cf4:	stp	x20, x19, [sp, #160]
  409cf8:	add	x29, sp, #0x50
  409cfc:	cbz	x8, 409d20 <ferror@plt+0x7f90>
  409d00:	adrp	x27, 48c000 <stdout@@GLIBC_2.17+0x180>
  409d04:	ldr	w8, [x27, #100]
  409d08:	mov	x19, x0
  409d0c:	cbz	w8, 409d4c <ferror@plt+0x7fbc>
  409d10:	mov	x0, x19
  409d14:	bl	41432c <ferror@plt+0x1259c>
  409d18:	cbnz	w0, 409d58 <ferror@plt+0x7fc8>
  409d1c:	b	40ac1c <ferror@plt+0x8e8c>
  409d20:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  409d24:	ldrb	w8, [x8, #336]
  409d28:	cmp	w8, #0x1
  409d2c:	b.ne	40ac1c <ferror@plt+0x8e8c>  // b.any
  409d30:	adrp	x1, 455000 <warn@@Base+0x13c10>
  409d34:	add	x1, x1, #0x411
  409d38:	mov	w2, #0x5                   	// #5
  409d3c:	mov	x0, xzr
  409d40:	bl	401cc0 <dcgettext@plt>
  409d44:	bl	401d10 <printf@plt>
  409d48:	b	40ac1c <ferror@plt+0x8e8c>
  409d4c:	mov	x0, x19
  409d50:	bl	4144a4 <ferror@plt+0x12714>
  409d54:	cbz	w0, 40ac1c <ferror@plt+0x8e8c>
  409d58:	adrp	x24, 48c000 <stdout@@GLIBC_2.17+0x180>
  409d5c:	ldr	x8, [x24, #832]
  409d60:	cbnz	x8, 409ecc <ferror@plt+0x813c>
  409d64:	adrp	x8, 48d000 <stdout@@GLIBC_2.17+0x1180>
  409d68:	ldr	x8, [x8, #3352]
  409d6c:	cmp	x8, #0x1
  409d70:	b.lt	409ecc <ferror@plt+0x813c>  // b.tstop
  409d74:	adrp	x25, 48c000 <stdout@@GLIBC_2.17+0x180>
  409d78:	ldr	x26, [x25, #856]
  409d7c:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  409d80:	adrp	x28, 48c000 <stdout@@GLIBC_2.17+0x180>
  409d84:	mov	w23, #0x10                  	// #16
  409d88:	mov	w20, #0x18                  	// #24
  409d8c:	add	x21, x21, #0x348
  409d90:	adrp	x22, 48c000 <stdout@@GLIBC_2.17+0x180>
  409d94:	ldr	x8, [x26]
  409d98:	cmp	x8, #0x6
  409d9c:	b.ne	409ea0 <ferror@plt+0x8110>  // b.any
  409da0:	ldr	x1, [x26, #8]
  409da4:	mov	x0, x19
  409da8:	mov	x2, xzr
  409dac:	str	x1, [x28, #592]
  409db0:	bl	41461c <ferror@plt+0x1288c>
  409db4:	str	x0, [sp, #24]
  409db8:	ldr	x8, [x19, #16]
  409dbc:	cmp	x8, x0
  409dc0:	b.cs	409de8 <ferror@plt+0x8058>  // b.hs, b.nlast
  409dc4:	adrp	x1, 455000 <warn@@Base+0x13c10>
  409dc8:	mov	w2, #0x5                   	// #5
  409dcc:	mov	x0, xzr
  409dd0:	add	x1, x1, #0x43d
  409dd4:	bl	401cc0 <dcgettext@plt>
  409dd8:	ldr	x1, [sp, #24]
  409ddc:	bl	44132c <error@@Base>
  409de0:	mov	w8, #0x1                   	// #1
  409de4:	b	409ea4 <ferror@plt+0x8114>
  409de8:	adrp	x9, 48b000 <warn@@Base+0x49c10>
  409dec:	ldr	x9, [x9, #3928]
  409df0:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  409df4:	ldr	x10, [x10, #408]
  409df8:	ldr	w11, [x27, #100]
  409dfc:	cmp	x9, #0x0
  409e00:	csel	x8, x8, x10, eq  // eq = none
  409e04:	cmp	w11, #0x0
  409e08:	sub	x8, x8, x0
  409e0c:	csel	x9, x20, x23, eq  // eq = none
  409e10:	str	x8, [sp, #32]
  409e14:	str	x9, [sp, #56]
  409e18:	ldr	x8, [x19, #136]
  409e1c:	ldr	x9, [x24, #832]
  409e20:	str	w8, [sp]
  409e24:	cbz	x9, 409e48 <ferror@plt+0x80b8>
  409e28:	adrp	x1, 455000 <warn@@Base+0x13c10>
  409e2c:	mov	w2, #0x5                   	// #5
  409e30:	mov	x0, xzr
  409e34:	add	x1, x1, #0x45a
  409e38:	bl	401cc0 <dcgettext@plt>
  409e3c:	bl	44132c <error@@Base>
  409e40:	ldr	x0, [x24, #832]
  409e44:	bl	401c10 <free@plt>
  409e48:	ldr	w8, [x27, #100]
  409e4c:	cbz	w8, 409e64 <ferror@plt+0x80d4>
  409e50:	mov	x1, sp
  409e54:	mov	x0, x19
  409e58:	mov	x2, x21
  409e5c:	bl	404294 <ferror@plt+0x2504>
  409e60:	b	409e74 <ferror@plt+0x80e4>
  409e64:	mov	x1, sp
  409e68:	mov	x0, x19
  409e6c:	mov	x2, x21
  409e70:	bl	404654 <ferror@plt+0x28c4>
  409e74:	ldr	x8, [x22, #840]
  409e78:	str	x0, [x24, #832]
  409e7c:	cbz	x8, 409e88 <ferror@plt+0x80f8>
  409e80:	mov	w8, wzr
  409e84:	b	409ea4 <ferror@plt+0x8114>
  409e88:	adrp	x1, 455000 <warn@@Base+0x13c10>
  409e8c:	mov	w2, #0x5                   	// #5
  409e90:	mov	x0, xzr
  409e94:	add	x1, x1, #0x488
  409e98:	bl	401cc0 <dcgettext@plt>
  409e9c:	bl	44132c <error@@Base>
  409ea0:	mov	w8, #0x4                   	// #4
  409ea4:	orr	w8, w8, #0x4
  409ea8:	cmp	w8, #0x4
  409eac:	b.ne	40ac1c <ferror@plt+0x8e8c>  // b.any
  409eb0:	adrp	x9, 48d000 <stdout@@GLIBC_2.17+0x1180>
  409eb4:	ldr	x8, [x25, #856]
  409eb8:	ldr	x9, [x9, #3352]
  409ebc:	add	x26, x26, #0x10
  409ec0:	add	x8, x8, x9, lsl #4
  409ec4:	cmp	x26, x8
  409ec8:	b.cc	409d94 <ferror@plt+0x8004>  // b.lo, b.ul, b.last
  409ecc:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  409ed0:	ldr	x8, [x8, #816]
  409ed4:	cbnz	x8, 409ff0 <ferror@plt+0x8260>
  409ed8:	adrp	x8, 48d000 <stdout@@GLIBC_2.17+0x1180>
  409edc:	ldr	x8, [x8, #3352]
  409ee0:	cmp	x8, #0x1
  409ee4:	b.lt	409ff0 <ferror@plt+0x8260>  // b.tstop
  409ee8:	adrp	x25, 48c000 <stdout@@GLIBC_2.17+0x180>
  409eec:	ldr	x22, [x25, #856]
  409ef0:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  409ef4:	add	x26, x19, #0x10
  409ef8:	adrp	x27, 48b000 <warn@@Base+0x49c10>
  409efc:	add	x20, x20, #0x198
  409f00:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  409f04:	b	409f3c <ferror@plt+0x81ac>
  409f08:	adrp	x1, 455000 <warn@@Base+0x13c10>
  409f0c:	mov	w2, #0x5                   	// #5
  409f10:	mov	x0, xzr
  409f14:	add	x1, x1, #0x4bb
  409f18:	bl	401cc0 <dcgettext@plt>
  409f1c:	bl	44132c <error@@Base>
  409f20:	adrp	x9, 48d000 <stdout@@GLIBC_2.17+0x1180>
  409f24:	ldr	x8, [x25, #856]
  409f28:	ldr	x9, [x9, #3352]
  409f2c:	add	x22, x22, #0x10
  409f30:	add	x8, x8, x9, lsl #4
  409f34:	cmp	x22, x8
  409f38:	b.cs	409ff0 <ferror@plt+0x8260>  // b.hs, b.nlast
  409f3c:	ldr	x8, [x22]
  409f40:	cmp	x8, #0x5
  409f44:	b.ne	409f20 <ferror@plt+0x8190>  // b.any
  409f48:	ldr	x1, [x22, #8]
  409f4c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  409f50:	mov	x0, x19
  409f54:	mov	x2, xzr
  409f58:	str	x1, [x8, #584]
  409f5c:	bl	41461c <ferror@plt+0x1288c>
  409f60:	ldr	x8, [x27, #3928]
  409f64:	cmp	x8, #0x0
  409f68:	csel	x8, x26, x20, eq  // eq = none
  409f6c:	ldr	x8, [x8]
  409f70:	sub	x23, x8, x0
  409f74:	cmp	x23, #0x0
  409f78:	b.le	409f08 <ferror@plt+0x8178>
  409f7c:	ldr	x8, [x21, #816]
  409f80:	mov	x24, x0
  409f84:	cbz	x8, 409fa8 <ferror@plt+0x8218>
  409f88:	adrp	x1, 455000 <warn@@Base+0x13c10>
  409f8c:	mov	w2, #0x5                   	// #5
  409f90:	mov	x0, xzr
  409f94:	add	x1, x1, #0x4f7
  409f98:	bl	401cc0 <dcgettext@plt>
  409f9c:	bl	44132c <error@@Base>
  409fa0:	ldr	x0, [x21, #816]
  409fa4:	bl	401c10 <free@plt>
  409fa8:	adrp	x1, 455000 <warn@@Base+0x13c10>
  409fac:	mov	w2, #0x5                   	// #5
  409fb0:	mov	x0, xzr
  409fb4:	add	x1, x1, #0x51d
  409fb8:	bl	401cc0 <dcgettext@plt>
  409fbc:	mov	x5, x0
  409fc0:	mov	w3, #0x1                   	// #1
  409fc4:	mov	x0, xzr
  409fc8:	mov	x1, x19
  409fcc:	mov	x2, x24
  409fd0:	mov	x4, x23
  409fd4:	bl	402054 <ferror@plt+0x2c4>
  409fd8:	cmp	x0, #0x0
  409fdc:	csel	x8, xzr, x23, eq  // eq = none
  409fe0:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  409fe4:	str	x0, [x21, #816]
  409fe8:	str	x8, [x9, #824]
  409fec:	b	409f20 <ferror@plt+0x8190>
  409ff0:	adrp	x22, 48c000 <stdout@@GLIBC_2.17+0x180>
  409ff4:	ldr	x8, [x22, #848]
  409ff8:	adrp	x27, 48c000 <stdout@@GLIBC_2.17+0x180>
  409ffc:	adrp	x28, 48c000 <stdout@@GLIBC_2.17+0x180>
  40a000:	cbz	x8, 40aa38 <ferror@plt+0x8ca8>
  40a004:	adrp	x22, 48c000 <stdout@@GLIBC_2.17+0x180>
  40a008:	ldrb	w8, [x22, #336]
  40a00c:	cmp	w8, #0x1
  40a010:	b.ne	40a050 <ferror@plt+0x82c0>  // b.any
  40a014:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40a018:	ldr	x8, [x20, #3304]
  40a01c:	cbz	x8, 40a050 <ferror@plt+0x82c0>
  40a020:	adrp	x21, 48d000 <stdout@@GLIBC_2.17+0x1180>
  40a024:	ldr	x3, [x21, #3352]
  40a028:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40a02c:	adrp	x2, 455000 <warn@@Base+0x13c10>
  40a030:	add	x1, x1, #0x5d7
  40a034:	add	x2, x2, #0x60d
  40a038:	mov	w4, #0x5                   	// #5
  40a03c:	mov	x0, xzr
  40a040:	bl	401c70 <dcngettext@plt>
  40a044:	ldr	x1, [x20, #3304]
  40a048:	ldr	x2, [x21, #3352]
  40a04c:	bl	401d10 <printf@plt>
  40a050:	ldrb	w8, [x22, #336]
  40a054:	cmp	w8, #0x1
  40a058:	b.ne	40a074 <ferror@plt+0x82e4>  // b.any
  40a05c:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40a060:	add	x1, x1, #0x645
  40a064:	mov	w2, #0x5                   	// #5
  40a068:	mov	x0, xzr
  40a06c:	bl	401cc0 <dcgettext@plt>
  40a070:	bl	401d10 <printf@plt>
  40a074:	adrp	x8, 48d000 <stdout@@GLIBC_2.17+0x1180>
  40a078:	ldr	x8, [x8, #3352]
  40a07c:	cmp	x8, #0x1
  40a080:	b.lt	40ac1c <ferror@plt+0x8e8c>  // b.tstop
  40a084:	adrp	x24, 48c000 <stdout@@GLIBC_2.17+0x180>
  40a088:	ldr	x23, [x24, #856]
  40a08c:	mov	w20, #0xfdf4                	// #65012
  40a090:	adrp	x21, 444000 <warn@@Base+0x2c10>
  40a094:	movk	w20, #0x6fff, lsl #16
  40a098:	add	x21, x21, #0xe4e
  40a09c:	b	40a0dc <ferror@plt+0x834c>
  40a0a0:	adrp	x0, 468000 <warn@@Base+0x26c10>
  40a0a4:	add	x0, x0, #0x754
  40a0a8:	bl	401d10 <printf@plt>
  40a0ac:	ldr	x0, [x23, #8]
  40a0b0:	mov	w1, #0x4                   	// #4
  40a0b4:	bl	406f54 <ferror@plt+0x51c4>
  40a0b8:	mov	w0, #0xa                   	// #10
  40a0bc:	bl	401d40 <putchar@plt>
  40a0c0:	adrp	x9, 48d000 <stdout@@GLIBC_2.17+0x1180>
  40a0c4:	ldr	x8, [x24, #856]
  40a0c8:	ldr	x9, [x9, #3352]
  40a0cc:	add	x23, x23, #0x10
  40a0d0:	add	x8, x8, x9, lsl #4
  40a0d4:	cmp	x23, x8
  40a0d8:	b.cs	40ac1c <ferror@plt+0x8e8c>  // b.hs, b.nlast
  40a0dc:	ldrb	w8, [x22, #336]
  40a0e0:	cmp	w8, #0x1
  40a0e4:	b.ne	40a140 <ferror@plt+0x83b0>  // b.any
  40a0e8:	mov	w0, #0x20                  	// #32
  40a0ec:	bl	401d40 <putchar@plt>
  40a0f0:	ldr	x0, [x23]
  40a0f4:	mov	w1, #0x5                   	// #5
  40a0f8:	bl	406f54 <ferror@plt+0x51c4>
  40a0fc:	ldr	x1, [x23]
  40a100:	mov	x0, x19
  40a104:	bl	4146fc <ferror@plt+0x1296c>
  40a108:	ldr	w8, [x27, #100]
  40a10c:	mov	w9, #0x13                  	// #19
  40a110:	mov	x25, x0
  40a114:	cmp	w8, #0x0
  40a118:	mov	w8, #0x1b                  	// #27
  40a11c:	csel	w26, w9, w8, eq  // eq = none
  40a120:	bl	401940 <strlen@plt>
  40a124:	sub	w2, w26, w0
  40a128:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a12c:	adrp	x3, 454000 <warn@@Base+0x12c10>
  40a130:	add	x0, x0, #0x67b
  40a134:	mov	x1, x25
  40a138:	add	x3, x3, #0x5d
  40a13c:	bl	401d10 <printf@plt>
  40a140:	ldr	x8, [x23]
  40a144:	cmp	x8, x20
  40a148:	b.gt	40a210 <ferror@plt+0x8480>
  40a14c:	cmp	x8, #0x1e
  40a150:	b.hi	40a58c <ferror@plt+0x87fc>  // b.pmore
  40a154:	adr	x9, 40a164 <ferror@plt+0x83d4>
  40a158:	ldrb	w10, [x21, x8]
  40a15c:	add	x9, x9, x10, lsl #2
  40a160:	br	x9
  40a164:	ldrb	w9, [x22, #336]
  40a168:	ldr	x0, [x23, #8]
  40a16c:	cmp	w9, #0x1
  40a170:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  40a174:	add	x9, x9, #0x220
  40a178:	str	x0, [x9, x8, lsl #3]
  40a17c:	b.ne	40a0c0 <ferror@plt+0x8330>  // b.any
  40a180:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  40a184:	ldr	x9, [x28, #816]
  40a188:	ldr	x10, [x10, #824]
  40a18c:	add	x11, x9, x0
  40a190:	cmp	x0, x10
  40a194:	csel	x25, x11, xzr, cc  // cc = lo, ul, last
  40a198:	cbz	x9, 40a0b0 <ferror@plt+0x8320>
  40a19c:	cbz	x25, 40a0b0 <ferror@plt+0x8320>
  40a1a0:	sub	x8, x8, #0x1
  40a1a4:	cmp	x8, #0x1c
  40a1a8:	b.hi	40a0b0 <ferror@plt+0x8320>  // b.pmore
  40a1ac:	adrp	x11, 444000 <warn@@Base+0x2c10>
  40a1b0:	add	x11, x11, #0xe78
  40a1b4:	adr	x9, 40a0b0 <ferror@plt+0x8320>
  40a1b8:	ldrh	w10, [x11, x8, lsl #1]
  40a1bc:	add	x9, x9, x10, lsl #2
  40a1c0:	br	x9
  40a1c4:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40a1c8:	mov	w2, #0x5                   	// #5
  40a1cc:	mov	x0, xzr
  40a1d0:	add	x1, x1, #0x82e
  40a1d4:	bl	401cc0 <dcgettext@plt>
  40a1d8:	mov	x1, x25
  40a1dc:	bl	401d10 <printf@plt>
  40a1e0:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  40a1e4:	mov	x0, x25
  40a1e8:	add	x1, x1, #0xcf8
  40a1ec:	bl	401bf0 <strcmp@plt>
  40a1f0:	cbnz	w0, 40a0b8 <ferror@plt+0x8328>
  40a1f4:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40a1f8:	mov	w2, #0x5                   	// #5
  40a1fc:	mov	x0, xzr
  40a200:	add	x1, x1, #0x843
  40a204:	bl	401cc0 <dcgettext@plt>
  40a208:	bl	401d10 <printf@plt>
  40a20c:	b	40a0b8 <ferror@plt+0x8328>
  40a210:	mov	w9, #0xfefe                	// #65278
  40a214:	movk	w9, #0x6fff, lsl #16
  40a218:	cmp	x8, x9
  40a21c:	b.le	40a26c <ferror@plt+0x84dc>
  40a220:	mov	w9, #0x7ffffffc            	// #2147483644
  40a224:	cmp	x8, x9
  40a228:	b.gt	40a320 <ferror@plt+0x8590>
  40a22c:	mov	x9, #0xffffffffffff0007    	// #-65529
  40a230:	movk	x9, #0x9000, lsl #16
  40a234:	add	x9, x8, x9
  40a238:	cmp	x9, #0x6
  40a23c:	b.hi	40a470 <ferror@plt+0x86e0>  // b.pmore
  40a240:	mov	w10, #0x1                   	// #1
  40a244:	lsl	x10, x10, x9
  40a248:	mov	w11, #0x53                  	// #83
  40a24c:	tst	x10, x11
  40a250:	b.eq	40a3bc <ferror@plt+0x862c>  // b.none
  40a254:	ldrb	w8, [x22, #336]
  40a258:	cmp	w8, #0x1
  40a25c:	b.ne	40a0c0 <ferror@plt+0x8330>  // b.any
  40a260:	ldr	x0, [x23, #8]
  40a264:	mov	w1, #0x3                   	// #3
  40a268:	b	40a0b4 <ferror@plt+0x8324>
  40a26c:	mov	x9, #0xffffffffffff020b    	// #-65013
  40a270:	movk	x9, #0x9000, lsl #16
  40a274:	add	x9, x8, x9
  40a278:	cmp	x9, #0xa
  40a27c:	b.hi	40a34c <ferror@plt+0x85bc>  // b.pmore
  40a280:	adrp	x12, 444000 <warn@@Base+0x2c10>
  40a284:	add	x12, x12, #0xe6d
  40a288:	adr	x10, 40a298 <ferror@plt+0x8508>
  40a28c:	ldrb	w11, [x12, x9]
  40a290:	add	x10, x10, x11, lsl #2
  40a294:	br	x10
  40a298:	ldrb	w8, [x22, #336]
  40a29c:	cmp	w8, #0x1
  40a2a0:	b.ne	40a0c0 <ferror@plt+0x8330>  // b.any
  40a2a4:	ldr	x8, [x23, #8]
  40a2a8:	mov	x0, sp
  40a2ac:	str	x8, [sp]
  40a2b0:	bl	401af0 <gmtime@plt>
  40a2b4:	cbz	x0, 40a9a0 <ferror@plt+0x8c10>
  40a2b8:	ldp	w9, w8, [x0, #16]
  40a2bc:	ldp	w4, w3, [x0, #8]
  40a2c0:	ldp	w6, w5, [x0]
  40a2c4:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a2c8:	add	w1, w8, #0x76c
  40a2cc:	add	w2, w9, #0x1
  40a2d0:	add	x0, x0, #0x8c7
  40a2d4:	bl	401d10 <printf@plt>
  40a2d8:	b	40a0c0 <ferror@plt+0x8330>
  40a2dc:	ldr	x9, [x23, #8]
  40a2e0:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  40a2e4:	add	x10, x10, #0x220
  40a2e8:	str	x9, [x10, x8, lsl #3]
  40a2ec:	ldrb	w8, [x22, #336]
  40a2f0:	cmp	w8, #0x1
  40a2f4:	b.ne	40a0c0 <ferror@plt+0x8330>  // b.any
  40a2f8:	ldr	x0, [x23, #8]
  40a2fc:	mov	w1, #0x3                   	// #3
  40a300:	bl	406f54 <ferror@plt+0x51c4>
  40a304:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40a308:	mov	w2, #0x5                   	// #5
  40a30c:	mov	x0, xzr
  40a310:	add	x1, x1, #0x3cc
  40a314:	bl	401cc0 <dcgettext@plt>
  40a318:	bl	401d10 <printf@plt>
  40a31c:	b	40a0c0 <ferror@plt+0x8330>
  40a320:	mov	w9, #0xfffd                	// #65533
  40a324:	movk	w9, #0x7fff, lsl #16
  40a328:	cmp	x8, x9
  40a32c:	b.eq	40a360 <ferror@plt+0x85d0>  // b.none
  40a330:	mov	w9, #0x7ffffffe            	// #2147483646
  40a334:	cmp	x8, x9
  40a338:	b.eq	40a480 <ferror@plt+0x86f0>  // b.none
  40a33c:	mov	w9, #0x7fffffff            	// #2147483647
  40a340:	cmp	x8, x9
  40a344:	b.eq	40a360 <ferror@plt+0x85d0>  // b.none
  40a348:	b	40a58c <ferror@plt+0x87fc>
  40a34c:	mov	x9, #0xffffffffffff0106    	// #-65274
  40a350:	movk	x9, #0x9000, lsl #16
  40a354:	add	x9, x8, x9
  40a358:	cmp	x9, #0x3
  40a35c:	b.cs	40a560 <ferror@plt+0x87d0>  // b.hs, b.nlast
  40a360:	ldrb	w9, [x22, #336]
  40a364:	cmp	w9, #0x1
  40a368:	b.ne	40a0c0 <ferror@plt+0x8330>  // b.any
  40a36c:	mov	w9, #0xfefb                	// #65275
  40a370:	movk	w9, #0x6fff, lsl #16
  40a374:	cmp	x8, x9
  40a378:	b.le	40a4e0 <ferror@plt+0x8750>
  40a37c:	mov	w9, #0xfefc                	// #65276
  40a380:	movk	w9, #0x6fff, lsl #16
  40a384:	cmp	x8, x9
  40a388:	b.eq	40a6c0 <ferror@plt+0x8930>  // b.none
  40a38c:	mov	w9, #0xfffd                	// #65533
  40a390:	movk	w9, #0x7fff, lsl #16
  40a394:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40a398:	cmp	x8, x9
  40a39c:	add	x1, x1, #0x684
  40a3a0:	b.eq	40a6d4 <ferror@plt+0x8944>  // b.none
  40a3a4:	mov	w9, #0x7fffffff            	// #2147483647
  40a3a8:	cmp	x8, x9
  40a3ac:	b.ne	40a6e4 <ferror@plt+0x8954>  // b.any
  40a3b0:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40a3b4:	add	x1, x1, #0x696
  40a3b8:	b	40a6d4 <ferror@plt+0x8944>
  40a3bc:	cmp	x9, #0x2
  40a3c0:	b.ne	40a470 <ferror@plt+0x86e0>  // b.any
  40a3c4:	ldrb	w8, [x22, #336]
  40a3c8:	cmp	w8, #0x1
  40a3cc:	b.ne	40a0c0 <ferror@plt+0x8330>  // b.any
  40a3d0:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40a3d4:	mov	w2, #0x5                   	// #5
  40a3d8:	mov	x0, xzr
  40a3dc:	add	x1, x1, #0x6df
  40a3e0:	bl	401cc0 <dcgettext@plt>
  40a3e4:	bl	401d10 <printf@plt>
  40a3e8:	ldr	x25, [x23, #8]
  40a3ec:	cbz	x25, 40a6ac <ferror@plt+0x891c>
  40a3f0:	tbnz	w25, #0, 40a714 <ferror@plt+0x8984>
  40a3f4:	tbnz	w25, #1, 40a728 <ferror@plt+0x8998>
  40a3f8:	tbnz	w25, #2, 40a73c <ferror@plt+0x89ac>
  40a3fc:	tbnz	w25, #3, 40a750 <ferror@plt+0x89c0>
  40a400:	tbnz	w25, #4, 40a764 <ferror@plt+0x89d4>
  40a404:	tbnz	w25, #5, 40a778 <ferror@plt+0x89e8>
  40a408:	tbnz	w25, #6, 40a78c <ferror@plt+0x89fc>
  40a40c:	tbnz	w25, #7, 40a7a0 <ferror@plt+0x8a10>
  40a410:	tbnz	w25, #8, 40a7b4 <ferror@plt+0x8a24>
  40a414:	tbnz	w25, #9, 40a7c8 <ferror@plt+0x8a38>
  40a418:	tbnz	w25, #10, 40a7dc <ferror@plt+0x8a4c>
  40a41c:	tbnz	w25, #11, 40a7f0 <ferror@plt+0x8a60>
  40a420:	tbnz	w25, #12, 40a804 <ferror@plt+0x8a74>
  40a424:	tbnz	w25, #13, 40a818 <ferror@plt+0x8a88>
  40a428:	tbnz	w25, #14, 40a82c <ferror@plt+0x8a9c>
  40a42c:	tbnz	w25, #15, 40a840 <ferror@plt+0x8ab0>
  40a430:	tbnz	w25, #16, 40a854 <ferror@plt+0x8ac4>
  40a434:	tbnz	w25, #17, 40a868 <ferror@plt+0x8ad8>
  40a438:	tbnz	w25, #18, 40a87c <ferror@plt+0x8aec>
  40a43c:	tbnz	w25, #19, 40a890 <ferror@plt+0x8b00>
  40a440:	tbnz	w25, #20, 40a8a4 <ferror@plt+0x8b14>
  40a444:	tbnz	w25, #21, 40a8b8 <ferror@plt+0x8b28>
  40a448:	tbnz	w25, #22, 40a8cc <ferror@plt+0x8b3c>
  40a44c:	tbnz	w25, #23, 40a8e0 <ferror@plt+0x8b50>
  40a450:	tbnz	w25, #24, 40a8f4 <ferror@plt+0x8b64>
  40a454:	tbnz	w25, #25, 40a908 <ferror@plt+0x8b78>
  40a458:	tbnz	w25, #26, 40a91c <ferror@plt+0x8b8c>
  40a45c:	tbnz	w25, #27, 40a930 <ferror@plt+0x8ba0>
  40a460:	tbnz	w25, #28, 40a944 <ferror@plt+0x8bb4>
  40a464:	tbnz	w25, #29, 40a958 <ferror@plt+0x8bc8>
  40a468:	tbnz	w25, #30, 40a96c <ferror@plt+0x8bdc>
  40a46c:	b	40a9f0 <ferror@plt+0x8c60>
  40a470:	mov	w9, #0xfeff                	// #65279
  40a474:	movk	w9, #0x6fff, lsl #16
  40a478:	cmp	x8, x9
  40a47c:	b.ne	40a58c <ferror@plt+0x87fc>  // b.any
  40a480:	ldrb	w9, [x22, #336]
  40a484:	cmp	w9, #0x1
  40a488:	b.ne	40a0c0 <ferror@plt+0x8330>  // b.any
  40a48c:	mov	w9, #0x7ffffffe            	// #2147483646
  40a490:	cmp	x8, x9
  40a494:	b.ne	40a0ac <ferror@plt+0x831c>  // b.any
  40a498:	ldr	x8, [x28, #816]
  40a49c:	cbz	x8, 40a0ac <ferror@plt+0x831c>
  40a4a0:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  40a4a4:	ldr	x9, [x23, #8]
  40a4a8:	ldr	x10, [x10, #824]
  40a4ac:	cmp	x9, x10
  40a4b0:	b.cs	40a0ac <ferror@plt+0x831c>  // b.hs, b.nlast
  40a4b4:	add	x25, x8, x9
  40a4b8:	ldrb	w8, [x25]
  40a4bc:	cbz	w8, 40a0ac <ferror@plt+0x831c>
  40a4c0:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40a4c4:	mov	w2, #0x5                   	// #5
  40a4c8:	mov	x0, xzr
  40a4cc:	add	x1, x1, #0x897
  40a4d0:	bl	401cc0 <dcgettext@plt>
  40a4d4:	mov	x1, x25
  40a4d8:	bl	401d10 <printf@plt>
  40a4dc:	b	40a0c0 <ferror@plt+0x8330>
  40a4e0:	mov	w9, #0xfefa                	// #65274
  40a4e4:	movk	w9, #0x6fff, lsl #16
  40a4e8:	cmp	x8, x9
  40a4ec:	b.eq	40a6cc <ferror@plt+0x893c>  // b.none
  40a4f0:	mov	w9, #0xfefb                	// #65275
  40a4f4:	movk	w9, #0x6fff, lsl #16
  40a4f8:	cmp	x8, x9
  40a4fc:	b.ne	40a6e4 <ferror@plt+0x8954>  // b.any
  40a500:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40a504:	add	x1, x1, #0x6b8
  40a508:	b	40a6d4 <ferror@plt+0x8944>
  40a50c:	ldrb	w9, [x22, #336]
  40a510:	ldr	x1, [x23, #8]
  40a514:	cmp	w9, #0x1
  40a518:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  40a51c:	add	x9, x9, #0x220
  40a520:	str	x1, [x9, x8, lsl #3]
  40a524:	b.ne	40a0c0 <ferror@plt+0x8330>  // b.any
  40a528:	mov	x0, x19
  40a52c:	bl	4146fc <ferror@plt+0x1296c>
  40a530:	bl	401bb0 <puts@plt>
  40a534:	b	40a0c0 <ferror@plt+0x8330>
  40a538:	ldrb	w8, [x22, #336]
  40a53c:	cmp	w8, #0x1
  40a540:	b.eq	40a0b8 <ferror@plt+0x8328>  // b.none
  40a544:	b	40a0c0 <ferror@plt+0x8330>
  40a548:	ldrb	w8, [x22, #336]
  40a54c:	cmp	w8, #0x1
  40a550:	b.ne	40a0c0 <ferror@plt+0x8330>  // b.any
  40a554:	ldr	x0, [x23, #8]
  40a558:	bl	414d94 <ferror@plt+0x13004>
  40a55c:	b	40a0c0 <ferror@plt+0x8330>
  40a560:	mov	w9, #0xfef5                	// #65269
  40a564:	movk	w9, #0x6fff, lsl #16
  40a568:	cmp	x8, x9
  40a56c:	b.ne	40a58c <ferror@plt+0x87fc>  // b.any
  40a570:	ldrb	w8, [x22, #336]
  40a574:	ldr	x0, [x23, #8]
  40a578:	cmp	w8, #0x1
  40a57c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40a580:	str	x0, [x8, #800]
  40a584:	b.eq	40a0b0 <ferror@plt+0x8320>  // b.none
  40a588:	b	40a0c0 <ferror@plt+0x8330>
  40a58c:	mov	w9, #0x6ffffff             	// #117440511
  40a590:	cmp	x9, x8, lsr #4
  40a594:	b.ne	40a5b8 <ferror@plt+0x8828>  // b.any
  40a598:	mov	w10, #0xfff0                	// #65520
  40a59c:	ldr	x9, [x23, #8]
  40a5a0:	movk	w10, #0x6fff, lsl #16
  40a5a4:	sub	x8, x10, x8
  40a5a8:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  40a5ac:	add	x10, x10, #0x1a0
  40a5b0:	add	x8, x10, x8, lsl #3
  40a5b4:	str	x9, [x8, #120]
  40a5b8:	ldrb	w8, [x22, #336]
  40a5bc:	cmp	w8, #0x1
  40a5c0:	b.ne	40a0c0 <ferror@plt+0x8330>  // b.any
  40a5c4:	ldrh	w8, [x19, #82]
  40a5c8:	cmp	w8, #0xe
  40a5cc:	b.le	40a984 <ferror@plt+0x8bf4>
  40a5d0:	cmp	w8, #0xf
  40a5d4:	b.eq	40aa20 <ferror@plt+0x8c90>  // b.none
  40a5d8:	cmp	w8, #0x32
  40a5dc:	b.eq	40aa2c <ferror@plt+0x8c9c>  // b.none
  40a5e0:	cmp	w8, #0xb7
  40a5e4:	b.ne	40a0ac <ferror@plt+0x831c>  // b.any
  40a5e8:	mov	x0, x23
  40a5ec:	bl	414ef0 <ferror@plt+0x13160>
  40a5f0:	b	40a0c0 <ferror@plt+0x8330>
  40a5f4:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40a5f8:	mov	w2, #0x5                   	// #5
  40a5fc:	mov	x0, xzr
  40a600:	add	x1, x1, #0x858
  40a604:	bl	401cc0 <dcgettext@plt>
  40a608:	b	40aa14 <ferror@plt+0x8c84>
  40a60c:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40a610:	mov	w2, #0x5                   	// #5
  40a614:	mov	x0, xzr
  40a618:	add	x1, x1, #0x86d
  40a61c:	bl	401cc0 <dcgettext@plt>
  40a620:	b	40aa14 <ferror@plt+0x8c84>
  40a624:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40a628:	mov	w2, #0x5                   	// #5
  40a62c:	mov	x0, xzr
  40a630:	add	x1, x1, #0x881
  40a634:	bl	401cc0 <dcgettext@plt>
  40a638:	b	40aa14 <ferror@plt+0x8c84>
  40a63c:	ldrb	w8, [x22, #336]
  40a640:	cmp	w8, #0x1
  40a644:	b.ne	40a0c0 <ferror@plt+0x8330>  // b.any
  40a648:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40a64c:	mov	w2, #0x5                   	// #5
  40a650:	mov	x0, xzr
  40a654:	add	x1, x1, #0x6df
  40a658:	bl	401cc0 <dcgettext@plt>
  40a65c:	bl	401d10 <printf@plt>
  40a660:	ldr	x25, [x23, #8]
  40a664:	cbz	x25, 40a6ac <ferror@plt+0x891c>
  40a668:	tbnz	w25, #0, 40a9bc <ferror@plt+0x8c2c>
  40a66c:	tbz	w25, #1, 40a9f0 <ferror@plt+0x8c60>
  40a670:	b	40a9d0 <ferror@plt+0x8c40>
  40a674:	ldrb	w8, [x22, #336]
  40a678:	cmp	w8, #0x1
  40a67c:	b.ne	40a0c0 <ferror@plt+0x8330>  // b.any
  40a680:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40a684:	mov	w2, #0x5                   	// #5
  40a688:	mov	x0, xzr
  40a68c:	add	x1, x1, #0x6df
  40a690:	bl	401cc0 <dcgettext@plt>
  40a694:	bl	401d10 <printf@plt>
  40a698:	ldr	x25, [x23, #8]
  40a69c:	cbz	x25, 40a6ac <ferror@plt+0x891c>
  40a6a0:	tbnz	w25, #0, 40a9dc <ferror@plt+0x8c4c>
  40a6a4:	tbz	w25, #1, 40a9f0 <ferror@plt+0x8c60>
  40a6a8:	b	40a9f8 <ferror@plt+0x8c68>
  40a6ac:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40a6b0:	mov	w2, #0x5                   	// #5
  40a6b4:	mov	x0, xzr
  40a6b8:	add	x1, x1, #0x6e6
  40a6bc:	b	40a314 <ferror@plt+0x8584>
  40a6c0:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40a6c4:	add	x1, x1, #0x6d1
  40a6c8:	b	40a6d4 <ferror@plt+0x8944>
  40a6cc:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40a6d0:	add	x1, x1, #0x6a5
  40a6d4:	mov	w2, #0x5                   	// #5
  40a6d8:	mov	x0, xzr
  40a6dc:	bl	401cc0 <dcgettext@plt>
  40a6e0:	bl	401d10 <printf@plt>
  40a6e4:	ldr	x8, [x28, #816]
  40a6e8:	cbz	x8, 40a0a0 <ferror@plt+0x8310>
  40a6ec:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  40a6f0:	ldr	x9, [x23, #8]
  40a6f4:	ldr	x10, [x10, #824]
  40a6f8:	cmp	x9, x10
  40a6fc:	b.cs	40a0a0 <ferror@plt+0x8310>  // b.hs, b.nlast
  40a700:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a704:	add	x1, x8, x9
  40a708:	add	x0, x0, #0x8a8
  40a70c:	bl	401d10 <printf@plt>
  40a710:	b	40a0c0 <ferror@plt+0x8330>
  40a714:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a718:	add	x0, x0, #0x714
  40a71c:	bl	401d10 <printf@plt>
  40a720:	eor	x25, x25, #0x1
  40a724:	tbz	w25, #1, 40a3f8 <ferror@plt+0x8668>
  40a728:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a72c:	add	x0, x0, #0x719
  40a730:	bl	401d10 <printf@plt>
  40a734:	eor	x25, x25, #0x2
  40a738:	tbz	w25, #2, 40a3fc <ferror@plt+0x866c>
  40a73c:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a740:	add	x0, x0, #0x721
  40a744:	bl	401d10 <printf@plt>
  40a748:	eor	x25, x25, #0x4
  40a74c:	tbz	w25, #3, 40a400 <ferror@plt+0x8670>
  40a750:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a754:	add	x0, x0, #0x728
  40a758:	bl	401d10 <printf@plt>
  40a75c:	eor	x25, x25, #0x8
  40a760:	tbz	w25, #4, 40a404 <ferror@plt+0x8674>
  40a764:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a768:	add	x0, x0, #0x732
  40a76c:	bl	401d10 <printf@plt>
  40a770:	eor	x25, x25, #0x10
  40a774:	tbz	w25, #5, 40a408 <ferror@plt+0x8678>
  40a778:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a77c:	add	x0, x0, #0x73c
  40a780:	bl	401d10 <printf@plt>
  40a784:	eor	x25, x25, #0x20
  40a788:	tbz	w25, #6, 40a40c <ferror@plt+0x867c>
  40a78c:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a790:	add	x0, x0, #0x747
  40a794:	bl	401d10 <printf@plt>
  40a798:	eor	x25, x25, #0x40
  40a79c:	tbz	w25, #7, 40a410 <ferror@plt+0x8680>
  40a7a0:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a7a4:	add	x0, x0, #0x74f
  40a7a8:	bl	401d10 <printf@plt>
  40a7ac:	eor	x25, x25, #0x80
  40a7b0:	tbz	w25, #8, 40a414 <ferror@plt+0x8684>
  40a7b4:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a7b8:	add	x0, x0, #0x757
  40a7bc:	bl	401d10 <printf@plt>
  40a7c0:	eor	x25, x25, #0x100
  40a7c4:	tbz	w25, #9, 40a418 <ferror@plt+0x8688>
  40a7c8:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a7cc:	add	x0, x0, #0x75f
  40a7d0:	bl	401d10 <printf@plt>
  40a7d4:	eor	x25, x25, #0x200
  40a7d8:	tbz	w25, #10, 40a41c <ferror@plt+0x868c>
  40a7dc:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a7e0:	add	x0, x0, #0x766
  40a7e4:	bl	401d10 <printf@plt>
  40a7e8:	eor	x25, x25, #0x400
  40a7ec:	tbz	w25, #11, 40a420 <ferror@plt+0x8690>
  40a7f0:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a7f4:	add	x0, x0, #0x771
  40a7f8:	bl	401d10 <printf@plt>
  40a7fc:	eor	x25, x25, #0x800
  40a800:	tbz	w25, #12, 40a424 <ferror@plt+0x8694>
  40a804:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a808:	add	x0, x0, #0x77b
  40a80c:	bl	401d10 <printf@plt>
  40a810:	eor	x25, x25, #0x1000
  40a814:	tbz	w25, #13, 40a428 <ferror@plt+0x8698>
  40a818:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a81c:	add	x0, x0, #0x783
  40a820:	bl	401d10 <printf@plt>
  40a824:	eor	x25, x25, #0x2000
  40a828:	tbz	w25, #14, 40a42c <ferror@plt+0x869c>
  40a82c:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a830:	add	x0, x0, #0x78c
  40a834:	bl	401d10 <printf@plt>
  40a838:	eor	x25, x25, #0x4000
  40a83c:	tbz	w25, #15, 40a430 <ferror@plt+0x86a0>
  40a840:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a844:	add	x0, x0, #0x797
  40a848:	bl	401d10 <printf@plt>
  40a84c:	eor	x25, x25, #0x8000
  40a850:	tbz	w25, #16, 40a434 <ferror@plt+0x86a4>
  40a854:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a858:	add	x0, x0, #0x7a3
  40a85c:	bl	401d10 <printf@plt>
  40a860:	eor	x25, x25, #0x10000
  40a864:	tbz	w25, #17, 40a438 <ferror@plt+0x86a8>
  40a868:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a86c:	add	x0, x0, #0x7af
  40a870:	bl	401d10 <printf@plt>
  40a874:	eor	x25, x25, #0x20000
  40a878:	tbz	w25, #18, 40a43c <ferror@plt+0x86ac>
  40a87c:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a880:	add	x0, x0, #0x7b9
  40a884:	bl	401d10 <printf@plt>
  40a888:	eor	x25, x25, #0x40000
  40a88c:	tbz	w25, #19, 40a440 <ferror@plt+0x86b0>
  40a890:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a894:	add	x0, x0, #0x7c4
  40a898:	bl	401d10 <printf@plt>
  40a89c:	eor	x25, x25, #0x80000
  40a8a0:	tbz	w25, #20, 40a444 <ferror@plt+0x86b4>
  40a8a4:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a8a8:	add	x0, x0, #0x7cd
  40a8ac:	bl	401d10 <printf@plt>
  40a8b0:	eor	x25, x25, #0x100000
  40a8b4:	tbz	w25, #21, 40a448 <ferror@plt+0x86b8>
  40a8b8:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a8bc:	add	x0, x0, #0x7d4
  40a8c0:	bl	401d10 <printf@plt>
  40a8c4:	eor	x25, x25, #0x200000
  40a8c8:	tbz	w25, #22, 40a44c <ferror@plt+0x86bc>
  40a8cc:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a8d0:	add	x0, x0, #0x7dc
  40a8d4:	bl	401d10 <printf@plt>
  40a8d8:	eor	x25, x25, #0x400000
  40a8dc:	tbz	w25, #23, 40a450 <ferror@plt+0x86c0>
  40a8e0:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a8e4:	add	x0, x0, #0x7e5
  40a8e8:	bl	401d10 <printf@plt>
  40a8ec:	eor	x25, x25, #0x800000
  40a8f0:	tbz	w25, #24, 40a454 <ferror@plt+0x86c4>
  40a8f4:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a8f8:	add	x0, x0, #0x7f1
  40a8fc:	bl	401d10 <printf@plt>
  40a900:	eor	x25, x25, #0x1000000
  40a904:	tbz	w25, #25, 40a458 <ferror@plt+0x86c8>
  40a908:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a90c:	add	x0, x0, #0x7fc
  40a910:	bl	401d10 <printf@plt>
  40a914:	eor	x25, x25, #0x2000000
  40a918:	tbz	w25, #26, 40a45c <ferror@plt+0x86cc>
  40a91c:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a920:	add	x0, x0, #0x807
  40a924:	bl	401d10 <printf@plt>
  40a928:	eor	x25, x25, #0x4000000
  40a92c:	tbz	w25, #27, 40a460 <ferror@plt+0x86d0>
  40a930:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a934:	add	x0, x0, #0x80d
  40a938:	bl	401d10 <printf@plt>
  40a93c:	eor	x25, x25, #0x8000000
  40a940:	tbz	w25, #28, 40a464 <ferror@plt+0x86d4>
  40a944:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a948:	add	x0, x0, #0x812
  40a94c:	bl	401d10 <printf@plt>
  40a950:	eor	x25, x25, #0x10000000
  40a954:	tbz	w25, #29, 40a468 <ferror@plt+0x86d8>
  40a958:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a95c:	add	x0, x0, #0x818
  40a960:	bl	401d10 <printf@plt>
  40a964:	eor	x25, x25, #0x20000000
  40a968:	tbz	w25, #30, 40a9f0 <ferror@plt+0x8c60>
  40a96c:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a970:	add	x0, x0, #0x824
  40a974:	bl	401d10 <printf@plt>
  40a978:	eor	x25, x25, #0x40000000
  40a97c:	cbnz	x25, 40aa0c <ferror@plt+0x8c7c>
  40a980:	b	40a0b8 <ferror@plt+0x8328>
  40a984:	cmp	w8, #0x8
  40a988:	b.eq	40a994 <ferror@plt+0x8c04>  // b.none
  40a98c:	cmp	w8, #0xa
  40a990:	b.ne	40a0ac <ferror@plt+0x831c>  // b.any
  40a994:	mov	x0, x23
  40a998:	bl	414f2c <ferror@plt+0x1319c>
  40a99c:	b	40a0c0 <ferror@plt+0x8330>
  40a9a0:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40a9a4:	mov	w2, #0x5                   	// #5
  40a9a8:	add	x1, x1, #0x8b0
  40a9ac:	bl	401cc0 <dcgettext@plt>
  40a9b0:	ldr	x1, [sp]
  40a9b4:	bl	401d10 <printf@plt>
  40a9b8:	b	40a0c0 <ferror@plt+0x8330>
  40a9bc:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a9c0:	add	x0, x0, #0x6ed
  40a9c4:	bl	401d10 <printf@plt>
  40a9c8:	eor	x25, x25, #0x1
  40a9cc:	tbz	w25, #1, 40a9f0 <ferror@plt+0x8c60>
  40a9d0:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a9d4:	add	x0, x0, #0x6f6
  40a9d8:	b	40aa00 <ferror@plt+0x8c70>
  40a9dc:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a9e0:	add	x0, x0, #0x6ff
  40a9e4:	bl	401d10 <printf@plt>
  40a9e8:	eor	x25, x25, #0x1
  40a9ec:	tbnz	w25, #1, 40a9f8 <ferror@plt+0x8c68>
  40a9f0:	cbnz	x25, 40aa0c <ferror@plt+0x8c7c>
  40a9f4:	b	40a0b8 <ferror@plt+0x8328>
  40a9f8:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40a9fc:	add	x0, x0, #0x709
  40aa00:	bl	401d10 <printf@plt>
  40aa04:	eor	x25, x25, #0x2
  40aa08:	cbz	x25, 40a0b8 <ferror@plt+0x8328>
  40aa0c:	adrp	x0, 456000 <warn@@Base+0x14c10>
  40aa10:	add	x0, x0, #0xae4
  40aa14:	mov	x1, x25
  40aa18:	bl	401d10 <printf@plt>
  40aa1c:	b	40a0b8 <ferror@plt+0x8328>
  40aa20:	mov	x0, x23
  40aa24:	bl	415144 <ferror@plt+0x133b4>
  40aa28:	b	40a0c0 <ferror@plt+0x8330>
  40aa2c:	mov	x0, x23
  40aa30:	bl	41520c <ferror@plt+0x1347c>
  40aa34:	b	40a0c0 <ferror@plt+0x8330>
  40aa38:	adrp	x8, 48d000 <stdout@@GLIBC_2.17+0x1180>
  40aa3c:	ldr	x8, [x8, #3352]
  40aa40:	adrp	x23, 48d000 <stdout@@GLIBC_2.17+0x1180>
  40aa44:	mov	x20, xzr
  40aa48:	cmp	x8, #0x1
  40aa4c:	b.lt	40aaf8 <ferror@plt+0x8d68>  // b.tstop
  40aa50:	adrp	x24, 48c000 <stdout@@GLIBC_2.17+0x180>
  40aa54:	ldr	x25, [x24, #856]
  40aa58:	mov	w26, #0xfdfe                	// #65022
  40aa5c:	mov	w27, #0xfeff                	// #65279
  40aa60:	mov	w28, #0xfdff                	// #65023
  40aa64:	adrp	x21, 455000 <warn@@Base+0x13c10>
  40aa68:	movk	w26, #0x6fff, lsl #16
  40aa6c:	movk	w27, #0x6fff, lsl #16
  40aa70:	movk	w28, #0x6fff, lsl #16
  40aa74:	add	x21, x21, #0x532
  40aa78:	b	40aaac <ferror@plt+0x8d1c>
  40aa7c:	ldr	x1, [x25, #8]
  40aa80:	mov	x0, x19
  40aa84:	mov	x2, x20
  40aa88:	bl	41461c <ferror@plt+0x1288c>
  40aa8c:	str	x0, [x23, #3360]
  40aa90:	adrp	x9, 48d000 <stdout@@GLIBC_2.17+0x1180>
  40aa94:	ldr	x8, [x24, #856]
  40aa98:	ldr	x9, [x9, #3352]
  40aa9c:	add	x25, x25, #0x10
  40aaa0:	add	x8, x8, x9, lsl #4
  40aaa4:	cmp	x25, x8
  40aaa8:	b.cs	40aaf8 <ferror@plt+0x8d68>  // b.hs, b.nlast
  40aaac:	ldr	x8, [x25]
  40aab0:	cmp	x8, x26
  40aab4:	b.eq	40aaf0 <ferror@plt+0x8d60>  // b.none
  40aab8:	cmp	x8, x27
  40aabc:	b.eq	40aa7c <ferror@plt+0x8cec>  // b.none
  40aac0:	cmp	x8, x28
  40aac4:	b.ne	40aa90 <ferror@plt+0x8d00>  // b.any
  40aac8:	ldr	x8, [x25, #8]
  40aacc:	cmp	x8, #0x4
  40aad0:	b.eq	40aa90 <ferror@plt+0x8d00>  // b.none
  40aad4:	mov	w2, #0x5                   	// #5
  40aad8:	mov	x0, xzr
  40aadc:	mov	x1, x21
  40aae0:	bl	401cc0 <dcgettext@plt>
  40aae4:	ldr	w1, [x25, #8]
  40aae8:	bl	44132c <error@@Base>
  40aaec:	b	40aa90 <ferror@plt+0x8d00>
  40aaf0:	ldr	x20, [x25, #8]
  40aaf4:	b	40aa90 <ferror@plt+0x8d00>
  40aaf8:	adrp	x27, 48c000 <stdout@@GLIBC_2.17+0x180>
  40aafc:	adrp	x28, 48c000 <stdout@@GLIBC_2.17+0x180>
  40ab00:	cbz	x20, 40ac14 <ferror@plt+0x8e84>
  40ab04:	ldr	x21, [x23, #3360]
  40ab08:	cbz	x21, 40ac14 <ferror@plt+0x8e84>
  40ab0c:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40ab10:	add	x1, x1, #0x555
  40ab14:	mov	w2, #0x5                   	// #5
  40ab18:	mov	x0, xzr
  40ab1c:	bl	401cc0 <dcgettext@plt>
  40ab20:	mov	x5, x0
  40ab24:	mov	w3, #0x1                   	// #1
  40ab28:	mov	x0, xzr
  40ab2c:	mov	x1, x19
  40ab30:	mov	x2, x21
  40ab34:	mov	x4, x20
  40ab38:	mov	w23, #0x1                   	// #1
  40ab3c:	bl	402054 <ferror@plt+0x2c4>
  40ab40:	cbz	x0, 40ac10 <ferror@plt+0x8e80>
  40ab44:	ldr	x8, [x22, #848]
  40ab48:	mov	x21, x0
  40ab4c:	cbz	x8, 40ab70 <ferror@plt+0x8de0>
  40ab50:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40ab54:	add	x1, x1, #0x568
  40ab58:	mov	w2, #0x5                   	// #5
  40ab5c:	mov	x0, xzr
  40ab60:	bl	401cc0 <dcgettext@plt>
  40ab64:	bl	44132c <error@@Base>
  40ab68:	ldr	x0, [x22, #848]
  40ab6c:	bl	401c10 <free@plt>
  40ab70:	mov	x0, x20
  40ab74:	bl	401a70 <malloc@plt>
  40ab78:	str	x0, [x22, #848]
  40ab7c:	cbz	x0, 40abf4 <ferror@plt+0x8e64>
  40ab80:	lsr	x8, x20, #2
  40ab84:	adrp	x23, 48d000 <stdout@@GLIBC_2.17+0x1180>
  40ab88:	tst	x20, #0x3fffffffc
  40ab8c:	str	w8, [x23, #3368]
  40ab90:	b.eq	40abe4 <ferror@plt+0x8e54>  // b.none
  40ab94:	ldr	x24, [x22, #848]
  40ab98:	adrp	x25, 490000 <stdout@@GLIBC_2.17+0x4180>
  40ab9c:	mov	x20, x21
  40aba0:	ldr	x8, [x25, #3328]
  40aba4:	mov	w1, #0x2                   	// #2
  40aba8:	mov	x0, x20
  40abac:	blr	x8
  40abb0:	strh	w0, [x24]
  40abb4:	ldr	x8, [x25, #3328]
  40abb8:	add	x0, x20, #0x2
  40abbc:	mov	w1, #0x2                   	// #2
  40abc0:	blr	x8
  40abc4:	strh	w0, [x24, #2]
  40abc8:	ldr	x8, [x22, #848]
  40abcc:	ldr	w9, [x23, #3368]
  40abd0:	add	x24, x24, #0x4
  40abd4:	add	x20, x20, #0x4
  40abd8:	add	x8, x8, x9, lsl #2
  40abdc:	cmp	x24, x8
  40abe0:	b.cc	40aba0 <ferror@plt+0x8e10>  // b.lo, b.ul, b.last
  40abe4:	mov	x0, x21
  40abe8:	bl	401c10 <free@plt>
  40abec:	mov	w23, wzr
  40abf0:	b	40ac10 <ferror@plt+0x8e80>
  40abf4:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40abf8:	add	x1, x1, #0x59c
  40abfc:	mov	w2, #0x5                   	// #5
  40ac00:	bl	401cc0 <dcgettext@plt>
  40ac04:	mov	x1, x20
  40ac08:	bl	44132c <error@@Base>
  40ac0c:	mov	w23, #0x1                   	// #1
  40ac10:	cbnz	w23, 40ac18 <ferror@plt+0x8e88>
  40ac14:	mov	w23, wzr
  40ac18:	cbz	w23, 40a004 <ferror@plt+0x8274>
  40ac1c:	ldp	x20, x19, [sp, #160]
  40ac20:	ldp	x22, x21, [sp, #144]
  40ac24:	ldp	x24, x23, [sp, #128]
  40ac28:	ldp	x26, x25, [sp, #112]
  40ac2c:	ldp	x28, x27, [sp, #96]
  40ac30:	ldp	x29, x30, [sp, #80]
  40ac34:	add	sp, sp, #0xb0
  40ac38:	ret
  40ac3c:	sub	sp, sp, #0x80
  40ac40:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40ac44:	ldrb	w8, [x8, #328]
  40ac48:	stp	x29, x30, [sp, #32]
  40ac4c:	stp	x28, x27, [sp, #48]
  40ac50:	stp	x26, x25, [sp, #64]
  40ac54:	cmp	w8, #0x1
  40ac58:	stp	x24, x23, [sp, #80]
  40ac5c:	stp	x22, x21, [sp, #96]
  40ac60:	stp	x20, x19, [sp, #112]
  40ac64:	add	x29, sp, #0x20
  40ac68:	b.ne	40b0b4 <ferror@plt+0x9324>  // b.any
  40ac6c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40ac70:	ldrb	w8, [x8, #376]
  40ac74:	mov	x19, x0
  40ac78:	cmp	w8, #0x1
  40ac7c:	b.ne	40ad68 <ferror@plt+0x8fd8>  // b.any
  40ac80:	adrp	x27, 447000 <warn@@Base+0x5c10>
  40ac84:	adrp	x28, 48c000 <stdout@@GLIBC_2.17+0x180>
  40ac88:	mov	x26, xzr
  40ac8c:	mov	w25, wzr
  40ac90:	add	x27, x27, #0x7c8
  40ac94:	add	x28, x28, #0x220
  40ac98:	mov	w20, #0x1                   	// #1
  40ac9c:	b	40acac <ferror@plt+0x8f1c>
  40aca0:	add	x26, x26, #0x18
  40aca4:	cmp	x26, #0x48
  40aca8:	b.eq	40aff8 <ferror@plt+0x9268>  // b.none
  40acac:	add	x8, x27, x26
  40acb0:	ldpsw	x10, x9, [x8, #8]
  40acb4:	ldr	x21, [x28, x9, lsl #3]
  40acb8:	ldr	x23, [x28, x10, lsl #3]
  40acbc:	cmp	x21, #0x0
  40acc0:	csinc	w25, w25, wzr, eq  // eq = none
  40acc4:	cmp	x26, #0x30
  40acc8:	b.ne	40acec <ferror@plt+0x8f5c>  // b.any
  40accc:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  40acd0:	ldr	x9, [x9, #704]
  40acd4:	cmp	x9, #0x7
  40acd8:	cneg	w10, w20, ne  // ne = any
  40acdc:	cmp	x9, #0x11
  40ace0:	csel	w22, wzr, w10, eq  // eq = none
  40ace4:	cbnz	x21, 40acf4 <ferror@plt+0x8f64>
  40ace8:	b	40aca0 <ferror@plt+0x8f10>
  40acec:	ldr	w22, [x8, #16]
  40acf0:	cbz	x21, 40aca0 <ferror@plt+0x8f10>
  40acf4:	ldr	x24, [x8]
  40acf8:	adrp	x1, 456000 <warn@@Base+0x14c10>
  40acfc:	mov	w2, #0x5                   	// #5
  40ad00:	mov	x0, xzr
  40ad04:	add	x1, x1, #0x607
  40ad08:	bl	401cc0 <dcgettext@plt>
  40ad0c:	mov	x1, x24
  40ad10:	mov	x2, x23
  40ad14:	mov	x3, x21
  40ad18:	bl	401d10 <printf@plt>
  40ad1c:	mov	x0, x19
  40ad20:	mov	x1, x23
  40ad24:	mov	x2, x21
  40ad28:	bl	41461c <ferror@plt+0x1288c>
  40ad2c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40ad30:	ldr	x3, [x8, #832]
  40ad34:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40ad38:	ldr	x4, [x8, #840]
  40ad3c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40ad40:	ldr	x5, [x8, #816]
  40ad44:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40ad48:	ldr	x6, [x8, #824]
  40ad4c:	mov	x1, x0
  40ad50:	mov	x0, x19
  40ad54:	mov	x2, x21
  40ad58:	mov	w7, w22
  40ad5c:	str	w20, [sp]
  40ad60:	bl	415a20 <ferror@plt+0x13c90>
  40ad64:	b	40aca0 <ferror@plt+0x8f10>
  40ad68:	ldr	w8, [x19, #100]
  40ad6c:	cbz	w8, 40b024 <ferror@plt+0x9294>
  40ad70:	ldr	x20, [x19, #112]
  40ad74:	adrp	x21, 456000 <warn@@Base+0x14c10>
  40ad78:	adrp	x24, 465000 <warn@@Base+0x23c10>
  40ad7c:	adrp	x26, 465000 <warn@@Base+0x23c10>
  40ad80:	adrp	x27, 456000 <warn@@Base+0x14c10>
  40ad84:	mov	x23, xzr
  40ad88:	add	x21, x21, #0x676
  40ad8c:	add	x24, x24, #0x774
  40ad90:	add	x26, x26, #0x7ae
  40ad94:	add	x27, x27, #0x68b
  40ad98:	str	wzr, [sp, #16]
  40ad9c:	b	40ade4 <ferror@plt+0x9054>
  40ada0:	mov	x0, x19
  40ada4:	mov	x1, x25
  40ada8:	mov	x2, x28
  40adac:	mov	x3, xzr
  40adb0:	mov	x4, xzr
  40adb4:	mov	x5, xzr
  40adb8:	mov	x6, xzr
  40adbc:	mov	w7, w22
  40adc0:	str	wzr, [sp]
  40adc4:	bl	415a20 <ferror@plt+0x13c90>
  40adc8:	mov	w8, #0x1                   	// #1
  40adcc:	str	w8, [sp, #16]
  40add0:	ldr	w8, [x19, #100]
  40add4:	add	x23, x23, #0x1
  40add8:	add	x20, x20, #0x50
  40addc:	cmp	x23, x8
  40ade0:	b.cs	40b028 <ferror@plt+0x9298>  // b.hs, b.nlast
  40ade4:	ldr	w8, [x20, #4]
  40ade8:	cmp	w8, #0x9
  40adec:	b.eq	40adf8 <ferror@plt+0x9068>  // b.none
  40adf0:	cmp	w8, #0x4
  40adf4:	b.ne	40add0 <ferror@plt+0x9040>  // b.any
  40adf8:	ldr	x28, [x20, #32]
  40adfc:	cbz	x28, 40add0 <ferror@plt+0x9040>
  40ae00:	ldr	x25, [x20, #24]
  40ae04:	mov	w2, #0x5                   	// #5
  40ae08:	mov	x0, xzr
  40ae0c:	mov	x1, x21
  40ae10:	bl	401cc0 <dcgettext@plt>
  40ae14:	bl	401d10 <printf@plt>
  40ae18:	ldr	x8, [x19, #128]
  40ae1c:	cbz	x8, 40ae40 <ferror@plt+0x90b0>
  40ae20:	mov	x0, x19
  40ae24:	mov	x1, x20
  40ae28:	bl	40344c <ferror@plt+0x16bc>
  40ae2c:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  40ae30:	mov	x0, x27
  40ae34:	add	x1, x1, #0x68
  40ae38:	bl	401d10 <printf@plt>
  40ae3c:	b	40ae50 <ferror@plt+0x90c0>
  40ae40:	ldr	w1, [x20]
  40ae44:	adrp	x0, 473000 <warn@@Base+0x31c10>
  40ae48:	add	x0, x0, #0xbdc
  40ae4c:	bl	401d10 <printf@plt>
  40ae50:	ldr	x8, [x20, #56]
  40ae54:	mov	w4, #0x5                   	// #5
  40ae58:	mov	x0, xzr
  40ae5c:	mov	x1, x24
  40ae60:	udiv	x22, x28, x8
  40ae64:	mov	x2, x26
  40ae68:	mov	x3, x22
  40ae6c:	bl	401c70 <dcngettext@plt>
  40ae70:	mov	x1, x25
  40ae74:	mov	x2, x22
  40ae78:	bl	401d10 <printf@plt>
  40ae7c:	ldr	w9, [x20, #4]
  40ae80:	ldr	w8, [x20, #40]
  40ae84:	cmp	w9, #0x4
  40ae88:	cset	w22, eq  // eq = none
  40ae8c:	cbz	w8, 40ada0 <ferror@plt+0x9010>
  40ae90:	ldr	w9, [x19, #100]
  40ae94:	cmp	w8, w9
  40ae98:	b.cs	40ada0 <ferror@plt+0x9010>  // b.hs, b.nlast
  40ae9c:	ldr	x27, [x19, #112]
  40aea0:	ldr	w21, [x20, #40]
  40aea4:	mov	w8, #0x50                  	// #80
  40aea8:	madd	x1, x21, x8, x27
  40aeac:	mov	x24, x1
  40aeb0:	ldr	w8, [x24, #4]!
  40aeb4:	cmp	w8, #0xb
  40aeb8:	b.eq	40aec4 <ferror@plt+0x9134>  // b.none
  40aebc:	cmp	w8, #0x2
  40aec0:	b.ne	40afcc <ferror@plt+0x923c>  // b.any
  40aec4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40aec8:	ldr	w8, [x8, #100]
  40aecc:	cbz	w8, 40afb8 <ferror@plt+0x9228>
  40aed0:	sub	x2, x29, #0x8
  40aed4:	mov	x0, x19
  40aed8:	bl	404294 <ferror@plt+0x2504>
  40aedc:	mov	x26, x0
  40aee0:	cbz	x0, 40afcc <ferror@plt+0x923c>
  40aee4:	mov	w8, #0x50                  	// #80
  40aee8:	madd	x8, x21, x8, x27
  40aeec:	ldr	w8, [x8, #40]
  40aef0:	cbz	w8, 40af58 <ferror@plt+0x91c8>
  40aef4:	ldr	w9, [x19, #100]
  40aef8:	cmp	w8, w9
  40aefc:	b.cs	40af58 <ferror@plt+0x91c8>  // b.hs, b.nlast
  40af00:	ldr	x9, [x19, #112]
  40af04:	mov	w10, #0x50                  	// #80
  40af08:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40af0c:	mov	w2, #0x5                   	// #5
  40af10:	madd	x21, x8, x10, x9
  40af14:	ldr	x8, [x21, #32]!
  40af18:	mov	x0, xzr
  40af1c:	add	x1, x1, #0x525
  40af20:	ldur	x27, [x21, #-8]
  40af24:	str	x8, [sp, #16]
  40af28:	bl	401cc0 <dcgettext@plt>
  40af2c:	ldr	x4, [sp, #16]
  40af30:	mov	x5, x0
  40af34:	mov	w3, #0x1                   	// #1
  40af38:	mov	x0, xzr
  40af3c:	mov	x1, x19
  40af40:	mov	x2, x27
  40af44:	bl	402054 <ferror@plt+0x2c4>
  40af48:	mov	x27, x0
  40af4c:	cbz	x0, 40aff0 <ferror@plt+0x9260>
  40af50:	ldr	x6, [x21]
  40af54:	b	40af60 <ferror@plt+0x91d0>
  40af58:	mov	x6, xzr
  40af5c:	mov	x27, xzr
  40af60:	ldr	w8, [x24]
  40af64:	ldur	x4, [x29, #-8]
  40af68:	adrp	x21, 456000 <warn@@Base+0x14c10>
  40af6c:	mov	x0, x19
  40af70:	cmp	w8, #0xb
  40af74:	cset	w8, eq  // eq = none
  40af78:	mov	x1, x25
  40af7c:	mov	x2, x28
  40af80:	mov	x3, x26
  40af84:	mov	x5, x27
  40af88:	mov	w7, w22
  40af8c:	add	x21, x21, #0x676
  40af90:	str	w8, [sp]
  40af94:	bl	415a20 <ferror@plt+0x13c90>
  40af98:	cbz	x27, 40afa4 <ferror@plt+0x9214>
  40af9c:	mov	x0, x27
  40afa0:	bl	401c10 <free@plt>
  40afa4:	mov	x0, x26
  40afa8:	bl	401c10 <free@plt>
  40afac:	mov	w8, #0x1                   	// #1
  40afb0:	str	w8, [sp, #16]
  40afb4:	b	40afd4 <ferror@plt+0x9244>
  40afb8:	sub	x2, x29, #0x8
  40afbc:	mov	x0, x19
  40afc0:	bl	404654 <ferror@plt+0x28c4>
  40afc4:	mov	x26, x0
  40afc8:	cbnz	x0, 40aee4 <ferror@plt+0x9154>
  40afcc:	adrp	x21, 456000 <warn@@Base+0x14c10>
  40afd0:	add	x21, x21, #0x676
  40afd4:	adrp	x24, 465000 <warn@@Base+0x23c10>
  40afd8:	adrp	x26, 465000 <warn@@Base+0x23c10>
  40afdc:	adrp	x27, 456000 <warn@@Base+0x14c10>
  40afe0:	add	x24, x24, #0x774
  40afe4:	add	x26, x26, #0x7ae
  40afe8:	add	x27, x27, #0x68b
  40afec:	b	40add0 <ferror@plt+0x9040>
  40aff0:	mov	x6, xzr
  40aff4:	b	40af60 <ferror@plt+0x91d0>
  40aff8:	mov	x0, x19
  40affc:	bl	413d90 <ferror@plt+0x12000>
  40b000:	cbz	w0, 40b014 <ferror@plt+0x9284>
  40b004:	mov	x0, x19
  40b008:	bl	416770 <ferror@plt+0x149e0>
  40b00c:	cmp	w0, #0x0
  40b010:	csinc	w25, w25, wzr, eq  // eq = none
  40b014:	cbnz	w25, 40b0b4 <ferror@plt+0x9324>
  40b018:	adrp	x1, 456000 <warn@@Base+0x14c10>
  40b01c:	add	x1, x1, #0x645
  40b020:	b	40b0a4 <ferror@plt+0x9314>
  40b024:	str	wzr, [sp, #16]
  40b028:	ldr	w8, [sp, #16]
  40b02c:	cbnz	w8, 40b0b4 <ferror@plt+0x9324>
  40b030:	adrp	x8, 447000 <warn@@Base+0x5c10>
  40b034:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b038:	mov	x19, xzr
  40b03c:	add	x8, x8, #0x7d4
  40b040:	add	x9, x9, #0x220
  40b044:	ldrsw	x10, [x8]
  40b048:	ldr	x10, [x9, x10, lsl #3]
  40b04c:	cbnz	x10, 40b064 <ferror@plt+0x92d4>
  40b050:	add	x19, x19, #0x1
  40b054:	cmp	x19, #0x3
  40b058:	add	x8, x8, #0x18
  40b05c:	b.ne	40b044 <ferror@plt+0x92b4>  // b.any
  40b060:	b	40b094 <ferror@plt+0x9304>
  40b064:	adrp	x1, 456000 <warn@@Base+0x14c10>
  40b068:	add	x1, x1, #0x690
  40b06c:	mov	w2, #0x5                   	// #5
  40b070:	mov	x0, xzr
  40b074:	bl	401cc0 <dcgettext@plt>
  40b078:	bl	401d10 <printf@plt>
  40b07c:	adrp	x1, 456000 <warn@@Base+0x14c10>
  40b080:	add	x1, x1, #0x6bf
  40b084:	mov	w2, #0x5                   	// #5
  40b088:	mov	x0, xzr
  40b08c:	bl	401cc0 <dcgettext@plt>
  40b090:	bl	401d10 <printf@plt>
  40b094:	cmp	x19, #0x3
  40b098:	b.ne	40b0b4 <ferror@plt+0x9324>  // b.any
  40b09c:	adrp	x1, 456000 <warn@@Base+0x14c10>
  40b0a0:	add	x1, x1, #0x707
  40b0a4:	mov	w2, #0x5                   	// #5
  40b0a8:	mov	x0, xzr
  40b0ac:	bl	401cc0 <dcgettext@plt>
  40b0b0:	bl	401d10 <printf@plt>
  40b0b4:	ldp	x20, x19, [sp, #112]
  40b0b8:	ldp	x22, x21, [sp, #96]
  40b0bc:	ldp	x24, x23, [sp, #80]
  40b0c0:	ldp	x26, x25, [sp, #64]
  40b0c4:	ldp	x28, x27, [sp, #48]
  40b0c8:	ldp	x29, x30, [sp, #32]
  40b0cc:	add	sp, sp, #0x80
  40b0d0:	ret
  40b0d4:	stp	x29, x30, [sp, #-32]!
  40b0d8:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b0dc:	ldrb	w8, [x8, #332]
  40b0e0:	str	x19, [sp, #16]
  40b0e4:	mov	x29, sp
  40b0e8:	cmp	w8, #0x1
  40b0ec:	b.ne	40b17c <ferror@plt+0x93ec>  // b.any
  40b0f0:	ldrh	w8, [x0, #82]
  40b0f4:	mov	x19, x0
  40b0f8:	cmp	w8, #0x28
  40b0fc:	b.ne	40b10c <ferror@plt+0x937c>  // b.any
  40b100:	adrp	x8, 41a000 <ferror@plt+0x18270>
  40b104:	add	x8, x8, #0xc48
  40b108:	b	40b140 <ferror@plt+0x93b0>
  40b10c:	adrp	x9, 447000 <warn@@Base+0x5c10>
  40b110:	mov	x10, xzr
  40b114:	add	x9, x9, #0x810
  40b118:	add	x11, x10, #0x10
  40b11c:	cmp	x11, #0x40
  40b120:	b.eq	40b14c <ferror@plt+0x93bc>  // b.none
  40b124:	add	x10, x9, x10
  40b128:	ldr	w10, [x10, #16]
  40b12c:	cmp	w10, w8
  40b130:	mov	x10, x11
  40b134:	b.ne	40b118 <ferror@plt+0x9388>  // b.any
  40b138:	add	x8, x9, x11
  40b13c:	ldr	x8, [x8, #8]
  40b140:	mov	x0, x19
  40b144:	blr	x8
  40b148:	b	40b180 <ferror@plt+0x93f0>
  40b14c:	adrp	x1, 465000 <warn@@Base+0x23c10>
  40b150:	add	x1, x1, #0x66f
  40b154:	mov	w2, #0x5                   	// #5
  40b158:	mov	x0, xzr
  40b15c:	bl	401cc0 <dcgettext@plt>
  40b160:	ldrh	w8, [x19, #82]
  40b164:	mov	x19, x0
  40b168:	mov	w0, w8
  40b16c:	bl	40e41c <ferror@plt+0xc68c>
  40b170:	mov	x1, x0
  40b174:	mov	x0, x19
  40b178:	bl	401d10 <printf@plt>
  40b17c:	mov	w0, #0x1                   	// #1
  40b180:	ldr	x19, [sp, #16]
  40b184:	ldp	x29, x30, [sp], #32
  40b188:	ret
  40b18c:	sub	sp, sp, #0xe0
  40b190:	stp	x24, x23, [sp, #176]
  40b194:	stp	x22, x21, [sp, #192]
  40b198:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b19c:	adrp	x23, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b1a0:	adrp	x22, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b1a4:	ldrb	w10, [x21, #324]
  40b1a8:	ldrb	w8, [x23, #396]
  40b1ac:	ldrb	w9, [x22, #360]
  40b1b0:	stp	x26, x25, [sp, #160]
  40b1b4:	mov	x25, x0
  40b1b8:	stp	d9, d8, [sp, #112]
  40b1bc:	stp	x29, x30, [sp, #128]
  40b1c0:	stp	x28, x27, [sp, #144]
  40b1c4:	stp	x20, x19, [sp, #208]
  40b1c8:	add	x29, sp, #0x70
  40b1cc:	tbnz	w10, #0, 40b1e0 <ferror@plt+0x9450>
  40b1d0:	tbnz	w8, #0, 40b1e0 <ferror@plt+0x9450>
  40b1d4:	cbnz	w9, 40b1e0 <ferror@plt+0x9450>
  40b1d8:	mov	w0, #0x1                   	// #1
  40b1dc:	b	40c148 <ferror@plt+0xa3b8>
  40b1e0:	adrp	x28, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b1e4:	ldr	x1, [x28, #576]
  40b1e8:	cbz	x1, 40b298 <ferror@plt+0x9508>
  40b1ec:	tbnz	w9, #0, 40b224 <ferror@plt+0x9494>
  40b1f0:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b1f4:	ldrb	w9, [x9, #376]
  40b1f8:	mov	x19, xzr
  40b1fc:	cmp	w9, #0x1
  40b200:	b.ne	40b348 <ferror@plt+0x95b8>  // b.any
  40b204:	eor	w8, w8, #0x1
  40b208:	cbz	w8, 40b348 <ferror@plt+0x95b8>
  40b20c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b210:	ldr	x8, [x8, #816]
  40b214:	mov	x26, x19
  40b218:	stur	x19, [x29, #-48]
  40b21c:	str	x19, [sp, #56]
  40b220:	cbz	x8, 40b3e4 <ferror@plt+0x9654>
  40b224:	ldrh	w8, [x25, #82]
  40b228:	mov	x24, x21
  40b22c:	mov	w19, #0x4                   	// #4
  40b230:	cmp	w8, #0x16
  40b234:	b.eq	40b250 <ferror@plt+0x94c0>  // b.none
  40b238:	mov	w9, #0xa390                	// #41872
  40b23c:	cmp	w8, w9
  40b240:	b.eq	40b250 <ferror@plt+0x94c0>  // b.none
  40b244:	mov	w9, #0x9026                	// #36902
  40b248:	cmp	w8, w9
  40b24c:	b.ne	40b260 <ferror@plt+0x94d0>  // b.any
  40b250:	ldrb	w8, [x25, #28]
  40b254:	cmp	w8, #0x2
  40b258:	mov	w8, #0x8                   	// #8
  40b25c:	csel	w19, w8, w19, eq  // eq = none
  40b260:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  40b264:	ldr	x20, [x25, #8]
  40b268:	ldr	x21, [x8, #3928]
  40b26c:	mov	w2, #0x10                  	// #16
  40b270:	mov	x0, x25
  40b274:	bl	41461c <ferror@plt+0x1288c>
  40b278:	add	x1, x0, x21
  40b27c:	mov	x0, x20
  40b280:	mov	w2, wzr
  40b284:	bl	401b70 <fseek@plt>
  40b288:	cbz	w0, 40b2ac <ferror@plt+0x951c>
  40b28c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40b290:	add	x1, x1, #0x3c0
  40b294:	b	40b360 <ferror@plt+0x95d0>
  40b298:	mov	x19, xzr
  40b29c:	mov	x26, xzr
  40b2a0:	stur	xzr, [x29, #-48]
  40b2a4:	str	xzr, [sp, #56]
  40b2a8:	b	40b3e4 <ferror@plt+0x9654>
  40b2ac:	ldr	x3, [x25, #8]
  40b2b0:	sub	x0, x29, #0x18
  40b2b4:	mov	w2, #0x1                   	// #1
  40b2b8:	mov	x1, x19
  40b2bc:	bl	401c00 <fread@plt>
  40b2c0:	cmp	x0, #0x1
  40b2c4:	b.ne	40b33c <ferror@plt+0x95ac>  // b.any
  40b2c8:	ldr	x3, [x25, #8]
  40b2cc:	sub	x0, x29, #0x8
  40b2d0:	mov	w2, #0x1                   	// #1
  40b2d4:	mov	x1, x19
  40b2d8:	bl	401c00 <fread@plt>
  40b2dc:	cmp	x0, #0x1
  40b2e0:	b.ne	40b358 <ferror@plt+0x95c8>  // b.any
  40b2e4:	adrp	x20, 490000 <stdout@@GLIBC_2.17+0x4180>
  40b2e8:	ldr	x8, [x20, #3328]
  40b2ec:	sub	x0, x29, #0x18
  40b2f0:	mov	w1, w19
  40b2f4:	blr	x8
  40b2f8:	ldr	x8, [x20, #3328]
  40b2fc:	mov	x21, x0
  40b300:	sub	x0, x29, #0x8
  40b304:	mov	w1, w19
  40b308:	blr	x8
  40b30c:	mov	x26, x0
  40b310:	mov	x0, x25
  40b314:	mov	x1, x21
  40b318:	mov	w2, w19
  40b31c:	bl	41ec1c <ferror@plt+0x1ce8c>
  40b320:	mov	x20, x0
  40b324:	mov	x0, x25
  40b328:	mov	x1, x26
  40b32c:	mov	w2, w19
  40b330:	bl	41ec1c <ferror@plt+0x1ce8c>
  40b334:	mov	x19, x0
  40b338:	b	40b380 <ferror@plt+0x95f0>
  40b33c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40b340:	add	x1, x1, #0x3f0
  40b344:	b	40b360 <ferror@plt+0x95d0>
  40b348:	stur	x19, [x29, #-48]
  40b34c:	mov	x26, x19
  40b350:	str	x19, [sp, #56]
  40b354:	b	40b3e4 <ferror@plt+0x9654>
  40b358:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40b35c:	add	x1, x1, #0x415
  40b360:	mov	w2, #0x5                   	// #5
  40b364:	mov	x0, xzr
  40b368:	bl	401cc0 <dcgettext@plt>
  40b36c:	bl	44132c <error@@Base>
  40b370:	mov	x19, xzr
  40b374:	mov	x20, xzr
  40b378:	mov	x26, xzr
  40b37c:	mov	x21, xzr
  40b380:	cbz	x19, 40b394 <ferror@plt+0x9604>
  40b384:	cbz	x20, 40b394 <ferror@plt+0x9604>
  40b388:	str	x21, [sp, #56]
  40b38c:	stur	x20, [x29, #-48]
  40b390:	b	40b3d8 <ferror@plt+0x9648>
  40b394:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b398:	ldrb	w8, [x8, #376]
  40b39c:	tbz	w8, #0, 40b3b8 <ferror@plt+0x9628>
  40b3a0:	str	x21, [sp, #56]
  40b3a4:	stur	x20, [x29, #-48]
  40b3a8:	mov	w8, wzr
  40b3ac:	mov	x21, x24
  40b3b0:	cbnz	w8, 40b3e4 <ferror@plt+0x9654>
  40b3b4:	b	40c144 <ferror@plt+0xa3b4>
  40b3b8:	mov	x0, x20
  40b3bc:	bl	401c10 <free@plt>
  40b3c0:	mov	x0, x19
  40b3c4:	bl	401c10 <free@plt>
  40b3c8:	mov	x19, xzr
  40b3cc:	mov	x26, xzr
  40b3d0:	stur	xzr, [x29, #-48]
  40b3d4:	str	xzr, [sp, #56]
  40b3d8:	mov	w8, #0x1                   	// #1
  40b3dc:	mov	x21, x24
  40b3e0:	cbz	w8, 40c144 <ferror@plt+0xa3b4>
  40b3e4:	adrp	x12, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b3e8:	ldr	x1, [x12, #800]
  40b3ec:	cbz	x1, 40b46c <ferror@plt+0x96dc>
  40b3f0:	ldrb	w8, [x22, #360]
  40b3f4:	tbnz	w8, #0, 40b430 <ferror@plt+0x96a0>
  40b3f8:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b3fc:	ldrb	w8, [x8, #376]
  40b400:	mov	x24, xzr
  40b404:	cmp	w8, #0x1
  40b408:	b.ne	40b610 <ferror@plt+0x9880>  // b.any
  40b40c:	ldrb	w8, [x23, #396]
  40b410:	cbnz	w8, 40b610 <ferror@plt+0x9880>
  40b414:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b418:	ldr	x8, [x8, #816]
  40b41c:	mov	x22, x24
  40b420:	mov	x20, x24
  40b424:	mov	x27, x24
  40b428:	stp	x24, x24, [sp, #24]
  40b42c:	cbz	x8, 40b620 <ferror@plt+0x9890>
  40b430:	adrp	x22, 48b000 <warn@@Base+0x49c10>
  40b434:	mov	x28, x19
  40b438:	ldr	x20, [x25, #8]
  40b43c:	ldr	x19, [x22, #3928]
  40b440:	mov	w2, #0x10                  	// #16
  40b444:	mov	x0, x25
  40b448:	bl	41461c <ferror@plt+0x1288c>
  40b44c:	add	x1, x0, x19
  40b450:	mov	x0, x20
  40b454:	mov	w2, wzr
  40b458:	bl	401b70 <fseek@plt>
  40b45c:	cbz	w0, 40b484 <ferror@plt+0x96f4>
  40b460:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40b464:	add	x1, x1, #0x3c0
  40b468:	b	40b574 <ferror@plt+0x97e4>
  40b46c:	mov	x24, xzr
  40b470:	mov	x22, xzr
  40b474:	mov	x20, xzr
  40b478:	mov	x27, xzr
  40b47c:	stp	xzr, xzr, [sp, #24]
  40b480:	b	40b620 <ferror@plt+0x9890>
  40b484:	ldr	x3, [x25, #8]
  40b488:	sub	x0, x29, #0x18
  40b48c:	mov	w1, #0x10                  	// #16
  40b490:	mov	w2, #0x1                   	// #1
  40b494:	sub	x20, x29, #0x18
  40b498:	bl	401c00 <fread@plt>
  40b49c:	cmp	x0, #0x1
  40b4a0:	b.ne	40b56c <ferror@plt+0x97dc>  // b.any
  40b4a4:	adrp	x19, 490000 <stdout@@GLIBC_2.17+0x4180>
  40b4a8:	ldr	x8, [x19, #3328]
  40b4ac:	sub	x0, x29, #0x18
  40b4b0:	mov	w1, #0x4                   	// #4
  40b4b4:	blr	x8
  40b4b8:	ldr	x8, [x19, #3328]
  40b4bc:	mov	x27, x0
  40b4c0:	add	x0, x20, #0x4
  40b4c4:	mov	w1, #0x4                   	// #4
  40b4c8:	blr	x8
  40b4cc:	ldr	x8, [x19, #3328]
  40b4d0:	str	x0, [sp, #32]
  40b4d4:	add	x0, x20, #0x8
  40b4d8:	mov	w1, #0x4                   	// #4
  40b4dc:	blr	x8
  40b4e0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b4e4:	ldr	w8, [x8, #100]
  40b4e8:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b4ec:	ldr	x24, [x9, #800]
  40b4f0:	mov	w9, #0x2                   	// #2
  40b4f4:	cmp	w8, #0x0
  40b4f8:	cinc	x8, x9, eq  // eq = none
  40b4fc:	ldr	x19, [x22, #3928]
  40b500:	lsl	x22, x0, x8
  40b504:	ldr	x21, [x25, #8]
  40b508:	add	x8, x24, x22
  40b50c:	add	x20, x8, #0x10
  40b510:	mov	w2, #0x4                   	// #4
  40b514:	mov	x0, x25
  40b518:	mov	x1, x20
  40b51c:	bl	41461c <ferror@plt+0x1288c>
  40b520:	add	x1, x0, x19
  40b524:	mov	x0, x21
  40b528:	mov	w2, wzr
  40b52c:	bl	401b70 <fseek@plt>
  40b530:	cbz	w0, 40c16c <ferror@plt+0xa3dc>
  40b534:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40b538:	add	x1, x1, #0x3c0
  40b53c:	mov	w2, #0x5                   	// #5
  40b540:	mov	x0, xzr
  40b544:	bl	401cc0 <dcgettext@plt>
  40b548:	bl	44132c <error@@Base>
  40b54c:	mov	x24, xzr
  40b550:	mov	x0, xzr
  40b554:	mov	x22, xzr
  40b558:	mov	x20, xzr
  40b55c:	mov	x19, x28
  40b560:	ldr	x11, [sp, #32]
  40b564:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b568:	b	40b5a0 <ferror@plt+0x9810>
  40b56c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40b570:	add	x1, x1, #0x3f0
  40b574:	mov	w2, #0x5                   	// #5
  40b578:	mov	x0, xzr
  40b57c:	bl	401cc0 <dcgettext@plt>
  40b580:	bl	44132c <error@@Base>
  40b584:	mov	x24, xzr
  40b588:	mov	x11, xzr
  40b58c:	mov	x0, xzr
  40b590:	mov	x22, xzr
  40b594:	mov	x20, xzr
  40b598:	mov	x27, xzr
  40b59c:	mov	x19, x28
  40b5a0:	adrp	x28, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b5a4:	stp	x0, x11, [sp, #24]
  40b5a8:	cbnz	x0, 40b5c4 <ferror@plt+0x9834>
  40b5ac:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b5b0:	ldr	x8, [x8, #808]
  40b5b4:	cbz	x8, 40b5c4 <ferror@plt+0x9834>
  40b5b8:	mov	x0, x22
  40b5bc:	bl	401c10 <free@plt>
  40b5c0:	mov	x22, xzr
  40b5c4:	adrp	x12, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b5c8:	cbnz	x22, 40b604 <ferror@plt+0x9874>
  40b5cc:	mov	x0, x20
  40b5d0:	bl	401c10 <free@plt>
  40b5d4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b5d8:	ldrb	w8, [x8, #376]
  40b5dc:	mov	x20, xzr
  40b5e0:	tbz	w8, #0, 40b5fc <ferror@plt+0x986c>
  40b5e4:	mov	w8, wzr
  40b5e8:	mov	x22, x20
  40b5ec:	mov	x27, x20
  40b5f0:	adrp	x12, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b5f4:	cbnz	w8, 40b620 <ferror@plt+0x9890>
  40b5f8:	b	40c144 <ferror@plt+0xa3b4>
  40b5fc:	mov	x27, x20
  40b600:	adrp	x12, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b604:	mov	w8, #0x1                   	// #1
  40b608:	cbnz	w8, 40b620 <ferror@plt+0x9890>
  40b60c:	b	40c144 <ferror@plt+0xa3b4>
  40b610:	stp	x24, x24, [sp, #24]
  40b614:	mov	x22, x24
  40b618:	mov	x20, x24
  40b61c:	mov	x27, x24
  40b620:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b624:	ldrb	w9, [x8, #376]
  40b628:	ldrb	w8, [x21, #324]
  40b62c:	str	x20, [sp, #40]
  40b630:	stur	x19, [x29, #-40]
  40b634:	cmp	w9, #0x1
  40b638:	str	x27, [sp, #48]
  40b63c:	str	x22, [sp, #16]
  40b640:	b.ne	40b758 <ferror@plt+0x99c8>  // b.any
  40b644:	cbz	w8, 40b758 <ferror@plt+0x99c8>
  40b648:	ldr	x10, [x28, #576]
  40b64c:	ldr	x11, [x12, #800]
  40b650:	orr	x11, x11, x10
  40b654:	cbz	x11, 40b758 <ferror@plt+0x99c8>
  40b658:	adrp	x11, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b65c:	ldr	x11, [x11, #816]
  40b660:	cbz	x11, 40b758 <ferror@plt+0x99c8>
  40b664:	adrp	x11, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b668:	ldr	x11, [x11, #832]
  40b66c:	cbz	x11, 40b758 <ferror@plt+0x99c8>
  40b670:	adrp	x20, 466000 <warn@@Base+0x24c10>
  40b674:	adrp	x22, 466000 <warn@@Base+0x24c10>
  40b678:	add	x20, x20, #0x47a
  40b67c:	add	x22, x22, #0x4b5
  40b680:	cbz	x10, 40bbf4 <ferror@plt+0x9e64>
  40b684:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40b688:	add	x1, x1, #0x460
  40b68c:	mov	w2, #0x5                   	// #5
  40b690:	mov	x0, xzr
  40b694:	mov	x28, x12
  40b698:	bl	401cc0 <dcgettext@plt>
  40b69c:	bl	401d10 <printf@plt>
  40b6a0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b6a4:	ldr	w8, [x8, #100]
  40b6a8:	mov	w2, #0x5                   	// #5
  40b6ac:	mov	x0, xzr
  40b6b0:	cmp	w8, #0x0
  40b6b4:	csel	x1, x22, x20, eq  // eq = none
  40b6b8:	bl	401cc0 <dcgettext@plt>
  40b6bc:	bl	401d10 <printf@plt>
  40b6c0:	mov	w1, #0x1                   	// #1
  40b6c4:	mov	x0, x26
  40b6c8:	mov	w27, #0x1                   	// #1
  40b6cc:	bl	42b8b0 <ferror@plt+0x29b20>
  40b6d0:	mov	w1, wzr
  40b6d4:	mov	x2, x26
  40b6d8:	mov	x20, x0
  40b6dc:	bl	401ad0 <memset@plt>
  40b6e0:	ldr	x8, [sp, #56]
  40b6e4:	cbz	x8, 40bbd8 <ferror@plt+0x9e48>
  40b6e8:	adrp	x22, 466000 <warn@@Base+0x24c10>
  40b6ec:	mov	x21, xzr
  40b6f0:	add	x22, x22, #0x4f8
  40b6f4:	b	40b71c <ferror@plt+0x998c>
  40b6f8:	mov	w2, #0x5                   	// #5
  40b6fc:	mov	x0, xzr
  40b700:	mov	x1, x22
  40b704:	bl	401cc0 <dcgettext@plt>
  40b708:	bl	44132c <error@@Base>
  40b70c:	ldr	x8, [sp, #56]
  40b710:	add	x21, x21, #0x1
  40b714:	cmp	x21, x8
  40b718:	b.eq	40bbd8 <ferror@plt+0x9e48>  // b.none
  40b71c:	ldur	x8, [x29, #-48]
  40b720:	ldr	x23, [x8, x21, lsl #3]
  40b724:	cbz	x23, 40b70c <ferror@plt+0x997c>
  40b728:	mov	x0, x25
  40b72c:	mov	x1, x23
  40b730:	mov	x2, x21
  40b734:	bl	41edbc <ferror@plt+0x1d02c>
  40b738:	cmp	x23, x26
  40b73c:	b.cs	40b6f8 <ferror@plt+0x9968>  // b.hs, b.nlast
  40b740:	ldrb	w8, [x20, x23]
  40b744:	cbnz	w8, 40b6f8 <ferror@plt+0x9968>
  40b748:	strb	w27, [x20, x23]
  40b74c:	ldr	x23, [x19, x23, lsl #3]
  40b750:	cbnz	x23, 40b728 <ferror@plt+0x9998>
  40b754:	b	40b70c <ferror@plt+0x997c>
  40b758:	eor	w10, w8, #0x1
  40b75c:	orr	w9, w9, w10
  40b760:	cmp	w9, #0x1
  40b764:	b.ne	40b770 <ferror@plt+0x99e0>  // b.any
  40b768:	ldrb	w9, [x23, #396]
  40b76c:	cbz	w9, 40bbb8 <ferror@plt+0x9e28>
  40b770:	ldr	x27, [x25, #112]
  40b774:	cbz	x27, 40bbb8 <ferror@plt+0x9e28>
  40b778:	ldr	w8, [x25, #100]
  40b77c:	cbz	w8, 40bcd4 <ferror@plt+0x9f44>
  40b780:	adrp	x23, 466000 <warn@@Base+0x24c10>
  40b784:	mov	w19, wzr
  40b788:	add	x23, x23, #0x64c
  40b78c:	b	40b7d8 <ferror@plt+0x9a48>
  40b790:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40b794:	mov	w2, #0x5                   	// #5
  40b798:	mov	x0, xzr
  40b79c:	add	x1, x1, #0x54c
  40b7a0:	bl	401cc0 <dcgettext@plt>
  40b7a4:	mov	x20, x0
  40b7a8:	mov	x0, x25
  40b7ac:	mov	x1, x27
  40b7b0:	bl	40344c <ferror@plt+0x16bc>
  40b7b4:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b7b8:	mov	x0, x20
  40b7bc:	add	x1, x1, #0x68
  40b7c0:	bl	401d10 <printf@plt>
  40b7c4:	ldr	w8, [x25, #100]
  40b7c8:	add	w19, w19, #0x1
  40b7cc:	add	x27, x27, #0x50
  40b7d0:	cmp	w19, w8
  40b7d4:	b.cs	40bcd4 <ferror@plt+0x9f44>  // b.hs, b.nlast
  40b7d8:	ldr	w8, [x27, #4]
  40b7dc:	cmp	w8, #0xb
  40b7e0:	b.eq	40b7ec <ferror@plt+0x9a5c>  // b.none
  40b7e4:	cmp	w8, #0x2
  40b7e8:	b.ne	40b7c4 <ferror@plt+0x9a34>  // b.any
  40b7ec:	cmp	w8, #0x2
  40b7f0:	b.ne	40b7fc <ferror@plt+0x9a6c>  // b.any
  40b7f4:	ldrb	w8, [x21, #324]
  40b7f8:	cbz	w8, 40b7c4 <ferror@plt+0x9a34>
  40b7fc:	ldr	x8, [x27, #56]
  40b800:	cbz	x8, 40b790 <ferror@plt+0x9a00>
  40b804:	ldr	x9, [x27, #32]
  40b808:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40b80c:	adrp	x2, 466000 <warn@@Base+0x24c10>
  40b810:	mov	w4, #0x5                   	// #5
  40b814:	udiv	x3, x9, x8
  40b818:	mov	x0, xzr
  40b81c:	add	x1, x1, #0x57a
  40b820:	add	x2, x2, #0x5a2
  40b824:	stur	x3, [x29, #-24]
  40b828:	bl	401c70 <dcngettext@plt>
  40b82c:	mov	x20, x0
  40b830:	mov	x0, x25
  40b834:	mov	x1, x27
  40b838:	bl	40344c <ferror@plt+0x16bc>
  40b83c:	ldur	x2, [x29, #-24]
  40b840:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b844:	mov	x0, x20
  40b848:	add	x1, x1, #0x68
  40b84c:	bl	401d10 <printf@plt>
  40b850:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40b854:	ldr	w8, [x20, #100]
  40b858:	adrp	x9, 466000 <warn@@Base+0x24c10>
  40b85c:	add	x9, x9, #0x605
  40b860:	mov	w2, #0x5                   	// #5
  40b864:	cmp	w8, #0x0
  40b868:	adrp	x8, 466000 <warn@@Base+0x24c10>
  40b86c:	add	x8, x8, #0x5cc
  40b870:	csel	x1, x9, x8, eq  // eq = none
  40b874:	mov	x0, xzr
  40b878:	bl	401cc0 <dcgettext@plt>
  40b87c:	bl	401d10 <printf@plt>
  40b880:	ldr	w8, [x20, #100]
  40b884:	cbz	w8, 40b8a0 <ferror@plt+0x9b10>
  40b888:	sub	x2, x29, #0x18
  40b88c:	mov	x0, x25
  40b890:	mov	x1, x27
  40b894:	bl	404294 <ferror@plt+0x2504>
  40b898:	cbnz	x0, 40b8b4 <ferror@plt+0x9b24>
  40b89c:	b	40b7c4 <ferror@plt+0x9a34>
  40b8a0:	sub	x2, x29, #0x18
  40b8a4:	mov	x0, x25
  40b8a8:	mov	x1, x27
  40b8ac:	bl	404654 <ferror@plt+0x28c4>
  40b8b0:	cbz	x0, 40b7c4 <ferror@plt+0x9a34>
  40b8b4:	ldr	w8, [x27, #40]
  40b8b8:	ldr	w9, [x25, #104]
  40b8bc:	str	w19, [sp, #12]
  40b8c0:	cmp	w8, w9
  40b8c4:	b.ne	40b8dc <ferror@plt+0x9b4c>  // b.any
  40b8c8:	ldp	x28, x20, [x25, #128]
  40b8cc:	mov	x19, x0
  40b8d0:	ldur	x8, [x29, #-24]
  40b8d4:	cbnz	x8, 40b958 <ferror@plt+0x9bc8>
  40b8d8:	b	40bb90 <ferror@plt+0x9e00>
  40b8dc:	ldr	w9, [x25, #100]
  40b8e0:	mov	x19, x0
  40b8e4:	cmp	w8, w9
  40b8e8:	b.cs	40b948 <ferror@plt+0x9bb8>  // b.hs, b.nlast
  40b8ec:	ldr	x9, [x25, #112]
  40b8f0:	mov	w10, #0x50                  	// #80
  40b8f4:	adrp	x1, 455000 <warn@@Base+0x13c10>
  40b8f8:	mov	w2, #0x5                   	// #5
  40b8fc:	madd	x22, x8, x10, x9
  40b900:	ldr	x20, [x22, #32]!
  40b904:	mov	x0, xzr
  40b908:	add	x1, x1, #0x525
  40b90c:	ldur	x21, [x22, #-8]
  40b910:	bl	401cc0 <dcgettext@plt>
  40b914:	mov	x5, x0
  40b918:	mov	w3, #0x1                   	// #1
  40b91c:	mov	x0, xzr
  40b920:	mov	x1, x25
  40b924:	mov	x2, x21
  40b928:	mov	x4, x20
  40b92c:	bl	402054 <ferror@plt+0x2c4>
  40b930:	mov	x28, x0
  40b934:	cbz	x0, 40b94c <ferror@plt+0x9bbc>
  40b938:	ldr	x20, [x22]
  40b93c:	ldur	x8, [x29, #-24]
  40b940:	cbnz	x8, 40b958 <ferror@plt+0x9bc8>
  40b944:	b	40bb90 <ferror@plt+0x9e00>
  40b948:	mov	x28, xzr
  40b94c:	mov	x20, xzr
  40b950:	ldur	x8, [x29, #-24]
  40b954:	cbz	x8, 40bb90 <ferror@plt+0x9e00>
  40b958:	mov	w22, wzr
  40b95c:	mov	x21, x19
  40b960:	b	40b978 <ferror@plt+0x9be8>
  40b964:	ldur	x8, [x29, #-24]
  40b968:	add	w22, w22, #0x1
  40b96c:	add	x21, x21, #0x20
  40b970:	cmp	x8, x22
  40b974:	b.ls	40bb90 <ferror@plt+0x9e00>  // b.plast
  40b978:	adrp	x0, 466000 <warn@@Base+0x24c10>
  40b97c:	add	x0, x0, #0x646
  40b980:	mov	w1, w22
  40b984:	bl	401d10 <printf@plt>
  40b988:	ldr	x0, [x21]
  40b98c:	mov	w1, #0x6                   	// #6
  40b990:	bl	406f54 <ferror@plt+0x51c4>
  40b994:	mov	w0, #0x20                  	// #32
  40b998:	bl	401d40 <putchar@plt>
  40b99c:	ldr	x0, [x21, #8]
  40b9a0:	mov	w1, #0x2                   	// #2
  40b9a4:	bl	406f54 <ferror@plt+0x51c4>
  40b9a8:	ldrb	w8, [x21, #24]
  40b9ac:	mov	x0, x25
  40b9b0:	and	w1, w8, #0xf
  40b9b4:	bl	4058dc <ferror@plt+0x3b4c>
  40b9b8:	mov	x1, x0
  40b9bc:	mov	x0, x23
  40b9c0:	bl	401d10 <printf@plt>
  40b9c4:	ldrb	w8, [x21, #24]
  40b9c8:	mov	x0, x25
  40b9cc:	lsr	w1, w8, #4
  40b9d0:	bl	41efac <ferror@plt+0x1d21c>
  40b9d4:	mov	x1, x0
  40b9d8:	adrp	x0, 466000 <warn@@Base+0x24c10>
  40b9dc:	add	x0, x0, #0x652
  40b9e0:	bl	401d10 <printf@plt>
  40b9e4:	ldrb	w8, [x25, #31]
  40b9e8:	ldrb	w0, [x21, #25]
  40b9ec:	cmp	w8, #0x6
  40b9f0:	b.ne	40ba04 <ferror@plt+0x9c74>  // b.any
  40b9f4:	bl	41f064 <ferror@plt+0x1d2d4>
  40b9f8:	mov	x1, x0
  40b9fc:	mov	x0, x23
  40ba00:	b	40ba50 <ferror@plt+0x9cc0>
  40ba04:	and	w23, w0, #0x3
  40ba08:	mov	w0, w23
  40ba0c:	bl	41f098 <ferror@plt+0x1d308>
  40ba10:	mov	x1, x0
  40ba14:	adrp	x0, 466000 <warn@@Base+0x24c10>
  40ba18:	add	x0, x0, #0x64c
  40ba1c:	bl	401d10 <printf@plt>
  40ba20:	ldrb	w8, [x21, #25]
  40ba24:	eor	w8, w8, w23
  40ba28:	adrp	x23, 466000 <warn@@Base+0x24c10>
  40ba2c:	add	x23, x23, #0x64c
  40ba30:	tst	w8, #0xff
  40ba34:	b.eq	40ba54 <ferror@plt+0x9cc4>  // b.none
  40ba38:	and	w1, w8, #0xff
  40ba3c:	mov	x0, x25
  40ba40:	bl	41f0fc <ferror@plt+0x1d36c>
  40ba44:	mov	x1, x0
  40ba48:	adrp	x0, 466000 <warn@@Base+0x24c10>
  40ba4c:	add	x0, x0, #0x658
  40ba50:	bl	401d10 <printf@plt>
  40ba54:	ldr	w1, [x21, #28]
  40ba58:	mov	x0, x25
  40ba5c:	bl	41f1d8 <ferror@plt+0x1d448>
  40ba60:	mov	x1, x0
  40ba64:	adrp	x0, 466000 <warn@@Base+0x24c10>
  40ba68:	add	x0, x0, #0x65f
  40ba6c:	bl	401d10 <printf@plt>
  40ba70:	ldr	x8, [x21, #16]
  40ba74:	cmp	x8, x20
  40ba78:	b.cs	40ba84 <ferror@plt+0x9cf4>  // b.hs, b.nlast
  40ba7c:	add	x1, x28, x8
  40ba80:	b	40ba9c <ferror@plt+0x9d0c>
  40ba84:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  40ba88:	mov	w2, #0x5                   	// #5
  40ba8c:	mov	x0, xzr
  40ba90:	add	x1, x1, #0x744
  40ba94:	bl	401cc0 <dcgettext@plt>
  40ba98:	mov	x1, x0
  40ba9c:	mov	w0, #0x19                  	// #25
  40baa0:	bl	412810 <ferror@plt+0x10a80>
  40baa4:	ldr	w8, [x27, #4]
  40baa8:	sub	x6, x29, #0x8
  40baac:	sub	x7, x29, #0x1c
  40bab0:	mov	x0, x25
  40bab4:	cmp	w8, #0xb
  40bab8:	cset	w1, eq  // eq = none
  40babc:	mov	x2, x28
  40bac0:	mov	x3, x20
  40bac4:	mov	w4, w22
  40bac8:	mov	x5, x21
  40bacc:	bl	41a2f8 <ferror@plt+0x18568>
  40bad0:	cbz	x0, 40bb10 <ferror@plt+0x9d80>
  40bad4:	ldur	w8, [x29, #-8]
  40bad8:	mov	x1, x0
  40badc:	cbz	w8, 40bb00 <ferror@plt+0x9d70>
  40bae0:	cmp	w8, #0x1
  40bae4:	adrp	x8, 456000 <warn@@Base+0x14c10>
  40bae8:	adrp	x9, 456000 <warn@@Base+0x14c10>
  40baec:	add	x8, x8, #0xa4b
  40baf0:	add	x9, x9, #0xa4c
  40baf4:	csel	x0, x9, x8, eq  // eq = none
  40baf8:	bl	401d10 <printf@plt>
  40bafc:	b	40bb10 <ferror@plt+0x9d80>
  40bb00:	ldurh	w2, [x29, #-28]
  40bb04:	adrp	x0, 466000 <warn@@Base+0x24c10>
  40bb08:	add	x0, x0, #0x665
  40bb0c:	bl	401d10 <printf@plt>
  40bb10:	mov	w0, #0xa                   	// #10
  40bb14:	bl	401d40 <putchar@plt>
  40bb18:	ldrb	w8, [x21, #24]
  40bb1c:	cmp	w8, #0xf
  40bb20:	b.hi	40b964 <ferror@plt+0x9bd4>  // b.pmore
  40bb24:	ldr	w8, [x27, #44]
  40bb28:	cmp	w22, w8
  40bb2c:	b.cc	40b964 <ferror@plt+0x9bd4>  // b.lo, b.ul, b.last
  40bb30:	ldrh	w8, [x25, #82]
  40bb34:	cmp	w8, #0x8
  40bb38:	b.eq	40b964 <ferror@plt+0x9bd4>  // b.none
  40bb3c:	ldrb	w8, [x25, #31]
  40bb40:	cmp	w8, #0x6
  40bb44:	b.eq	40b964 <ferror@plt+0x9bd4>  // b.none
  40bb48:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40bb4c:	mov	w2, #0x5                   	// #5
  40bb50:	mov	x0, xzr
  40bb54:	add	x1, x1, #0x66e
  40bb58:	bl	401cc0 <dcgettext@plt>
  40bb5c:	mov	x23, x0
  40bb60:	mov	x0, x25
  40bb64:	mov	x1, x27
  40bb68:	bl	40344c <ferror@plt+0x16bc>
  40bb6c:	ldr	w3, [x27, #44]
  40bb70:	adrp	x2, 48c000 <stdout@@GLIBC_2.17+0x180>
  40bb74:	mov	x0, x23
  40bb78:	adrp	x23, 466000 <warn@@Base+0x24c10>
  40bb7c:	mov	w1, w22
  40bb80:	add	x2, x2, #0x68
  40bb84:	add	x23, x23, #0x64c
  40bb88:	bl	4413f0 <warn@@Base>
  40bb8c:	b	40b964 <ferror@plt+0x9bd4>
  40bb90:	mov	x0, x19
  40bb94:	bl	401c10 <free@plt>
  40bb98:	ldr	x8, [x25, #128]
  40bb9c:	ldr	w19, [sp, #12]
  40bba0:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  40bba4:	cmp	x28, x8
  40bba8:	b.eq	40b7c4 <ferror@plt+0x9a34>  // b.none
  40bbac:	mov	x0, x28
  40bbb0:	bl	401c10 <free@plt>
  40bbb4:	b	40b7c4 <ferror@plt+0x9a34>
  40bbb8:	cbz	w8, 40bcd4 <ferror@plt+0x9f44>
  40bbbc:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40bbc0:	add	x1, x1, #0x6aa
  40bbc4:	mov	w2, #0x5                   	// #5
  40bbc8:	mov	x0, xzr
  40bbcc:	bl	401cc0 <dcgettext@plt>
  40bbd0:	bl	401d10 <printf@plt>
  40bbd4:	b	40bcd4 <ferror@plt+0x9f44>
  40bbd8:	mov	x0, x20
  40bbdc:	bl	401c10 <free@plt>
  40bbe0:	adrp	x20, 466000 <warn@@Base+0x24c10>
  40bbe4:	adrp	x22, 466000 <warn@@Base+0x24c10>
  40bbe8:	mov	x12, x28
  40bbec:	add	x20, x20, #0x47a
  40bbf0:	add	x22, x22, #0x4b5
  40bbf4:	ldr	x8, [x12, #800]
  40bbf8:	cbz	x8, 40bcd4 <ferror@plt+0x9f44>
  40bbfc:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40bc00:	add	x1, x1, #0x514
  40bc04:	mov	w2, #0x5                   	// #5
  40bc08:	mov	x0, xzr
  40bc0c:	bl	401cc0 <dcgettext@plt>
  40bc10:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  40bc14:	ldr	x8, [x21, #808]
  40bc18:	adrp	x9, 466000 <warn@@Base+0x24c10>
  40bc1c:	adrp	x10, 466000 <warn@@Base+0x24c10>
  40bc20:	add	x9, x9, #0x536
  40bc24:	add	x10, x10, #0x542
  40bc28:	cmp	x8, #0x0
  40bc2c:	csel	x1, x10, x9, eq  // eq = none
  40bc30:	bl	401d10 <printf@plt>
  40bc34:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40bc38:	ldr	w8, [x8, #100]
  40bc3c:	mov	w2, #0x5                   	// #5
  40bc40:	mov	x0, xzr
  40bc44:	cmp	w8, #0x0
  40bc48:	csel	x1, x22, x20, eq  // eq = none
  40bc4c:	bl	401cc0 <dcgettext@plt>
  40bc50:	bl	401d10 <printf@plt>
  40bc54:	ldr	x8, [sp, #48]
  40bc58:	cbz	x8, 40bcd4 <ferror@plt+0x9f44>
  40bc5c:	ldr	x8, [sp, #32]
  40bc60:	ldr	x9, [sp, #16]
  40bc64:	mov	x20, xzr
  40bc68:	neg	x22, x8
  40bc6c:	lsl	x8, x8, #3
  40bc70:	sub	x23, x9, x8
  40bc74:	ldr	x9, [sp, #24]
  40bc78:	sub	x27, x9, x8
  40bc7c:	b	40bc90 <ferror@plt+0x9f00>
  40bc80:	ldr	x8, [sp, #48]
  40bc84:	add	x20, x20, #0x1
  40bc88:	cmp	x20, x8
  40bc8c:	b.eq	40bcd4 <ferror@plt+0x9f44>  // b.none
  40bc90:	ldr	x8, [sp, #40]
  40bc94:	ldr	x28, [x8, x20, lsl #3]
  40bc98:	cbz	x28, 40bc80 <ferror@plt+0x9ef0>
  40bc9c:	ldr	x8, [x21, #808]
  40bca0:	add	x19, x22, x28
  40bca4:	mov	x1, x28
  40bca8:	cbz	x8, 40bcb0 <ferror@plt+0x9f20>
  40bcac:	ldr	x1, [x27, x28, lsl #3]
  40bcb0:	mov	x0, x25
  40bcb4:	mov	x2, x20
  40bcb8:	bl	41edbc <ferror@plt+0x1d02c>
  40bcbc:	cmp	x19, x24
  40bcc0:	b.cs	40bc80 <ferror@plt+0x9ef0>  // b.hs, b.nlast
  40bcc4:	ldr	x8, [x23, x28, lsl #3]
  40bcc8:	add	x28, x28, #0x1
  40bccc:	tbz	w8, #0, 40bc9c <ferror@plt+0x9f0c>
  40bcd0:	b	40bc80 <ferror@plt+0x9ef0>
  40bcd4:	ldur	x0, [x29, #-48]
  40bcd8:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  40bcdc:	cbz	x0, 40beec <ferror@plt+0xa15c>
  40bce0:	ldrb	w8, [x19, #360]
  40bce4:	cbz	w8, 40beec <ferror@plt+0xa15c>
  40bce8:	ldr	x22, [sp, #56]
  40bcec:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40bcf0:	adrp	x2, 466000 <warn@@Base+0x24c10>
  40bcf4:	add	x1, x1, #0x6f0
  40bcf8:	add	x2, x2, #0x72a
  40bcfc:	mov	w4, #0x5                   	// #5
  40bd00:	mov	x0, xzr
  40bd04:	mov	x3, x22
  40bd08:	bl	401c70 <dcngettext@plt>
  40bd0c:	mov	x1, x22
  40bd10:	bl	401d10 <printf@plt>
  40bd14:	mov	w1, #0x8                   	// #8
  40bd18:	mov	x0, x22
  40bd1c:	bl	401ae0 <calloc@plt>
  40bd20:	cbz	x0, 40bdfc <ferror@plt+0xa06c>
  40bd24:	mov	x20, x0
  40bd28:	mov	w1, #0x1                   	// #1
  40bd2c:	mov	x0, x26
  40bd30:	mov	w27, #0x1                   	// #1
  40bd34:	bl	42b8b0 <ferror@plt+0x29b20>
  40bd38:	mov	w1, wzr
  40bd3c:	mov	x2, x26
  40bd40:	mov	x21, x0
  40bd44:	bl	401ad0 <memset@plt>
  40bd48:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40bd4c:	add	x1, x1, #0x79b
  40bd50:	mov	w2, #0x5                   	// #5
  40bd54:	mov	x0, xzr
  40bd58:	bl	401cc0 <dcgettext@plt>
  40bd5c:	bl	401d10 <printf@plt>
  40bd60:	cbz	x22, 40be08 <ferror@plt+0xa078>
  40bd64:	ldur	x12, [x29, #-48]
  40bd68:	mov	x13, x22
  40bd6c:	adrp	x22, 466000 <warn@@Base+0x24c10>
  40bd70:	mov	x23, xzr
  40bd74:	mov	x25, xzr
  40bd78:	mov	x28, xzr
  40bd7c:	add	x22, x22, #0x4f8
  40bd80:	b	40bdac <ferror@plt+0xa01c>
  40bd84:	mov	w2, #0x5                   	// #5
  40bd88:	mov	x0, xzr
  40bd8c:	mov	x1, x22
  40bd90:	bl	401cc0 <dcgettext@plt>
  40bd94:	bl	44132c <error@@Base>
  40bd98:	ldr	x13, [sp, #56]
  40bd9c:	ldur	x12, [x29, #-48]
  40bda0:	add	x28, x28, #0x1
  40bda4:	cmp	x28, x13
  40bda8:	b.eq	40be10 <ferror@plt+0xa080>  // b.none
  40bdac:	ldr	x8, [x12, x28, lsl #3]
  40bdb0:	cbz	x8, 40bda0 <ferror@plt+0xa010>
  40bdb4:	add	x9, x23, #0x1
  40bdb8:	lsl	x10, x28, #3
  40bdbc:	ldr	x11, [x20, x10]
  40bdc0:	mov	x23, x9
  40bdc4:	add	x9, x11, #0x1
  40bdc8:	cmp	x25, x9
  40bdcc:	cinc	x25, x25, cc  // cc = lo, ul, last
  40bdd0:	cmp	x8, x26
  40bdd4:	str	x9, [x20, x10]
  40bdd8:	b.cs	40bd84 <ferror@plt+0x9ff4>  // b.hs, b.nlast
  40bddc:	ldrb	w9, [x21, x8]
  40bde0:	cbnz	w9, 40bd84 <ferror@plt+0x9ff4>
  40bde4:	ldur	x9, [x29, #-40]
  40bde8:	strb	w27, [x21, x8]
  40bdec:	ldr	x8, [x9, x8, lsl #3]
  40bdf0:	add	x9, x23, #0x1
  40bdf4:	cbnz	x8, 40bdb8 <ferror@plt+0xa028>
  40bdf8:	b	40bda0 <ferror@plt+0xa010>
  40bdfc:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40be00:	add	x1, x1, #0x765
  40be04:	b	40c018 <ferror@plt+0xa288>
  40be08:	mov	x25, xzr
  40be0c:	mov	x23, xzr
  40be10:	mov	x0, x21
  40be14:	bl	401c10 <free@plt>
  40be18:	add	x0, x25, #0x1
  40be1c:	mov	w1, #0x8                   	// #8
  40be20:	bl	401ae0 <calloc@plt>
  40be24:	cbz	x0, 40c020 <ferror@plt+0xa290>
  40be28:	ldr	x11, [sp, #56]
  40be2c:	mov	x21, x0
  40be30:	cbz	x11, 40bed8 <ferror@plt+0xa148>
  40be34:	mov	x8, xzr
  40be38:	ldr	x9, [x20, x8, lsl #3]
  40be3c:	add	x8, x8, #0x1
  40be40:	cmp	x11, x8
  40be44:	lsl	x9, x9, #3
  40be48:	ldr	x10, [x21, x9]
  40be4c:	add	x10, x10, #0x1
  40be50:	str	x10, [x21, x9]
  40be54:	b.ne	40be38 <ferror@plt+0xa0a8>  // b.any
  40be58:	ldr	x1, [x21]
  40be5c:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40be60:	fmov	d0, x8
  40be64:	ucvtf	d8, x11
  40be68:	ucvtf	d1, x1
  40be6c:	fmul	d0, d1, d0
  40be70:	adrp	x0, 466000 <warn@@Base+0x24c10>
  40be74:	fdiv	d0, d0, d8
  40be78:	add	x0, x0, #0x7fb
  40be7c:	bl	401d10 <printf@plt>
  40be80:	cbz	x25, 40bed8 <ferror@plt+0xa148>
  40be84:	ucvtf	d9, x23
  40be88:	adrp	x23, 466000 <warn@@Base+0x24c10>
  40be8c:	mov	x26, xzr
  40be90:	mov	w22, #0x1                   	// #1
  40be94:	mov	x27, #0x4059000000000000    	// #4636737291354636288
  40be98:	add	x23, x23, #0x816
  40be9c:	ldr	x2, [x21, x22, lsl #3]
  40bea0:	fmov	d1, x27
  40bea4:	mov	x0, x23
  40bea8:	mov	x1, x22
  40beac:	madd	x26, x2, x22, x26
  40beb0:	ucvtf	d0, x2
  40beb4:	ucvtf	d2, x26
  40beb8:	fmul	d0, d0, d1
  40bebc:	fmul	d1, d2, d1
  40bec0:	fdiv	d0, d0, d8
  40bec4:	fdiv	d1, d1, d9
  40bec8:	bl	401d10 <printf@plt>
  40becc:	add	x22, x22, #0x1
  40bed0:	cmp	x22, x25
  40bed4:	b.ls	40be9c <ferror@plt+0xa10c>  // b.plast
  40bed8:	mov	x0, x21
  40bedc:	bl	401c10 <free@plt>
  40bee0:	mov	x0, x20
  40bee4:	bl	401c10 <free@plt>
  40bee8:	ldur	x0, [x29, #-48]
  40beec:	cbz	x0, 40befc <ferror@plt+0xa16c>
  40bef0:	bl	401c10 <free@plt>
  40bef4:	ldur	x0, [x29, #-40]
  40bef8:	bl	401c10 <free@plt>
  40befc:	ldp	x20, x22, [sp, #40]
  40bf00:	mov	w0, #0x1                   	// #1
  40bf04:	cbz	x20, 40c148 <ferror@plt+0xa3b8>
  40bf08:	ldrb	w8, [x19, #360]
  40bf0c:	cbz	w8, 40c148 <ferror@plt+0xa3b8>
  40bf10:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40bf14:	adrp	x2, 466000 <warn@@Base+0x24c10>
  40bf18:	add	x1, x1, #0x839
  40bf1c:	add	x2, x2, #0x878
  40bf20:	mov	w4, #0x5                   	// #5
  40bf24:	mov	x0, xzr
  40bf28:	mov	x3, x22
  40bf2c:	bl	401c70 <dcngettext@plt>
  40bf30:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40bf34:	ldr	x8, [x8, #808]
  40bf38:	adrp	x9, 466000 <warn@@Base+0x24c10>
  40bf3c:	adrp	x10, 466000 <warn@@Base+0x24c10>
  40bf40:	add	x9, x9, #0x536
  40bf44:	add	x10, x10, #0x542
  40bf48:	cmp	x8, #0x0
  40bf4c:	csel	x1, x10, x9, eq  // eq = none
  40bf50:	mov	x2, x22
  40bf54:	bl	401d10 <printf@plt>
  40bf58:	mov	w1, #0x8                   	// #8
  40bf5c:	mov	x0, x22
  40bf60:	bl	401ae0 <calloc@plt>
  40bf64:	cbz	x0, 40c010 <ferror@plt+0xa280>
  40bf68:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40bf6c:	mov	x19, x0
  40bf70:	add	x1, x1, #0x79b
  40bf74:	mov	w2, #0x5                   	// #5
  40bf78:	mov	x0, xzr
  40bf7c:	bl	401cc0 <dcgettext@plt>
  40bf80:	bl	401d10 <printf@plt>
  40bf84:	cbz	x22, 40c034 <ferror@plt+0xa2a4>
  40bf88:	ldr	x17, [sp, #32]
  40bf8c:	ldr	x11, [sp, #16]
  40bf90:	mov	x21, xzr
  40bf94:	mov	x23, xzr
  40bf98:	add	x9, x17, x24
  40bf9c:	mov	x8, xzr
  40bfa0:	add	x10, x9, #0x1
  40bfa4:	sub	x11, x11, x17, lsl #3
  40bfa8:	b	40bfcc <ferror@plt+0xa23c>
  40bfac:	mov	w12, #0x1                   	// #1
  40bfb0:	cmp	x12, x23
  40bfb4:	csel	x23, x12, x23, hi  // hi = pmore
  40bfb8:	add	x21, x12, x21
  40bfbc:	str	x12, [x19, x8, lsl #3]
  40bfc0:	add	x8, x8, #0x1
  40bfc4:	cmp	x8, x22
  40bfc8:	b.eq	40c03c <ferror@plt+0xa2ac>  // b.none
  40bfcc:	ldr	x15, [x20, x8, lsl #3]
  40bfd0:	cbz	x15, 40bfc0 <ferror@plt+0xa230>
  40bfd4:	sub	x12, x15, x17
  40bfd8:	cmp	x12, x24
  40bfdc:	b.cs	40bfac <ferror@plt+0xa21c>  // b.hs, b.nlast
  40bfe0:	mov	x13, xzr
  40bfe4:	sub	x12, x10, x15
  40bfe8:	sub	x14, x9, x15
  40bfec:	add	x15, x11, x15, lsl #3
  40bff0:	ldr	x16, [x15, x13, lsl #3]
  40bff4:	tbnz	w16, #0, 40c008 <ferror@plt+0xa278>
  40bff8:	add	x13, x13, #0x1
  40bffc:	cmp	x14, x13
  40c000:	b.ne	40bff0 <ferror@plt+0xa260>  // b.any
  40c004:	b	40bfb0 <ferror@plt+0xa220>
  40c008:	add	x12, x13, #0x1
  40c00c:	b	40bfb0 <ferror@plt+0xa220>
  40c010:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40c014:	add	x1, x1, #0x8b8
  40c018:	mov	w2, #0x5                   	// #5
  40c01c:	b	40c13c <ferror@plt+0xa3ac>
  40c020:	mov	x0, x20
  40c024:	bl	401c10 <free@plt>
  40c028:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40c02c:	add	x1, x1, #0x7c6
  40c030:	b	40c134 <ferror@plt+0xa3a4>
  40c034:	mov	x23, xzr
  40c038:	mov	x21, xzr
  40c03c:	add	x0, x23, #0x1
  40c040:	mov	w1, #0x8                   	// #8
  40c044:	bl	401ae0 <calloc@plt>
  40c048:	cbz	x0, 40c124 <ferror@plt+0xa394>
  40c04c:	mov	x20, x0
  40c050:	cbz	x22, 40c0f8 <ferror@plt+0xa368>
  40c054:	mov	x8, xzr
  40c058:	ldr	x9, [x19, x8, lsl #3]
  40c05c:	add	x8, x8, #0x1
  40c060:	cmp	x22, x8
  40c064:	lsl	x9, x9, #3
  40c068:	ldr	x10, [x20, x9]
  40c06c:	add	x10, x10, #0x1
  40c070:	str	x10, [x20, x9]
  40c074:	b.ne	40c058 <ferror@plt+0xa2c8>  // b.any
  40c078:	ldr	x1, [x20]
  40c07c:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40c080:	fmov	d0, x8
  40c084:	ucvtf	d8, x22
  40c088:	ucvtf	d1, x1
  40c08c:	fmul	d0, d1, d0
  40c090:	adrp	x0, 466000 <warn@@Base+0x24c10>
  40c094:	fdiv	d0, d0, d8
  40c098:	add	x0, x0, #0x7fb
  40c09c:	bl	401d10 <printf@plt>
  40c0a0:	cbz	x23, 40c0f8 <ferror@plt+0xa368>
  40c0a4:	adrp	x22, 466000 <warn@@Base+0x24c10>
  40c0a8:	mov	x24, xzr
  40c0ac:	ucvtf	d9, x21
  40c0b0:	mov	w21, #0x1                   	// #1
  40c0b4:	mov	x25, #0x4059000000000000    	// #4636737291354636288
  40c0b8:	add	x22, x22, #0x816
  40c0bc:	ldr	x2, [x20, x21, lsl #3]
  40c0c0:	fmov	d1, x25
  40c0c4:	mov	x0, x22
  40c0c8:	mov	x1, x21
  40c0cc:	madd	x24, x2, x21, x24
  40c0d0:	ucvtf	d0, x2
  40c0d4:	ucvtf	d2, x24
  40c0d8:	fmul	d0, d0, d1
  40c0dc:	fmul	d1, d2, d1
  40c0e0:	fdiv	d0, d0, d8
  40c0e4:	fdiv	d1, d1, d9
  40c0e8:	bl	401d10 <printf@plt>
  40c0ec:	add	x21, x21, #0x1
  40c0f0:	cmp	x21, x23
  40c0f4:	b.ls	40c0bc <ferror@plt+0xa32c>  // b.plast
  40c0f8:	mov	x0, x20
  40c0fc:	bl	401c10 <free@plt>
  40c100:	mov	x0, x19
  40c104:	bl	401c10 <free@plt>
  40c108:	ldr	x0, [sp, #40]
  40c10c:	bl	401c10 <free@plt>
  40c110:	ldr	x0, [sp, #16]
  40c114:	bl	401c10 <free@plt>
  40c118:	ldr	x0, [sp, #24]
  40c11c:	bl	401c10 <free@plt>
  40c120:	b	40b1d8 <ferror@plt+0x9448>
  40c124:	mov	x0, x19
  40c128:	bl	401c10 <free@plt>
  40c12c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40c130:	add	x1, x1, #0x8f2
  40c134:	mov	w2, #0x5                   	// #5
  40c138:	mov	x0, xzr
  40c13c:	bl	401cc0 <dcgettext@plt>
  40c140:	bl	44132c <error@@Base>
  40c144:	mov	w0, wzr
  40c148:	ldp	x20, x19, [sp, #208]
  40c14c:	ldp	x22, x21, [sp, #192]
  40c150:	ldp	x24, x23, [sp, #176]
  40c154:	ldp	x26, x25, [sp, #160]
  40c158:	ldp	x28, x27, [sp, #144]
  40c15c:	ldp	x29, x30, [sp, #128]
  40c160:	ldp	d9, d8, [sp, #112]
  40c164:	add	sp, sp, #0xe0
  40c168:	ret
  40c16c:	mov	w2, #0x4                   	// #4
  40c170:	mov	x0, x25
  40c174:	mov	x1, x27
  40c178:	str	x22, [sp, #40]
  40c17c:	stp	x24, x20, [sp, #16]
  40c180:	bl	41ec1c <ferror@plt+0x1ce8c>
  40c184:	mov	x20, x0
  40c188:	mov	x19, x28
  40c18c:	cbz	x0, 40c204 <ferror@plt+0xa474>
  40c190:	str	x27, [sp, #48]
  40c194:	cbz	x27, 40c210 <ferror@plt+0xa480>
  40c198:	ldp	x11, x24, [sp, #32]
  40c19c:	mov	x8, xzr
  40c1a0:	mov	w9, #0xffffffff            	// #-1
  40c1a4:	mov	w21, #0xffffffff            	// #-1
  40c1a8:	adrp	x12, 48c000 <stdout@@GLIBC_2.17+0x180>
  40c1ac:	adrp	x22, 48b000 <warn@@Base+0x49c10>
  40c1b0:	b	40c1d0 <ferror@plt+0xa440>
  40c1b4:	cmp	x10, x21
  40c1b8:	ccmp	x21, x9, #0x4, ls  // ls = plast
  40c1bc:	csel	x21, x10, x21, eq  // eq = none
  40c1c0:	ldr	x10, [sp, #48]
  40c1c4:	add	x8, x8, #0x1
  40c1c8:	cmp	x10, x8
  40c1cc:	b.eq	40c21c <ferror@plt+0xa48c>  // b.none
  40c1d0:	ldr	x10, [x20, x8, lsl #3]
  40c1d4:	cbz	x10, 40c1c0 <ferror@plt+0xa430>
  40c1d8:	cmp	x10, x11
  40c1dc:	b.cs	40c1b4 <ferror@plt+0xa424>  // b.hs, b.nlast
  40c1e0:	ldr	x27, [sp, #48]
  40c1e4:	mov	x24, xzr
  40c1e8:	mov	w8, wzr
  40c1ec:	str	xzr, [sp, #24]
  40c1f0:	mov	x22, xzr
  40c1f4:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  40c1f8:	adrp	x28, 48c000 <stdout@@GLIBC_2.17+0x180>
  40c1fc:	cbnz	w8, 40b620 <ferror@plt+0x9890>
  40c200:	b	40c144 <ferror@plt+0xa3b4>
  40c204:	mov	x24, xzr
  40c208:	mov	x22, xzr
  40c20c:	b	40b560 <ferror@plt+0x97d0>
  40c210:	ldp	x11, x24, [sp, #32]
  40c214:	mov	w21, #0xffffffff            	// #-1
  40c218:	adrp	x22, 48b000 <warn@@Base+0x49c10>
  40c21c:	mov	w8, #0xffffffff            	// #-1
  40c220:	cmp	x21, x8
  40c224:	b.ne	40c240 <ferror@plt+0xa4b0>  // b.any
  40c228:	ldr	x27, [sp, #48]
  40c22c:	mov	x24, xzr
  40c230:	mov	x0, xzr
  40c234:	mov	x22, xzr
  40c238:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  40c23c:	b	40b5a0 <ferror@plt+0x9810>
  40c240:	ldr	x27, [sp, #48]
  40c244:	ldr	x9, [sp, #24]
  40c248:	str	x20, [sp, #40]
  40c24c:	ldr	x20, [x25, #8]
  40c250:	ldr	x19, [x22, #3928]
  40c254:	sub	x8, x21, x11
  40c258:	add	x8, x8, x27
  40c25c:	add	x1, x9, x8, lsl #2
  40c260:	mov	w2, #0x4                   	// #4
  40c264:	mov	x0, x25
  40c268:	bl	41461c <ferror@plt+0x1288c>
  40c26c:	add	x1, x0, x19
  40c270:	mov	x0, x20
  40c274:	mov	w2, wzr
  40c278:	bl	401b70 <fseek@plt>
  40c27c:	cbz	w0, 40c2ac <ferror@plt+0xa51c>
  40c280:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40c284:	add	x1, x1, #0x3c0
  40c288:	mov	w2, #0x5                   	// #5
  40c28c:	mov	x0, xzr
  40c290:	bl	401cc0 <dcgettext@plt>
  40c294:	bl	44132c <error@@Base>
  40c298:	ldr	x20, [sp, #40]
  40c29c:	mov	x24, xzr
  40c2a0:	mov	x0, xzr
  40c2a4:	mov	x22, xzr
  40c2a8:	b	40b55c <ferror@plt+0x97cc>
  40c2ac:	ldr	x8, [sp, #16]
  40c2b0:	ldr	x10, [sp, #32]
  40c2b4:	add	x9, x27, x21
  40c2b8:	mov	x19, x28
  40c2bc:	add	x8, x8, x24
  40c2c0:	add	x8, x8, x9, lsl #2
  40c2c4:	sub	x8, x8, x10, lsl #2
  40c2c8:	sub	x20, x10, x21
  40c2cc:	add	x21, x8, #0x10
  40c2d0:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4180>
  40c2d4:	ldr	x3, [x25, #8]
  40c2d8:	sub	x0, x29, #0x18
  40c2dc:	mov	w1, #0x4                   	// #4
  40c2e0:	mov	w2, #0x1                   	// #1
  40c2e4:	bl	401c00 <fread@plt>
  40c2e8:	cmp	x0, #0x1
  40c2ec:	b.ne	40c370 <ferror@plt+0xa5e0>  // b.any
  40c2f0:	subs	x20, x20, #0x1
  40c2f4:	b.eq	40c388 <ferror@plt+0xa5f8>  // b.none
  40c2f8:	ldr	x8, [x24, #3328]
  40c2fc:	sub	x0, x29, #0x18
  40c300:	mov	w1, #0x4                   	// #4
  40c304:	blr	x8
  40c308:	add	x21, x21, #0x4
  40c30c:	tbz	w0, #0, 40c2d4 <ferror@plt+0xa544>
  40c310:	ldr	x8, [sp, #48]
  40c314:	ldr	x9, [sp, #24]
  40c318:	ldr	x24, [x25, #8]
  40c31c:	ldr	x19, [x22, #3928]
  40c320:	mov	w2, #0x4                   	// #4
  40c324:	add	x1, x9, x8, lsl #2
  40c328:	mov	x0, x25
  40c32c:	bl	41461c <ferror@plt+0x1288c>
  40c330:	add	x1, x0, x19
  40c334:	mov	x0, x24
  40c338:	mov	w2, wzr
  40c33c:	bl	401b70 <fseek@plt>
  40c340:	cbz	w0, 40c39c <ferror@plt+0xa60c>
  40c344:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40c348:	add	x1, x1, #0x3c0
  40c34c:	mov	w2, #0x5                   	// #5
  40c350:	mov	x0, xzr
  40c354:	bl	401cc0 <dcgettext@plt>
  40c358:	bl	44132c <error@@Base>
  40c35c:	mov	x24, xzr
  40c360:	mov	x0, xzr
  40c364:	mov	x22, xzr
  40c368:	mov	x19, x28
  40c36c:	b	40c394 <ferror@plt+0xa604>
  40c370:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40c374:	add	x1, x1, #0x439
  40c378:	mov	w2, #0x5                   	// #5
  40c37c:	mov	x0, xzr
  40c380:	bl	401cc0 <dcgettext@plt>
  40c384:	bl	44132c <error@@Base>
  40c388:	mov	x24, xzr
  40c38c:	mov	x0, xzr
  40c390:	mov	x22, xzr
  40c394:	ldp	x20, x27, [sp, #40]
  40c398:	b	40b560 <ferror@plt+0x97d0>
  40c39c:	neg	x24, x20
  40c3a0:	mov	w2, #0x4                   	// #4
  40c3a4:	mov	x0, x25
  40c3a8:	mov	x1, x24
  40c3ac:	bl	41ec1c <ferror@plt+0x1ce8c>
  40c3b0:	mov	x9, xzr
  40c3b4:	str	x0, [sp, #16]
  40c3b8:	cbz	x0, 40c414 <ferror@plt+0xa684>
  40c3bc:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40c3c0:	ldr	x8, [x8, #808]
  40c3c4:	cbz	x8, 40c414 <ferror@plt+0xa684>
  40c3c8:	ldr	x20, [x25, #8]
  40c3cc:	ldr	x19, [x22, #3928]
  40c3d0:	mov	w2, #0x4                   	// #4
  40c3d4:	mov	x0, x25
  40c3d8:	mov	x1, x21
  40c3dc:	bl	41461c <ferror@plt+0x1288c>
  40c3e0:	add	x1, x0, x19
  40c3e4:	mov	x0, x20
  40c3e8:	mov	w2, wzr
  40c3ec:	bl	401b70 <fseek@plt>
  40c3f0:	cbz	w0, 40c430 <ferror@plt+0xa6a0>
  40c3f4:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40c3f8:	add	x1, x1, #0x3c0
  40c3fc:	mov	w2, #0x5                   	// #5
  40c400:	mov	x0, xzr
  40c404:	bl	401cc0 <dcgettext@plt>
  40c408:	bl	44132c <error@@Base>
  40c40c:	mov	x0, xzr
  40c410:	b	40c440 <ferror@plt+0xa6b0>
  40c414:	ldp	x20, x27, [sp, #40]
  40c418:	ldr	x11, [sp, #32]
  40c41c:	ldr	x22, [sp, #16]
  40c420:	mov	x19, x28
  40c424:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  40c428:	mov	x0, x9
  40c42c:	b	40b5a0 <ferror@plt+0x9810>
  40c430:	mov	w2, #0x4                   	// #4
  40c434:	mov	x0, x25
  40c438:	mov	x1, x24
  40c43c:	bl	41ec1c <ferror@plt+0x1ce8c>
  40c440:	ldp	x20, x27, [sp, #40]
  40c444:	ldr	x11, [sp, #32]
  40c448:	ldr	x22, [sp, #16]
  40c44c:	mov	x19, x28
  40c450:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  40c454:	b	40b5a0 <ferror@plt+0x9810>
  40c458:	stp	x29, x30, [sp, #-96]!
  40c45c:	stp	x28, x27, [sp, #16]
  40c460:	adrp	x28, 48c000 <stdout@@GLIBC_2.17+0x180>
  40c464:	ldr	x8, [x28, #848]
  40c468:	mov	w0, #0x1                   	// #1
  40c46c:	stp	x26, x25, [sp, #32]
  40c470:	stp	x24, x23, [sp, #48]
  40c474:	stp	x22, x21, [sp, #64]
  40c478:	stp	x20, x19, [sp, #80]
  40c47c:	mov	x29, sp
  40c480:	cbz	x8, 40c6f0 <ferror@plt+0xa960>
  40c484:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40c488:	ldrb	w8, [x8, #336]
  40c48c:	cbz	w8, 40c6f0 <ferror@plt+0xa960>
  40c490:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  40c494:	ldr	x8, [x21, #832]
  40c498:	mov	w0, wzr
  40c49c:	cbz	x8, 40c6f0 <ferror@plt+0xa960>
  40c4a0:	adrp	x22, 48c000 <stdout@@GLIBC_2.17+0x180>
  40c4a4:	ldr	x8, [x22, #816]
  40c4a8:	cbz	x8, 40c6f0 <ferror@plt+0xa960>
  40c4ac:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40c4b0:	ldr	x8, [x8, #3304]
  40c4b4:	adrp	x23, 48d000 <stdout@@GLIBC_2.17+0x1180>
  40c4b8:	cbz	x8, 40c4ec <ferror@plt+0xa75c>
  40c4bc:	ldr	w3, [x23, #3368]
  40c4c0:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40c4c4:	adrp	x2, 466000 <warn@@Base+0x24c10>
  40c4c8:	add	x1, x1, #0xb9a
  40c4cc:	add	x2, x2, #0xbd4
  40c4d0:	mov	w4, #0x5                   	// #5
  40c4d4:	mov	x0, xzr
  40c4d8:	bl	401c70 <dcngettext@plt>
  40c4dc:	adrp	x8, 48d000 <stdout@@GLIBC_2.17+0x1180>
  40c4e0:	ldr	x1, [x8, #3360]
  40c4e4:	ldr	w2, [x23, #3368]
  40c4e8:	bl	401d10 <printf@plt>
  40c4ec:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40c4f0:	add	x1, x1, #0xc10
  40c4f4:	mov	w2, #0x5                   	// #5
  40c4f8:	mov	x0, xzr
  40c4fc:	bl	401cc0 <dcgettext@plt>
  40c500:	bl	401d10 <printf@plt>
  40c504:	ldr	w8, [x23, #3368]
  40c508:	cbz	w8, 40c6ec <ferror@plt+0xa95c>
  40c50c:	adrp	x20, 466000 <warn@@Base+0x24c10>
  40c510:	mov	x19, xzr
  40c514:	mov	w24, #0x2                   	// #2
  40c518:	add	x20, x20, #0xc48
  40c51c:	adrp	x25, 48c000 <stdout@@GLIBC_2.17+0x180>
  40c520:	mov	w26, #0xfffe                	// #65534
  40c524:	b	40c544 <ferror@plt+0xa7b4>
  40c528:	mov	w0, #0xa                   	// #10
  40c52c:	bl	401d40 <putchar@plt>
  40c530:	ldr	w8, [x23, #3368]
  40c534:	add	x19, x19, #0x1
  40c538:	add	x24, x24, #0x4
  40c53c:	cmp	x19, x8
  40c540:	b.cs	40c6ec <ferror@plt+0xa95c>  // b.hs, b.nlast
  40c544:	ldr	x8, [x28, #848]
  40c548:	mov	x0, x20
  40c54c:	mov	w1, w19
  40c550:	ldrh	w27, [x8, x24]
  40c554:	bl	401d10 <printf@plt>
  40c558:	ldr	x8, [x25, #840]
  40c55c:	cmp	x8, x19
  40c560:	b.ls	40c594 <ferror@plt+0xa804>  // b.plast
  40c564:	ldr	x8, [x22, #816]
  40c568:	cbz	x8, 40c5b0 <ferror@plt+0xa820>
  40c56c:	ldr	x9, [x21, #832]
  40c570:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  40c574:	ldr	x10, [x10, #824]
  40c578:	ldr	x9, [x9, x24, lsl #3]
  40c57c:	cmp	x9, x10
  40c580:	b.cs	40c5b0 <ferror@plt+0xa820>  // b.hs, b.nlast
  40c584:	add	x1, x8, x9
  40c588:	mov	w0, #0x1e                  	// #30
  40c58c:	bl	412810 <ferror@plt+0x10a80>
  40c590:	b	40c5d0 <ferror@plt+0xa840>
  40c594:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40c598:	mov	w2, #0x5                   	// #5
  40c59c:	mov	x0, xzr
  40c5a0:	add	x1, x1, #0xc4e
  40c5a4:	bl	401cc0 <dcgettext@plt>
  40c5a8:	bl	401d10 <printf@plt>
  40c5ac:	b	40c5d0 <ferror@plt+0xa840>
  40c5b0:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40c5b4:	mov	w2, #0x5                   	// #5
  40c5b8:	mov	x0, xzr
  40c5bc:	add	x1, x1, #0xc5e
  40c5c0:	bl	401cc0 <dcgettext@plt>
  40c5c4:	ldr	x8, [x21, #832]
  40c5c8:	ldr	x1, [x8, x24, lsl #3]
  40c5cc:	bl	401d10 <printf@plt>
  40c5d0:	mov	w0, #0x20                  	// #32
  40c5d4:	bl	401d40 <putchar@plt>
  40c5d8:	ldr	x8, [x28, #848]
  40c5dc:	add	x8, x8, x24
  40c5e0:	ldurh	w1, [x8, #-2]
  40c5e4:	cbz	w1, 40c68c <ferror@plt+0xa8fc>
  40c5e8:	cmp	w1, w26
  40c5ec:	b.eq	40c61c <ferror@plt+0xa88c>  // b.none
  40c5f0:	mov	w8, #0xffff                	// #65535
  40c5f4:	cmp	w1, w8
  40c5f8:	b.ne	40c63c <ferror@plt+0xa8ac>  // b.any
  40c5fc:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  40c600:	ldr	x3, [x8, #3712]
  40c604:	adrp	x0, 466000 <warn@@Base+0x24c10>
  40c608:	mov	w1, #0xb                   	// #11
  40c60c:	mov	w2, #0x1                   	// #1
  40c610:	add	x0, x0, #0xc6f
  40c614:	bl	401c60 <fwrite@plt>
  40c618:	b	40c698 <ferror@plt+0xa908>
  40c61c:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  40c620:	ldr	x3, [x8, #3712]
  40c624:	adrp	x0, 466000 <warn@@Base+0x24c10>
  40c628:	mov	w1, #0xb                   	// #11
  40c62c:	mov	w2, #0x1                   	// #1
  40c630:	add	x0, x0, #0xc7b
  40c634:	bl	401c60 <fwrite@plt>
  40c638:	b	40c698 <ferror@plt+0xa908>
  40c63c:	adrp	x8, 48d000 <stdout@@GLIBC_2.17+0x1180>
  40c640:	ldr	x8, [x8, #3352]
  40c644:	cmp	x8, x1
  40c648:	b.ls	40c68c <ferror@plt+0xa8fc>  // b.plast
  40c64c:	ldr	x8, [x22, #816]
  40c650:	cbz	x8, 40c68c <ferror@plt+0xa8fc>
  40c654:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  40c658:	ldr	x9, [x9, #856]
  40c65c:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  40c660:	ldr	x10, [x10, #824]
  40c664:	add	x9, x9, x1, lsl #4
  40c668:	ldr	x9, [x9, #8]
  40c66c:	cmp	x9, x10
  40c670:	b.cs	40c68c <ferror@plt+0xa8fc>  // b.hs, b.nlast
  40c674:	add	x1, x8, x9
  40c678:	mov	w0, #0xa                   	// #10
  40c67c:	bl	412810 <ferror@plt+0x10a80>
  40c680:	mov	w0, #0x20                  	// #32
  40c684:	bl	401d40 <putchar@plt>
  40c688:	b	40c698 <ferror@plt+0xa908>
  40c68c:	adrp	x0, 466000 <warn@@Base+0x24c10>
  40c690:	add	x0, x0, #0xc87
  40c694:	bl	401d10 <printf@plt>
  40c698:	tbnz	w27, #0, 40c6ac <ferror@plt+0xa91c>
  40c69c:	tbnz	w27, #1, 40c6bc <ferror@plt+0xa92c>
  40c6a0:	tbnz	w27, #2, 40c6cc <ferror@plt+0xa93c>
  40c6a4:	tbz	w27, #3, 40c528 <ferror@plt+0xa798>
  40c6a8:	b	40c6dc <ferror@plt+0xa94c>
  40c6ac:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40c6b0:	add	x0, x0, #0x757
  40c6b4:	bl	401d10 <printf@plt>
  40c6b8:	tbz	w27, #1, 40c6a0 <ferror@plt+0xa910>
  40c6bc:	adrp	x0, 466000 <warn@@Base+0x24c10>
  40c6c0:	add	x0, x0, #0xc8e
  40c6c4:	bl	401d10 <printf@plt>
  40c6c8:	tbz	w27, #2, 40c6a4 <ferror@plt+0xa914>
  40c6cc:	adrp	x0, 466000 <warn@@Base+0x24c10>
  40c6d0:	add	x0, x0, #0xc98
  40c6d4:	bl	401d10 <printf@plt>
  40c6d8:	tbz	w27, #3, 40c528 <ferror@plt+0xa798>
  40c6dc:	adrp	x0, 455000 <warn@@Base+0x13c10>
  40c6e0:	add	x0, x0, #0x6ff
  40c6e4:	bl	401d10 <printf@plt>
  40c6e8:	b	40c528 <ferror@plt+0xa798>
  40c6ec:	mov	w0, #0x1                   	// #1
  40c6f0:	ldp	x20, x19, [sp, #80]
  40c6f4:	ldp	x22, x21, [sp, #64]
  40c6f8:	ldp	x24, x23, [sp, #48]
  40c6fc:	ldp	x26, x25, [sp, #32]
  40c700:	ldp	x28, x27, [sp, #16]
  40c704:	ldp	x29, x30, [sp], #96
  40c708:	ret
  40c70c:	sub	sp, sp, #0x130
  40c710:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40c714:	ldrb	w8, [x8, #356]
  40c718:	stp	x29, x30, [sp, #208]
  40c71c:	stp	x28, x27, [sp, #224]
  40c720:	stp	x26, x25, [sp, #240]
  40c724:	cmp	w8, #0x1
  40c728:	stp	x24, x23, [sp, #256]
  40c72c:	stp	x22, x21, [sp, #272]
  40c730:	stp	x20, x19, [sp, #288]
  40c734:	add	x29, sp, #0xd0
  40c738:	b.ne	40d970 <ferror@plt+0xbbe0>  // b.any
  40c73c:	ldr	w8, [x0, #100]
  40c740:	mov	x19, x0
  40c744:	cbz	w8, 40d950 <ferror@plt+0xbbc0>
  40c748:	sub	x9, x29, #0x38
  40c74c:	ldr	x23, [x19, #112]
  40c750:	add	x12, x9, #0x8
  40c754:	sub	x10, x29, #0x20
  40c758:	stur	x12, [x29, #-80]
  40c75c:	add	x12, x9, #0xc
  40c760:	stur	x12, [x29, #-72]
  40c764:	add	x12, x10, #0xc
  40c768:	orr	x27, x10, #0x6
  40c76c:	add	x10, x10, #0x8
  40c770:	mov	w11, wzr
  40c774:	mov	w22, wzr
  40c778:	str	x10, [sp, #64]
  40c77c:	add	x10, x9, #0x10
  40c780:	orr	x9, x9, #0x4
  40c784:	adrp	x25, 490000 <stdout@@GLIBC_2.17+0x4180>
  40c788:	stur	x12, [x29, #-64]
  40c78c:	stur	x10, [x29, #-96]
  40c790:	str	x9, [sp, #104]
  40c794:	b	40c7b0 <ferror@plt+0xaa20>
  40c798:	ldr	w11, [sp, #28]
  40c79c:	ldr	w8, [x19, #100]
  40c7a0:	add	w11, w11, #0x1
  40c7a4:	add	x23, x23, #0x50
  40c7a8:	cmp	w11, w8
  40c7ac:	b.cs	40d954 <ferror@plt+0xbbc4>  // b.hs, b.nlast
  40c7b0:	ldr	w9, [x23, #4]
  40c7b4:	mov	w10, #0x6fffffff            	// #1879048191
  40c7b8:	str	x23, [sp, #56]
  40c7bc:	stur	x28, [x29, #-88]
  40c7c0:	cmp	w9, w10
  40c7c4:	b.eq	40cccc <ferror@plt+0xaf3c>  // b.none
  40c7c8:	mov	w8, #0xfffe                	// #65534
  40c7cc:	movk	w8, #0x6fff, lsl #16
  40c7d0:	cmp	w9, w8
  40c7d4:	b.eq	40cd24 <ferror@plt+0xaf94>  // b.none
  40c7d8:	mov	w8, #0xfffd                	// #65533
  40c7dc:	movk	w8, #0x6fff, lsl #16
  40c7e0:	cmp	w9, w8
  40c7e4:	b.ne	40c79c <ferror@plt+0xaa0c>  // b.any
  40c7e8:	ldr	w3, [x23, #44]
  40c7ec:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40c7f0:	adrp	x2, 466000 <warn@@Base+0x24c10>
  40c7f4:	mov	w4, #0x5                   	// #5
  40c7f8:	mov	x0, xzr
  40c7fc:	add	x1, x1, #0xc9e
  40c800:	add	x2, x2, #0xcd3
  40c804:	str	w11, [sp, #28]
  40c808:	bl	401c70 <dcngettext@plt>
  40c80c:	mov	x20, x0
  40c810:	mov	x0, x19
  40c814:	mov	x1, x23
  40c818:	bl	40344c <ferror@plt+0x16bc>
  40c81c:	ldr	w2, [x23, #44]
  40c820:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  40c824:	mov	x0, x20
  40c828:	add	x1, x1, #0x68
  40c82c:	bl	401d10 <printf@plt>
  40c830:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40c834:	mov	w2, #0x5                   	// #5
  40c838:	mov	x0, xzr
  40c83c:	add	x1, x1, #0xd0a
  40c840:	bl	401cc0 <dcgettext@plt>
  40c844:	bl	401d10 <printf@plt>
  40c848:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  40c84c:	ldr	x0, [x8, #3712]
  40c850:	ldr	x2, [x23, #16]
  40c854:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40c858:	add	x1, x1, #0x7e
  40c85c:	bl	401d70 <fprintf@plt>
  40c860:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40c864:	mov	w2, #0x5                   	// #5
  40c868:	mov	x0, xzr
  40c86c:	add	x1, x1, #0xd14
  40c870:	bl	401cc0 <dcgettext@plt>
  40c874:	ldr	w21, [x23, #40]
  40c878:	ldr	x20, [x23, #24]
  40c87c:	mov	x22, x0
  40c880:	mov	x0, x19
  40c884:	mov	x1, x21
  40c888:	bl	41f74c <ferror@plt+0x1d9bc>
  40c88c:	mov	x3, x0
  40c890:	mov	x0, x22
  40c894:	mov	x1, x20
  40c898:	mov	w2, w21
  40c89c:	bl	401d10 <printf@plt>
  40c8a0:	ldp	x20, x21, [x23, #24]
  40c8a4:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40c8a8:	mov	w2, #0x5                   	// #5
  40c8ac:	mov	x0, xzr
  40c8b0:	add	x1, x1, #0xd35
  40c8b4:	bl	401cc0 <dcgettext@plt>
  40c8b8:	mov	x5, x0
  40c8bc:	mov	w3, #0x1                   	// #1
  40c8c0:	mov	x0, xzr
  40c8c4:	mov	x1, x19
  40c8c8:	mov	x2, x20
  40c8cc:	mov	x4, x21
  40c8d0:	mov	w22, #0x1                   	// #1
  40c8d4:	bl	402054 <ferror@plt+0x2c4>
  40c8d8:	cbz	x0, 40c798 <ferror@plt+0xaa08>
  40c8dc:	ldr	w8, [x23, #44]
  40c8e0:	mov	x21, x0
  40c8e4:	cbz	w8, 40d1fc <ferror@plt+0xb46c>
  40c8e8:	ldr	x8, [x23, #32]
  40c8ec:	mov	x24, xzr
  40c8f0:	mov	x22, xzr
  40c8f4:	str	x21, [sp, #40]
  40c8f8:	add	x10, x21, x8
  40c8fc:	str	x10, [sp, #88]
  40c900:	b	40c91c <ferror@plt+0xab8c>
  40c904:	mov	w8, wzr
  40c908:	cbz	w8, 40d200 <ferror@plt+0xb470>
  40c90c:	ldr	w8, [x23, #44]
  40c910:	add	x22, x22, #0x1
  40c914:	cmp	x22, x8
  40c918:	b.cs	40d200 <ferror@plt+0xb470>  // b.hs, b.nlast
  40c91c:	add	x20, x21, x24
  40c920:	add	x8, x20, #0x14
  40c924:	cmp	x8, x10
  40c928:	b.hi	40c904 <ferror@plt+0xab74>  // b.pmore
  40c92c:	ldr	x8, [x25, #3328]
  40c930:	mov	w1, #0x2                   	// #2
  40c934:	mov	x0, x20
  40c938:	blr	x8
  40c93c:	ldr	x8, [x25, #3328]
  40c940:	mov	x21, x0
  40c944:	add	x0, x20, #0x2
  40c948:	mov	w1, #0x2                   	// #2
  40c94c:	blr	x8
  40c950:	ldr	x8, [x25, #3328]
  40c954:	mov	x28, x0
  40c958:	add	x0, x20, #0x4
  40c95c:	mov	w1, #0x2                   	// #2
  40c960:	blr	x8
  40c964:	ldr	x8, [x25, #3328]
  40c968:	str	x0, [sp, #96]
  40c96c:	add	x0, x20, #0x6
  40c970:	mov	w1, #0x2                   	// #2
  40c974:	blr	x8
  40c978:	ldr	x8, [x25, #3328]
  40c97c:	str	x0, [sp, #72]
  40c980:	add	x0, x20, #0x8
  40c984:	mov	w1, #0x4                   	// #4
  40c988:	blr	x8
  40c98c:	ldr	x8, [x25, #3328]
  40c990:	add	x0, x20, #0xc
  40c994:	mov	w1, #0x4                   	// #4
  40c998:	blr	x8
  40c99c:	ldr	x8, [x25, #3328]
  40c9a0:	mov	x26, x0
  40c9a4:	add	x0, x20, #0x10
  40c9a8:	mov	w1, #0x4                   	// #4
  40c9ac:	blr	x8
  40c9b0:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40c9b4:	str	x0, [sp, #48]
  40c9b8:	mov	w2, #0x5                   	// #5
  40c9bc:	mov	x0, xzr
  40c9c0:	add	x1, x1, #0xd50
  40c9c4:	bl	401cc0 <dcgettext@plt>
  40c9c8:	mov	x23, x0
  40c9cc:	and	w0, w28, #0xffff
  40c9d0:	and	w21, w21, #0xffff
  40c9d4:	bl	41f79c <ferror@plt+0x1da0c>
  40c9d8:	mov	x3, x0
  40c9dc:	mov	x0, x23
  40c9e0:	mov	x1, x24
  40c9e4:	mov	w2, w21
  40c9e8:	str	x24, [sp, #80]
  40c9ec:	bl	401d10 <printf@plt>
  40c9f0:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40c9f4:	mov	w2, #0x5                   	// #5
  40c9f8:	mov	x0, xzr
  40c9fc:	add	x1, x1, #0xd6d
  40ca00:	bl	401cc0 <dcgettext@plt>
  40ca04:	ldr	x8, [sp, #96]
  40ca08:	and	w1, w8, #0xffff
  40ca0c:	ldr	x8, [sp, #72]
  40ca10:	and	w24, w8, #0xffff
  40ca14:	mov	w2, w24
  40ca18:	bl	401d10 <printf@plt>
  40ca1c:	ldr	x10, [sp, #88]
  40ca20:	sub	x9, x10, x20
  40ca24:	cmp	x26, x9
  40ca28:	b.hi	40ca3c <ferror@plt+0xacac>  // b.pmore
  40ca2c:	add	x23, x20, x26
  40ca30:	add	x8, x23, #0x8
  40ca34:	cmp	x8, x10
  40ca38:	b.ls	40ca58 <ferror@plt+0xacc8>  // b.plast
  40ca3c:	ldr	x23, [sp, #56]
  40ca40:	ldur	x28, [x29, #-88]
  40ca44:	ldr	x24, [sp, #80]
  40ca48:	ldr	x21, [sp, #40]
  40ca4c:	mov	w8, wzr
  40ca50:	cbnz	w8, 40c90c <ferror@plt+0xab7c>
  40ca54:	b	40d200 <ferror@plt+0xb470>
  40ca58:	ldr	x8, [x25, #3328]
  40ca5c:	mov	w1, #0x4                   	// #4
  40ca60:	mov	x0, x23
  40ca64:	str	x9, [sp, #32]
  40ca68:	blr	x8
  40ca6c:	ldr	x8, [x25, #3328]
  40ca70:	mov	x21, x0
  40ca74:	add	x0, x23, #0x4
  40ca78:	mov	w1, #0x4                   	// #4
  40ca7c:	blr	x8
  40ca80:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40ca84:	ldr	x8, [x8, #816]
  40ca88:	ldur	x28, [x29, #-88]
  40ca8c:	mov	x20, x0
  40ca90:	cbz	x8, 40cac8 <ferror@plt+0xad38>
  40ca94:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40ca98:	ldr	x8, [x8, #824]
  40ca9c:	cmp	x21, x8
  40caa0:	b.cs	40cac8 <ferror@plt+0xad38>  // b.hs, b.nlast
  40caa4:	adrp	x1, 468000 <warn@@Base+0x26c10>
  40caa8:	mov	w2, #0x5                   	// #5
  40caac:	mov	x0, xzr
  40cab0:	add	x1, x1, #0xc9b
  40cab4:	bl	401cc0 <dcgettext@plt>
  40cab8:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40cabc:	ldr	x8, [x8, #816]
  40cac0:	add	x1, x8, x21
  40cac4:	b	40cae0 <ferror@plt+0xad50>
  40cac8:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40cacc:	mov	w2, #0x5                   	// #5
  40cad0:	mov	x0, xzr
  40cad4:	add	x1, x1, #0xd84
  40cad8:	bl	401cc0 <dcgettext@plt>
  40cadc:	mov	x1, x21
  40cae0:	bl	401d10 <printf@plt>
  40cae4:	ldp	x8, x10, [sp, #80]
  40cae8:	cmp	w24, #0x2
  40caec:	b.cc	40cbfc <ferror@plt+0xae6c>  // b.lo, b.ul, b.last
  40caf0:	add	x8, x26, x8
  40caf4:	ldr	x26, [sp, #48]
  40caf8:	str	x8, [sp, #96]
  40cafc:	neg	w8, w24
  40cb00:	mov	w21, #0x1                   	// #1
  40cb04:	str	w8, [sp, #72]
  40cb08:	b	40cb48 <ferror@plt+0xadb8>
  40cb0c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40cb10:	mov	w2, #0x5                   	// #5
  40cb14:	mov	x0, xzr
  40cb18:	add	x1, x1, #0xdcd
  40cb1c:	bl	401cc0 <dcgettext@plt>
  40cb20:	ldr	x1, [sp, #96]
  40cb24:	mov	w2, w21
  40cb28:	mov	x3, x28
  40cb2c:	bl	401d10 <printf@plt>
  40cb30:	ldr	w8, [sp, #72]
  40cb34:	ldur	x28, [x29, #-88]
  40cb38:	ldr	x10, [sp, #88]
  40cb3c:	add	w21, w21, #0x1
  40cb40:	cmn	w8, w21
  40cb44:	b.eq	40cc04 <ferror@plt+0xae74>  // b.none
  40cb48:	cmp	x20, #0x7
  40cb4c:	b.hi	40cb64 <ferror@plt+0xadd4>  // b.pmore
  40cb50:	ldr	w8, [sp, #72]
  40cb54:	add	w8, w8, w21
  40cb58:	cmn	w8, #0x1
  40cb5c:	b.ne	40cc9c <ferror@plt+0xaf0c>  // b.any
  40cb60:	cbnz	x20, 40cc9c <ferror@plt+0xaf0c>
  40cb64:	sub	x8, x10, x23
  40cb68:	cmp	x20, x8
  40cb6c:	b.hi	40cc04 <ferror@plt+0xae74>  // b.pmore
  40cb70:	add	x23, x23, x20
  40cb74:	add	x8, x23, #0x8
  40cb78:	cmp	x8, x10
  40cb7c:	b.hi	40cc04 <ferror@plt+0xae74>  // b.pmore
  40cb80:	ldr	x9, [sp, #96]
  40cb84:	ldr	x8, [x25, #3328]
  40cb88:	mov	w1, #0x4                   	// #4
  40cb8c:	mov	x0, x23
  40cb90:	add	x9, x20, x9
  40cb94:	str	x9, [sp, #96]
  40cb98:	blr	x8
  40cb9c:	ldr	x8, [x25, #3328]
  40cba0:	mov	x28, x0
  40cba4:	add	x0, x23, #0x4
  40cba8:	mov	w1, #0x4                   	// #4
  40cbac:	blr	x8
  40cbb0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40cbb4:	ldr	x8, [x8, #816]
  40cbb8:	mov	x20, x0
  40cbbc:	cbz	x8, 40cb0c <ferror@plt+0xad7c>
  40cbc0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40cbc4:	ldr	x8, [x8, #824]
  40cbc8:	cmp	x28, x8
  40cbcc:	b.cs	40cb0c <ferror@plt+0xad7c>  // b.hs, b.nlast
  40cbd0:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40cbd4:	mov	w2, #0x5                   	// #5
  40cbd8:	mov	x0, xzr
  40cbdc:	add	x1, x1, #0xdb4
  40cbe0:	bl	401cc0 <dcgettext@plt>
  40cbe4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40cbe8:	ldr	x8, [x8, #816]
  40cbec:	ldr	x1, [sp, #96]
  40cbf0:	mov	w2, w21
  40cbf4:	add	x3, x8, x28
  40cbf8:	b	40cb2c <ferror@plt+0xad9c>
  40cbfc:	ldr	x26, [sp, #48]
  40cc00:	mov	w21, #0x1                   	// #1
  40cc04:	cmp	w21, w24
  40cc08:	b.cs	40cc28 <ferror@plt+0xae98>  // b.hs, b.nlast
  40cc0c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40cc10:	mov	w2, #0x5                   	// #5
  40cc14:	mov	x0, xzr
  40cc18:	add	x1, x1, #0xdf3
  40cc1c:	bl	401cc0 <dcgettext@plt>
  40cc20:	bl	401d10 <printf@plt>
  40cc24:	ldr	x10, [sp, #88]
  40cc28:	ldr	x23, [sp, #56]
  40cc2c:	ldr	x24, [sp, #80]
  40cc30:	ldr	x21, [sp, #40]
  40cc34:	cmp	x26, #0x13
  40cc38:	b.hi	40cc50 <ferror@plt+0xaec0>  // b.pmore
  40cc3c:	cbnz	x26, 40cc6c <ferror@plt+0xaedc>
  40cc40:	ldr	w8, [x23, #44]
  40cc44:	sub	w8, w8, #0x1
  40cc48:	cmp	x22, x8
  40cc4c:	b.ne	40cc6c <ferror@plt+0xaedc>  // b.any
  40cc50:	ldr	x8, [sp, #32]
  40cc54:	cmp	x26, x8
  40cc58:	csel	x9, xzr, x26, hi  // hi = pmore
  40cc5c:	cset	w8, ls  // ls = plast
  40cc60:	add	x24, x9, x24
  40cc64:	cbnz	w8, 40c90c <ferror@plt+0xab7c>
  40cc68:	b	40d200 <ferror@plt+0xb470>
  40cc6c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40cc70:	mov	w2, #0x5                   	// #5
  40cc74:	mov	x0, xzr
  40cc78:	add	x1, x1, #0xe1a
  40cc7c:	bl	401cc0 <dcgettext@plt>
  40cc80:	mov	x1, x26
  40cc84:	bl	4413f0 <warn@@Base>
  40cc88:	ldr	x10, [sp, #88]
  40cc8c:	ldr	w22, [x23, #44]
  40cc90:	mov	w8, wzr
  40cc94:	cbnz	w8, 40c90c <ferror@plt+0xab7c>
  40cc98:	b	40d200 <ferror@plt+0xb470>
  40cc9c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40cca0:	mov	w2, #0x5                   	// #5
  40cca4:	mov	x0, xzr
  40cca8:	add	x1, x1, #0xd95
  40ccac:	bl	401cc0 <dcgettext@plt>
  40ccb0:	mov	x1, x20
  40ccb4:	bl	4413f0 <warn@@Base>
  40ccb8:	ldr	x10, [sp, #88]
  40ccbc:	mov	w21, w24
  40ccc0:	cmp	w21, w24
  40ccc4:	b.cc	40cc0c <ferror@plt+0xae7c>  // b.lo, b.ul, b.last
  40ccc8:	b	40cc28 <ferror@plt+0xae98>
  40cccc:	ldr	w9, [x23, #40]
  40ccd0:	cmp	w9, w8
  40ccd4:	b.cs	40c79c <ferror@plt+0xaa0c>  // b.hs, b.nlast
  40ccd8:	ldr	x10, [x19, #112]
  40ccdc:	mov	w12, #0x50                  	// #80
  40cce0:	ldr	x24, [x23, #32]
  40cce4:	madd	x20, x9, x12, x10
  40cce8:	mov	x21, x20
  40ccec:	ldr	w9, [x21, #40]!
  40ccf0:	cmp	w9, w8
  40ccf4:	b.cs	40d1f4 <ferror@plt+0xb464>  // b.hs, b.nlast
  40ccf8:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40ccfc:	ldr	w8, [x8, #100]
  40cd00:	cbz	w8, 40d264 <ferror@plt+0xb4d4>
  40cd04:	sub	x2, x29, #0x10
  40cd08:	mov	x0, x19
  40cd0c:	mov	x1, x20
  40cd10:	mov	w22, w11
  40cd14:	bl	404294 <ferror@plt+0x2504>
  40cd18:	mov	w11, w22
  40cd1c:	cbnz	x0, 40d280 <ferror@plt+0xb4f0>
  40cd20:	b	40d920 <ferror@plt+0xbb90>
  40cd24:	ldr	w3, [x23, #44]
  40cd28:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40cd2c:	adrp	x2, 466000 <warn@@Base+0x24c10>
  40cd30:	mov	w4, #0x5                   	// #5
  40cd34:	mov	x0, xzr
  40cd38:	add	x1, x1, #0xe62
  40cd3c:	add	x2, x2, #0xe92
  40cd40:	str	w11, [sp, #28]
  40cd44:	bl	401c70 <dcngettext@plt>
  40cd48:	mov	x20, x0
  40cd4c:	mov	x0, x19
  40cd50:	mov	x1, x23
  40cd54:	bl	40344c <ferror@plt+0x16bc>
  40cd58:	ldr	w2, [x23, #44]
  40cd5c:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  40cd60:	mov	x0, x20
  40cd64:	add	x1, x1, #0x68
  40cd68:	bl	401d10 <printf@plt>
  40cd6c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40cd70:	mov	w2, #0x5                   	// #5
  40cd74:	mov	x0, xzr
  40cd78:	add	x1, x1, #0xd0a
  40cd7c:	bl	401cc0 <dcgettext@plt>
  40cd80:	bl	401d10 <printf@plt>
  40cd84:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  40cd88:	ldr	x0, [x8, #3712]
  40cd8c:	ldr	x2, [x23, #16]
  40cd90:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40cd94:	add	x1, x1, #0x7e
  40cd98:	bl	401d70 <fprintf@plt>
  40cd9c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40cda0:	mov	w2, #0x5                   	// #5
  40cda4:	mov	x0, xzr
  40cda8:	add	x1, x1, #0xd14
  40cdac:	bl	401cc0 <dcgettext@plt>
  40cdb0:	ldr	w21, [x23, #40]
  40cdb4:	ldr	x20, [x23, #24]
  40cdb8:	mov	x22, x0
  40cdbc:	mov	x0, x19
  40cdc0:	mov	x1, x21
  40cdc4:	bl	41f74c <ferror@plt+0x1d9bc>
  40cdc8:	mov	x3, x0
  40cdcc:	mov	x0, x22
  40cdd0:	mov	x1, x20
  40cdd4:	mov	w2, w21
  40cdd8:	bl	401d10 <printf@plt>
  40cddc:	ldp	x20, x21, [x23, #24]
  40cde0:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40cde4:	mov	w2, #0x5                   	// #5
  40cde8:	mov	x0, xzr
  40cdec:	add	x1, x1, #0xec4
  40cdf0:	bl	401cc0 <dcgettext@plt>
  40cdf4:	mov	x5, x0
  40cdf8:	mov	w3, #0x1                   	// #1
  40cdfc:	mov	x0, xzr
  40ce00:	mov	x1, x19
  40ce04:	mov	x2, x20
  40ce08:	mov	x4, x21
  40ce0c:	mov	w22, #0x1                   	// #1
  40ce10:	bl	402054 <ferror@plt+0x2c4>
  40ce14:	cbz	x0, 40c798 <ferror@plt+0xaa08>
  40ce18:	ldr	w8, [x23, #44]
  40ce1c:	mov	x21, x0
  40ce20:	cbz	w8, 40d228 <ferror@plt+0xb498>
  40ce24:	ldr	x8, [x23, #32]
  40ce28:	mov	x24, xzr
  40ce2c:	mov	x22, xzr
  40ce30:	str	x21, [sp, #16]
  40ce34:	add	x8, x21, x8
  40ce38:	str	x8, [sp, #80]
  40ce3c:	b	40ce58 <ferror@plt+0xb0c8>
  40ce40:	mov	w8, wzr
  40ce44:	cbz	w8, 40d22c <ferror@plt+0xb49c>
  40ce48:	ldr	w8, [x23, #44]
  40ce4c:	add	x22, x22, #0x1
  40ce50:	cmp	x22, x8
  40ce54:	b.cs	40d22c <ferror@plt+0xb49c>  // b.hs, b.nlast
  40ce58:	ldr	x9, [sp, #80]
  40ce5c:	add	x20, x21, x24
  40ce60:	add	x8, x20, #0x10
  40ce64:	cmp	x8, x9
  40ce68:	b.hi	40ce40 <ferror@plt+0xb0b0>  // b.pmore
  40ce6c:	ldr	x8, [x25, #3328]
  40ce70:	mov	w1, #0x2                   	// #2
  40ce74:	mov	x0, x20
  40ce78:	str	x22, [sp, #72]
  40ce7c:	blr	x8
  40ce80:	ldr	x8, [x25, #3328]
  40ce84:	mov	x28, x0
  40ce88:	add	x0, x20, #0x2
  40ce8c:	mov	w1, #0x2                   	// #2
  40ce90:	blr	x8
  40ce94:	ldr	x8, [x25, #3328]
  40ce98:	mov	x21, x0
  40ce9c:	add	x0, x20, #0x4
  40cea0:	mov	w1, #0x4                   	// #4
  40cea4:	blr	x8
  40cea8:	ldr	x8, [x25, #3328]
  40ceac:	mov	x22, x0
  40ceb0:	add	x0, x20, #0x8
  40ceb4:	mov	w1, #0x4                   	// #4
  40ceb8:	blr	x8
  40cebc:	ldr	x8, [x25, #3328]
  40cec0:	mov	x23, x0
  40cec4:	add	x0, x20, #0xc
  40cec8:	mov	w1, #0x4                   	// #4
  40cecc:	blr	x8
  40ced0:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40ced4:	str	x0, [sp, #40]
  40ced8:	mov	w2, #0x5                   	// #5
  40cedc:	mov	x0, xzr
  40cee0:	add	x1, x1, #0xeda
  40cee4:	bl	401cc0 <dcgettext@plt>
  40cee8:	and	w2, w28, #0xffff
  40ceec:	mov	x1, x24
  40cef0:	str	x24, [sp, #48]
  40cef4:	bl	401d10 <printf@plt>
  40cef8:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40cefc:	ldr	x8, [x8, #816]
  40cf00:	cbz	x8, 40cf38 <ferror@plt+0xb1a8>
  40cf04:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40cf08:	ldr	x8, [x8, #824]
  40cf0c:	cmp	x22, x8
  40cf10:	b.cs	40cf38 <ferror@plt+0xb1a8>  // b.hs, b.nlast
  40cf14:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40cf18:	mov	w2, #0x5                   	// #5
  40cf1c:	mov	x0, xzr
  40cf20:	add	x1, x1, #0xef0
  40cf24:	bl	401cc0 <dcgettext@plt>
  40cf28:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40cf2c:	ldr	x8, [x8, #816]
  40cf30:	add	x1, x8, x22
  40cf34:	b	40cf50 <ferror@plt+0xb1c0>
  40cf38:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40cf3c:	mov	w2, #0x5                   	// #5
  40cf40:	mov	x0, xzr
  40cf44:	add	x1, x1, #0xefb
  40cf48:	bl	401cc0 <dcgettext@plt>
  40cf4c:	mov	x1, x22
  40cf50:	bl	401d10 <printf@plt>
  40cf54:	ldur	x28, [x29, #-88]
  40cf58:	ldp	x22, x24, [sp, #72]
  40cf5c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40cf60:	mov	w2, #0x5                   	// #5
  40cf64:	mov	x0, xzr
  40cf68:	add	x1, x1, #0xf07
  40cf6c:	bl	401cc0 <dcgettext@plt>
  40cf70:	and	w26, w21, #0xffff
  40cf74:	mov	w1, w26
  40cf78:	bl	401d10 <printf@plt>
  40cf7c:	sub	x8, x24, x20
  40cf80:	cmp	x23, x8
  40cf84:	b.ls	40cf9c <ferror@plt+0xb20c>  // b.plast
  40cf88:	ldp	x24, x23, [sp, #48]
  40cf8c:	ldr	x21, [sp, #16]
  40cf90:	mov	w8, wzr
  40cf94:	cbnz	w8, 40ce48 <ferror@plt+0xb0b8>
  40cf98:	b	40d22c <ferror@plt+0xb49c>
  40cf9c:	mov	w22, wzr
  40cfa0:	str	x8, [sp, #8]
  40cfa4:	cbz	w26, 40d15c <ferror@plt+0xb3cc>
  40cfa8:	ldr	x8, [sp, #48]
  40cfac:	add	x8, x23, x8
  40cfb0:	str	x8, [sp, #88]
  40cfb4:	add	x23, x20, x23
  40cfb8:	sub	w8, w26, #0x1
  40cfbc:	str	w8, [sp, #32]
  40cfc0:	b	40cfd8 <ferror@plt+0xb248>
  40cfc4:	mov	w8, wzr
  40cfc8:	cbz	w8, 40d15c <ferror@plt+0xb3cc>
  40cfcc:	add	w22, w22, #0x1
  40cfd0:	cmp	w22, w26
  40cfd4:	b.ge	40d15c <ferror@plt+0xb3cc>  // b.tcont
  40cfd8:	add	x8, x23, #0x10
  40cfdc:	cmp	x8, x24
  40cfe0:	b.hi	40cfc4 <ferror@plt+0xb234>  // b.pmore
  40cfe4:	ldr	x8, [x25, #3328]
  40cfe8:	mov	w1, #0x4                   	// #4
  40cfec:	mov	x0, x23
  40cff0:	blr	x8
  40cff4:	ldr	x8, [x25, #3328]
  40cff8:	add	x0, x23, #0x4
  40cffc:	mov	w1, #0x2                   	// #2
  40d000:	blr	x8
  40d004:	ldr	x8, [x25, #3328]
  40d008:	str	x0, [sp, #96]
  40d00c:	add	x0, x23, #0x6
  40d010:	mov	w1, #0x2                   	// #2
  40d014:	blr	x8
  40d018:	ldr	x8, [x25, #3328]
  40d01c:	mov	x28, x0
  40d020:	add	x0, x23, #0x8
  40d024:	mov	w1, #0x4                   	// #4
  40d028:	blr	x8
  40d02c:	ldr	x8, [x25, #3328]
  40d030:	mov	x21, x0
  40d034:	add	x0, x23, #0xc
  40d038:	mov	w1, #0x4                   	// #4
  40d03c:	blr	x8
  40d040:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40d044:	ldr	x8, [x8, #816]
  40d048:	mov	x20, x0
  40d04c:	cbz	x8, 40d088 <ferror@plt+0xb2f8>
  40d050:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40d054:	ldr	x8, [x8, #824]
  40d058:	cmp	x21, x8
  40d05c:	b.cs	40d088 <ferror@plt+0xb2f8>  // b.hs, b.nlast
  40d060:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40d064:	mov	w2, #0x5                   	// #5
  40d068:	mov	x0, xzr
  40d06c:	add	x1, x1, #0xf12
  40d070:	bl	401cc0 <dcgettext@plt>
  40d074:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40d078:	ldr	x8, [x8, #816]
  40d07c:	ldr	x1, [sp, #88]
  40d080:	add	x2, x8, x21
  40d084:	b	40d0a4 <ferror@plt+0xb314>
  40d088:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40d08c:	mov	w2, #0x5                   	// #5
  40d090:	mov	x0, xzr
  40d094:	add	x1, x1, #0xf27
  40d098:	bl	401cc0 <dcgettext@plt>
  40d09c:	ldr	x1, [sp, #88]
  40d0a0:	mov	x2, x21
  40d0a4:	bl	401d10 <printf@plt>
  40d0a8:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40d0ac:	mov	w2, #0x5                   	// #5
  40d0b0:	mov	x0, xzr
  40d0b4:	add	x1, x1, #0xf43
  40d0b8:	bl	401cc0 <dcgettext@plt>
  40d0bc:	ldr	x8, [sp, #96]
  40d0c0:	mov	x21, x0
  40d0c4:	and	w0, w8, #0xffff
  40d0c8:	bl	41f79c <ferror@plt+0x1da0c>
  40d0cc:	mov	x1, x0
  40d0d0:	and	w2, w28, #0xffff
  40d0d4:	mov	x0, x21
  40d0d8:	bl	401d10 <printf@plt>
  40d0dc:	cmp	x20, #0xf
  40d0e0:	b.hi	40d0f4 <ferror@plt+0xb364>  // b.pmore
  40d0e4:	ldr	w8, [sp, #32]
  40d0e8:	cmp	w22, w8
  40d0ec:	b.ne	40d130 <ferror@plt+0xb3a0>  // b.any
  40d0f0:	cbnz	x20, 40d130 <ferror@plt+0xb3a0>
  40d0f4:	sub	x8, x24, x23
  40d0f8:	cmp	x20, x8
  40d0fc:	b.ls	40d110 <ferror@plt+0xb380>  // b.plast
  40d100:	mov	w8, wzr
  40d104:	ldur	x28, [x29, #-88]
  40d108:	cbnz	w8, 40cfcc <ferror@plt+0xb23c>
  40d10c:	b	40d15c <ferror@plt+0xb3cc>
  40d110:	ldr	x8, [sp, #88]
  40d114:	add	x23, x23, x20
  40d118:	add	x8, x20, x8
  40d11c:	str	x8, [sp, #88]
  40d120:	mov	w8, #0x1                   	// #1
  40d124:	ldur	x28, [x29, #-88]
  40d128:	cbnz	w8, 40cfcc <ferror@plt+0xb23c>
  40d12c:	b	40d15c <ferror@plt+0xb3cc>
  40d130:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40d134:	mov	w2, #0x5                   	// #5
  40d138:	mov	x0, xzr
  40d13c:	add	x1, x1, #0xf5d
  40d140:	bl	401cc0 <dcgettext@plt>
  40d144:	mov	x1, x20
  40d148:	bl	4413f0 <warn@@Base>
  40d14c:	mov	w8, wzr
  40d150:	mov	w22, w26
  40d154:	ldur	x28, [x29, #-88]
  40d158:	cbnz	w8, 40cfcc <ferror@plt+0xb23c>
  40d15c:	ldr	x21, [sp, #16]
  40d160:	cmp	w22, w26
  40d164:	b.ge	40d180 <ferror@plt+0xb3f0>  // b.tcont
  40d168:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40d16c:	mov	w2, #0x5                   	// #5
  40d170:	mov	x0, xzr
  40d174:	add	x1, x1, #0xf7c
  40d178:	bl	401cc0 <dcgettext@plt>
  40d17c:	bl	4413f0 <warn@@Base>
  40d180:	ldp	x20, x24, [sp, #40]
  40d184:	ldr	x23, [sp, #56]
  40d188:	ldr	x22, [sp, #72]
  40d18c:	cmp	x20, #0xf
  40d190:	b.hi	40d1ac <ferror@plt+0xb41c>  // b.pmore
  40d194:	cbnz	x20, 40d1c8 <ferror@plt+0xb438>
  40d198:	ldr	w8, [x23, #44]
  40d19c:	ldr	x20, [sp, #40]
  40d1a0:	sub	w8, w8, #0x1
  40d1a4:	cmp	x22, x8
  40d1a8:	b.ne	40d1c8 <ferror@plt+0xb438>  // b.any
  40d1ac:	ldr	x8, [sp, #8]
  40d1b0:	cmp	x20, x8
  40d1b4:	csel	x9, xzr, x20, hi  // hi = pmore
  40d1b8:	cset	w8, ls  // ls = plast
  40d1bc:	add	x24, x9, x24
  40d1c0:	cbnz	w8, 40ce48 <ferror@plt+0xb0b8>
  40d1c4:	b	40d22c <ferror@plt+0xb49c>
  40d1c8:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40d1cc:	mov	w2, #0x5                   	// #5
  40d1d0:	mov	x0, xzr
  40d1d4:	add	x1, x1, #0xfa9
  40d1d8:	bl	401cc0 <dcgettext@plt>
  40d1dc:	mov	x1, x20
  40d1e0:	bl	4413f0 <warn@@Base>
  40d1e4:	ldr	w22, [x23, #44]
  40d1e8:	mov	w8, wzr
  40d1ec:	cbnz	w8, 40ce48 <ferror@plt+0xb0b8>
  40d1f0:	b	40d22c <ferror@plt+0xb49c>
  40d1f4:	ldur	x28, [x29, #-88]
  40d1f8:	b	40c79c <ferror@plt+0xaa0c>
  40d1fc:	mov	x22, xzr
  40d200:	ldr	w8, [x23, #44]
  40d204:	cmp	x22, x8
  40d208:	b.cs	40d250 <ferror@plt+0xb4c0>  // b.hs, b.nlast
  40d20c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40d210:	mov	w2, #0x5                   	// #5
  40d214:	mov	x0, xzr
  40d218:	add	x1, x1, #0xe38
  40d21c:	bl	401cc0 <dcgettext@plt>
  40d220:	bl	401d10 <printf@plt>
  40d224:	b	40d250 <ferror@plt+0xb4c0>
  40d228:	mov	x22, xzr
  40d22c:	ldr	w8, [x23, #44]
  40d230:	cmp	x22, x8
  40d234:	b.cs	40d250 <ferror@plt+0xb4c0>  // b.hs, b.nlast
  40d238:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40d23c:	mov	w2, #0x5                   	// #5
  40d240:	mov	x0, xzr
  40d244:	add	x1, x1, #0xfc7
  40d248:	bl	401cc0 <dcgettext@plt>
  40d24c:	bl	4413f0 <warn@@Base>
  40d250:	mov	x0, x21
  40d254:	bl	401c10 <free@plt>
  40d258:	ldr	w11, [sp, #28]
  40d25c:	mov	w22, #0x1                   	// #1
  40d260:	b	40c79c <ferror@plt+0xaa0c>
  40d264:	sub	x2, x29, #0x10
  40d268:	mov	x0, x19
  40d26c:	mov	x1, x20
  40d270:	mov	w22, w11
  40d274:	bl	404654 <ferror@plt+0x28c4>
  40d278:	mov	w11, w22
  40d27c:	cbz	x0, 40d920 <ferror@plt+0xbb90>
  40d280:	ldr	x8, [x19, #112]
  40d284:	ldr	w9, [x21]
  40d288:	mov	w10, #0x50                  	// #80
  40d28c:	str	x0, [sp, #16]
  40d290:	str	w11, [sp, #28]
  40d294:	madd	x8, x9, x10, x8
  40d298:	ldr	x21, [x8, #32]!
  40d29c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40d2a0:	mov	w2, #0x5                   	// #5
  40d2a4:	mov	x0, xzr
  40d2a8:	ldur	x22, [x8, #-8]
  40d2ac:	add	x1, x1, #0xfea
  40d2b0:	str	x8, [sp, #80]
  40d2b4:	bl	401cc0 <dcgettext@plt>
  40d2b8:	mov	x5, x0
  40d2bc:	mov	w3, #0x1                   	// #1
  40d2c0:	mov	x0, xzr
  40d2c4:	mov	x1, x19
  40d2c8:	mov	x2, x22
  40d2cc:	mov	x4, x21
  40d2d0:	bl	402054 <ferror@plt+0x2c4>
  40d2d4:	str	x0, [sp, #72]
  40d2d8:	cbz	x0, 40d8f8 <ferror@plt+0xbb68>
  40d2dc:	lsr	x28, x24, #1
  40d2e0:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40d2e4:	adrp	x2, 467000 <warn@@Base+0x25c10>
  40d2e8:	mov	w4, #0x5                   	// #5
  40d2ec:	mov	x0, xzr
  40d2f0:	add	x1, x1, #0xfff
  40d2f4:	add	x2, x2, #0x32
  40d2f8:	mov	x3, x28
  40d2fc:	bl	401c70 <dcngettext@plt>
  40d300:	mov	x21, x0
  40d304:	mov	x0, x19
  40d308:	mov	x1, x23
  40d30c:	bl	40344c <ferror@plt+0x16bc>
  40d310:	adrp	x26, 48c000 <stdout@@GLIBC_2.17+0x180>
  40d314:	add	x26, x26, #0x68
  40d318:	mov	x0, x21
  40d31c:	mov	x1, x26
  40d320:	mov	x2, x28
  40d324:	bl	401d10 <printf@plt>
  40d328:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40d32c:	mov	w2, #0x5                   	// #5
  40d330:	mov	x0, xzr
  40d334:	add	x1, x1, #0xd0a
  40d338:	bl	401cc0 <dcgettext@plt>
  40d33c:	bl	401d10 <printf@plt>
  40d340:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  40d344:	ldr	x0, [x8, #3712]
  40d348:	ldr	x2, [x23, #16]
  40d34c:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40d350:	add	x1, x1, #0x7e
  40d354:	bl	401d70 <fprintf@plt>
  40d358:	adrp	x1, 466000 <warn@@Base+0x24c10>
  40d35c:	mov	w2, #0x5                   	// #5
  40d360:	mov	x0, xzr
  40d364:	add	x1, x1, #0xd14
  40d368:	bl	401cc0 <dcgettext@plt>
  40d36c:	ldr	x21, [x23, #24]
  40d370:	ldr	w22, [x23, #40]
  40d374:	mov	x23, x0
  40d378:	mov	x0, x19
  40d37c:	mov	x1, x20
  40d380:	bl	40344c <ferror@plt+0x16bc>
  40d384:	mov	x0, x23
  40d388:	mov	x1, x21
  40d38c:	mov	w2, w22
  40d390:	mov	x3, x26
  40d394:	bl	401d10 <printf@plt>
  40d398:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40d39c:	ldr	x1, [x8, #536]
  40d3a0:	and	x2, x24, #0xfffffffffffffffe
  40d3a4:	mov	x0, x19
  40d3a8:	bl	41461c <ferror@plt+0x1288c>
  40d3ac:	adrp	x1, 467000 <warn@@Base+0x25c10>
  40d3b0:	mov	x20, x0
  40d3b4:	mov	w2, #0x5                   	// #5
  40d3b8:	mov	x0, xzr
  40d3bc:	add	x1, x1, #0x67
  40d3c0:	bl	401cc0 <dcgettext@plt>
  40d3c4:	mov	x5, x0
  40d3c8:	mov	w4, #0x2                   	// #2
  40d3cc:	mov	x0, xzr
  40d3d0:	mov	x1, x19
  40d3d4:	mov	x2, x20
  40d3d8:	mov	x3, x28
  40d3dc:	bl	402054 <ferror@plt+0x2c4>
  40d3e0:	cbz	x0, 40d908 <ferror@plt+0xbb78>
  40d3e4:	mov	x20, x0
  40d3e8:	mov	w1, #0x2                   	// #2
  40d3ec:	mov	x0, x28
  40d3f0:	bl	42b880 <ferror@plt+0x29af0>
  40d3f4:	mov	x23, x0
  40d3f8:	str	x28, [sp, #40]
  40d3fc:	cbz	w28, 40d438 <ferror@plt+0xb6a8>
  40d400:	ldr	x9, [sp, #40]
  40d404:	sub	w8, w9, #0x1
  40d408:	lsl	x8, x8, #1
  40d40c:	add	x21, x20, x8
  40d410:	add	x22, x23, x8
  40d414:	mov	w28, w9
  40d418:	ldr	x8, [x25, #3328]
  40d41c:	mov	w1, #0x2                   	// #2
  40d420:	mov	x0, x21
  40d424:	blr	x8
  40d428:	strh	w0, [x22], #-2
  40d42c:	subs	w28, w28, #0x1
  40d430:	sub	x21, x21, #0x2
  40d434:	b.ne	40d418 <ferror@plt+0xb688>  // b.any
  40d438:	mov	x0, x20
  40d43c:	bl	401c10 <free@plt>
  40d440:	ldr	x20, [sp, #40]
  40d444:	cbz	x20, 40d928 <ferror@plt+0xbb98>
  40d448:	ldur	x28, [x29, #-88]
  40d44c:	mov	w21, wzr
  40d450:	adrp	x22, 48b000 <warn@@Base+0x49c10>
  40d454:	b	40d470 <ferror@plt+0xb6e0>
  40d458:	ldr	x21, [sp, #88]
  40d45c:	mov	w0, #0xa                   	// #10
  40d460:	bl	401d40 <putchar@plt>
  40d464:	add	w21, w21, #0x4
  40d468:	cmp	x20, x21
  40d46c:	b.ls	40d92c <ferror@plt+0xbb9c>  // b.plast
  40d470:	adrp	x1, 467000 <warn@@Base+0x25c10>
  40d474:	mov	w2, #0x5                   	// #5
  40d478:	mov	x0, xzr
  40d47c:	add	x1, x1, #0x7b
  40d480:	bl	401cc0 <dcgettext@plt>
  40d484:	str	x0, [sp, #96]
  40d488:	adrp	x0, 467000 <warn@@Base+0x25c10>
  40d48c:	add	x0, x0, #0x85
  40d490:	mov	w1, w21
  40d494:	bl	401d10 <printf@plt>
  40d498:	mov	x8, xzr
  40d49c:	str	x21, [sp, #88]
  40d4a0:	b	40d4d4 <ferror@plt+0xb744>
  40d4a4:	adrp	x1, 467000 <warn@@Base+0x25c10>
  40d4a8:	mov	w2, #0x5                   	// #5
  40d4ac:	mov	x0, xzr
  40d4b0:	add	x1, x1, #0xa0
  40d4b4:	bl	401cc0 <dcgettext@plt>
  40d4b8:	ldr	x1, [x22, #3712]
  40d4bc:	bl	401950 <fputs@plt>
  40d4c0:	ldr	x21, [sp, #88]
  40d4c4:	ldur	x8, [x29, #-88]
  40d4c8:	add	x8, x8, #0x1
  40d4cc:	cmp	x8, #0x4
  40d4d0:	b.eq	40d45c <ferror@plt+0xb6cc>  // b.none
  40d4d4:	add	w21, w21, w8
  40d4d8:	cmp	x20, x21
  40d4dc:	b.ls	40d458 <ferror@plt+0xb6c8>  // b.plast
  40d4e0:	stur	x8, [x29, #-88]
  40d4e4:	ldrh	w8, [x23, x21, lsl #1]
  40d4e8:	cmp	w8, #0x1
  40d4ec:	b.eq	40d4a4 <ferror@plt+0xb714>  // b.none
  40d4f0:	cbnz	w8, 40d508 <ferror@plt+0xb778>
  40d4f4:	adrp	x1, 467000 <warn@@Base+0x25c10>
  40d4f8:	mov	w2, #0x5                   	// #5
  40d4fc:	mov	x0, xzr
  40d500:	add	x1, x1, #0x8d
  40d504:	b	40d4b4 <ferror@plt+0xb724>
  40d508:	and	w1, w8, #0x7fff
  40d50c:	tst	w8, #0x8000
  40d510:	mov	w8, #0x68                  	// #104
  40d514:	mov	w9, #0x20                  	// #32
  40d518:	adrp	x0, 467000 <warn@@Base+0x25c10>
  40d51c:	csel	w2, w9, w8, eq  // eq = none
  40d520:	add	x0, x0, #0xb3
  40d524:	bl	401d10 <printf@plt>
  40d528:	ldur	x8, [x29, #-16]
  40d52c:	cmp	x8, x21
  40d530:	b.ls	40d690 <ferror@plt+0xb900>  // b.plast
  40d534:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40d538:	ldr	x1, [x8, #424]
  40d53c:	str	w0, [sp, #48]
  40d540:	cbz	x1, 40d6ac <ferror@plt+0xb91c>
  40d544:	mov	w2, #0x10                  	// #16
  40d548:	mov	x0, x19
  40d54c:	bl	41461c <ferror@plt+0x1288c>
  40d550:	mov	x20, x0
  40d554:	mov	x26, xzr
  40d558:	adrp	x1, 465000 <warn@@Base+0x23c10>
  40d55c:	mov	w2, #0x5                   	// #5
  40d560:	mov	x0, xzr
  40d564:	add	x1, x1, #0x48f
  40d568:	bl	401cc0 <dcgettext@plt>
  40d56c:	mov	x5, x0
  40d570:	sub	x0, x29, #0x38
  40d574:	mov	w3, #0x10                  	// #16
  40d578:	mov	w4, #0x1                   	// #1
  40d57c:	mov	x1, x19
  40d580:	mov	x2, x20
  40d584:	mov	w22, #0x1                   	// #1
  40d588:	bl	402054 <ferror@plt+0x2c4>
  40d58c:	cbz	x0, 40d670 <ferror@plt+0xb8e0>
  40d590:	ldr	x8, [x25, #3328]
  40d594:	ldur	x0, [x29, #-80]
  40d598:	mov	w1, #0x4                   	// #4
  40d59c:	blr	x8
  40d5a0:	ldr	x8, [x25, #3328]
  40d5a4:	mov	x22, x0
  40d5a8:	ldur	x0, [x29, #-72]
  40d5ac:	mov	w1, #0x4                   	// #4
  40d5b0:	blr	x8
  40d5b4:	mov	x24, x0
  40d5b8:	add	x28, x22, x20
  40d5bc:	b	40d5d8 <ferror@plt+0xb848>
  40d5c0:	mov	x22, xzr
  40d5c4:	ldrh	w8, [x23, x21, lsl #1]
  40d5c8:	cbz	x22, 40d638 <ferror@plt+0xb8a8>
  40d5cc:	cmp	w8, w0, uxth
  40d5d0:	add	x28, x22, x28
  40d5d4:	b.eq	40d638 <ferror@plt+0xb8a8>  // b.none
  40d5d8:	adrp	x1, 467000 <warn@@Base+0x25c10>
  40d5dc:	mov	w2, #0x5                   	// #5
  40d5e0:	mov	x0, xzr
  40d5e4:	add	x1, x1, #0xda
  40d5e8:	bl	401cc0 <dcgettext@plt>
  40d5ec:	mov	x5, x0
  40d5f0:	sub	x0, x29, #0x20
  40d5f4:	mov	w3, #0x10                  	// #16
  40d5f8:	mov	w4, #0x1                   	// #1
  40d5fc:	mov	x1, x19
  40d600:	mov	x2, x28
  40d604:	bl	402054 <ferror@plt+0x2c4>
  40d608:	cbz	x0, 40d5c0 <ferror@plt+0xb830>
  40d60c:	ldr	x8, [x25, #3328]
  40d610:	ldur	x0, [x29, #-64]
  40d614:	mov	w1, #0x4                   	// #4
  40d618:	blr	x8
  40d61c:	ldr	x8, [x25, #3328]
  40d620:	mov	x22, x0
  40d624:	mov	w1, #0x2                   	// #2
  40d628:	mov	x0, x27
  40d62c:	blr	x8
  40d630:	ldrh	w8, [x23, x21, lsl #1]
  40d634:	cbnz	x22, 40d5cc <ferror@plt+0xb83c>
  40d638:	cmp	w8, w0, uxth
  40d63c:	b.ne	40d678 <ferror@plt+0xb8e8>  // b.any
  40d640:	ldr	x8, [x25, #3328]
  40d644:	ldr	x0, [sp, #64]
  40d648:	mov	w1, #0x4                   	// #4
  40d64c:	blr	x8
  40d650:	ldp	x9, x8, [sp, #72]
  40d654:	mov	w22, #0x1                   	// #1
  40d658:	mov	x28, x24
  40d65c:	ldr	x8, [x8]
  40d660:	add	x9, x9, x0
  40d664:	cmp	x0, x8
  40d668:	ldr	x8, [sp, #96]
  40d66c:	csel	x26, x9, x8, cc  // cc = lo, ul, last
  40d670:	cbnz	x28, 40d688 <ferror@plt+0xb8f8>
  40d674:	b	40d6b0 <ferror@plt+0xb920>
  40d678:	mov	w22, wzr
  40d67c:	mov	x28, x24
  40d680:	add	x20, x24, x20
  40d684:	cbz	x28, 40d6b0 <ferror@plt+0xb920>
  40d688:	cbz	w22, 40d558 <ferror@plt+0xb7c8>
  40d68c:	b	40d6b0 <ferror@plt+0xb920>
  40d690:	adrp	x1, 467000 <warn@@Base+0x25c10>
  40d694:	mov	w2, #0x5                   	// #5
  40d698:	mov	x0, xzr
  40d69c:	add	x1, x1, #0xb9
  40d6a0:	bl	401cc0 <dcgettext@plt>
  40d6a4:	bl	4413f0 <warn@@Base>
  40d6a8:	b	40d4c0 <ferror@plt+0xb730>
  40d6ac:	mov	x26, xzr
  40d6b0:	ldrh	w8, [x23, x21, lsl #1]
  40d6b4:	ldr	x20, [sp, #40]
  40d6b8:	mov	w9, #0x8001                	// #32769
  40d6bc:	cmp	w8, w9
  40d6c0:	b.eq	40d760 <ferror@plt+0xb9d0>  // b.none
  40d6c4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40d6c8:	ldr	x1, [x8, #440]
  40d6cc:	cbz	x1, 40d760 <ferror@plt+0xb9d0>
  40d6d0:	mov	w2, #0x14                  	// #20
  40d6d4:	mov	x0, x19
  40d6d8:	str	x26, [sp, #32]
  40d6dc:	mov	x24, x28
  40d6e0:	bl	41461c <ferror@plt+0x1288c>
  40d6e4:	mov	x20, x0
  40d6e8:	adrp	x22, 48b000 <warn@@Base+0x49c10>
  40d6ec:	adrp	x1, 465000 <warn@@Base+0x23c10>
  40d6f0:	mov	w2, #0x5                   	// #5
  40d6f4:	mov	x0, xzr
  40d6f8:	add	x1, x1, #0x473
  40d6fc:	bl	401cc0 <dcgettext@plt>
  40d700:	mov	x5, x0
  40d704:	sub	x0, x29, #0x38
  40d708:	mov	w3, #0x14                  	// #20
  40d70c:	mov	w4, #0x1                   	// #1
  40d710:	mov	x1, x19
  40d714:	mov	x2, x20
  40d718:	bl	402054 <ferror@plt+0x2c4>
  40d71c:	cbz	x0, 40d76c <ferror@plt+0xb9dc>
  40d720:	ldr	x8, [x25, #3328]
  40d724:	ldur	x0, [x29, #-96]
  40d728:	mov	w1, #0x4                   	// #4
  40d72c:	blr	x8
  40d730:	ldr	x8, [x25, #3328]
  40d734:	mov	x28, x0
  40d738:	ldr	x0, [sp, #104]
  40d73c:	mov	w1, #0x2                   	// #2
  40d740:	blr	x8
  40d744:	add	x20, x28, x20
  40d748:	cbz	x28, 40d77c <ferror@plt+0xb9ec>
  40d74c:	ldrh	w8, [x23, x21, lsl #1]
  40d750:	and	w8, w8, #0x7fff
  40d754:	cmp	w8, w0, uxth
  40d758:	b.ne	40d6ec <ferror@plt+0xb95c>  // b.any
  40d75c:	b	40d77c <ferror@plt+0xb9ec>
  40d760:	ldr	x21, [sp, #88]
  40d764:	adrp	x22, 48b000 <warn@@Base+0x49c10>
  40d768:	b	40d84c <ferror@plt+0xbabc>
  40d76c:	ldrh	w8, [x23, x21, lsl #1]
  40d770:	mov	x28, xzr
  40d774:	and	w8, w8, #0x7fff
  40d778:	add	w0, w8, #0x1
  40d77c:	ldrh	w8, [x23, x21, lsl #1]
  40d780:	and	w8, w8, #0x7fff
  40d784:	cmp	w8, w0, uxth
  40d788:	b.ne	40d838 <ferror@plt+0xbaa8>  // b.any
  40d78c:	ldr	x8, [x25, #3328]
  40d790:	ldur	x0, [x29, #-72]
  40d794:	mov	w1, #0x4                   	// #4
  40d798:	blr	x8
  40d79c:	sub	x8, x20, x28
  40d7a0:	adrp	x1, 465000 <warn@@Base+0x23c10>
  40d7a4:	add	x20, x8, x0
  40d7a8:	mov	w2, #0x5                   	// #5
  40d7ac:	mov	x0, xzr
  40d7b0:	add	x1, x1, #0x47f
  40d7b4:	bl	401cc0 <dcgettext@plt>
  40d7b8:	mov	x5, x0
  40d7bc:	sub	x0, x29, #0x20
  40d7c0:	mov	w3, #0x8                   	// #8
  40d7c4:	mov	w4, #0x1                   	// #1
  40d7c8:	mov	x1, x19
  40d7cc:	mov	x2, x20
  40d7d0:	bl	402054 <ferror@plt+0x2c4>
  40d7d4:	cbz	x0, 40d8b4 <ferror@plt+0xbb24>
  40d7d8:	ldr	x8, [x25, #3328]
  40d7dc:	sub	x0, x29, #0x20
  40d7e0:	mov	w1, #0x4                   	// #4
  40d7e4:	blr	x8
  40d7e8:	ldr	x8, [sp, #80]
  40d7ec:	ldr	x8, [x8]
  40d7f0:	cmp	x0, x8
  40d7f4:	b.cs	40d8cc <ferror@plt+0xbb3c>  // b.hs, b.nlast
  40d7f8:	ldp	x9, x20, [sp, #32]
  40d7fc:	ldr	x21, [sp, #88]
  40d800:	mov	x28, x24
  40d804:	cbz	x9, 40d8e4 <ferror@plt+0xbb54>
  40d808:	ldr	x8, [sp, #96]
  40d80c:	cmp	x9, x8
  40d810:	b.eq	40d8e4 <ferror@plt+0xbb54>  // b.none
  40d814:	adrp	x1, 467000 <warn@@Base+0x25c10>
  40d818:	mov	w2, #0x5                   	// #5
  40d81c:	mov	x0, xzr
  40d820:	add	x1, x1, #0xef
  40d824:	bl	401cc0 <dcgettext@plt>
  40d828:	mov	x26, x0
  40d82c:	mov	w8, wzr
  40d830:	cbnz	w8, 40d848 <ferror@plt+0xbab8>
  40d834:	b	40d844 <ferror@plt+0xbab4>
  40d838:	ldp	x26, x20, [sp, #32]
  40d83c:	ldr	x21, [sp, #88]
  40d840:	mov	x28, x24
  40d844:	mov	w8, wzr
  40d848:	cbnz	w8, 40d4c4 <ferror@plt+0xb734>
  40d84c:	cbz	x26, 40d88c <ferror@plt+0xbafc>
  40d850:	mov	x0, x26
  40d854:	bl	401940 <strlen@plt>
  40d858:	mov	w8, #0xc                   	// #12
  40d85c:	sub	w2, w8, w0
  40d860:	adrp	x0, 467000 <warn@@Base+0x25c10>
  40d864:	adrp	x3, 475000 <warn@@Base+0x33c10>
  40d868:	add	x0, x0, #0xf6
  40d86c:	mov	x1, x26
  40d870:	add	x3, x3, #0x3f0
  40d874:	bl	401d10 <printf@plt>
  40d878:	ldr	w9, [sp, #48]
  40d87c:	add	w9, w0, w9
  40d880:	cmp	w9, #0x11
  40d884:	b.gt	40d4c4 <ferror@plt+0xb734>
  40d888:	b	40d898 <ferror@plt+0xbb08>
  40d88c:	ldr	w9, [sp, #48]
  40d890:	cmp	w9, #0x11
  40d894:	b.gt	40d4c4 <ferror@plt+0xb734>
  40d898:	mov	w8, #0x12                  	// #18
  40d89c:	adrp	x0, 456000 <warn@@Base+0x14c10>
  40d8a0:	sub	w1, w8, w9
  40d8a4:	mov	w2, #0x20                  	// #32
  40d8a8:	add	x0, x0, #0xae9
  40d8ac:	bl	401d10 <printf@plt>
  40d8b0:	b	40d4c4 <ferror@plt+0xb734>
  40d8b4:	ldp	x26, x20, [sp, #32]
  40d8b8:	ldr	x21, [sp, #88]
  40d8bc:	mov	w8, #0x1a                  	// #26
  40d8c0:	mov	x28, x24
  40d8c4:	cbnz	w8, 40d848 <ferror@plt+0xbab8>
  40d8c8:	b	40d844 <ferror@plt+0xbab4>
  40d8cc:	ldp	x21, x26, [sp, #88]
  40d8d0:	ldr	x20, [sp, #40]
  40d8d4:	mov	w8, wzr
  40d8d8:	mov	x28, x24
  40d8dc:	cbnz	w8, 40d848 <ferror@plt+0xbab8>
  40d8e0:	b	40d844 <ferror@plt+0xbab4>
  40d8e4:	ldr	x9, [sp, #72]
  40d8e8:	mov	w8, wzr
  40d8ec:	add	x26, x9, x0
  40d8f0:	cbnz	w8, 40d848 <ferror@plt+0xbab8>
  40d8f4:	b	40d844 <ferror@plt+0xbab4>
  40d8f8:	ldr	x0, [sp, #16]
  40d8fc:	bl	401c10 <free@plt>
  40d900:	ldr	w11, [sp, #28]
  40d904:	b	40d920 <ferror@plt+0xbb90>
  40d908:	ldr	x0, [sp, #72]
  40d90c:	bl	401c10 <free@plt>
  40d910:	ldr	x0, [sp, #16]
  40d914:	bl	401c10 <free@plt>
  40d918:	ldr	w11, [sp, #28]
  40d91c:	ldr	x23, [sp, #56]
  40d920:	ldur	x28, [x29, #-88]
  40d924:	b	40d25c <ferror@plt+0xb4cc>
  40d928:	ldur	x28, [x29, #-88]
  40d92c:	mov	x0, x23
  40d930:	bl	401c10 <free@plt>
  40d934:	ldr	x0, [sp, #72]
  40d938:	bl	401c10 <free@plt>
  40d93c:	ldr	x0, [sp, #16]
  40d940:	bl	401c10 <free@plt>
  40d944:	ldr	w11, [sp, #28]
  40d948:	ldr	x23, [sp, #56]
  40d94c:	b	40d25c <ferror@plt+0xb4cc>
  40d950:	mov	w22, wzr
  40d954:	cbnz	w22, 40d970 <ferror@plt+0xbbe0>
  40d958:	adrp	x1, 467000 <warn@@Base+0x25c10>
  40d95c:	add	x1, x1, #0xfe
  40d960:	mov	w2, #0x5                   	// #5
  40d964:	mov	x0, xzr
  40d968:	bl	401cc0 <dcgettext@plt>
  40d96c:	bl	401d10 <printf@plt>
  40d970:	ldp	x20, x19, [sp, #288]
  40d974:	ldp	x22, x21, [sp, #272]
  40d978:	ldp	x24, x23, [sp, #256]
  40d97c:	ldp	x26, x25, [sp, #240]
  40d980:	ldp	x28, x27, [sp, #224]
  40d984:	ldp	x29, x30, [sp, #208]
  40d988:	add	sp, sp, #0x130
  40d98c:	ret
  40d990:	stp	x29, x30, [sp, #-64]!
  40d994:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40d998:	ldr	w8, [x8, #388]
  40d99c:	str	x23, [sp, #16]
  40d9a0:	stp	x22, x21, [sp, #32]
  40d9a4:	stp	x20, x19, [sp, #48]
  40d9a8:	mov	x29, sp
  40d9ac:	cbz	w8, 40da94 <ferror@plt+0xbd04>
  40d9b0:	mov	x19, x0
  40d9b4:	bl	41f8e0 <ferror@plt+0x1db50>
  40d9b8:	ldr	w8, [x19, #100]
  40d9bc:	cbz	w8, 40da9c <ferror@plt+0xbd0c>
  40d9c0:	ldr	x22, [x19, #112]
  40d9c4:	mov	x21, xzr
  40d9c8:	mov	w20, #0x1                   	// #1
  40d9cc:	b	40d9e4 <ferror@plt+0xbc54>
  40d9d0:	ldr	w8, [x19, #100]
  40d9d4:	add	x21, x21, #0x1
  40d9d8:	add	x22, x22, #0x50
  40d9dc:	cmp	x21, x8
  40d9e0:	b.cs	40daa4 <ferror@plt+0xbd14>  // b.hs, b.nlast
  40d9e4:	ldr	w8, [x19, #152]
  40d9e8:	cmp	x21, x8
  40d9ec:	b.cs	40daa4 <ferror@plt+0xbd14>  // b.hs, b.nlast
  40d9f0:	ldr	x8, [x19, #144]
  40d9f4:	ldrb	w23, [x8, x21]
  40d9f8:	tbnz	w23, #0, 40da10 <ferror@plt+0xbc80>
  40d9fc:	tbnz	w23, #4, 40da2c <ferror@plt+0xbc9c>
  40da00:	tbnz	w23, #3, 40da48 <ferror@plt+0xbcb8>
  40da04:	tbnz	w23, #2, 40da60 <ferror@plt+0xbcd0>
  40da08:	tbz	w23, #5, 40d9d0 <ferror@plt+0xbc40>
  40da0c:	b	40da7c <ferror@plt+0xbcec>
  40da10:	mov	x0, x22
  40da14:	mov	x1, x19
  40da18:	mov	w2, wzr
  40da1c:	bl	41fa20 <ferror@plt+0x1dc90>
  40da20:	cmp	w0, #0x0
  40da24:	csel	w20, wzr, w20, eq  // eq = none
  40da28:	tbz	w23, #4, 40da00 <ferror@plt+0xbc70>
  40da2c:	mov	w2, #0x1                   	// #1
  40da30:	mov	x0, x22
  40da34:	mov	x1, x19
  40da38:	bl	41fa20 <ferror@plt+0x1dc90>
  40da3c:	cmp	w0, #0x0
  40da40:	csel	w20, wzr, w20, eq  // eq = none
  40da44:	tbz	w23, #3, 40da04 <ferror@plt+0xbc74>
  40da48:	mov	x0, x22
  40da4c:	mov	x1, x19
  40da50:	bl	41fdb8 <ferror@plt+0x1e028>
  40da54:	cmp	w0, #0x0
  40da58:	csel	w20, wzr, w20, eq  // eq = none
  40da5c:	tbz	w23, #2, 40da08 <ferror@plt+0xbc78>
  40da60:	mov	w0, w21
  40da64:	mov	x1, x22
  40da68:	mov	x2, x19
  40da6c:	bl	420118 <ferror@plt+0x1e388>
  40da70:	cmp	w0, #0x0
  40da74:	csel	w20, wzr, w20, eq  // eq = none
  40da78:	tbz	w23, #5, 40d9d0 <ferror@plt+0xbc40>
  40da7c:	mov	x0, x22
  40da80:	mov	x1, x19
  40da84:	bl	4203a8 <ferror@plt+0x1e618>
  40da88:	cmp	w0, #0x0
  40da8c:	csel	w20, wzr, w20, eq  // eq = none
  40da90:	b	40d9d0 <ferror@plt+0xbc40>
  40da94:	mov	w20, #0x1                   	// #1
  40da98:	b	40dafc <ferror@plt+0xbd6c>
  40da9c:	mov	w21, wzr
  40daa0:	mov	w20, #0x1                   	// #1
  40daa4:	ldr	w8, [x19, #152]
  40daa8:	cmp	w21, w8
  40daac:	b.cs	40dafc <ferror@plt+0xbd6c>  // b.hs, b.nlast
  40dab0:	adrp	x22, 467000 <warn@@Base+0x25c10>
  40dab4:	mov	w21, w21
  40dab8:	add	x22, x22, #0x12b
  40dabc:	b	40dad0 <ferror@plt+0xbd40>
  40dac0:	ldr	w8, [x19, #152]
  40dac4:	add	x21, x21, #0x1
  40dac8:	cmp	x21, x8
  40dacc:	b.cs	40dafc <ferror@plt+0xbd6c>  // b.hs, b.nlast
  40dad0:	ldr	x8, [x19, #144]
  40dad4:	ldrb	w8, [x8, x21]
  40dad8:	cbz	w8, 40dac0 <ferror@plt+0xbd30>
  40dadc:	mov	w2, #0x5                   	// #5
  40dae0:	mov	x0, xzr
  40dae4:	mov	x1, x22
  40dae8:	bl	401cc0 <dcgettext@plt>
  40daec:	mov	w1, w21
  40daf0:	bl	4413f0 <warn@@Base>
  40daf4:	mov	w20, wzr
  40daf8:	b	40dac0 <ferror@plt+0xbd30>
  40dafc:	mov	w0, w20
  40db00:	ldp	x20, x19, [sp, #48]
  40db04:	ldp	x22, x21, [sp, #32]
  40db08:	ldr	x23, [sp, #16]
  40db0c:	ldp	x29, x30, [sp], #64
  40db10:	ret
  40db14:	stp	x29, x30, [sp, #-16]!
  40db18:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40db1c:	ldrb	w8, [x8, #368]
  40db20:	mov	x29, sp
  40db24:	cmp	w8, #0x1
  40db28:	b.ne	40db70 <ferror@plt+0xbde0>  // b.any
  40db2c:	ldrh	w8, [x0, #80]
  40db30:	cmp	w8, #0x4
  40db34:	b.ne	40db4c <ferror@plt+0xbdbc>  // b.any
  40db38:	ldr	w8, [x0, #92]
  40db3c:	cbz	w8, 40db58 <ferror@plt+0xbdc8>
  40db40:	bl	420b14 <ferror@plt+0x1ed84>
  40db44:	ldp	x29, x30, [sp], #16
  40db48:	ret
  40db4c:	bl	420a18 <ferror@plt+0x1ec88>
  40db50:	ldp	x29, x30, [sp], #16
  40db54:	ret
  40db58:	adrp	x1, 467000 <warn@@Base+0x25c10>
  40db5c:	add	x1, x1, #0x4c4
  40db60:	mov	w2, #0x5                   	// #5
  40db64:	mov	x0, xzr
  40db68:	bl	401cc0 <dcgettext@plt>
  40db6c:	bl	401d10 <printf@plt>
  40db70:	mov	w0, #0x1                   	// #1
  40db74:	ldp	x29, x30, [sp], #16
  40db78:	ret
  40db7c:	sub	sp, sp, #0x120
  40db80:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40db84:	ldrb	w8, [x8, #364]
  40db88:	stp	x29, x30, [sp, #192]
  40db8c:	stp	x28, x27, [sp, #208]
  40db90:	stp	x26, x25, [sp, #224]
  40db94:	cmp	w8, #0x1
  40db98:	stp	x24, x23, [sp, #240]
  40db9c:	stp	x22, x21, [sp, #256]
  40dba0:	stp	x20, x19, [sp, #272]
  40dba4:	add	x29, sp, #0xc0
  40dba8:	b.ne	40ded8 <ferror@plt+0xc148>  // b.any
  40dbac:	ldr	w8, [x0, #100]
  40dbb0:	mov	x19, x0
  40dbb4:	cbz	w8, 40ded8 <ferror@plt+0xc148>
  40dbb8:	ldr	x20, [x19, #112]
  40dbbc:	mov	w27, #0xfff7                	// #65527
  40dbc0:	adrp	x28, 469000 <warn@@Base+0x27c10>
  40dbc4:	mov	w23, wzr
  40dbc8:	mov	w26, #0x1                   	// #1
  40dbcc:	movk	w27, #0x6fff, lsl #16
  40dbd0:	add	x28, x28, #0x12f
  40dbd4:	adrp	x25, 490000 <stdout@@GLIBC_2.17+0x4180>
  40dbd8:	b	40dc04 <ferror@plt+0xbe74>
  40dbdc:	ldr	x0, [sp, #24]
  40dbe0:	bl	401c10 <free@plt>
  40dbe4:	ldr	x0, [sp, #32]
  40dbe8:	bl	401c10 <free@plt>
  40dbec:	mov	w26, wzr
  40dbf0:	ldr	w8, [x19, #100]
  40dbf4:	add	w23, w23, #0x1
  40dbf8:	add	x20, x20, #0x50
  40dbfc:	cmp	w23, w8
  40dc00:	b.cs	40dedc <ferror@plt+0xc14c>  // b.hs, b.nlast
  40dc04:	ldr	w9, [x20, #4]
  40dc08:	cmp	w9, w27
  40dc0c:	b.ne	40dbf0 <ferror@plt+0xbe60>  // b.any
  40dc10:	ldr	w9, [x20, #40]
  40dc14:	cmp	w9, w8
  40dc18:	b.cs	40dbf0 <ferror@plt+0xbe60>  // b.hs, b.nlast
  40dc1c:	ldp	x21, x22, [x20, #24]
  40dc20:	mov	w2, #0x5                   	// #5
  40dc24:	mov	x0, xzr
  40dc28:	mov	x1, x28
  40dc2c:	bl	401cc0 <dcgettext@plt>
  40dc30:	mov	x5, x0
  40dc34:	mov	w3, #0x1                   	// #1
  40dc38:	mov	x0, xzr
  40dc3c:	mov	x1, x19
  40dc40:	mov	x2, x21
  40dc44:	mov	x4, x22
  40dc48:	bl	402054 <ferror@plt+0x2c4>
  40dc4c:	cbz	x0, 40dbec <ferror@plt+0xbe5c>
  40dc50:	ldr	x8, [x19, #112]
  40dc54:	ldr	w9, [x20, #40]
  40dc58:	mov	w10, #0x50                  	// #80
  40dc5c:	str	x0, [sp, #24]
  40dc60:	adrp	x1, 469000 <warn@@Base+0x27c10>
  40dc64:	madd	x24, x9, x10, x8
  40dc68:	ldr	x21, [x24, #32]!
  40dc6c:	mov	w2, #0x5                   	// #5
  40dc70:	mov	x0, xzr
  40dc74:	add	x1, x1, #0x144
  40dc78:	ldur	x22, [x24, #-8]
  40dc7c:	bl	401cc0 <dcgettext@plt>
  40dc80:	mov	x5, x0
  40dc84:	mov	w3, #0x1                   	// #1
  40dc88:	mov	x0, xzr
  40dc8c:	mov	x1, x19
  40dc90:	mov	x2, x22
  40dc94:	mov	x4, x21
  40dc98:	bl	402054 <ferror@plt+0x2c4>
  40dc9c:	str	x0, [sp, #32]
  40dca0:	cbz	x0, 40dbdc <ferror@plt+0xbe4c>
  40dca4:	ldr	x8, [x20, #56]
  40dca8:	cmp	x8, #0x14
  40dcac:	b.ne	40dbdc <ferror@plt+0xbe4c>  // b.any
  40dcb0:	ldr	x9, [x24]
  40dcb4:	ldr	x8, [x20, #32]
  40dcb8:	adrp	x1, 469000 <warn@@Base+0x27c10>
  40dcbc:	add	x1, x1, #0x159
  40dcc0:	str	x9, [sp, #40]
  40dcc4:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  40dcc8:	movk	x9, #0xcccd
  40dccc:	umulh	x8, x8, x9
  40dcd0:	lsr	x21, x8, #4
  40dcd4:	mov	w4, #0x5                   	// #5
  40dcd8:	mov	x0, xzr
  40dcdc:	mov	x2, x1
  40dce0:	mov	x3, x21
  40dce4:	str	x26, [sp, #16]
  40dce8:	bl	401c70 <dcngettext@plt>
  40dcec:	mov	x22, x0
  40dcf0:	mov	x0, x19
  40dcf4:	mov	x1, x20
  40dcf8:	bl	40344c <ferror@plt+0x16bc>
  40dcfc:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  40dd00:	mov	x0, x22
  40dd04:	add	x1, x1, #0x68
  40dd08:	mov	x2, x21
  40dd0c:	bl	401d10 <printf@plt>
  40dd10:	adrp	x1, 469000 <warn@@Base+0x27c10>
  40dd14:	mov	w2, #0x5                   	// #5
  40dd18:	mov	x0, xzr
  40dd1c:	add	x1, x1, #0x18b
  40dd20:	bl	401cc0 <dcgettext@plt>
  40dd24:	bl	401bb0 <puts@plt>
  40dd28:	ldr	x8, [x20, #32]
  40dd2c:	cmp	x8, #0x14
  40dd30:	b.cc	40deb0 <ferror@plt+0xc120>  // b.lo, b.ul, b.last
  40dd34:	ldr	x22, [sp, #24]
  40dd38:	mov	x26, xzr
  40dd3c:	b	40dd90 <ferror@plt+0xc000>
  40dd40:	ldr	x8, [sp, #32]
  40dd44:	adrp	x0, 469000 <warn@@Base+0x27c10>
  40dd48:	add	x0, x0, #0x1d2
  40dd4c:	add	x1, x8, x24
  40dd50:	bl	401d10 <printf@plt>
  40dd54:	adrp	x0, 469000 <warn@@Base+0x27c10>
  40dd58:	add	x1, sp, #0x30
  40dd5c:	add	x0, x0, #0x1e1
  40dd60:	mov	x2, x21
  40dd64:	mov	x3, x27
  40dd68:	mov	x4, x28
  40dd6c:	bl	401d10 <printf@plt>
  40dd70:	ldr	x8, [x20, #32]
  40dd74:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  40dd78:	movk	x9, #0xcccd
  40dd7c:	add	x26, x26, #0x1
  40dd80:	umulh	x8, x8, x9
  40dd84:	cmp	x26, x8, lsr #4
  40dd88:	add	x22, x22, #0x14
  40dd8c:	b.cs	40deb0 <ferror@plt+0xc120>  // b.hs, b.nlast
  40dd90:	ldr	x8, [x25, #3328]
  40dd94:	mov	w1, #0x4                   	// #4
  40dd98:	mov	x0, x22
  40dd9c:	blr	x8
  40dda0:	ldr	x8, [x25, #3328]
  40dda4:	mov	x24, x0
  40dda8:	add	x0, x22, #0x4
  40ddac:	mov	w1, #0x4                   	// #4
  40ddb0:	blr	x8
  40ddb4:	ldr	x8, [x25, #3328]
  40ddb8:	stur	x0, [x29, #-16]
  40ddbc:	add	x0, x22, #0x8
  40ddc0:	mov	w1, #0x4                   	// #4
  40ddc4:	blr	x8
  40ddc8:	ldr	x8, [x25, #3328]
  40ddcc:	mov	x21, x0
  40ddd0:	add	x0, x22, #0xc
  40ddd4:	mov	w1, #0x4                   	// #4
  40ddd8:	blr	x8
  40dddc:	ldr	x8, [x25, #3328]
  40dde0:	mov	x27, x0
  40dde4:	add	x0, x22, #0x10
  40dde8:	mov	w1, #0x4                   	// #4
  40ddec:	blr	x8
  40ddf0:	mov	x28, x0
  40ddf4:	sub	x0, x29, #0x10
  40ddf8:	bl	401af0 <gmtime@plt>
  40ddfc:	ldp	w9, w8, [x0, #16]
  40de00:	ldp	w6, w5, [x0, #8]
  40de04:	ldp	w10, w7, [x0]
  40de08:	adrp	x2, 456000 <warn@@Base+0x14c10>
  40de0c:	add	w3, w8, #0x76c
  40de10:	add	w4, w9, #0x1
  40de14:	add	x0, sp, #0x30
  40de18:	mov	w1, #0x80                  	// #128
  40de1c:	add	x2, x2, #0x424
  40de20:	str	w10, [sp]
  40de24:	bl	401a20 <snprintf@plt>
  40de28:	adrp	x0, 466000 <warn@@Base+0x24c10>
  40de2c:	add	x0, x0, #0x9e0
  40de30:	mov	x1, x26
  40de34:	bl	401d10 <printf@plt>
  40de38:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  40de3c:	ldr	w8, [x8, #3272]
  40de40:	cbz	w8, 40de74 <ferror@plt+0xc0e4>
  40de44:	ldr	x8, [sp, #40]
  40de48:	cmp	x24, x8
  40de4c:	b.cc	40dd40 <ferror@plt+0xbfb0>  // b.lo, b.ul, b.last
  40de50:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  40de54:	mov	w2, #0x5                   	// #5
  40de58:	mov	x0, xzr
  40de5c:	add	x1, x1, #0x744
  40de60:	bl	401cc0 <dcgettext@plt>
  40de64:	mov	x1, x0
  40de68:	adrp	x0, 469000 <warn@@Base+0x27c10>
  40de6c:	add	x0, x0, #0x1d2
  40de70:	b	40dd50 <ferror@plt+0xbfc0>
  40de74:	ldr	x8, [sp, #40]
  40de78:	cmp	x24, x8
  40de7c:	b.cs	40de8c <ferror@plt+0xc0fc>  // b.hs, b.nlast
  40de80:	ldr	x8, [sp, #32]
  40de84:	add	x1, x8, x24
  40de88:	b	40dea4 <ferror@plt+0xc114>
  40de8c:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  40de90:	mov	w2, #0x5                   	// #5
  40de94:	mov	x0, xzr
  40de98:	add	x1, x1, #0x744
  40de9c:	bl	401cc0 <dcgettext@plt>
  40dea0:	mov	x1, x0
  40dea4:	adrp	x0, 469000 <warn@@Base+0x27c10>
  40dea8:	add	x0, x0, #0x1d8
  40deac:	b	40dd50 <ferror@plt+0xbfc0>
  40deb0:	ldr	x0, [sp, #24]
  40deb4:	bl	401c10 <free@plt>
  40deb8:	ldr	x0, [sp, #32]
  40debc:	bl	401c10 <free@plt>
  40dec0:	ldr	x26, [sp, #16]
  40dec4:	mov	w27, #0xfff7                	// #65527
  40dec8:	adrp	x28, 469000 <warn@@Base+0x27c10>
  40decc:	movk	w27, #0x6fff, lsl #16
  40ded0:	add	x28, x28, #0x12f
  40ded4:	b	40dbf0 <ferror@plt+0xbe60>
  40ded8:	mov	w26, #0x1                   	// #1
  40dedc:	mov	w0, w26
  40dee0:	ldp	x20, x19, [sp, #272]
  40dee4:	ldp	x22, x21, [sp, #256]
  40dee8:	ldp	x24, x23, [sp, #240]
  40deec:	ldp	x26, x25, [sp, #224]
  40def0:	ldp	x28, x27, [sp, #208]
  40def4:	ldp	x29, x30, [sp, #192]
  40def8:	add	sp, sp, #0x120
  40defc:	ret
  40df00:	stp	x29, x30, [sp, #-16]!
  40df04:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40df08:	ldrb	w8, [x8, #364]
  40df0c:	mov	x29, sp
  40df10:	cmp	w8, #0x1
  40df14:	b.ne	40df54 <ferror@plt+0xc1c4>  // b.any
  40df18:	ldrh	w8, [x0, #82]
  40df1c:	cmp	w8, #0x8b
  40df20:	b.gt	40df60 <ferror@plt+0xc1d0>
  40df24:	sub	w8, w8, #0x2
  40df28:	cmp	w8, #0x67
  40df2c:	b.hi	40e0a4 <ferror@plt+0xc314>  // b.pmore
  40df30:	adrp	x9, 444000 <warn@@Base+0x2c10>
  40df34:	add	x9, x9, #0xeb2
  40df38:	adr	x10, 40df48 <ferror@plt+0xc1b8>
  40df3c:	ldrb	w11, [x9, x8]
  40df40:	add	x10, x10, x11, lsl #2
  40df44:	br	x10
  40df48:	adrp	x4, 428000 <ferror@plt+0x26270>
  40df4c:	add	x4, x4, #0x2f4
  40df50:	b	40dfe8 <ferror@plt+0xc258>
  40df54:	mov	w0, #0x1                   	// #1
  40df58:	ldp	x29, x30, [sp], #16
  40df5c:	ret
  40df60:	cmp	w8, #0xc2
  40df64:	b.le	40dfac <ferror@plt+0xc21c>
  40df68:	mov	w9, #0xa390                	// #41872
  40df6c:	cmp	w8, w9
  40df70:	b.eq	40dfe0 <ferror@plt+0xc250>  // b.none
  40df74:	cmp	w8, #0xf3
  40df78:	b.eq	40e054 <ferror@plt+0xc2c4>  // b.none
  40df7c:	cmp	w8, #0xc3
  40df80:	b.ne	40e0a4 <ferror@plt+0xc314>  // b.any
  40df84:	mov	w8, #0xfff5                	// #65525
  40df88:	movk	w8, #0x6fff, lsl #16
  40df8c:	adrp	x1, 453000 <warn@@Base+0x11c10>
  40df90:	adrp	x3, 424000 <ferror@plt+0x22270>
  40df94:	adrp	x4, 425000 <ferror@plt+0x23270>
  40df98:	add	w2, w8, #0xc
  40df9c:	add	x1, x1, #0x36d
  40dfa0:	add	x3, x3, #0xe2c
  40dfa4:	add	x4, x4, #0x488
  40dfa8:	b	40dff8 <ferror@plt+0xc268>
  40dfac:	cmp	w8, #0x8c
  40dfb0:	b.eq	40e07c <ferror@plt+0xc2ec>  // b.none
  40dfb4:	cmp	w8, #0xa7
  40dfb8:	b.ne	40e0a4 <ferror@plt+0xc314>  // b.any
  40dfbc:	bl	427e74 <ferror@plt+0x260e4>
  40dfc0:	ldp	x29, x30, [sp], #16
  40dfc4:	ret
  40dfc8:	bl	425a14 <ferror@plt+0x23c84>
  40dfcc:	ldp	x29, x30, [sp], #16
  40dfd0:	ret
  40dfd4:	adrp	x4, 427000 <ferror@plt+0x25270>
  40dfd8:	add	x4, x4, #0xf44
  40dfdc:	b	40dfe8 <ferror@plt+0xc258>
  40dfe0:	adrp	x4, 428000 <ferror@plt+0x26270>
  40dfe4:	add	x4, x4, #0x204
  40dfe8:	mov	w2, #0xfff5                	// #65525
  40dfec:	movk	w2, #0x6fff, lsl #16
  40dff0:	mov	x1, xzr
  40dff4:	mov	x3, xzr
  40dff8:	bl	424860 <ferror@plt+0x22ad0>
  40dffc:	ldp	x29, x30, [sp], #16
  40e000:	ret
  40e004:	mov	w8, #0xfff5                	// #65525
  40e008:	movk	w8, #0x6fff, lsl #16
  40e00c:	adrp	x1, 469000 <warn@@Base+0x27c10>
  40e010:	adrp	x3, 425000 <ferror@plt+0x23270>
  40e014:	adrp	x4, 425000 <ferror@plt+0x23270>
  40e018:	add	w2, w8, #0xe
  40e01c:	add	x1, x1, #0x1fa
  40e020:	add	x3, x3, #0x4b4
  40e024:	add	x4, x4, #0x488
  40e028:	b	40dff8 <ferror@plt+0xc268>
  40e02c:	mov	w8, #0xfff5                	// #65525
  40e030:	movk	w8, #0x6fff, lsl #16
  40e034:	adrp	x1, 469000 <warn@@Base+0x27c10>
  40e038:	adrp	x3, 427000 <ferror@plt+0x25270>
  40e03c:	adrp	x4, 427000 <ferror@plt+0x25270>
  40e040:	add	w2, w8, #0xe
  40e044:	add	x1, x1, #0x200
  40e048:	add	x3, x3, #0x870
  40e04c:	add	x4, x4, #0xb90
  40e050:	b	40dff8 <ferror@plt+0xc268>
  40e054:	mov	w8, #0xfff5                	// #65525
  40e058:	movk	w8, #0x6fff, lsl #16
  40e05c:	adrp	x1, 469000 <warn@@Base+0x27c10>
  40e060:	adrp	x3, 427000 <ferror@plt+0x25270>
  40e064:	adrp	x4, 425000 <ferror@plt+0x23270>
  40e068:	add	w2, w8, #0xe
  40e06c:	add	x1, x1, #0x207
  40e070:	add	x3, x3, #0xc70
  40e074:	add	x4, x4, #0x488
  40e078:	b	40dff8 <ferror@plt+0xc268>
  40e07c:	mov	w8, #0xfff5                	// #65525
  40e080:	movk	w8, #0x6fff, lsl #16
  40e084:	adrp	x1, 469000 <warn@@Base+0x27c10>
  40e088:	adrp	x3, 428000 <ferror@plt+0x26270>
  40e08c:	adrp	x4, 425000 <ferror@plt+0x23270>
  40e090:	add	w2, w8, #0xe
  40e094:	add	x1, x1, #0x20d
  40e098:	add	x3, x3, #0x3ec
  40e09c:	add	x4, x4, #0x488
  40e0a0:	b	40dff8 <ferror@plt+0xc268>
  40e0a4:	adrp	x1, 469000 <warn@@Base+0x27c10>
  40e0a8:	adrp	x3, 428000 <ferror@plt+0x26270>
  40e0ac:	adrp	x4, 425000 <ferror@plt+0x23270>
  40e0b0:	mov	w2, #0xfff5                	// #65525
  40e0b4:	add	x1, x1, #0x214
  40e0b8:	add	x3, x3, #0xa30
  40e0bc:	add	x4, x4, #0x488
  40e0c0:	movk	w2, #0x6fff, lsl #16
  40e0c4:	b	40dff8 <ferror@plt+0xc268>
  40e0c8:	stp	x29, x30, [sp, #-32]!
  40e0cc:	cmp	w0, #0x2
  40e0d0:	stp	x20, x19, [sp, #16]
  40e0d4:	mov	x29, sp
  40e0d8:	b.eq	40e108 <ferror@plt+0xc378>  // b.none
  40e0dc:	mov	w19, w0
  40e0e0:	cmp	w0, #0x1
  40e0e4:	b.eq	40e114 <ferror@plt+0xc384>  // b.none
  40e0e8:	cbnz	w19, 40e120 <ferror@plt+0xc390>
  40e0ec:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40e0f0:	add	x1, x1, #0x4cf
  40e0f4:	mov	w2, #0x5                   	// #5
  40e0f8:	mov	x0, xzr
  40e0fc:	bl	401cc0 <dcgettext@plt>
  40e100:	mov	x20, x0
  40e104:	b	40e150 <ferror@plt+0xc3c0>
  40e108:	adrp	x20, 451000 <warn@@Base+0xfc10>
  40e10c:	add	x20, x20, #0x4da
  40e110:	b	40e150 <ferror@plt+0xc3c0>
  40e114:	adrp	x20, 451000 <warn@@Base+0xfc10>
  40e118:	add	x20, x20, #0x4d4
  40e11c:	b	40e150 <ferror@plt+0xc3c0>
  40e120:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40e124:	add	x1, x1, #0x4e0
  40e128:	mov	w2, #0x5                   	// #5
  40e12c:	mov	x0, xzr
  40e130:	bl	401cc0 <dcgettext@plt>
  40e134:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40e138:	add	x20, x20, #0x378
  40e13c:	mov	x2, x0
  40e140:	mov	w1, #0x20                  	// #32
  40e144:	mov	x0, x20
  40e148:	mov	w3, w19
  40e14c:	bl	401a20 <snprintf@plt>
  40e150:	mov	x0, x20
  40e154:	ldp	x20, x19, [sp, #16]
  40e158:	ldp	x29, x30, [sp], #32
  40e15c:	ret
  40e160:	stp	x29, x30, [sp, #-32]!
  40e164:	cmp	w0, #0x2
  40e168:	stp	x20, x19, [sp, #16]
  40e16c:	mov	x29, sp
  40e170:	b.eq	40e190 <ferror@plt+0xc400>  // b.none
  40e174:	mov	w19, w0
  40e178:	cmp	w0, #0x1
  40e17c:	b.eq	40e19c <ferror@plt+0xc40c>  // b.none
  40e180:	cbnz	w19, 40e1b8 <ferror@plt+0xc428>
  40e184:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40e188:	add	x1, x1, #0x4cf
  40e18c:	b	40e1a4 <ferror@plt+0xc414>
  40e190:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40e194:	add	x1, x1, #0x50c
  40e198:	b	40e1a4 <ferror@plt+0xc414>
  40e19c:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40e1a0:	add	x1, x1, #0x4ee
  40e1a4:	mov	w2, #0x5                   	// #5
  40e1a8:	mov	x0, xzr
  40e1ac:	bl	401cc0 <dcgettext@plt>
  40e1b0:	mov	x20, x0
  40e1b4:	b	40e1e8 <ferror@plt+0xc458>
  40e1b8:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40e1bc:	add	x1, x1, #0x4e0
  40e1c0:	mov	w2, #0x5                   	// #5
  40e1c4:	mov	x0, xzr
  40e1c8:	bl	401cc0 <dcgettext@plt>
  40e1cc:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40e1d0:	add	x20, x20, #0x398
  40e1d4:	mov	x2, x0
  40e1d8:	mov	w1, #0x20                  	// #32
  40e1dc:	mov	x0, x20
  40e1e0:	mov	w3, w19
  40e1e4:	bl	401a20 <snprintf@plt>
  40e1e8:	mov	x0, x20
  40e1ec:	ldp	x20, x19, [sp, #16]
  40e1f0:	ldp	x29, x30, [sp], #32
  40e1f4:	ret
  40e1f8:	stp	x29, x30, [sp, #-32]!
  40e1fc:	stp	x20, x19, [sp, #16]
  40e200:	mov	w19, w1
  40e204:	cmp	w1, #0x13
  40e208:	mov	x29, sp
  40e20c:	b.cs	40e220 <ferror@plt+0xc490>  // b.hs, b.nlast
  40e210:	mov	w8, #0xffcf                	// #65487
  40e214:	movk	w8, #0x7, lsl #16
  40e218:	lsr	w8, w8, w19
  40e21c:	tbnz	w8, #0, 40e254 <ferror@plt+0xc4c4>
  40e220:	cmp	w19, #0x40
  40e224:	b.cc	40e2d0 <ferror@plt+0xc540>  // b.lo, b.ul, b.last
  40e228:	ldrh	w8, [x0, #82]
  40e22c:	cmp	w8, #0x8b
  40e230:	b.le	40e264 <ferror@plt+0xc4d4>
  40e234:	cmp	w8, #0x8c
  40e238:	b.eq	40e298 <ferror@plt+0xc508>  // b.none
  40e23c:	cmp	w8, #0xdd
  40e240:	b.eq	40e274 <ferror@plt+0xc4e4>  // b.none
  40e244:	mov	w9, #0x1059                	// #4185
  40e248:	cmp	w8, w9
  40e24c:	b.eq	40e274 <ferror@plt+0xc4e4>  // b.none
  40e250:	b	40e2d0 <ferror@plt+0xc540>
  40e254:	adrp	x8, 447000 <warn@@Base+0x5c10>
  40e258:	add	x8, x8, #0xf78
  40e25c:	ldr	x0, [x8, w19, sxtw #3]
  40e260:	b	40e304 <ferror@plt+0xc574>
  40e264:	cmp	w8, #0x28
  40e268:	b.eq	40e2b4 <ferror@plt+0xc524>  // b.none
  40e26c:	cmp	w8, #0x69
  40e270:	b.ne	40e2d0 <ferror@plt+0xc540>  // b.any
  40e274:	cmp	w19, #0xff
  40e278:	b.ne	40e2d0 <ferror@plt+0xc540>  // b.any
  40e27c:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40e280:	add	x1, x1, #0x628
  40e284:	mov	w2, #0x5                   	// #5
  40e288:	mov	x0, xzr
  40e28c:	bl	401cc0 <dcgettext@plt>
  40e290:	mov	x20, x0
  40e294:	b	40e304 <ferror@plt+0xc574>
  40e298:	cmp	w19, #0x41
  40e29c:	b.eq	40e310 <ferror@plt+0xc580>  // b.none
  40e2a0:	cmp	w19, #0x40
  40e2a4:	b.ne	40e2d0 <ferror@plt+0xc540>  // b.any
  40e2a8:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40e2ac:	add	x1, x1, #0x637
  40e2b0:	b	40e284 <ferror@plt+0xc4f4>
  40e2b4:	cmp	w19, #0x61
  40e2b8:	b.eq	40e31c <ferror@plt+0xc58c>  // b.none
  40e2bc:	cmp	w19, #0x41
  40e2c0:	b.ne	40e2d0 <ferror@plt+0xc540>  // b.any
  40e2c4:	adrp	x0, 451000 <warn@@Base+0xfc10>
  40e2c8:	add	x0, x0, #0x61e
  40e2cc:	b	40e304 <ferror@plt+0xc574>
  40e2d0:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40e2d4:	add	x1, x1, #0x4e0
  40e2d8:	mov	w2, #0x5                   	// #5
  40e2dc:	mov	x0, xzr
  40e2e0:	bl	401cc0 <dcgettext@plt>
  40e2e4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40e2e8:	add	x20, x20, #0x3b8
  40e2ec:	mov	x2, x0
  40e2f0:	mov	w1, #0x20                  	// #32
  40e2f4:	mov	x0, x20
  40e2f8:	mov	w3, w19
  40e2fc:	bl	401a20 <snprintf@plt>
  40e300:	mov	x0, x20
  40e304:	ldp	x20, x19, [sp, #16]
  40e308:	ldp	x29, x30, [sp], #32
  40e30c:	ret
  40e310:	adrp	x0, 451000 <warn@@Base+0xfc10>
  40e314:	add	x0, x0, #0x648
  40e318:	b	40e304 <ferror@plt+0xc574>
  40e31c:	adrp	x0, 451000 <warn@@Base+0xfc10>
  40e320:	add	x0, x0, #0x61a
  40e324:	b	40e304 <ferror@plt+0xc574>
  40e328:	stp	x29, x30, [sp, #-32]!
  40e32c:	stp	x20, x19, [sp, #16]
  40e330:	mov	w19, w0
  40e334:	cmp	w0, #0x4
  40e338:	mov	x29, sp
  40e33c:	b.hi	40e368 <ferror@plt+0xc5d8>  // b.pmore
  40e340:	adrp	x9, 444000 <warn@@Base+0x2c10>
  40e344:	mov	w8, w19
  40e348:	add	x9, x9, #0xf1a
  40e34c:	adr	x10, 40e35c <ferror@plt+0xc5cc>
  40e350:	ldrb	w11, [x9, x8]
  40e354:	add	x10, x10, x11, lsl #2
  40e358:	br	x10
  40e35c:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40e360:	add	x1, x1, #0x654
  40e364:	b	40e3bc <ferror@plt+0xc62c>
  40e368:	and	w8, w19, #0xffffff00
  40e36c:	mov	w9, #0xfe00                	// #65024
  40e370:	cmp	w8, w9
  40e374:	b.eq	40e3dc <ferror@plt+0xc64c>  // b.none
  40e378:	mov	w9, #0xff00                	// #65280
  40e37c:	cmp	w8, w9
  40e380:	b.ne	40e3e8 <ferror@plt+0xc658>  // b.any
  40e384:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40e388:	add	x1, x1, #0x6b8
  40e38c:	b	40e3f0 <ferror@plt+0xc660>
  40e390:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40e394:	add	x1, x1, #0x660
  40e398:	b	40e3bc <ferror@plt+0xc62c>
  40e39c:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40e3a0:	add	x1, x1, #0x677
  40e3a4:	b	40e3bc <ferror@plt+0xc62c>
  40e3a8:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40e3ac:	add	x1, x1, #0x68e
  40e3b0:	b	40e3bc <ferror@plt+0xc62c>
  40e3b4:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40e3b8:	add	x1, x1, #0x6a7
  40e3bc:	mov	w2, #0x5                   	// #5
  40e3c0:	mov	x0, xzr
  40e3c4:	bl	401cc0 <dcgettext@plt>
  40e3c8:	mov	x20, x0
  40e3cc:	mov	x0, x20
  40e3d0:	ldp	x20, x19, [sp, #16]
  40e3d4:	ldp	x29, x30, [sp], #32
  40e3d8:	ret
  40e3dc:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40e3e0:	add	x1, x1, #0x6d1
  40e3e4:	b	40e3f0 <ferror@plt+0xc660>
  40e3e8:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40e3ec:	add	x1, x1, #0x6e3
  40e3f0:	mov	w2, #0x5                   	// #5
  40e3f4:	mov	x0, xzr
  40e3f8:	bl	401cc0 <dcgettext@plt>
  40e3fc:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40e400:	add	x20, x20, #0x3d8
  40e404:	mov	x2, x0
  40e408:	mov	w1, #0x20                  	// #32
  40e40c:	mov	x0, x20
  40e410:	mov	w3, w19
  40e414:	bl	401a20 <snprintf@plt>
  40e418:	b	40e3cc <ferror@plt+0xc63c>
  40e41c:	stp	x29, x30, [sp, #-32]!
  40e420:	mov	w8, #0x1056                	// #4182
  40e424:	stp	x20, x19, [sp, #16]
  40e428:	mov	w20, w0
  40e42c:	cmp	w0, w8
  40e430:	mov	x29, sp
  40e434:	b.gt	40e480 <ferror@plt+0xc6f0>
  40e438:	cmp	w20, #0xfc
  40e43c:	b.hi	40eef0 <ferror@plt+0xd160>  // b.pmore
  40e440:	adrp	x9, 444000 <warn@@Base+0x2c10>
  40e444:	mov	w8, w20
  40e448:	add	x9, x9, #0xf20
  40e44c:	adr	x10, 40e464 <ferror@plt+0xc6d4>
  40e450:	ldrh	w11, [x9, x8, lsl #1]
  40e454:	add	x10, x10, x11, lsl #2
  40e458:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e45c:	add	x19, x19, #0x6f6
  40e460:	br	x10
  40e464:	adrp	x1, 451000 <warn@@Base+0xfc10>
  40e468:	add	x1, x1, #0x6f1
  40e46c:	mov	w2, #0x5                   	// #5
  40e470:	mov	x0, xzr
  40e474:	bl	401cc0 <dcgettext@plt>
  40e478:	mov	x19, x0
  40e47c:	b	40ef20 <ferror@plt+0xd190>
  40e480:	mov	w8, #0x9025                	// #36901
  40e484:	cmp	w20, w8
  40e488:	b.le	40e4c4 <ferror@plt+0xc734>
  40e48c:	mov	w8, #0xbaaa                	// #47786
  40e490:	cmp	w20, w8
  40e494:	b.le	40e50c <ferror@plt+0xc77c>
  40e498:	mov	w8, #0xf00c                	// #61452
  40e49c:	cmp	w20, w8
  40e4a0:	b.le	40e584 <ferror@plt+0xc7f4>
  40e4a4:	mov	w8, #0xfeb9                	// #65209
  40e4a8:	cmp	w20, w8
  40e4ac:	b.gt	40e650 <ferror@plt+0xc8c0>
  40e4b0:	mov	w8, #0xf00d                	// #61453
  40e4b4:	cmp	w20, w8
  40e4b8:	b.eq	40ee9c <ferror@plt+0xd10c>  // b.none
  40e4bc:	mov	w8, #0xfeb0                	// #65200
  40e4c0:	b	40e660 <ferror@plt+0xc8d0>
  40e4c4:	mov	w8, #0x4dee                	// #19950
  40e4c8:	cmp	w20, w8
  40e4cc:	b.gt	40e548 <ferror@plt+0xc7b8>
  40e4d0:	mov	w8, #0x332f                	// #13103
  40e4d4:	cmp	w20, w8
  40e4d8:	b.gt	40e5b4 <ferror@plt+0xc824>
  40e4dc:	mov	w8, #0x1057                	// #4183
  40e4e0:	cmp	w20, w8
  40e4e4:	b.eq	40e674 <ferror@plt+0xc8e4>  // b.none
  40e4e8:	mov	w8, #0x1223                	// #4643
  40e4ec:	cmp	w20, w8
  40e4f0:	b.eq	40eea8 <ferror@plt+0xd118>  // b.none
  40e4f4:	mov	w8, #0x2530                	// #9520
  40e4f8:	cmp	w20, w8
  40e4fc:	b.ne	40eef0 <ferror@plt+0xd160>  // b.any
  40e500:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40e504:	add	x19, x19, #0x91e
  40e508:	b	40ef20 <ferror@plt+0xd190>
  40e50c:	mov	w8, #0xa38f                	// #41871
  40e510:	cmp	w20, w8
  40e514:	b.gt	40e5e4 <ferror@plt+0xc854>
  40e518:	mov	w8, #0x9026                	// #36902
  40e51c:	cmp	w20, w8
  40e520:	b.eq	40eeb4 <ferror@plt+0xd124>  // b.none
  40e524:	mov	w8, #0x9041                	// #36929
  40e528:	cmp	w20, w8
  40e52c:	b.eq	40e680 <ferror@plt+0xc8f0>  // b.none
  40e530:	mov	w8, #0x9080                	// #36992
  40e534:	cmp	w20, w8
  40e538:	b.ne	40eef0 <ferror@plt+0xd160>  // b.any
  40e53c:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e540:	add	x19, x19, #0xcb3
  40e544:	b	40ef20 <ferror@plt+0xd190>
  40e548:	mov	w8, #0x764f                	// #30287
  40e54c:	cmp	w20, w8
  40e550:	b.gt	40e614 <ferror@plt+0xc884>
  40e554:	mov	w8, #0x4def                	// #19951
  40e558:	cmp	w20, w8
  40e55c:	b.eq	40eec0 <ferror@plt+0xd130>  // b.none
  40e560:	mov	w8, #0x5441                	// #21569
  40e564:	cmp	w20, w8
  40e568:	b.eq	40eecc <ferror@plt+0xd13c>  // b.none
  40e56c:	mov	w8, #0x5aa5                	// #23205
  40e570:	cmp	w20, w8
  40e574:	b.ne	40eef0 <ferror@plt+0xd160>  // b.any
  40e578:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40e57c:	add	x19, x19, #0x951
  40e580:	b	40ef20 <ferror@plt+0xd190>
  40e584:	mov	w8, #0xbaab                	// #47787
  40e588:	cmp	w20, w8
  40e58c:	b.eq	40e644 <ferror@plt+0xc8b4>  // b.none
  40e590:	mov	w8, #0xbeef                	// #48879
  40e594:	cmp	w20, w8
  40e598:	b.eq	40e68c <ferror@plt+0xc8fc>  // b.none
  40e59c:	mov	w8, #0xdead                	// #57005
  40e5a0:	cmp	w20, w8
  40e5a4:	b.ne	40eef0 <ferror@plt+0xd160>  // b.any
  40e5a8:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e5ac:	add	x19, x19, #0xcf0
  40e5b0:	b	40ef20 <ferror@plt+0xd190>
  40e5b4:	mov	w8, #0x3330                	// #13104
  40e5b8:	cmp	w20, w8
  40e5bc:	b.eq	40e698 <ferror@plt+0xc908>  // b.none
  40e5c0:	mov	w8, #0x4157                	// #16727
  40e5c4:	cmp	w20, w8
  40e5c8:	b.eq	40eed8 <ferror@plt+0xd148>  // b.none
  40e5cc:	mov	w8, #0x4688                	// #18056
  40e5d0:	cmp	w20, w8
  40e5d4:	b.ne	40eef0 <ferror@plt+0xd160>  // b.any
  40e5d8:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e5dc:	add	x19, x19, #0xfc2
  40e5e0:	b	40ef20 <ferror@plt+0xd190>
  40e5e4:	mov	w8, #0xa390                	// #41872
  40e5e8:	cmp	w20, w8
  40e5ec:	b.eq	40e6a4 <ferror@plt+0xc914>  // b.none
  40e5f0:	mov	w8, #0xabc7                	// #43975
  40e5f4:	cmp	w20, w8
  40e5f8:	b.eq	40e6b0 <ferror@plt+0xc920>  // b.none
  40e5fc:	mov	w8, #0xad45                	// #44357
  40e600:	cmp	w20, w8
  40e604:	b.ne	40eef0 <ferror@plt+0xd160>  // b.any
  40e608:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40e60c:	add	x19, x19, #0x959
  40e610:	b	40ef20 <ferror@plt+0xd190>
  40e614:	mov	w8, #0x7650                	// #30288
  40e618:	cmp	w20, w8
  40e61c:	b.eq	40e6bc <ferror@plt+0xc92c>  // b.none
  40e620:	mov	w8, #0x7676                	// #30326
  40e624:	cmp	w20, w8
  40e628:	b.eq	40e6c8 <ferror@plt+0xc938>  // b.none
  40e62c:	mov	w8, #0x8217                	// #33303
  40e630:	cmp	w20, w8
  40e634:	b.ne	40eef0 <ferror@plt+0xd160>  // b.any
  40e638:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e63c:	add	x19, x19, #0xdfb
  40e640:	b	40ef20 <ferror@plt+0xd190>
  40e644:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40e648:	add	x19, x19, #0x467
  40e64c:	b	40ef20 <ferror@plt+0xd190>
  40e650:	mov	w8, #0xfeba                	// #65210
  40e654:	cmp	w20, w8
  40e658:	b.eq	40eee4 <ferror@plt+0xd154>  // b.none
  40e65c:	mov	w8, #0xfebb                	// #65211
  40e660:	cmp	w20, w8
  40e664:	b.ne	40eef0 <ferror@plt+0xd160>  // b.any
  40e668:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40e66c:	add	x19, x19, #0x981
  40e670:	b	40ef20 <ferror@plt+0xd190>
  40e674:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e678:	add	x19, x19, #0xc7c
  40e67c:	b	40ef20 <ferror@plt+0xd190>
  40e680:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e684:	add	x19, x19, #0xcc0
  40e688:	b	40ef20 <ferror@plt+0xd190>
  40e68c:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e690:	add	x19, x19, #0xce8
  40e694:	b	40ef20 <ferror@plt+0xd190>
  40e698:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e69c:	add	x19, x19, #0xc9c
  40e6a0:	b	40ef20 <ferror@plt+0xd190>
  40e6a4:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e6a8:	add	x19, x19, #0x7b1
  40e6ac:	b	40ef20 <ferror@plt+0xd190>
  40e6b0:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e6b4:	add	x19, x19, #0xd0f
  40e6b8:	b	40ef20 <ferror@plt+0xd190>
  40e6bc:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e6c0:	add	x19, x19, #0xca9
  40e6c4:	b	40ef20 <ferror@plt+0xd190>
  40e6c8:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e6cc:	add	x19, x19, #0xcae
  40e6d0:	b	40ef20 <ferror@plt+0xd190>
  40e6d4:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e6d8:	add	x19, x19, #0x6fe
  40e6dc:	b	40ef20 <ferror@plt+0xd190>
  40e6e0:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e6e4:	add	x19, x19, #0x704
  40e6e8:	b	40ef20 <ferror@plt+0xd190>
  40e6ec:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e6f0:	add	x19, x19, #0x710
  40e6f4:	b	40ef20 <ferror@plt+0xd190>
  40e6f8:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e6fc:	add	x19, x19, #0x718
  40e700:	b	40ef20 <ferror@plt+0xd190>
  40e704:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e708:	add	x19, x19, #0x720
  40e70c:	b	40ef20 <ferror@plt+0xd190>
  40e710:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e714:	add	x19, x19, #0x72a
  40e718:	b	40ef20 <ferror@plt+0xd190>
  40e71c:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e720:	add	x19, x19, #0x736
  40e724:	b	40ef20 <ferror@plt+0xd190>
  40e728:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e72c:	add	x19, x19, #0x741
  40e730:	b	40ef20 <ferror@plt+0xd190>
  40e734:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e738:	add	x19, x19, #0x750
  40e73c:	b	40ef20 <ferror@plt+0xd190>
  40e740:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e744:	add	x19, x19, #0x766
  40e748:	b	40ef20 <ferror@plt+0xd190>
  40e74c:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e750:	add	x19, x19, #0x775
  40e754:	b	40ef20 <ferror@plt+0xd190>
  40e758:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e75c:	add	x19, x19, #0x77a
  40e760:	b	40ef20 <ferror@plt+0xd190>
  40e764:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e768:	add	x19, x19, #0x789
  40e76c:	b	40ef20 <ferror@plt+0xd190>
  40e770:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e774:	add	x19, x19, #0x793
  40e778:	b	40ef20 <ferror@plt+0xd190>
  40e77c:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e780:	add	x19, x19, #0x79f
  40e784:	b	40ef20 <ferror@plt+0xd190>
  40e788:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e78c:	add	x19, x19, #0x7a7
  40e790:	b	40ef20 <ferror@plt+0xd190>
  40e794:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e798:	add	x19, x19, #0x7bb
  40e79c:	b	40ef20 <ferror@plt+0xd190>
  40e7a0:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e7a4:	add	x19, x19, #0x7bf
  40e7a8:	b	40ef20 <ferror@plt+0xd190>
  40e7ac:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e7b0:	add	x19, x19, #0x7de
  40e7b4:	b	40ef20 <ferror@plt+0xd190>
  40e7b8:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e7bc:	add	x19, x19, #0x7eb
  40e7c0:	b	40ef20 <ferror@plt+0xd190>
  40e7c4:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e7c8:	add	x19, x19, #0x7f4
  40e7cc:	b	40ef20 <ferror@plt+0xd190>
  40e7d0:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e7d4:	add	x19, x19, #0x61a
  40e7d8:	b	40ef20 <ferror@plt+0xd190>
  40e7dc:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e7e0:	add	x19, x19, #0x7fa
  40e7e4:	b	40ef20 <ferror@plt+0xd190>
  40e7e8:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e7ec:	add	x19, x19, #0x80e
  40e7f0:	b	40ef20 <ferror@plt+0xd190>
  40e7f4:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e7f8:	add	x19, x19, #0x822
  40e7fc:	b	40ef20 <ferror@plt+0xd190>
  40e800:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e804:	add	x19, x19, #0x82b
  40e808:	b	40ef20 <ferror@plt+0xd190>
  40e80c:	adrp	x19, 453000 <warn@@Base+0x11c10>
  40e810:	add	x19, x19, #0x36d
  40e814:	b	40ef20 <ferror@plt+0xd190>
  40e818:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e81c:	add	x19, x19, #0x83b
  40e820:	b	40ef20 <ferror@plt+0xd190>
  40e824:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e828:	add	x19, x19, #0x84a
  40e82c:	b	40ef20 <ferror@plt+0xd190>
  40e830:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e834:	add	x19, x19, #0x85a
  40e838:	b	40ef20 <ferror@plt+0xd190>
  40e83c:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e840:	add	x19, x19, #0x866
  40e844:	b	40ef20 <ferror@plt+0xd190>
  40e848:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e84c:	add	x19, x19, #0x875
  40e850:	b	40ef20 <ferror@plt+0xd190>
  40e854:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e858:	add	x19, x19, #0x881
  40e85c:	b	40ef20 <ferror@plt+0xd190>
  40e860:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e864:	add	x19, x19, #0x891
  40e868:	b	40ef20 <ferror@plt+0xd190>
  40e86c:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e870:	add	x19, x19, #0x8a3
  40e874:	b	40ef20 <ferror@plt+0xd190>
  40e878:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e87c:	add	x19, x19, #0x8c5
  40e880:	b	40ef20 <ferror@plt+0xd190>
  40e884:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e888:	add	x19, x19, #0x8e4
  40e88c:	b	40ef20 <ferror@plt+0xd190>
  40e890:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e894:	add	x19, x19, #0x8f0
  40e898:	b	40ef20 <ferror@plt+0xd190>
  40e89c:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e8a0:	add	x19, x19, #0x912
  40e8a4:	b	40ef20 <ferror@plt+0xd190>
  40e8a8:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e8ac:	add	x19, x19, #0x92c
  40e8b0:	b	40ef20 <ferror@plt+0xd190>
  40e8b4:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e8b8:	add	x19, x19, #0x949
  40e8bc:	b	40ef20 <ferror@plt+0xd190>
  40e8c0:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e8c4:	add	x19, x19, #0x95f
  40e8c8:	b	40ef20 <ferror@plt+0xd190>
  40e8cc:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e8d0:	add	x19, x19, #0x982
  40e8d4:	b	40ef20 <ferror@plt+0xd190>
  40e8d8:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e8dc:	add	x19, x19, #0x9b0
  40e8e0:	b	40ef20 <ferror@plt+0xd190>
  40e8e4:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e8e8:	add	x19, x19, #0x9ce
  40e8ec:	b	40ef20 <ferror@plt+0xd190>
  40e8f0:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e8f4:	add	x19, x19, #0x9e1
  40e8f8:	b	40ef20 <ferror@plt+0xd190>
  40e8fc:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e900:	add	x19, x19, #0xa00
  40e904:	b	40ef20 <ferror@plt+0xd190>
  40e908:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e90c:	add	x19, x19, #0xa1f
  40e910:	b	40ef20 <ferror@plt+0xd190>
  40e914:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e918:	add	x19, x19, #0xa3c
  40e91c:	b	40ef20 <ferror@plt+0xd190>
  40e920:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e924:	add	x19, x19, #0xa6d
  40e928:	b	40ef20 <ferror@plt+0xd190>
  40e92c:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e930:	add	x19, x19, #0xa9a
  40e934:	b	40ef20 <ferror@plt+0xd190>
  40e938:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e93c:	add	x19, x19, #0xabc
  40e940:	b	40ef20 <ferror@plt+0xd190>
  40e944:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e948:	add	x19, x19, #0xade
  40e94c:	b	40ef20 <ferror@plt+0xd190>
  40e950:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e954:	add	x19, x19, #0xb00
  40e958:	b	40ef20 <ferror@plt+0xd190>
  40e95c:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e960:	add	x19, x19, #0xb22
  40e964:	b	40ef20 <ferror@plt+0xd190>
  40e968:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e96c:	add	x19, x19, #0xb37
  40e970:	b	40ef20 <ferror@plt+0xd190>
  40e974:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e978:	add	x19, x19, #0xb65
  40e97c:	b	40ef20 <ferror@plt+0xd190>
  40e980:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e984:	add	x19, x19, #0xb71
  40e988:	b	40ef20 <ferror@plt+0xd190>
  40e98c:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e990:	add	x19, x19, #0xb9f
  40e994:	b	40ef20 <ferror@plt+0xd190>
  40e998:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e99c:	add	x19, x19, #0xbc9
  40e9a0:	b	40ef20 <ferror@plt+0xd190>
  40e9a4:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e9a8:	add	x19, x19, #0xbe9
  40e9ac:	b	40ef20 <ferror@plt+0xd190>
  40e9b0:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e9b4:	add	x19, x19, #0xc0a
  40e9b8:	b	40ef20 <ferror@plt+0xd190>
  40e9bc:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e9c0:	add	x19, x19, #0xc36
  40e9c4:	b	40ef20 <ferror@plt+0xd190>
  40e9c8:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e9cc:	add	x19, x19, #0xc6e
  40e9d0:	b	40ef20 <ferror@plt+0xd190>
  40e9d4:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e9d8:	add	x19, x19, #0xcf8
  40e9dc:	b	40ef20 <ferror@plt+0xd190>
  40e9e0:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e9e4:	add	x19, x19, #0xd01
  40e9e8:	b	40ef20 <ferror@plt+0xd190>
  40e9ec:	adrp	x19, 453000 <warn@@Base+0x11c10>
  40e9f0:	add	x19, x19, #0x359
  40e9f4:	b	40ef20 <ferror@plt+0xd190>
  40e9f8:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40e9fc:	add	x19, x19, #0xd2a
  40ea00:	b	40ef20 <ferror@plt+0xd190>
  40ea04:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40ea08:	add	x19, x19, #0xd4a
  40ea0c:	b	40ef20 <ferror@plt+0xd190>
  40ea10:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40ea14:	add	x19, x19, #0xd78
  40ea18:	b	40ef20 <ferror@plt+0xd190>
  40ea1c:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40ea20:	add	x19, x19, #0xd9c
  40ea24:	b	40ef20 <ferror@plt+0xd190>
  40ea28:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40ea2c:	add	x19, x19, #0xdb8
  40ea30:	b	40ef20 <ferror@plt+0xd190>
  40ea34:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40ea38:	add	x19, x19, #0xdd2
  40ea3c:	b	40ef20 <ferror@plt+0xd190>
  40ea40:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40ea44:	add	x19, x19, #0xe20
  40ea48:	b	40ef20 <ferror@plt+0xd190>
  40ea4c:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40ea50:	add	x19, x19, #0xe2e
  40ea54:	b	40ef20 <ferror@plt+0xd190>
  40ea58:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40ea5c:	add	x19, x19, #0xe51
  40ea60:	b	40ef20 <ferror@plt+0xd190>
  40ea64:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40ea68:	add	x19, x19, #0xe60
  40ea6c:	b	40ef20 <ferror@plt+0xd190>
  40ea70:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40ea74:	add	x19, x19, #0xe89
  40ea78:	b	40ef20 <ferror@plt+0xd190>
  40ea7c:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40ea80:	add	x19, x19, #0xea1
  40ea84:	b	40ef20 <ferror@plt+0xd190>
  40ea88:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40ea8c:	add	x19, x19, #0xec8
  40ea90:	b	40ef20 <ferror@plt+0xd190>
  40ea94:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40ea98:	add	x19, x19, #0xee6
  40ea9c:	b	40ef20 <ferror@plt+0xd190>
  40eaa0:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40eaa4:	add	x19, x19, #0xeff
  40eaa8:	b	40ef20 <ferror@plt+0xd190>
  40eaac:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40eab0:	add	x19, x19, #0xf07
  40eab4:	b	40ef20 <ferror@plt+0xd190>
  40eab8:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40eabc:	add	x19, x19, #0xf35
  40eac0:	b	40ef20 <ferror@plt+0xd190>
  40eac4:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40eac8:	add	x19, x19, #0xf67
  40eacc:	b	40ef20 <ferror@plt+0xd190>
  40ead0:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40ead4:	add	x19, x19, #0xf76
  40ead8:	b	40ef20 <ferror@plt+0xd190>
  40eadc:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40eae0:	add	x19, x19, #0xfa0
  40eae4:	b	40ef20 <ferror@plt+0xd190>
  40eae8:	adrp	x19, 451000 <warn@@Base+0xfc10>
  40eaec:	add	x19, x19, #0xfde
  40eaf0:	b	40ef20 <ferror@plt+0xd190>
  40eaf4:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eaf8:	add	x19, x19, #0x2
  40eafc:	b	40ef20 <ferror@plt+0xd190>
  40eb00:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eb04:	add	x19, x19, #0x3a
  40eb08:	b	40ef20 <ferror@plt+0xd190>
  40eb0c:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eb10:	add	x19, x19, #0x63
  40eb14:	b	40ef20 <ferror@plt+0xd190>
  40eb18:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eb1c:	add	x19, x19, #0x70
  40eb20:	b	40ef20 <ferror@plt+0xd190>
  40eb24:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eb28:	add	x19, x19, #0x84
  40eb2c:	b	40ef20 <ferror@plt+0xd190>
  40eb30:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eb34:	add	x19, x19, #0xa6
  40eb38:	b	40ef20 <ferror@plt+0xd190>
  40eb3c:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eb40:	add	x19, x19, #0xcb
  40eb44:	b	40ef20 <ferror@plt+0xd190>
  40eb48:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eb4c:	add	x19, x19, #0xda
  40eb50:	b	40ef20 <ferror@plt+0xd190>
  40eb54:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eb58:	add	x19, x19, #0x105
  40eb5c:	b	40ef20 <ferror@plt+0xd190>
  40eb60:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eb64:	add	x19, x19, #0x126
  40eb68:	b	40ef20 <ferror@plt+0xd190>
  40eb6c:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eb70:	add	x19, x19, #0x135
  40eb74:	b	40ef20 <ferror@plt+0xd190>
  40eb78:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eb7c:	add	x19, x19, #0x14c
  40eb80:	b	40ef20 <ferror@plt+0xd190>
  40eb84:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eb88:	add	x19, x19, #0x175
  40eb8c:	b	40ef20 <ferror@plt+0xd190>
  40eb90:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eb94:	add	x19, x19, #0x19e
  40eb98:	b	40ef20 <ferror@plt+0xd190>
  40eb9c:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eba0:	add	x19, x19, #0x1c6
  40eba4:	b	40ef20 <ferror@plt+0xd190>
  40eba8:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ebac:	add	x19, x19, #0x1db
  40ebb0:	b	40ef20 <ferror@plt+0xd190>
  40ebb4:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ebb8:	add	x19, x19, #0x20f
  40ebbc:	b	40ef20 <ferror@plt+0xd190>
  40ebc0:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ebc4:	add	x19, x19, #0x22a
  40ebc8:	b	40ef20 <ferror@plt+0xd190>
  40ebcc:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ebd0:	add	x19, x19, #0x24e
  40ebd4:	b	40ef20 <ferror@plt+0xd190>
  40ebd8:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ebdc:	add	x19, x19, #0x27e
  40ebe0:	b	40ef20 <ferror@plt+0xd190>
  40ebe4:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ebe8:	add	x19, x19, #0x296
  40ebec:	b	40ef20 <ferror@plt+0xd190>
  40ebf0:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ebf4:	add	x19, x19, #0x2ae
  40ebf8:	b	40ef20 <ferror@plt+0xd190>
  40ebfc:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ec00:	add	x19, x19, #0x2cf
  40ec04:	b	40ef20 <ferror@plt+0xd190>
  40ec08:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ec0c:	add	x19, x19, #0x311
  40ec10:	b	40ef20 <ferror@plt+0xd190>
  40ec14:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ec18:	add	x19, x19, #0x32f
  40ec1c:	b	40ef20 <ferror@plt+0xd190>
  40ec20:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ec24:	add	x19, x19, #0x361
  40ec28:	b	40ef20 <ferror@plt+0xd190>
  40ec2c:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ec30:	add	x19, x19, #0x38c
  40ec34:	b	40ef20 <ferror@plt+0xd190>
  40ec38:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ec3c:	add	x19, x19, #0x3b5
  40ec40:	b	40ef20 <ferror@plt+0xd190>
  40ec44:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ec48:	add	x19, x19, #0x3d7
  40ec4c:	b	40ef20 <ferror@plt+0xd190>
  40ec50:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ec54:	add	x19, x19, #0x3e2
  40ec58:	b	40ef20 <ferror@plt+0xd190>
  40ec5c:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ec60:	add	x19, x19, #0x417
  40ec64:	b	40ef20 <ferror@plt+0xd190>
  40ec68:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ec6c:	add	x19, x19, #0x449
  40ec70:	b	40ef20 <ferror@plt+0xd190>
  40ec74:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ec78:	add	x19, x19, #0x479
  40ec7c:	b	40ef20 <ferror@plt+0xd190>
  40ec80:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ec84:	add	x19, x19, #0x4a1
  40ec88:	b	40ef20 <ferror@plt+0xd190>
  40ec8c:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ec90:	add	x19, x19, #0x4c2
  40ec94:	b	40ef20 <ferror@plt+0xd190>
  40ec98:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ec9c:	add	x19, x19, #0x4cd
  40eca0:	b	40ef20 <ferror@plt+0xd190>
  40eca4:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eca8:	add	x19, x19, #0x4d8
  40ecac:	b	40ef20 <ferror@plt+0xd190>
  40ecb0:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ecb4:	add	x19, x19, #0x4e9
  40ecb8:	b	40ef20 <ferror@plt+0xd190>
  40ecbc:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ecc0:	add	x19, x19, #0x4f1
  40ecc4:	b	40ef20 <ferror@plt+0xd190>
  40ecc8:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eccc:	add	x19, x19, #0x500
  40ecd0:	b	40ef20 <ferror@plt+0xd190>
  40ecd4:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ecd8:	add	x19, x19, #0x528
  40ecdc:	b	40ef20 <ferror@plt+0xd190>
  40ece0:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ece4:	add	x19, x19, #0x555
  40ece8:	b	40ef20 <ferror@plt+0xd190>
  40ecec:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ecf0:	add	x19, x19, #0x581
  40ecf4:	b	40ef20 <ferror@plt+0xd190>
  40ecf8:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ecfc:	add	x19, x19, #0x5ae
  40ed00:	b	40ef20 <ferror@plt+0xd190>
  40ed04:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ed08:	add	x19, x19, #0x5c7
  40ed0c:	b	40ef20 <ferror@plt+0xd190>
  40ed10:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ed14:	add	x19, x19, #0x5f4
  40ed18:	b	40ef20 <ferror@plt+0xd190>
  40ed1c:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ed20:	add	x19, x19, #0x614
  40ed24:	b	40ef20 <ferror@plt+0xd190>
  40ed28:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ed2c:	add	x19, x19, #0x646
  40ed30:	b	40ef20 <ferror@plt+0xd190>
  40ed34:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ed38:	add	x19, x19, #0x678
  40ed3c:	b	40ef20 <ferror@plt+0xd190>
  40ed40:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ed44:	add	x19, x19, #0x67e
  40ed48:	b	40ef20 <ferror@plt+0xd190>
  40ed4c:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ed50:	add	x19, x19, #0x6a3
  40ed54:	b	40ef20 <ferror@plt+0xd190>
  40ed58:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ed5c:	add	x19, x19, #0x6b0
  40ed60:	b	40ef20 <ferror@plt+0xd190>
  40ed64:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ed68:	add	x19, x19, #0x6cf
  40ed6c:	b	40ef20 <ferror@plt+0xd190>
  40ed70:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ed74:	add	x19, x19, #0x6dd
  40ed78:	b	40ef20 <ferror@plt+0xd190>
  40ed7c:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ed80:	add	x19, x19, #0x70f
  40ed84:	b	40ef20 <ferror@plt+0xd190>
  40ed88:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ed8c:	add	x19, x19, #0x72b
  40ed90:	b	40ef20 <ferror@plt+0xd190>
  40ed94:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ed98:	add	x19, x19, #0x747
  40ed9c:	b	40ef20 <ferror@plt+0xd190>
  40eda0:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eda4:	add	x19, x19, #0x763
  40eda8:	b	40ef20 <ferror@plt+0xd190>
  40edac:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40edb0:	add	x19, x19, #0x781
  40edb4:	b	40ef20 <ferror@plt+0xd190>
  40edb8:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40edbc:	add	x19, x19, #0x79d
  40edc0:	b	40ef20 <ferror@plt+0xd190>
  40edc4:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40edc8:	add	x19, x19, #0x7ba
  40edcc:	b	40ef20 <ferror@plt+0xd190>
  40edd0:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40edd4:	add	x19, x19, #0x7d7
  40edd8:	b	40ef20 <ferror@plt+0xd190>
  40eddc:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ede0:	add	x19, x19, #0x7f2
  40ede4:	b	40ef20 <ferror@plt+0xd190>
  40ede8:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40edec:	add	x19, x19, #0x808
  40edf0:	b	40ef20 <ferror@plt+0xd190>
  40edf4:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40edf8:	add	x19, x19, #0x827
  40edfc:	b	40ef20 <ferror@plt+0xd190>
  40ee00:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ee04:	add	x19, x19, #0x848
  40ee08:	b	40ef20 <ferror@plt+0xd190>
  40ee0c:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ee10:	add	x19, x19, #0x864
  40ee14:	b	40ef20 <ferror@plt+0xd190>
  40ee18:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ee1c:	add	x19, x19, #0x87d
  40ee20:	b	40ef20 <ferror@plt+0xd190>
  40ee24:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ee28:	add	x19, x19, #0x89d
  40ee2c:	b	40ef20 <ferror@plt+0xd190>
  40ee30:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ee34:	add	x19, x19, #0x8a7
  40ee38:	b	40ef20 <ferror@plt+0xd190>
  40ee3c:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ee40:	add	x19, x19, #0x8c0
  40ee44:	b	40ef20 <ferror@plt+0xd190>
  40ee48:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ee4c:	add	x19, x19, #0x8cf
  40ee50:	b	40ef20 <ferror@plt+0xd190>
  40ee54:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ee58:	add	x19, x19, #0x8d5
  40ee5c:	b	40ef20 <ferror@plt+0xd190>
  40ee60:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ee64:	add	x19, x19, #0x8dd
  40ee68:	b	40ef20 <ferror@plt+0xd190>
  40ee6c:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ee70:	add	x19, x19, #0x8e4
  40ee74:	b	40ef20 <ferror@plt+0xd190>
  40ee78:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ee7c:	add	x19, x19, #0x8fb
  40ee80:	b	40ef20 <ferror@plt+0xd190>
  40ee84:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ee88:	add	x19, x19, #0x905
  40ee8c:	b	40ef20 <ferror@plt+0xd190>
  40ee90:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40ee94:	add	x19, x19, #0x9d4
  40ee98:	b	40ef20 <ferror@plt+0xd190>
  40ee9c:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eea0:	add	x19, x19, #0x98d
  40eea4:	b	40ef20 <ferror@plt+0xd190>
  40eea8:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eeac:	add	x19, x19, #0x9a6
  40eeb0:	b	40ef20 <ferror@plt+0xd190>
  40eeb4:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eeb8:	add	x19, x19, #0x93e
  40eebc:	b	40ef20 <ferror@plt+0xd190>
  40eec0:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eec4:	add	x19, x19, #0x9c5
  40eec8:	b	40ef20 <ferror@plt+0xd190>
  40eecc:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eed0:	add	x19, x19, #0x9b8
  40eed4:	b	40ef20 <ferror@plt+0xd190>
  40eed8:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eedc:	add	x19, x19, #0x944
  40eee0:	b	40ef20 <ferror@plt+0xd190>
  40eee4:	adrp	x19, 452000 <warn@@Base+0x10c10>
  40eee8:	add	x19, x19, #0x972
  40eeec:	b	40ef20 <ferror@plt+0xd190>
  40eef0:	adrp	x1, 452000 <warn@@Base+0x10c10>
  40eef4:	add	x1, x1, #0x9da
  40eef8:	mov	w2, #0x5                   	// #5
  40eefc:	mov	x0, xzr
  40ef00:	bl	401cc0 <dcgettext@plt>
  40ef04:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  40ef08:	add	x19, x19, #0x3f8
  40ef0c:	mov	x2, x0
  40ef10:	mov	w1, #0x40                  	// #64
  40ef14:	mov	x0, x19
  40ef18:	mov	w3, w20
  40ef1c:	bl	401a20 <snprintf@plt>
  40ef20:	mov	x0, x19
  40ef24:	ldp	x20, x19, [sp, #16]
  40ef28:	ldp	x29, x30, [sp], #32
  40ef2c:	ret
  40ef30:	sub	sp, sp, #0x70
  40ef34:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  40ef38:	stp	x29, x30, [sp, #16]
  40ef3c:	stp	x28, x27, [sp, #32]
  40ef40:	stp	x26, x25, [sp, #48]
  40ef44:	stp	x24, x23, [sp, #64]
  40ef48:	stp	x22, x21, [sp, #80]
  40ef4c:	stp	x20, x19, [sp, #96]
  40ef50:	add	x29, sp, #0x10
  40ef54:	strb	wzr, [x8, #1080]
  40ef58:	cbz	w1, 411368 <ferror@plt+0xf5d8>
  40ef5c:	mov	w8, #0x5440                	// #21568
  40ef60:	mov	w19, w1
  40ef64:	cmp	w2, w8
  40ef68:	b.gt	40f038 <ferror@plt+0xd2a8>
  40ef6c:	sub	w8, w2, #0x4
  40ef70:	cmp	w8, #0xf6
  40ef74:	b.hi	411368 <ferror@plt+0xf5d8>  // b.pmore
  40ef78:	adrp	x9, 445000 <warn@@Base+0x3c10>
  40ef7c:	add	x9, x9, #0x11a
  40ef80:	adr	x10, 40ef90 <ferror@plt+0xd200>
  40ef84:	ldrh	w11, [x9, x8, lsl #1]
  40ef88:	add	x10, x10, x11, lsl #2
  40ef8c:	br	x10
  40ef90:	tbnz	w19, #0, 40f70c <ferror@plt+0xd97c>
  40ef94:	tbnz	w19, #1, 40f740 <ferror@plt+0xd9b0>
  40ef98:	tbnz	w19, #2, 40f76c <ferror@plt+0xd9dc>
  40ef9c:	tbnz	w19, #4, 40f79c <ferror@plt+0xda0c>
  40efa0:	tbnz	w19, #5, 40f7c0 <ferror@plt+0xda30>
  40efa4:	tbnz	w19, #7, 40f7f0 <ferror@plt+0xda60>
  40efa8:	tbnz	w19, #8, 40f824 <ferror@plt+0xda94>
  40efac:	tbnz	w19, #10, 40f858 <ferror@plt+0xdac8>
  40efb0:	tbz	w19, #9, 40efe0 <ferror@plt+0xd250>
  40efb4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40efb8:	add	x20, x20, #0x438
  40efbc:	mov	x0, x20
  40efc0:	bl	401940 <strlen@plt>
  40efc4:	mov	w9, #0x202c                	// #8236
  40efc8:	mov	w10, #0x3670                	// #13936
  40efcc:	add	x8, x20, x0
  40efd0:	movk	w9, #0x7066, lsl #16
  40efd4:	movk	w10, #0x34, lsl #16
  40efd8:	str	w9, [x8]
  40efdc:	stur	w10, [x8, #3]
  40efe0:	and	w8, w19, #0xff0000
  40efe4:	cmp	w8, #0x8e0, lsl #12
  40efe8:	b.ge	40f88c <ferror@plt+0xdafc>  // b.tcont
  40efec:	cmp	w8, #0x870, lsl #12
  40eff0:	b.lt	41013c <ferror@plt+0xe3ac>  // b.tstop
  40eff4:	cmp	w8, #0x8b0, lsl #12
  40eff8:	b.ge	410348 <ferror@plt+0xe5b8>  // b.tcont
  40effc:	cmp	w8, #0x870, lsl #12
  40f000:	b.eq	410cbc <ferror@plt+0xef2c>  // b.none
  40f004:	cmp	w8, #0x880, lsl #12
  40f008:	b.eq	410ce0 <ferror@plt+0xef50>  // b.none
  40f00c:	cmp	w8, #0x8a0, lsl #12
  40f010:	b.ne	410e04 <ferror@plt+0xf074>  // b.any
  40f014:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f018:	add	x20, x20, #0x438
  40f01c:	mov	x0, x20
  40f020:	bl	401940 <strlen@plt>
  40f024:	mov	w9, #0x202c                	// #8236
  40f028:	add	x8, x20, x0
  40f02c:	movk	w9, #0x6273, lsl #16
  40f030:	mov	w10, #0x31                  	// #49
  40f034:	b	410da4 <ferror@plt+0xf014>
  40f038:	mov	w8, #0x907f                	// #36991
  40f03c:	cmp	w2, w8
  40f040:	b.gt	40f08c <ferror@plt+0xd2fc>
  40f044:	mov	w8, #0x5441                	// #21569
  40f048:	cmp	w2, w8
  40f04c:	b.eq	40fc08 <ferror@plt+0xde78>  // b.none
  40f050:	mov	w8, #0x9041                	// #36929
  40f054:	cmp	w2, w8
  40f058:	b.ne	411368 <ferror@plt+0xf5d8>  // b.any
  40f05c:	tst	w19, #0x30000000
  40f060:	b.ne	411368 <ferror@plt+0xf5d8>  // b.any
  40f064:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f068:	add	x19, x19, #0x438
  40f06c:	mov	x0, x19
  40f070:	bl	401940 <strlen@plt>
  40f074:	mov	w9, #0x202c                	// #8236
  40f078:	mov	w10, #0x3233                	// #12851
  40f07c:	add	x8, x19, x0
  40f080:	movk	w9, #0x336d, lsl #16
  40f084:	movk	w10, #0x72, lsl #16
  40f088:	b	4107b8 <ferror@plt+0xea28>
  40f08c:	mov	w8, #0x9080                	// #36992
  40f090:	cmp	w2, w8
  40f094:	b.eq	40f160 <ferror@plt+0xd3d0>  // b.none
  40f098:	mov	w8, #0xf00d                	// #61453
  40f09c:	cmp	w2, w8
  40f0a0:	b.ne	411368 <ferror@plt+0xf5d8>  // b.any
  40f0a4:	and	w8, w19, #0xff000000
  40f0a8:	mov	w9, #0x3ffffff             	// #67108863
  40f0ac:	cmp	w8, w9
  40f0b0:	b.gt	4100fc <ferror@plt+0xe36c>
  40f0b4:	cbz	w8, 4107c4 <ferror@plt+0xea34>
  40f0b8:	mov	w9, #0x1000000             	// #16777216
  40f0bc:	cmp	w8, w9
  40f0c0:	b.eq	410838 <ferror@plt+0xeaa8>  // b.none
  40f0c4:	mov	w9, #0x2000000             	// #33554432
  40f0c8:	cmp	w8, w9
  40f0cc:	b.ne	410810 <ferror@plt+0xea80>  // b.any
  40f0d0:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f0d4:	add	x20, x20, #0x438
  40f0d8:	mov	x0, x20
  40f0dc:	bl	401940 <strlen@plt>
  40f0e0:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f0e4:	add	x8, x8, #0xa7b
  40f0e8:	b	41086c <ferror@plt+0xeadc>
  40f0ec:	tbz	w19, #4, 40f11c <ferror@plt+0xd38c>
  40f0f0:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f0f4:	add	x20, x20, #0x438
  40f0f8:	mov	x0, x20
  40f0fc:	bl	401940 <strlen@plt>
  40f100:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40f104:	add	x8, x8, #0xa8
  40f108:	ldr	q0, [x8]
  40f10c:	ldur	q1, [x8, #9]
  40f110:	add	x8, x20, x0
  40f114:	str	q0, [x8]
  40f118:	stur	q1, [x8, #9]
  40f11c:	tbz	w19, #5, 411368 <ferror@plt+0xf5d8>
  40f120:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f124:	add	x19, x19, #0x438
  40f128:	mov	x0, x19
  40f12c:	bl	401940 <strlen@plt>
  40f130:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40f134:	add	x8, x8, #0xc1
  40f138:	ldr	q0, [x8]
  40f13c:	ldur	q1, [x8, #9]
  40f140:	add	x8, x19, x0
  40f144:	str	q0, [x8]
  40f148:	stur	q1, [x8, #9]
  40f14c:	b	411368 <ferror@plt+0xf5d8>
  40f150:	mov	w0, w19
  40f154:	mov	w1, w2
  40f158:	bl	411740 <ferror@plt+0xf9b0>
  40f15c:	b	411368 <ferror@plt+0xf5d8>
  40f160:	lsr	w8, w19, #28
  40f164:	cmp	w8, #0x6
  40f168:	b.hi	4102f4 <ferror@plt+0xe564>  // b.pmore
  40f16c:	adrp	x9, 445000 <warn@@Base+0x3c10>
  40f170:	add	x9, x9, #0x436
  40f174:	adr	x10, 40f184 <ferror@plt+0xd3f4>
  40f178:	ldrh	w11, [x9, x8, lsl #1]
  40f17c:	add	x10, x10, x11, lsl #2
  40f180:	br	x10
  40f184:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f188:	add	x19, x19, #0x438
  40f18c:	mov	x0, x19
  40f190:	bl	401940 <strlen@plt>
  40f194:	mov	w9, #0x202c                	// #8236
  40f198:	mov	w10, #0x3538                	// #13624
  40f19c:	add	x8, x19, x0
  40f1a0:	movk	w9, #0x3876, lsl #16
  40f1a4:	b	4107b4 <ferror@plt+0xea24>
  40f1a8:	tbnz	w19, #0, 40fc4c <ferror@plt+0xdebc>
  40f1ac:	tbz	w19, #1, 40fc74 <ferror@plt+0xdee4>
  40f1b0:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f1b4:	add	x20, x20, #0x438
  40f1b8:	mov	x0, x20
  40f1bc:	bl	401940 <strlen@plt>
  40f1c0:	mov	x8, #0x202c                	// #8236
  40f1c4:	movk	x8, #0x636d, lsl #16
  40f1c8:	movk	x8, #0x326d, lsl #32
  40f1cc:	movk	x8, #0x34, lsl #48
  40f1d0:	str	x8, [x20, x0]
  40f1d4:	b	40fc74 <ferror@plt+0xdee4>
  40f1d8:	tbz	w19, #0, 411368 <ferror@plt+0xf5d8>
  40f1dc:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f1e0:	add	x19, x19, #0x438
  40f1e4:	mov	x0, x19
  40f1e8:	bl	401940 <strlen@plt>
  40f1ec:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40f1f0:	add	x8, x8, #0x2
  40f1f4:	ldr	x8, [x8]
  40f1f8:	mov	w10, #0x616c                	// #24940
  40f1fc:	add	x9, x19, x0
  40f200:	movk	w10, #0x79, lsl #16
  40f204:	b	4110e0 <ferror@plt+0xf350>
  40f208:	tbz	w19, #0, 411368 <ferror@plt+0xf5d8>
  40f20c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f210:	add	x19, x19, #0x438
  40f214:	mov	x0, x19
  40f218:	bl	401940 <strlen@plt>
  40f21c:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40f220:	add	x8, x8, #0x203
  40f224:	ldr	q0, [x8]
  40f228:	ldur	x8, [x8, #13]
  40f22c:	add	x9, x19, x0
  40f230:	str	q0, [x9]
  40f234:	stur	x8, [x9, #13]
  40f238:	b	411368 <ferror@plt+0xf5d8>
  40f23c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f240:	add	x20, x20, #0x438
  40f244:	mov	x21, x0
  40f248:	mov	x0, x20
  40f24c:	bl	401940 <strlen@plt>
  40f250:	add	x8, x20, x0
  40f254:	tbnz	w19, #4, 40fc9c <ferror@plt+0xdf0c>
  40f258:	adrp	x9, 453000 <warn@@Base+0x11c10>
  40f25c:	add	x9, x9, #0xe3
  40f260:	b	40fca4 <ferror@plt+0xdf14>
  40f264:	tbnz	w19, #0, 40fdcc <ferror@plt+0xe03c>
  40f268:	tbnz	w19, #8, 40fdfc <ferror@plt+0xe06c>
  40f26c:	tbnz	w19, #9, 40fe2c <ferror@plt+0xe09c>
  40f270:	b	411368 <ferror@plt+0xf5d8>
  40f274:	tbnz	w19, #0, 40fe5c <ferror@plt+0xe0cc>
  40f278:	tbnz	w19, #1, 40fe88 <ferror@plt+0xe0f8>
  40f27c:	tbnz	w19, #2, 40feb4 <ferror@plt+0xe124>
  40f280:	tbnz	w19, #3, 40fee0 <ferror@plt+0xe150>
  40f284:	tbnz	w19, #6, 40ff0c <ferror@plt+0xe17c>
  40f288:	tbnz	w19, #8, 40ff4c <ferror@plt+0xe1bc>
  40f28c:	tbnz	w19, #9, 40ff74 <ferror@plt+0xe1e4>
  40f290:	b	411368 <ferror@plt+0xf5d8>
  40f294:	mov	w0, w19
  40f298:	bl	411990 <ferror@plt+0xfc00>
  40f29c:	b	411368 <ferror@plt+0xf5d8>
  40f2a0:	lsr	w8, w19, #28
  40f2a4:	cmp	w8, #0xf
  40f2a8:	b.cc	40f450 <ferror@plt+0xd6c0>  // b.lo, b.ul, b.last
  40f2ac:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f2b0:	add	x20, x20, #0x438
  40f2b4:	mov	x0, x20
  40f2b8:	bl	401940 <strlen@plt>
  40f2bc:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f2c0:	add	x8, x8, #0xb8b
  40f2c4:	ldr	x8, [x8]
  40f2c8:	mov	w10, #0x4241                	// #16961
  40f2cc:	add	x9, x20, x0
  40f2d0:	movk	w10, #0x49, lsl #16
  40f2d4:	str	x8, [x9]
  40f2d8:	str	w10, [x9, #8]
  40f2dc:	tbz	w19, #20, 40f454 <ferror@plt+0xd6c4>
  40f2e0:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f2e4:	add	x20, x20, #0x438
  40f2e8:	mov	x0, x20
  40f2ec:	bl	401940 <strlen@plt>
  40f2f0:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f2f4:	add	x8, x8, #0xb97
  40f2f8:	ldr	q0, [x8]
  40f2fc:	add	x8, x20, x0
  40f300:	mov	w9, #0x65                  	// #101
  40f304:	strh	w9, [x8, #16]
  40f308:	str	q0, [x8]
  40f30c:	tst	w19, #0x3
  40f310:	b.ne	40f45c <ferror@plt+0xd6cc>  // b.any
  40f314:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f318:	add	x20, x20, #0x438
  40f31c:	mov	x0, x20
  40f320:	bl	401940 <strlen@plt>
  40f324:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f328:	add	x8, x8, #0xba9
  40f32c:	ldr	x9, [x8]
  40f330:	ldur	x8, [x8, #7]
  40f334:	add	x10, x20, x0
  40f338:	str	x9, [x10]
  40f33c:	stur	x8, [x10, #7]
  40f340:	tst	w19, #0x60
  40f344:	b.ne	40f464 <ferror@plt+0xd6d4>  // b.any
  40f348:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f34c:	add	x20, x20, #0x438
  40f350:	mov	x0, x20
  40f354:	bl	401940 <strlen@plt>
  40f358:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f35c:	add	x8, x8, #0xbb8
  40f360:	ldr	q0, [x8]
  40f364:	add	x8, x20, x0
  40f368:	mov	w9, #0x4e                  	// #78
  40f36c:	strh	w9, [x8, #16]
  40f370:	str	q0, [x8]
  40f374:	tst	w19, #0x300
  40f378:	b.ne	40f46c <ferror@plt+0xd6dc>  // b.any
  40f37c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f380:	add	x20, x20, #0x438
  40f384:	mov	x0, x20
  40f388:	bl	401940 <strlen@plt>
  40f38c:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f390:	add	x8, x8, #0xbca
  40f394:	ldr	x9, [x8]
  40f398:	ldur	x8, [x8, #6]
  40f39c:	add	x10, x20, x0
  40f3a0:	str	x9, [x10]
  40f3a4:	stur	x8, [x10, #6]
  40f3a8:	tst	w19, #0xc00
  40f3ac:	b.ne	40f474 <ferror@plt+0xd6e4>  // b.any
  40f3b0:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f3b4:	add	x20, x20, #0x438
  40f3b8:	mov	x0, x20
  40f3bc:	bl	401940 <strlen@plt>
  40f3c0:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f3c4:	add	x8, x8, #0xbd8
  40f3c8:	ldr	x9, [x8]
  40f3cc:	ldur	x8, [x8, #7]
  40f3d0:	add	x10, x20, x0
  40f3d4:	str	x9, [x10]
  40f3d8:	stur	x8, [x10, #7]
  40f3dc:	tst	w19, #0x3000
  40f3e0:	b.ne	40f47c <ferror@plt+0xd6ec>  // b.any
  40f3e4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f3e8:	add	x20, x20, #0x438
  40f3ec:	mov	x0, x20
  40f3f0:	bl	401940 <strlen@plt>
  40f3f4:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f3f8:	add	x8, x8, #0xbe7
  40f3fc:	ldr	x9, [x8]
  40f400:	ldur	x8, [x8, #6]
  40f404:	add	x10, x20, x0
  40f408:	str	x9, [x10]
  40f40c:	stur	x8, [x10, #6]
  40f410:	tst	w19, #0xc000
  40f414:	b.ne	40f484 <ferror@plt+0xd6f4>  // b.any
  40f418:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f41c:	add	x20, x20, #0x438
  40f420:	mov	x0, x20
  40f424:	bl	401940 <strlen@plt>
  40f428:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f42c:	add	x8, x8, #0xbf5
  40f430:	ldr	x9, [x8]
  40f434:	ldur	x8, [x8, #6]
  40f438:	add	x10, x20, x0
  40f43c:	str	x9, [x10]
  40f440:	stur	x8, [x10, #6]
  40f444:	ands	w20, w19, #0xffff
  40f448:	b.ne	40f48c <ferror@plt+0xd6fc>  // b.any
  40f44c:	b	411368 <ferror@plt+0xf5d8>
  40f450:	tbnz	w19, #20, 40f2e0 <ferror@plt+0xd550>
  40f454:	tst	w19, #0x3
  40f458:	b.eq	40f314 <ferror@plt+0xd584>  // b.none
  40f45c:	tst	w19, #0x60
  40f460:	b.eq	40f348 <ferror@plt+0xd5b8>  // b.none
  40f464:	tst	w19, #0x300
  40f468:	b.eq	40f37c <ferror@plt+0xd5ec>  // b.none
  40f46c:	tst	w19, #0xc00
  40f470:	b.eq	40f3b0 <ferror@plt+0xd620>  // b.none
  40f474:	tst	w19, #0x3000
  40f478:	b.eq	40f3e4 <ferror@plt+0xd654>  // b.none
  40f47c:	tst	w19, #0xc000
  40f480:	b.eq	40f418 <ferror@plt+0xd688>  // b.none
  40f484:	ands	w20, w19, #0xffff
  40f488:	b.eq	411368 <ferror@plt+0xf5d8>  // b.none
  40f48c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f490:	adrp	x21, 452000 <warn@@Base+0x10c10>
  40f494:	adrp	x22, 452000 <warn@@Base+0x10c10>
  40f498:	adrp	x23, 452000 <warn@@Base+0x10c10>
  40f49c:	adrp	x24, 452000 <warn@@Base+0x10c10>
  40f4a0:	mov	w26, #0x6578                	// #25976
  40f4a4:	adrp	x25, 452000 <warn@@Base+0x10c10>
  40f4a8:	add	x19, x19, #0x438
  40f4ac:	add	x21, x21, #0xc03
  40f4b0:	add	x22, x22, #0xc1a
  40f4b4:	add	x23, x23, #0xc31
  40f4b8:	add	x24, x24, #0xc3e
  40f4bc:	movk	w26, #0x64, lsl #16
  40f4c0:	mov	w28, #0x65                  	// #101
  40f4c4:	add	x25, x25, #0xc97
  40f4c8:	b	40f4f4 <ferror@plt+0xd764>
  40f4cc:	mov	x0, x19
  40f4d0:	bl	401940 <strlen@plt>
  40f4d4:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f4d8:	add	x8, x8, #0xc8c
  40f4dc:	ldr	x8, [x8]
  40f4e0:	add	x9, x19, x0
  40f4e4:	str	x8, [x9]
  40f4e8:	stur	w26, [x9, #7]
  40f4ec:	eor	w20, w27, w20
  40f4f0:	cbz	w20, 411368 <ferror@plt+0xf5d8>
  40f4f4:	neg	w8, w20
  40f4f8:	and	w27, w20, w8
  40f4fc:	cmp	w27, #0x3ff
  40f500:	b.gt	40f538 <ferror@plt+0xd7a8>
  40f504:	cmp	w27, #0x3f
  40f508:	b.gt	40f56c <ferror@plt+0xd7dc>
  40f50c:	cmp	w27, #0x1
  40f510:	b.eq	40f5bc <ferror@plt+0xd82c>  // b.none
  40f514:	cmp	w27, #0x2
  40f518:	b.eq	40f638 <ferror@plt+0xd8a8>  // b.none
  40f51c:	cmp	w27, #0x20
  40f520:	b.ne	40f4ec <ferror@plt+0xd75c>  // b.any
  40f524:	mov	x0, x19
  40f528:	bl	401940 <strlen@plt>
  40f52c:	ldr	x8, [x23]
  40f530:	ldur	x9, [x23, #5]
  40f534:	b	40f604 <ferror@plt+0xd874>
  40f538:	cmp	w27, #0x2, lsl #12
  40f53c:	b.ge	40f598 <ferror@plt+0xd808>  // b.tcont
  40f540:	cmp	w27, #0x400
  40f544:	b.eq	40f5d0 <ferror@plt+0xd840>  // b.none
  40f548:	cmp	w27, #0x800
  40f54c:	b.eq	40f658 <ferror@plt+0xd8c8>  // b.none
  40f550:	cmp	w27, #0x1, lsl #12
  40f554:	b.ne	40f4ec <ferror@plt+0xd75c>  // b.any
  40f558:	mov	x0, x19
  40f55c:	bl	401940 <strlen@plt>
  40f560:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f564:	add	x8, x8, #0xc77
  40f568:	b	40f4dc <ferror@plt+0xd74c>
  40f56c:	cmp	w27, #0x40
  40f570:	b.eq	40f5f4 <ferror@plt+0xd864>  // b.none
  40f574:	cmp	w27, #0x100
  40f578:	b.eq	40f684 <ferror@plt+0xd8f4>  // b.none
  40f57c:	cmp	w27, #0x200
  40f580:	b.ne	40f4ec <ferror@plt+0xd75c>  // b.any
  40f584:	mov	x0, x19
  40f588:	bl	401940 <strlen@plt>
  40f58c:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f590:	add	x8, x8, #0xc56
  40f594:	b	40f624 <ferror@plt+0xd894>
  40f598:	b.eq	40f614 <ferror@plt+0xd884>  // b.none
  40f59c:	cmp	w27, #0x4, lsl #12
  40f5a0:	b.eq	40f4cc <ferror@plt+0xd73c>  // b.none
  40f5a4:	cmp	w27, #0x8, lsl #12
  40f5a8:	b.ne	40f4ec <ferror@plt+0xd75c>  // b.any
  40f5ac:	mov	x0, x19
  40f5b0:	bl	401940 <strlen@plt>
  40f5b4:	ldr	x8, [x25]
  40f5b8:	b	40f628 <ferror@plt+0xd898>
  40f5bc:	mov	x0, x19
  40f5c0:	bl	401940 <strlen@plt>
  40f5c4:	ldr	q0, [x21]
  40f5c8:	ldur	x8, [x21, #15]
  40f5cc:	b	40f648 <ferror@plt+0xd8b8>
  40f5d0:	mov	x0, x19
  40f5d4:	bl	401940 <strlen@plt>
  40f5d8:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f5dc:	add	x8, x8, #0xc60
  40f5e0:	ldr	x8, [x8]
  40f5e4:	add	x9, x19, x0
  40f5e8:	str	w26, [x9, #8]
  40f5ec:	str	x8, [x9]
  40f5f0:	b	40f4ec <ferror@plt+0xd75c>
  40f5f4:	mov	x0, x19
  40f5f8:	bl	401940 <strlen@plt>
  40f5fc:	ldr	x8, [x24]
  40f600:	ldur	x9, [x24, #5]
  40f604:	add	x10, x19, x0
  40f608:	str	x8, [x10]
  40f60c:	stur	x9, [x10, #5]
  40f610:	b	40f4ec <ferror@plt+0xd75c>
  40f614:	mov	x0, x19
  40f618:	bl	401940 <strlen@plt>
  40f61c:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f620:	add	x8, x8, #0xc82
  40f624:	ldr	x8, [x8]
  40f628:	add	x9, x19, x0
  40f62c:	str	x8, [x9]
  40f630:	strh	w28, [x9, #8]
  40f634:	b	40f4ec <ferror@plt+0xd75c>
  40f638:	mov	x0, x19
  40f63c:	bl	401940 <strlen@plt>
  40f640:	ldr	q0, [x22]
  40f644:	ldur	x8, [x22, #15]
  40f648:	add	x9, x19, x0
  40f64c:	str	q0, [x9]
  40f650:	stur	x8, [x9, #15]
  40f654:	b	40f4ec <ferror@plt+0xd75c>
  40f658:	mov	x0, x19
  40f65c:	bl	401940 <strlen@plt>
  40f660:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f664:	add	x8, x8, #0xc6c
  40f668:	ldr	x8, [x8]
  40f66c:	add	x9, x19, x0
  40f670:	str	x8, [x9]
  40f674:	mov	w8, #0x6572                	// #25970
  40f678:	movk	w8, #0x65, lsl #16
  40f67c:	stur	w8, [x9, #7]
  40f680:	b	40f4ec <ferror@plt+0xd75c>
  40f684:	mov	x0, x19
  40f688:	bl	401940 <strlen@plt>
  40f68c:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f690:	add	x8, x8, #0xc4b
  40f694:	b	40f4dc <ferror@plt+0xd74c>
  40f698:	ands	w8, w19, #0x3
  40f69c:	b.eq	411368 <ferror@plt+0xf5d8>  // b.none
  40f6a0:	mov	x9, #0x202c                	// #8236
  40f6a4:	movk	x9, #0x6261, lsl #16
  40f6a8:	movk	x9, #0x7669, lsl #32
  40f6ac:	movk	x9, #0x30, lsl #48
  40f6b0:	str	x9, [sp, #8]
  40f6b4:	ubfx	x9, x9, #48, #8
  40f6b8:	add	w8, w9, w8
  40f6bc:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f6c0:	strb	w8, [sp, #14]
  40f6c4:	add	x0, x0, #0x438
  40f6c8:	add	x1, sp, #0x8
  40f6cc:	b	411364 <ferror@plt+0xf5d4>
  40f6d0:	tbz	w19, #0, 411368 <ferror@plt+0xf5d8>
  40f6d4:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f6d8:	add	x19, x19, #0x438
  40f6dc:	mov	x0, x19
  40f6e0:	bl	401940 <strlen@plt>
  40f6e4:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40f6e8:	add	x8, x8, #0x1f8
  40f6ec:	ldr	x8, [x8]
  40f6f0:	mov	w10, #0x7270                	// #29296
  40f6f4:	add	x9, x19, x0
  40f6f8:	movk	w10, #0x73, lsl #16
  40f6fc:	b	4110e0 <ferror@plt+0xf350>
  40f700:	mov	w0, w19
  40f704:	bl	411fdc <ferror@plt+0x1024c>
  40f708:	b	411368 <ferror@plt+0xf5d8>
  40f70c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f710:	add	x20, x20, #0x438
  40f714:	mov	x0, x20
  40f718:	bl	401940 <strlen@plt>
  40f71c:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f720:	add	x8, x8, #0xcfb
  40f724:	ldr	x8, [x8]
  40f728:	mov	w10, #0x6564                	// #25956
  40f72c:	add	x9, x20, x0
  40f730:	movk	w10, #0x72, lsl #16
  40f734:	str	x8, [x9]
  40f738:	str	w10, [x9, #8]
  40f73c:	tbz	w19, #1, 40ef98 <ferror@plt+0xd208>
  40f740:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f744:	add	x20, x20, #0x438
  40f748:	mov	x0, x20
  40f74c:	bl	401940 <strlen@plt>
  40f750:	mov	w9, #0x202c                	// #8236
  40f754:	add	x8, x20, x0
  40f758:	movk	w9, #0x6970, lsl #16
  40f75c:	mov	w10, #0x63                  	// #99
  40f760:	str	w9, [x8]
  40f764:	strh	w10, [x8, #4]
  40f768:	tbz	w19, #2, 40ef9c <ferror@plt+0xd20c>
  40f76c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f770:	add	x20, x20, #0x438
  40f774:	mov	x0, x20
  40f778:	bl	401940 <strlen@plt>
  40f77c:	mov	w9, #0x202c                	// #8236
  40f780:	mov	w10, #0x6970                	// #26992
  40f784:	add	x8, x20, x0
  40f788:	movk	w9, #0x7063, lsl #16
  40f78c:	movk	w10, #0x63, lsl #16
  40f790:	str	w9, [x8]
  40f794:	stur	w10, [x8, #3]
  40f798:	tbz	w19, #4, 40efa0 <ferror@plt+0xd210>
  40f79c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f7a0:	add	x20, x20, #0x438
  40f7a4:	mov	x0, x20
  40f7a8:	bl	401940 <strlen@plt>
  40f7ac:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f7b0:	add	x8, x8, #0xd14
  40f7b4:	ldr	q0, [x8]
  40f7b8:	str	q0, [x20, x0]
  40f7bc:	tbz	w19, #5, 40efa4 <ferror@plt+0xd214>
  40f7c0:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f7c4:	add	x20, x20, #0x438
  40f7c8:	mov	x0, x20
  40f7cc:	bl	401940 <strlen@plt>
  40f7d0:	mov	w9, #0x202c                	// #8236
  40f7d4:	mov	w10, #0x6962                	// #26978
  40f7d8:	add	x8, x20, x0
  40f7dc:	movk	w9, #0x6261, lsl #16
  40f7e0:	movk	w10, #0x32, lsl #16
  40f7e4:	str	w9, [x8]
  40f7e8:	stur	w10, [x8, #3]
  40f7ec:	tbz	w19, #7, 40efa8 <ferror@plt+0xd218>
  40f7f0:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f7f4:	add	x20, x20, #0x438
  40f7f8:	mov	x0, x20
  40f7fc:	bl	401940 <strlen@plt>
  40f800:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f804:	add	x8, x8, #0xd2b
  40f808:	ldr	x8, [x8]
  40f80c:	mov	w10, #0x7372                	// #29554
  40f810:	add	x9, x20, x0
  40f814:	movk	w10, #0x74, lsl #16
  40f818:	str	x8, [x9]
  40f81c:	str	w10, [x9, #8]
  40f820:	tbz	w19, #8, 40efac <ferror@plt+0xd21c>
  40f824:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f828:	add	x20, x20, #0x438
  40f82c:	mov	x0, x20
  40f830:	bl	401940 <strlen@plt>
  40f834:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f838:	add	x8, x8, #0xd37
  40f83c:	ldr	x8, [x8]
  40f840:	mov	w10, #0x646f                	// #25711
  40f844:	add	x9, x20, x0
  40f848:	movk	w10, #0x65, lsl #16
  40f84c:	str	x8, [x9]
  40f850:	str	w10, [x9, #8]
  40f854:	tbz	w19, #10, 40efb0 <ferror@plt+0xd220>
  40f858:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f85c:	add	x20, x20, #0x438
  40f860:	mov	x0, x20
  40f864:	bl	401940 <strlen@plt>
  40f868:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f86c:	add	x8, x8, #0xd43
  40f870:	ldr	x8, [x8]
  40f874:	add	x9, x20, x0
  40f878:	mov	w10, #0x38                  	// #56
  40f87c:	strh	w10, [x9, #8]
  40f880:	str	x8, [x9]
  40f884:	tbnz	w19, #9, 40efb4 <ferror@plt+0xd224>
  40f888:	b	40efe0 <ferror@plt+0xd250>
  40f88c:	cmp	w8, #0x990, lsl #12
  40f890:	b.lt	41017c <ferror@plt+0xe3ec>  // b.tstop
  40f894:	cmp	w8, #0xa20, lsl #12
  40f898:	b.ge	410384 <ferror@plt+0xe5f4>  // b.tcont
  40f89c:	cmp	w8, #0x990, lsl #12
  40f8a0:	b.eq	410d08 <ferror@plt+0xef78>  // b.none
  40f8a4:	cmp	w8, #0xa00, lsl #12
  40f8a8:	b.eq	410d38 <ferror@plt+0xefa8>  // b.none
  40f8ac:	cmp	w8, #0xa10, lsl #12
  40f8b0:	b.ne	410e04 <ferror@plt+0xf074>  // b.any
  40f8b4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f8b8:	add	x20, x20, #0x438
  40f8bc:	mov	x0, x20
  40f8c0:	bl	401940 <strlen@plt>
  40f8c4:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f8c8:	add	x8, x8, #0xdae
  40f8cc:	b	410d50 <ferror@plt+0xefc0>
  40f8d0:	tbnz	w19, #8, 40ff9c <ferror@plt+0xe20c>
  40f8d4:	tbnz	w19, #9, 40ffc8 <ferror@plt+0xe238>
  40f8d8:	tbnz	w19, #11, 40fff8 <ferror@plt+0xe268>
  40f8dc:	tbnz	w19, #10, 41001c <ferror@plt+0xe28c>
  40f8e0:	tbz	w19, #23, 40f90c <ferror@plt+0xdb7c>
  40f8e4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f8e8:	add	x20, x20, #0x438
  40f8ec:	mov	x0, x20
  40f8f0:	bl	401940 <strlen@plt>
  40f8f4:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40f8f8:	add	x8, x8, #0x31
  40f8fc:	ldr	x8, [x8]
  40f900:	add	x9, x20, x0
  40f904:	strb	wzr, [x9, #8]
  40f908:	str	x8, [x9]
  40f90c:	and	w8, w19, #0x3
  40f910:	cmp	w8, #0x2
  40f914:	b.eq	4103f0 <ferror@plt+0xe660>  // b.none
  40f918:	cmp	w8, #0x1
  40f91c:	b.eq	4103b4 <ferror@plt+0xe624>  // b.none
  40f920:	cbnz	w8, 411368 <ferror@plt+0xf5d8>
  40f924:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f928:	add	x19, x19, #0x438
  40f92c:	mov	x0, x19
  40f930:	bl	401940 <strlen@plt>
  40f934:	mov	w9, #0x202c                	// #8236
  40f938:	add	x8, x19, x0
  40f93c:	movk	w9, #0x7374, lsl #16
  40f940:	b	41040c <ferror@plt+0xe67c>
  40f944:	and	w8, w19, #0x1f
  40f948:	sub	w8, w8, #0x1
  40f94c:	cmp	w8, #0x17
  40f950:	b.hi	411388 <ferror@plt+0xf5f8>  // b.pmore
  40f954:	adrp	x9, 445000 <warn@@Base+0x3c10>
  40f958:	add	x9, x9, #0x3e2
  40f95c:	adr	x10, 40f96c <ferror@plt+0xdbdc>
  40f960:	ldrh	w11, [x9, x8, lsl #1]
  40f964:	add	x10, x10, x11, lsl #2
  40f968:	br	x10
  40f96c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f970:	add	x20, x20, #0x438
  40f974:	mov	x0, x20
  40f978:	bl	401940 <strlen@plt>
  40f97c:	mov	w9, #0x202c                	// #8236
  40f980:	add	x8, x20, x0
  40f984:	movk	w9, #0x6873, lsl #16
  40f988:	mov	w10, #0x31                  	// #49
  40f98c:	b	411624 <ferror@plt+0xf894>
  40f990:	mov	w8, #0x8000                	// #32768
  40f994:	movk	w8, #0x381, lsl #16
  40f998:	and	w8, w19, w8
  40f99c:	cmp	w8, #0x810, lsl #12
  40f9a0:	b.eq	41041c <ferror@plt+0xe68c>  // b.none
  40f9a4:	mov	w9, #0x2000000             	// #33554432
  40f9a8:	cmp	w8, w9
  40f9ac:	b.eq	4103d4 <ferror@plt+0xe644>  // b.none
  40f9b0:	mov	w9, #0x1000000             	// #16777216
  40f9b4:	cmp	w8, w9
  40f9b8:	b.ne	41043c <ferror@plt+0xe6ac>  // b.any
  40f9bc:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  40f9c0:	add	x19, x19, #0x438
  40f9c4:	mov	x0, x19
  40f9c8:	bl	401940 <strlen@plt>
  40f9cc:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40f9d0:	add	x8, x8, #0xa1c
  40f9d4:	b	411170 <ferror@plt+0xf3e0>
  40f9d8:	tbnz	w19, #31, 4101bc <ferror@plt+0xe42c>
  40f9dc:	tbnz	w19, #16, 4101e8 <ferror@plt+0xe458>
  40f9e0:	tbnz	w19, #15, 410210 <ferror@plt+0xe480>
  40f9e4:	b	411368 <ferror@plt+0xf5d8>
  40f9e8:	ubfx	w8, w19, #8, #16
  40f9ec:	cmp	w8, #0x6, lsl #12
  40f9f0:	b.eq	41021c <ferror@plt+0xe48c>  // b.none
  40f9f4:	mov	w9, #0x3200                	// #12800
  40f9f8:	cmp	w8, w9
  40f9fc:	b.ne	411368 <ferror@plt+0xf5d8>  // b.any
  40fa00:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  40fa04:	add	x19, x19, #0x438
  40fa08:	mov	x0, x19
  40fa0c:	bl	401940 <strlen@plt>
  40fa10:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40fa14:	add	x8, x8, #0xea4
  40fa18:	ldr	x8, [x8]
  40fa1c:	mov	w10, #0x7832                	// #30770
  40fa20:	b	41023c <ferror@plt+0xe4ac>
  40fa24:	adrp	x1, 453000 <warn@@Base+0x11c10>
  40fa28:	add	x1, x1, #0x218
  40fa2c:	mov	w2, #0x5                   	// #5
  40fa30:	mov	x0, xzr
  40fa34:	bl	401cc0 <dcgettext@plt>
  40fa38:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40fa3c:	add	x20, x20, #0x438
  40fa40:	mov	x1, x0
  40fa44:	mov	x0, x20
  40fa48:	bl	401ac0 <strcat@plt>
  40fa4c:	and	w8, w19, #0xff
  40fa50:	sub	w8, w8, #0xb
  40fa54:	cmp	w8, #0x63
  40fa58:	b.hi	411234 <ferror@plt+0xf4a4>  // b.pmore
  40fa5c:	adrp	x9, 445000 <warn@@Base+0x3c10>
  40fa60:	add	x9, x9, #0x312
  40fa64:	adr	x10, 40fa74 <ferror@plt+0xdce4>
  40fa68:	ldrh	w11, [x9, x8, lsl #1]
  40fa6c:	add	x10, x10, x11, lsl #2
  40fa70:	br	x10
  40fa74:	mov	x0, x20
  40fa78:	bl	401940 <strlen@plt>
  40fa7c:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40fa80:	add	x8, x8, #0x231
  40fa84:	b	411328 <ferror@plt+0xf598>
  40fa88:	and	w8, w19, #0xffff
  40fa8c:	cmp	w8, #0x214
  40fa90:	b.eq	4104a0 <ferror@plt+0xe710>  // b.none
  40fa94:	cmp	w8, #0x210
  40fa98:	b.eq	410494 <ferror@plt+0xe704>  // b.none
  40fa9c:	cmp	w8, #0x20b
  40faa0:	b.ne	40fab0 <ferror@plt+0xdd20>  // b.any
  40faa4:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40faa8:	add	x8, x8, #0x4c
  40faac:	b	4104a8 <ferror@plt+0xe718>
  40fab0:	tbnz	w19, #16, 4104c4 <ferror@plt+0xe734>
  40fab4:	tbnz	w19, #17, 4104f4 <ferror@plt+0xe764>
  40fab8:	tbnz	w19, #18, 410520 <ferror@plt+0xe790>
  40fabc:	tbnz	w19, #19, 41054c <ferror@plt+0xe7bc>
  40fac0:	tbnz	w19, #20, 41057c <ferror@plt+0xe7ec>
  40fac4:	tbnz	w19, #22, 4105ac <ferror@plt+0xe81c>
  40fac8:	b	411368 <ferror@plt+0xf5d8>
  40facc:	tbz	w19, #0, 40faf8 <ferror@plt+0xdd68>
  40fad0:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40fad4:	add	x20, x20, #0x438
  40fad8:	mov	x0, x20
  40fadc:	bl	401940 <strlen@plt>
  40fae0:	mov	w9, #0x202c                	// #8236
  40fae4:	add	x8, x20, x0
  40fae8:	movk	w9, #0x5652, lsl #16
  40faec:	mov	w10, #0x43                  	// #67
  40faf0:	str	w9, [x8]
  40faf4:	strh	w10, [x8, #4]
  40faf8:	tbz	w19, #3, 40fb24 <ferror@plt+0xdd94>
  40fafc:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40fb00:	add	x20, x20, #0x438
  40fb04:	mov	x0, x20
  40fb08:	bl	401940 <strlen@plt>
  40fb0c:	mov	w9, #0x202c                	// #8236
  40fb10:	add	x8, x20, x0
  40fb14:	movk	w9, #0x5652, lsl #16
  40fb18:	mov	w10, #0x45                  	// #69
  40fb1c:	str	w9, [x8]
  40fb20:	strh	w10, [x8, #4]
  40fb24:	adrp	x9, 445000 <warn@@Base+0x3c10>
  40fb28:	and	w8, w19, #0x6
  40fb2c:	add	x9, x9, #0x412
  40fb30:	adr	x10, 40fb40 <ferror@plt+0xddb0>
  40fb34:	ldrh	w11, [x9, x8, lsl #1]
  40fb38:	add	x10, x10, x11, lsl #2
  40fb3c:	br	x10
  40fb40:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  40fb44:	add	x19, x19, #0x438
  40fb48:	mov	x0, x19
  40fb4c:	bl	401940 <strlen@plt>
  40fb50:	adrp	x8, 452000 <warn@@Base+0x10c10>
  40fb54:	add	x8, x8, #0xec6
  40fb58:	b	4106ac <ferror@plt+0xe91c>
  40fb5c:	and	w9, w19, #0xff
  40fb60:	sub	w8, w9, #0x1
  40fb64:	cmp	w8, #0x4
  40fb68:	b.hi	410248 <ferror@plt+0xe4b8>  // b.pmore
  40fb6c:	adrp	x9, 445000 <warn@@Base+0x3c10>
  40fb70:	add	x9, x9, #0x308
  40fb74:	adr	x10, 40fb84 <ferror@plt+0xddf4>
  40fb78:	ldrh	w11, [x9, x8, lsl #1]
  40fb7c:	add	x10, x10, x11, lsl #2
  40fb80:	br	x10
  40fb84:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  40fb88:	add	x19, x19, #0x438
  40fb8c:	mov	x0, x19
  40fb90:	bl	401940 <strlen@plt>
  40fb94:	mov	w9, #0x202c                	// #8236
  40fb98:	add	x8, x19, x0
  40fb9c:	movk	w9, #0x385a, lsl #16
  40fba0:	mov	w10, #0x30                  	// #48
  40fba4:	b	410410 <ferror@plt+0xe680>
  40fba8:	tbnz	w19, #0, 410048 <ferror@plt+0xe2b8>
  40fbac:	tbnz	w19, #1, 410074 <ferror@plt+0xe2e4>
  40fbb0:	tbnz	w19, #4, 41009c <ferror@plt+0xe30c>
  40fbb4:	tbnz	w19, #5, 4100cc <ferror@plt+0xe33c>
  40fbb8:	b	411368 <ferror@plt+0xf5d8>
  40fbbc:	and	w8, w19, #0xc
  40fbc0:	cmp	w8, #0xc
  40fbc4:	b.eq	410668 <ferror@plt+0xe8d8>  // b.none
  40fbc8:	cmp	w8, #0x8
  40fbcc:	b.eq	410644 <ferror@plt+0xe8b4>  // b.none
  40fbd0:	cmp	w8, #0x4
  40fbd4:	b.ne	410690 <ferror@plt+0xe900>  // b.any
  40fbd8:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40fbdc:	add	x20, x20, #0x438
  40fbe0:	mov	x0, x20
  40fbe4:	bl	401940 <strlen@plt>
  40fbe8:	mov	w9, #0x202c                	// #8236
  40fbec:	add	x8, x20, x0
  40fbf0:	movk	w9, #0x3147, lsl #16
  40fbf4:	mov	w10, #0x30                  	// #48
  40fbf8:	b	410688 <ferror@plt+0xe8f8>
  40fbfc:	mov	w0, w19
  40fc00:	bl	412324 <ferror@plt+0x10594>
  40fc04:	b	411368 <ferror@plt+0xf5d8>
  40fc08:	lsr	w8, w19, #24
  40fc0c:	cmp	w8, #0x8
  40fc10:	b.hi	410bd4 <ferror@plt+0xee44>  // b.pmore
  40fc14:	adrp	x9, 445000 <warn@@Base+0x3c10>
  40fc18:	add	x9, x9, #0x44c
  40fc1c:	adr	x10, 40fc2c <ferror@plt+0xde9c>
  40fc20:	ldrh	w11, [x9, x8, lsl #1]
  40fc24:	add	x10, x10, x11, lsl #2
  40fc28:	br	x10
  40fc2c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  40fc30:	add	x19, x19, #0x438
  40fc34:	mov	x0, x19
  40fc38:	bl	401940 <strlen@plt>
  40fc3c:	mov	x8, #0x202c                	// #8236
  40fc40:	movk	x8, #0x7266, lsl #16
  40fc44:	movk	x8, #0x3035, lsl #32
  40fc48:	b	410bc8 <ferror@plt+0xee38>
  40fc4c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40fc50:	add	x20, x20, #0x438
  40fc54:	mov	x0, x20
  40fc58:	bl	401940 <strlen@plt>
  40fc5c:	mov	w9, #0x202c                	// #8236
  40fc60:	add	x8, x20, x0
  40fc64:	movk	w9, #0x636d, lsl #16
  40fc68:	mov	w10, #0x6d                  	// #109
  40fc6c:	str	w9, [x8]
  40fc70:	strh	w10, [x8, #4]
  40fc74:	tbz	w19, #2, 411368 <ferror@plt+0xf5d8>
  40fc78:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  40fc7c:	add	x19, x19, #0x438
  40fc80:	mov	x0, x19
  40fc84:	bl	401940 <strlen@plt>
  40fc88:	mov	w9, #0x202c                	// #8236
  40fc8c:	add	x8, x19, x0
  40fc90:	movk	w9, #0x7267, lsl #16
  40fc94:	mov	w10, #0x36                  	// #54
  40fc98:	b	410410 <ferror@plt+0xe680>
  40fc9c:	adrp	x9, 453000 <warn@@Base+0x11c10>
  40fca0:	add	x9, x9, #0xda
  40fca4:	ldr	x9, [x9]
  40fca8:	strb	wzr, [x8, #8]
  40fcac:	str	x9, [x8]
  40fcb0:	tbz	w19, #5, 40fcdc <ferror@plt+0xdf4c>
  40fcb4:	mov	x0, x20
  40fcb8:	bl	401940 <strlen@plt>
  40fcbc:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40fcc0:	add	x8, x8, #0xec
  40fcc4:	ldr	q0, [x8]
  40fcc8:	mov	w9, #0x6564                	// #25956
  40fccc:	add	x8, x20, x0
  40fcd0:	movk	w9, #0x6c, lsl #16
  40fcd4:	str	q0, [x8]
  40fcd8:	stur	w9, [x8, #15]
  40fcdc:	tbnz	w19, #7, 40fd0c <ferror@plt+0xdf7c>
  40fce0:	tbz	w19, #6, 40fd30 <ferror@plt+0xdfa0>
  40fce4:	mov	x0, x20
  40fce8:	bl	401940 <strlen@plt>
  40fcec:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40fcf0:	add	x8, x8, #0x118
  40fcf4:	ldr	x9, [x8]
  40fcf8:	ldur	x8, [x8, #6]
  40fcfc:	add	x10, x20, x0
  40fd00:	str	x9, [x10]
  40fd04:	stur	x8, [x10, #6]
  40fd08:	b	40fd30 <ferror@plt+0xdfa0>
  40fd0c:	mov	x0, x20
  40fd10:	bl	401940 <strlen@plt>
  40fd14:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40fd18:	add	x8, x8, #0xff
  40fd1c:	ldp	q0, q1, [x8]
  40fd20:	ldur	x8, [x8, #31]
  40fd24:	add	x9, x20, x0
  40fd28:	stp	q0, q1, [x9]
  40fd2c:	stur	x8, [x9, #31]
  40fd30:	tbz	w19, #8, 40fd5c <ferror@plt+0xdfcc>
  40fd34:	mov	x0, x20
  40fd38:	bl	401940 <strlen@plt>
  40fd3c:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40fd40:	add	x8, x8, #0x126
  40fd44:	ldr	x8, [x8]
  40fd48:	mov	w10, #0x7475                	// #29813
  40fd4c:	add	x9, x20, x0
  40fd50:	movk	w10, #0x65, lsl #16
  40fd54:	str	x8, [x9]
  40fd58:	stur	w10, [x9, #7]
  40fd5c:	ldrb	w8, [x21, #31]
  40fd60:	cmp	w8, #0xd
  40fd64:	b.ne	411368 <ferror@plt+0xf5d8>  // b.any
  40fd68:	tbz	w19, #2, 40fd90 <ferror@plt+0xe000>
  40fd6c:	mov	x0, x20
  40fd70:	bl	401940 <strlen@plt>
  40fd74:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40fd78:	add	x8, x8, #0x131
  40fd7c:	ldr	x9, [x8]
  40fd80:	ldur	x8, [x8, #7]
  40fd84:	add	x10, x20, x0
  40fd88:	str	x9, [x10]
  40fd8c:	stur	x8, [x10, #7]
  40fd90:	adrp	x9, 445000 <warn@@Base+0x3c10>
  40fd94:	and	w8, w19, #0x3
  40fd98:	add	x9, x9, #0x3da
  40fd9c:	adr	x10, 40fdac <ferror@plt+0xe01c>
  40fda0:	ldrh	w11, [x9, x8, lsl #1]
  40fda4:	add	x10, x10, x11, lsl #2
  40fda8:	br	x10
  40fdac:	mov	x0, x20
  40fdb0:	bl	401940 <strlen@plt>
  40fdb4:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40fdb8:	add	x8, x8, #0x140
  40fdbc:	ldr	x8, [x8]
  40fdc0:	add	x9, x20, x0
  40fdc4:	mov	w10, #0x67                  	// #103
  40fdc8:	b	40fe50 <ferror@plt+0xe0c0>
  40fdcc:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40fdd0:	add	x20, x20, #0x438
  40fdd4:	mov	x0, x20
  40fdd8:	bl	401940 <strlen@plt>
  40fddc:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40fde0:	add	x8, x8, #0x156
  40fde4:	ldr	x8, [x8]
  40fde8:	add	x9, x20, x0
  40fdec:	mov	w10, #0x43                  	// #67
  40fdf0:	strh	w10, [x9, #8]
  40fdf4:	str	x8, [x9]
  40fdf8:	tbz	w19, #8, 40f26c <ferror@plt+0xd4dc>
  40fdfc:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40fe00:	add	x20, x20, #0x438
  40fe04:	mov	x0, x20
  40fe08:	bl	401940 <strlen@plt>
  40fe0c:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40fe10:	add	x8, x8, #0x160
  40fe14:	ldr	x8, [x8]
  40fe18:	add	x9, x20, x0
  40fe1c:	mov	w10, #0x74                  	// #116
  40fe20:	strh	w10, [x9, #8]
  40fe24:	str	x8, [x9]
  40fe28:	tbz	w19, #9, 411368 <ferror@plt+0xf5d8>
  40fe2c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  40fe30:	add	x19, x19, #0x438
  40fe34:	mov	x0, x19
  40fe38:	bl	401940 <strlen@plt>
  40fe3c:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40fe40:	add	x8, x8, #0x16a
  40fe44:	ldr	x8, [x8]
  40fe48:	add	x9, x19, x0
  40fe4c:	mov	w10, #0x74                  	// #116
  40fe50:	str	x8, [x9]
  40fe54:	strh	w10, [x9, #8]
  40fe58:	b	411368 <ferror@plt+0xf5d8>
  40fe5c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40fe60:	add	x20, x20, #0x438
  40fe64:	mov	x0, x20
  40fe68:	bl	401940 <strlen@plt>
  40fe6c:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40fe70:	add	x8, x8, #0x192
  40fe74:	ldr	q0, [x8]
  40fe78:	add	x8, x20, x0
  40fe7c:	strb	wzr, [x8, #16]
  40fe80:	str	q0, [x8]
  40fe84:	tbz	w19, #1, 40f27c <ferror@plt+0xd4ec>
  40fe88:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40fe8c:	add	x20, x20, #0x438
  40fe90:	mov	x0, x20
  40fe94:	bl	401940 <strlen@plt>
  40fe98:	mov	w9, #0x202c                	// #8236
  40fe9c:	add	x8, x20, x0
  40fea0:	movk	w9, #0x7364, lsl #16
  40fea4:	mov	w10, #0x70                  	// #112
  40fea8:	str	w9, [x8]
  40feac:	strh	w10, [x8, #4]
  40feb0:	tbz	w19, #2, 40f280 <ferror@plt+0xd4f0>
  40feb4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40feb8:	add	x20, x20, #0x438
  40febc:	mov	x0, x20
  40fec0:	bl	401940 <strlen@plt>
  40fec4:	mov	w9, #0x202c                	// #8236
  40fec8:	add	x8, x20, x0
  40fecc:	movk	w9, #0x6970, lsl #16
  40fed0:	mov	w10, #0x64                  	// #100
  40fed4:	str	w9, [x8]
  40fed8:	strh	w10, [x8, #4]
  40fedc:	tbz	w19, #3, 40f284 <ferror@plt+0xd4f4>
  40fee0:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40fee4:	add	x20, x20, #0x438
  40fee8:	mov	x0, x20
  40feec:	bl	401940 <strlen@plt>
  40fef0:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40fef4:	add	x8, x8, #0x1af
  40fef8:	ldr	x8, [x8]
  40fefc:	add	x9, x20, x0
  40ff00:	strb	wzr, [x9, #8]
  40ff04:	str	x8, [x9]
  40ff08:	tbz	w19, #6, 40f288 <ferror@plt+0xd4f8>
  40ff0c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40ff10:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40ff14:	adrp	x9, 453000 <warn@@Base+0x11c10>
  40ff18:	add	x20, x20, #0x438
  40ff1c:	add	x8, x8, #0x1b8
  40ff20:	add	x9, x9, #0x1d3
  40ff24:	tst	w19, #0x80
  40ff28:	mov	x0, x20
  40ff2c:	csel	x21, x9, x8, eq  // eq = none
  40ff30:	bl	401940 <strlen@plt>
  40ff34:	ldr	q0, [x21]
  40ff38:	ldur	q1, [x21, #11]
  40ff3c:	add	x8, x20, x0
  40ff40:	str	q0, [x8]
  40ff44:	stur	q1, [x8, #11]
  40ff48:	tbz	w19, #8, 40f28c <ferror@plt+0xd4fc>
  40ff4c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40ff50:	add	x20, x20, #0x438
  40ff54:	mov	x0, x20
  40ff58:	bl	401940 <strlen@plt>
  40ff5c:	mov	w9, #0x202c                	// #8236
  40ff60:	add	x8, x20, x0
  40ff64:	movk	w9, #0x3256, lsl #16
  40ff68:	str	w9, [x8]
  40ff6c:	strb	wzr, [x8, #4]
  40ff70:	tbz	w19, #9, 411368 <ferror@plt+0xf5d8>
  40ff74:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  40ff78:	add	x19, x19, #0x438
  40ff7c:	mov	x0, x19
  40ff80:	bl	401940 <strlen@plt>
  40ff84:	mov	w9, #0x202c                	// #8236
  40ff88:	add	x8, x19, x0
  40ff8c:	movk	w9, #0x3356, lsl #16
  40ff90:	str	w9, [x8]
  40ff94:	strb	wzr, [x8, #4]
  40ff98:	b	411368 <ferror@plt+0xf5d8>
  40ff9c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40ffa0:	add	x20, x20, #0x438
  40ffa4:	mov	x0, x20
  40ffa8:	bl	401940 <strlen@plt>
  40ffac:	mov	w9, #0x202c                	// #8236
  40ffb0:	add	x8, x20, x0
  40ffb4:	movk	w9, #0x3876, lsl #16
  40ffb8:	mov	w10, #0x2b                  	// #43
  40ffbc:	str	w9, [x8]
  40ffc0:	strh	w10, [x8, #4]
  40ffc4:	tbz	w19, #9, 40f8d8 <ferror@plt+0xdb48>
  40ffc8:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40ffcc:	add	x20, x20, #0x438
  40ffd0:	mov	x0, x20
  40ffd4:	bl	401940 <strlen@plt>
  40ffd8:	adrp	x8, 453000 <warn@@Base+0x11c10>
  40ffdc:	add	x8, x8, #0x13
  40ffe0:	ldr	x9, [x8]
  40ffe4:	ldur	x8, [x8, #6]
  40ffe8:	add	x10, x20, x0
  40ffec:	str	x9, [x10]
  40fff0:	stur	x8, [x10, #6]
  40fff4:	tbz	w19, #11, 40f8dc <ferror@plt+0xdb4c>
  40fff8:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  40fffc:	add	x20, x20, #0x438
  410000:	mov	x0, x20
  410004:	bl	401940 <strlen@plt>
  410008:	adrp	x8, 453000 <warn@@Base+0x11c10>
  41000c:	add	x8, x8, #0x21
  410010:	ldr	q0, [x8]
  410014:	str	q0, [x20, x0]
  410018:	tbz	w19, #10, 40f8e0 <ferror@plt+0xdb50>
  41001c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410020:	add	x20, x20, #0x438
  410024:	mov	x0, x20
  410028:	bl	401940 <strlen@plt>
  41002c:	mov	x8, #0x202c                	// #8236
  410030:	movk	x8, #0x6168, lsl #16
  410034:	movk	x8, #0x726c, lsl #32
  410038:	movk	x8, #0x31, lsl #48
  41003c:	str	x8, [x20, x0]
  410040:	tbnz	w19, #23, 40f8e4 <ferror@plt+0xdb54>
  410044:	b	40f90c <ferror@plt+0xdb7c>
  410048:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  41004c:	add	x20, x20, #0x438
  410050:	mov	x0, x20
  410054:	bl	401940 <strlen@plt>
  410058:	mov	w9, #0x202c                	// #8236
  41005c:	add	x8, x20, x0
  410060:	movk	w9, #0x4950, lsl #16
  410064:	mov	w10, #0x43                  	// #67
  410068:	str	w9, [x8]
  41006c:	strh	w10, [x8, #4]
  410070:	tbz	w19, #1, 40fbb0 <ferror@plt+0xde20>
  410074:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410078:	add	x20, x20, #0x438
  41007c:	mov	x0, x20
  410080:	bl	401940 <strlen@plt>
  410084:	mov	x8, #0x202c                	// #8236
  410088:	movk	x8, #0x4446, lsl #16
  41008c:	movk	x8, #0x4950, lsl #32
  410090:	movk	x8, #0x43, lsl #48
  410094:	str	x8, [x20, x0]
  410098:	tbz	w19, #4, 40fbb4 <ferror@plt+0xde24>
  41009c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4100a0:	add	x20, x20, #0x438
  4100a4:	mov	x0, x20
  4100a8:	bl	401940 <strlen@plt>
  4100ac:	adrp	x8, 452000 <warn@@Base+0x10c10>
  4100b0:	add	x8, x8, #0x9f0
  4100b4:	ldr	x9, [x8]
  4100b8:	ldur	x8, [x8, #5]
  4100bc:	add	x10, x20, x0
  4100c0:	str	x9, [x10]
  4100c4:	stur	x8, [x10, #5]
  4100c8:	tbz	w19, #5, 411368 <ferror@plt+0xf5d8>
  4100cc:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  4100d0:	add	x19, x19, #0x438
  4100d4:	mov	x0, x19
  4100d8:	bl	401940 <strlen@plt>
  4100dc:	adrp	x8, 452000 <warn@@Base+0x10c10>
  4100e0:	add	x8, x8, #0x9fd
  4100e4:	ldr	x9, [x8]
  4100e8:	ldur	x8, [x8, #5]
  4100ec:	add	x10, x19, x0
  4100f0:	str	x9, [x10]
  4100f4:	stur	x8, [x10, #5]
  4100f8:	b	411368 <ferror@plt+0xf5d8>
  4100fc:	mov	w9, #0x4000000             	// #67108864
  410100:	cmp	w8, w9
  410104:	b.eq	4107f4 <ferror@plt+0xea64>  // b.none
  410108:	mov	w9, #0x8000000             	// #134217728
  41010c:	cmp	w8, w9
  410110:	b.eq	410854 <ferror@plt+0xeac4>  // b.none
  410114:	mov	w9, #0x10000000            	// #268435456
  410118:	cmp	w8, w9
  41011c:	b.ne	410810 <ferror@plt+0xea80>  // b.any
  410120:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410124:	add	x20, x20, #0x438
  410128:	mov	x0, x20
  41012c:	bl	401940 <strlen@plt>
  410130:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410134:	add	x8, x8, #0xa96
  410138:	b	41086c <ferror@plt+0xeadc>
  41013c:	cmp	w8, #0x820, lsl #12
  410140:	b.lt	4106c0 <ferror@plt+0xe930>  // b.tstop
  410144:	b.eq	410c44 <ferror@plt+0xeeb4>  // b.none
  410148:	cmp	w8, #0x830, lsl #12
  41014c:	b.eq	410bfc <ferror@plt+0xee6c>  // b.none
  410150:	cmp	w8, #0x850, lsl #12
  410154:	b.ne	410e04 <ferror@plt+0xf074>  // b.any
  410158:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  41015c:	add	x20, x20, #0x438
  410160:	mov	x0, x20
  410164:	bl	401940 <strlen@plt>
  410168:	mov	w9, #0x202c                	// #8236
  41016c:	mov	w10, #0x3536                	// #13622
  410170:	add	x8, x20, x0
  410174:	movk	w9, #0x3634, lsl #16
  410178:	b	410d28 <ferror@plt+0xef98>
  41017c:	cmp	w8, #0x920, lsl #12
  410180:	b.lt	4106ec <ferror@plt+0xe95c>  // b.tstop
  410184:	b.eq	410c68 <ferror@plt+0xeed8>  // b.none
  410188:	cmp	w8, #0x930, lsl #12
  41018c:	b.eq	410c18 <ferror@plt+0xee88>  // b.none
  410190:	cmp	w8, #0x980, lsl #12
  410194:	b.ne	410e04 <ferror@plt+0xf074>  // b.any
  410198:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  41019c:	add	x20, x20, #0x438
  4101a0:	mov	x0, x20
  4101a4:	bl	401940 <strlen@plt>
  4101a8:	mov	w9, #0x202c                	// #8236
  4101ac:	mov	w10, #0x3035                	// #12341
  4101b0:	add	x8, x20, x0
  4101b4:	movk	w9, #0x3535, lsl #16
  4101b8:	b	410d28 <ferror@plt+0xef98>
  4101bc:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4101c0:	add	x20, x20, #0x438
  4101c4:	mov	x0, x20
  4101c8:	bl	401940 <strlen@plt>
  4101cc:	mov	w9, #0x202c                	// #8236
  4101d0:	add	x8, x20, x0
  4101d4:	movk	w9, #0x6d65, lsl #16
  4101d8:	mov	w10, #0x62                  	// #98
  4101dc:	str	w9, [x8]
  4101e0:	strh	w10, [x8, #4]
  4101e4:	tbz	w19, #16, 40f9e0 <ferror@plt+0xdc50>
  4101e8:	adrp	x1, 452000 <warn@@Base+0x10c10>
  4101ec:	add	x1, x1, #0xb6b
  4101f0:	mov	w2, #0x5                   	// #5
  4101f4:	mov	x0, xzr
  4101f8:	bl	401cc0 <dcgettext@plt>
  4101fc:	mov	x1, x0
  410200:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0x180>
  410204:	add	x0, x0, #0x438
  410208:	bl	401ac0 <strcat@plt>
  41020c:	tbz	w19, #15, 411368 <ferror@plt+0xf5d8>
  410210:	adrp	x1, 452000 <warn@@Base+0x10c10>
  410214:	add	x1, x1, #0xb79
  410218:	b	41134c <ferror@plt+0xf5bc>
  41021c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410220:	add	x19, x19, #0x438
  410224:	mov	x0, x19
  410228:	bl	401940 <strlen@plt>
  41022c:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410230:	add	x8, x8, #0xeaf
  410234:	ldr	x8, [x8]
  410238:	mov	w10, #0x7878                	// #30840
  41023c:	add	x9, x19, x0
  410240:	movk	w10, #0x78, lsl #16
  410244:	b	4110e0 <ferror@plt+0xf350>
  410248:	cmp	w9, #0x84
  41024c:	b.ne	410740 <ferror@plt+0xe9b0>  // b.any
  410250:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410254:	add	x19, x19, #0x438
  410258:	mov	x0, x19
  41025c:	bl	401940 <strlen@plt>
  410260:	adrp	x8, 453000 <warn@@Base+0x11c10>
  410264:	add	x8, x8, #0x30c
  410268:	ldr	x8, [x8]
  41026c:	mov	w10, #0x4441                	// #17473
  410270:	add	x9, x19, x0
  410274:	movk	w10, #0x4c, lsl #16
  410278:	str	x8, [x9]
  41027c:	str	w10, [x9, #8]
  410280:	b	411368 <ferror@plt+0xf5d8>
  410284:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410288:	add	x19, x19, #0x438
  41028c:	mov	x0, x19
  410290:	bl	401940 <strlen@plt>
  410294:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410298:	add	x8, x8, #0xcc0
  41029c:	b	411170 <ferror@plt+0xf3e0>
  4102a0:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  4102a4:	add	x19, x19, #0x438
  4102a8:	mov	x0, x19
  4102ac:	bl	401940 <strlen@plt>
  4102b0:	adrp	x8, 452000 <warn@@Base+0x10c10>
  4102b4:	add	x8, x8, #0xca1
  4102b8:	ldr	x8, [x8]
  4102bc:	mov	w10, #0x7633                	// #30259
  4102c0:	add	x9, x19, x0
  4102c4:	movk	w10, #0x35, lsl #16
  4102c8:	b	4110e0 <ferror@plt+0xf350>
  4102cc:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  4102d0:	add	x19, x19, #0x438
  4102d4:	mov	x0, x19
  4102d8:	bl	401940 <strlen@plt>
  4102dc:	mov	x8, #0x202c                	// #8236
  4102e0:	movk	x8, #0x3876, lsl #16
  4102e4:	movk	x8, #0x3035, lsl #32
  4102e8:	movk	x8, #0x65, lsl #48
  4102ec:	str	x8, [x19, x0]
  4102f0:	b	411368 <ferror@plt+0xf5d8>
  4102f4:	adrp	x1, 452000 <warn@@Base+0x10c10>
  4102f8:	add	x1, x1, #0xcd0
  4102fc:	b	41134c <ferror@plt+0xf5bc>
  410300:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410304:	add	x19, x19, #0x438
  410308:	mov	x0, x19
  41030c:	bl	401940 <strlen@plt>
  410310:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410314:	add	x8, x8, #0xcb7
  410318:	b	411170 <ferror@plt+0xf3e0>
  41031c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410320:	add	x19, x19, #0x438
  410324:	mov	x0, x19
  410328:	bl	401940 <strlen@plt>
  41032c:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410330:	add	x8, x8, #0xcac
  410334:	ldr	x8, [x8]
  410338:	mov	w10, #0x7632                	// #30258
  41033c:	add	x9, x19, x0
  410340:	movk	w10, #0x33, lsl #16
  410344:	b	4110e0 <ferror@plt+0xf350>
  410348:	b.eq	410d68 <ferror@plt+0xefd8>  // b.none
  41034c:	cmp	w8, #0x8c0, lsl #12
  410350:	b.eq	410d84 <ferror@plt+0xeff4>  // b.none
  410354:	cmp	w8, #0x8d0, lsl #12
  410358:	b.ne	410e04 <ferror@plt+0xf074>  // b.any
  41035c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410360:	add	x20, x20, #0x438
  410364:	mov	x0, x20
  410368:	bl	401940 <strlen@plt>
  41036c:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410370:	add	x8, x8, #0xdd7
  410374:	ldr	x8, [x8]
  410378:	add	x9, x20, x0
  41037c:	mov	w10, #0x32                  	// #50
  410380:	b	410cb0 <ferror@plt+0xef20>
  410384:	b.eq	410db0 <ferror@plt+0xf020>  // b.none
  410388:	cmp	w8, #0xa30, lsl #12
  41038c:	b.eq	410dd8 <ferror@plt+0xf048>  // b.none
  410390:	cmp	w8, #0xa40, lsl #12
  410394:	b.ne	410e04 <ferror@plt+0xf074>  // b.any
  410398:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  41039c:	add	x20, x20, #0x438
  4103a0:	mov	x0, x20
  4103a4:	bl	401940 <strlen@plt>
  4103a8:	adrp	x8, 452000 <warn@@Base+0x10c10>
  4103ac:	add	x8, x8, #0xdc5
  4103b0:	b	410df0 <ferror@plt+0xf060>
  4103b4:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  4103b8:	add	x19, x19, #0x438
  4103bc:	mov	x0, x19
  4103c0:	bl	401940 <strlen@plt>
  4103c4:	mov	w9, #0x202c                	// #8236
  4103c8:	add	x8, x19, x0
  4103cc:	movk	w9, #0x7370, lsl #16
  4103d0:	b	41040c <ferror@plt+0xe67c>
  4103d4:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  4103d8:	add	x19, x19, #0x438
  4103dc:	mov	x0, x19
  4103e0:	bl	401940 <strlen@plt>
  4103e4:	adrp	x8, 452000 <warn@@Base+0x10c10>
  4103e8:	add	x8, x8, #0xa25
  4103ec:	b	411170 <ferror@plt+0xf3e0>
  4103f0:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  4103f4:	add	x19, x19, #0x438
  4103f8:	mov	x0, x19
  4103fc:	bl	401940 <strlen@plt>
  410400:	mov	w9, #0x202c                	// #8236
  410404:	add	x8, x19, x0
  410408:	movk	w9, #0x6d72, lsl #16
  41040c:	mov	w10, #0x6f                  	// #111
  410410:	str	w9, [x8]
  410414:	strh	w10, [x8, #4]
  410418:	b	411368 <ferror@plt+0xf5d8>
  41041c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410420:	add	x19, x19, #0x438
  410424:	mov	x0, x19
  410428:	bl	401940 <strlen@plt>
  41042c:	mov	x8, #0x202c                	// #8236
  410430:	movk	x8, #0x7063, lsl #16
  410434:	movk	x8, #0x3375, lsl #32
  410438:	b	411038 <ferror@plt+0xf2a8>
  41043c:	adrp	x1, 453000 <warn@@Base+0x11c10>
  410440:	add	x1, x1, #0x31a
  410444:	mov	w2, #0x5                   	// #5
  410448:	mov	x0, xzr
  41044c:	bl	401cc0 <dcgettext@plt>
  410450:	adrp	x1, 452000 <warn@@Base+0x10c10>
  410454:	mov	x21, x0
  410458:	add	x1, x1, #0xa2e
  41045c:	mov	w2, #0x5                   	// #5
  410460:	mov	x0, xzr
  410464:	bl	401cc0 <dcgettext@plt>
  410468:	and	x8, x19, #0xf
  41046c:	sub	x8, x8, #0x1
  410470:	cmp	w8, #0x6
  410474:	b.hi	410a48 <ferror@plt+0xecb8>  // b.pmore
  410478:	adrp	x9, 448000 <warn@@Base+0x6c10>
  41047c:	adrp	x10, 448000 <warn@@Base+0x6c10>
  410480:	add	x9, x9, #0x10
  410484:	add	x10, x10, #0x48
  410488:	ldr	x21, [x9, x8, lsl #3]
  41048c:	ldr	x22, [x10, w8, sxtw #3]
  410490:	b	410a4c <ferror@plt+0xecbc>
  410494:	adrp	x8, 453000 <warn@@Base+0x11c10>
  410498:	add	x8, x8, #0x5a
  41049c:	b	4104a8 <ferror@plt+0xe718>
  4104a0:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4104a4:	add	x8, x8, #0x68
  4104a8:	ldr	x9, [x8]
  4104ac:	ldur	x8, [x8, #6]
  4104b0:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  4104b4:	add	x10, x10, #0x438
  4104b8:	str	x9, [x10]
  4104bc:	stur	x8, [x10, #6]
  4104c0:	tbz	w19, #16, 40fab4 <ferror@plt+0xdd24>
  4104c4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4104c8:	add	x20, x20, #0x438
  4104cc:	mov	x0, x20
  4104d0:	bl	401940 <strlen@plt>
  4104d4:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4104d8:	add	x8, x8, #0x76
  4104dc:	ldr	x8, [x8]
  4104e0:	add	x9, x20, x0
  4104e4:	mov	w10, #0x6c                  	// #108
  4104e8:	strh	w10, [x9, #8]
  4104ec:	str	x8, [x9]
  4104f0:	tbz	w19, #17, 40fab8 <ferror@plt+0xdd28>
  4104f4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4104f8:	add	x20, x20, #0x438
  4104fc:	mov	x0, x20
  410500:	bl	401940 <strlen@plt>
  410504:	mov	w9, #0x202c                	// #8236
  410508:	add	x8, x20, x0
  41050c:	movk	w9, #0x7865, lsl #16
  410510:	mov	w10, #0x74                  	// #116
  410514:	str	w9, [x8]
  410518:	strh	w10, [x8, #4]
  41051c:	tbz	w19, #18, 40fabc <ferror@plt+0xdd2c>
  410520:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410524:	add	x20, x20, #0x438
  410528:	mov	x0, x20
  41052c:	bl	401940 <strlen@plt>
  410530:	mov	w9, #0x202c                	// #8236
  410534:	add	x8, x20, x0
  410538:	movk	w9, #0x736c, lsl #16
  41053c:	mov	w10, #0x62                  	// #98
  410540:	str	w9, [x8]
  410544:	strh	w10, [x8, #4]
  410548:	tbz	w19, #19, 40fac0 <ferror@plt+0xdd30>
  41054c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410550:	add	x20, x20, #0x438
  410554:	mov	x0, x20
  410558:	bl	401940 <strlen@plt>
  41055c:	mov	w9, #0x202c                	// #8236
  410560:	mov	w10, #0x6469                	// #25705
  410564:	add	x8, x20, x0
  410568:	movk	w9, #0x6977, lsl #16
  41056c:	movk	w10, #0x65, lsl #16
  410570:	str	w9, [x8]
  410574:	stur	w10, [x8, #3]
  410578:	tbz	w19, #20, 40fac4 <ferror@plt+0xdd34>
  41057c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410580:	add	x20, x20, #0x438
  410584:	mov	x0, x20
  410588:	bl	401940 <strlen@plt>
  41058c:	adrp	x8, 453000 <warn@@Base+0x11c10>
  410590:	add	x8, x8, #0x93
  410594:	ldr	x8, [x8]
  410598:	add	x9, x20, x0
  41059c:	mov	w10, #0x70                  	// #112
  4105a0:	strh	w10, [x9, #8]
  4105a4:	str	x8, [x9]
  4105a8:	tbz	w19, #22, 411368 <ferror@plt+0xf5d8>
  4105ac:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  4105b0:	add	x19, x19, #0x438
  4105b4:	mov	x0, x19
  4105b8:	bl	401940 <strlen@plt>
  4105bc:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4105c0:	add	x8, x8, #0x9d
  4105c4:	ldr	x8, [x8]
  4105c8:	mov	w10, #0x6177                	// #24951
  4105cc:	add	x9, x19, x0
  4105d0:	movk	w10, #0x70, lsl #16
  4105d4:	b	4110e0 <ferror@plt+0xf350>
  4105d8:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  4105dc:	add	x19, x19, #0x438
  4105e0:	mov	x0, x19
  4105e4:	bl	401940 <strlen@plt>
  4105e8:	adrp	x8, 452000 <warn@@Base+0x10c10>
  4105ec:	add	x8, x8, #0xefd
  4105f0:	b	4106ac <ferror@plt+0xe91c>
  4105f4:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  4105f8:	add	x19, x19, #0x438
  4105fc:	mov	x0, x19
  410600:	bl	401940 <strlen@plt>
  410604:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410608:	add	x8, x8, #0xed7
  41060c:	b	410628 <ferror@plt+0xe898>
  410610:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410614:	add	x19, x19, #0x438
  410618:	mov	x0, x19
  41061c:	bl	401940 <strlen@plt>
  410620:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410624:	add	x8, x8, #0xeea
  410628:	ldr	q0, [x8]
  41062c:	mov	w9, #0x4241                	// #16961
  410630:	add	x8, x19, x0
  410634:	movk	w9, #0x49, lsl #16
  410638:	str	q0, [x8]
  41063c:	stur	w9, [x8, #15]
  410640:	b	411368 <ferror@plt+0xf5d8>
  410644:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410648:	add	x20, x20, #0x438
  41064c:	mov	x0, x20
  410650:	bl	401940 <strlen@plt>
  410654:	mov	w9, #0x202c                	// #8236
  410658:	add	x8, x20, x0
  41065c:	movk	w9, #0x3147, lsl #16
  410660:	mov	w10, #0x33                  	// #51
  410664:	b	410688 <ferror@plt+0xe8f8>
  410668:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  41066c:	add	x20, x20, #0x438
  410670:	mov	x0, x20
  410674:	bl	401940 <strlen@plt>
  410678:	mov	w9, #0x202c                	// #8236
  41067c:	add	x8, x20, x0
  410680:	movk	w9, #0x3147, lsl #16
  410684:	mov	w10, #0x34                  	// #52
  410688:	str	w9, [x8]
  41068c:	strh	w10, [x8, #4]
  410690:	tbz	w19, #0, 411368 <ferror@plt+0xf5d8>
  410694:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410698:	add	x19, x19, #0x438
  41069c:	mov	x0, x19
  4106a0:	bl	401940 <strlen@plt>
  4106a4:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4106a8:	add	x8, x8, #0x192
  4106ac:	ldr	q0, [x8]
  4106b0:	add	x8, x19, x0
  4106b4:	strb	wzr, [x8, #16]
  4106b8:	str	q0, [x8]
  4106bc:	b	411368 <ferror@plt+0xf5d8>
  4106c0:	cbz	w8, 410e28 <ferror@plt+0xf098>
  4106c4:	cmp	w8, #0x810, lsl #12
  4106c8:	b.ne	410e04 <ferror@plt+0xf074>  // b.any
  4106cc:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4106d0:	add	x20, x20, #0x438
  4106d4:	mov	x0, x20
  4106d8:	bl	401940 <strlen@plt>
  4106dc:	mov	w9, #0x202c                	// #8236
  4106e0:	add	x8, x20, x0
  4106e4:	movk	w9, #0x3933, lsl #16
  4106e8:	b	410c84 <ferror@plt+0xeef4>
  4106ec:	cmp	w8, #0x8e0, lsl #12
  4106f0:	b.eq	410c8c <ferror@plt+0xeefc>  // b.none
  4106f4:	cmp	w8, #0x910, lsl #12
  4106f8:	b.ne	410e04 <ferror@plt+0xf074>  // b.any
  4106fc:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410700:	add	x20, x20, #0x438
  410704:	mov	x0, x20
  410708:	bl	401940 <strlen@plt>
  41070c:	mov	w9, #0x202c                	// #8236
  410710:	mov	w10, #0x3034                	// #12340
  410714:	add	x8, x20, x0
  410718:	movk	w9, #0x3435, lsl #16
  41071c:	b	410d28 <ferror@plt+0xef98>
  410720:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410724:	add	x19, x19, #0x438
  410728:	mov	x0, x19
  41072c:	bl	401940 <strlen@plt>
  410730:	mov	x8, #0x202c                	// #8236
  410734:	movk	x8, #0x4247, lsl #16
  410738:	movk	x8, #0x385a, lsl #32
  41073c:	b	410bc8 <ferror@plt+0xee38>
  410740:	adrp	x1, 453000 <warn@@Base+0x11c10>
  410744:	add	x1, x1, #0x318
  410748:	b	41134c <ferror@plt+0xf5bc>
  41074c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410750:	add	x19, x19, #0x438
  410754:	mov	x0, x19
  410758:	bl	401940 <strlen@plt>
  41075c:	mov	w9, #0x202c                	// #8236
  410760:	mov	w10, #0x3038                	// #12344
  410764:	add	x8, x19, x0
  410768:	movk	w9, #0x3852, lsl #16
  41076c:	b	4107b4 <ferror@plt+0xea24>
  410770:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410774:	add	x19, x19, #0x438
  410778:	mov	x0, x19
  41077c:	bl	401940 <strlen@plt>
  410780:	mov	w9, #0x202c                	// #8236
  410784:	mov	w10, #0x385a                	// #14426
  410788:	add	x8, x19, x0
  41078c:	movk	w9, #0x5a45, lsl #16
  410790:	b	4107b4 <ferror@plt+0xea24>
  410794:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410798:	add	x19, x19, #0x438
  41079c:	mov	x0, x19
  4107a0:	bl	401940 <strlen@plt>
  4107a4:	mov	w9, #0x202c                	// #8236
  4107a8:	mov	w10, #0x3831                	// #14385
  4107ac:	add	x8, x19, x0
  4107b0:	movk	w9, #0x315a, lsl #16
  4107b4:	movk	w10, #0x30, lsl #16
  4107b8:	str	w9, [x8]
  4107bc:	stur	w10, [x8, #3]
  4107c0:	b	411368 <ferror@plt+0xf5d8>
  4107c4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4107c8:	add	x20, x20, #0x438
  4107cc:	mov	x0, x20
  4107d0:	bl	401940 <strlen@plt>
  4107d4:	adrp	x8, 452000 <warn@@Base+0x10c10>
  4107d8:	add	x8, x8, #0xa64
  4107dc:	ldr	x9, [x8]
  4107e0:	ldur	x8, [x8, #6]
  4107e4:	add	x10, x20, x0
  4107e8:	str	x9, [x10]
  4107ec:	stur	x8, [x10, #6]
  4107f0:	b	41087c <ferror@plt+0xeaec>
  4107f4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4107f8:	add	x20, x20, #0x438
  4107fc:	mov	x0, x20
  410800:	bl	401940 <strlen@plt>
  410804:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410808:	add	x8, x8, #0xa84
  41080c:	b	41086c <ferror@plt+0xeadc>
  410810:	adrp	x1, 452000 <warn@@Base+0x10c10>
  410814:	add	x1, x1, #0xa9f
  410818:	mov	w2, #0x5                   	// #5
  41081c:	mov	x0, xzr
  410820:	bl	401cc0 <dcgettext@plt>
  410824:	mov	x1, x0
  410828:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0x180>
  41082c:	add	x0, x0, #0x438
  410830:	bl	401ac0 <strcat@plt>
  410834:	b	41087c <ferror@plt+0xeaec>
  410838:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  41083c:	add	x20, x20, #0x438
  410840:	mov	x0, x20
  410844:	bl	401940 <strlen@plt>
  410848:	adrp	x8, 452000 <warn@@Base+0x10c10>
  41084c:	add	x8, x8, #0xa72
  410850:	b	41086c <ferror@plt+0xeadc>
  410854:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410858:	add	x20, x20, #0x438
  41085c:	mov	x0, x20
  410860:	bl	401940 <strlen@plt>
  410864:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410868:	add	x8, x8, #0xa8d
  41086c:	ldr	x8, [x8]
  410870:	add	x9, x20, x0
  410874:	strb	wzr, [x9, #8]
  410878:	str	x8, [x9]
  41087c:	ubfx	w8, w19, #16, #8
  410880:	cmp	w8, #0x6
  410884:	b.hi	4108f0 <ferror@plt+0xeb60>  // b.pmore
  410888:	adrp	x9, 445000 <warn@@Base+0x3c10>
  41088c:	ubfx	x8, x19, #16, #8
  410890:	add	x9, x9, #0x444
  410894:	adr	x10, 4108a4 <ferror@plt+0xeb14>
  410898:	ldrb	w11, [x9, x8]
  41089c:	add	x10, x10, x11, lsl #2
  4108a0:	br	x10
  4108a4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4108a8:	add	x20, x20, #0x438
  4108ac:	mov	x0, x20
  4108b0:	bl	401940 <strlen@plt>
  4108b4:	adrp	x8, 452000 <warn@@Base+0x10c10>
  4108b8:	add	x8, x8, #0xab8
  4108bc:	ldr	q0, [x8]
  4108c0:	add	x8, x20, x0
  4108c4:	mov	w9, #0x72                  	// #114
  4108c8:	strh	w9, [x8, #16]
  4108cc:	str	q0, [x8]
  4108d0:	b	410964 <ferror@plt+0xebd4>
  4108d4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4108d8:	add	x20, x20, #0x438
  4108dc:	mov	x0, x20
  4108e0:	bl	401940 <strlen@plt>
  4108e4:	adrp	x8, 452000 <warn@@Base+0x10c10>
  4108e8:	add	x8, x8, #0xaca
  4108ec:	b	41094c <ferror@plt+0xebbc>
  4108f0:	adrp	x1, 452000 <warn@@Base+0x10c10>
  4108f4:	add	x1, x1, #0xb03
  4108f8:	mov	w2, #0x5                   	// #5
  4108fc:	mov	x0, xzr
  410900:	bl	401cc0 <dcgettext@plt>
  410904:	mov	x1, x0
  410908:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0x180>
  41090c:	add	x0, x0, #0x438
  410910:	bl	401ac0 <strcat@plt>
  410914:	b	410964 <ferror@plt+0xebd4>
  410918:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  41091c:	add	x20, x20, #0x438
  410920:	mov	x0, x20
  410924:	bl	401940 <strlen@plt>
  410928:	adrp	x8, 452000 <warn@@Base+0x10c10>
  41092c:	add	x8, x8, #0xadd
  410930:	b	41094c <ferror@plt+0xebbc>
  410934:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410938:	add	x20, x20, #0x438
  41093c:	mov	x0, x20
  410940:	bl	401940 <strlen@plt>
  410944:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410948:	add	x8, x8, #0xaf0
  41094c:	ldr	q0, [x8]
  410950:	mov	w9, #0x6f73                	// #28531
  410954:	add	x8, x20, x0
  410958:	movk	w9, #0x72, lsl #16
  41095c:	str	q0, [x8]
  410960:	stur	w9, [x8, #15]
  410964:	tbz	w19, #8, 410998 <ferror@plt+0xec08>
  410968:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  41096c:	add	x20, x20, #0x438
  410970:	mov	x0, x20
  410974:	bl	401940 <strlen@plt>
  410978:	adrp	x8, 452000 <warn@@Base+0x10c10>
  41097c:	add	x8, x8, #0xb1c
  410980:	ldr	q0, [x8]
  410984:	mov	w9, #0x7261                	// #29281
  410988:	add	x8, x20, x0
  41098c:	movk	w9, #0x79, lsl #16
  410990:	str	q0, [x8]
  410994:	str	w9, [x8, #16]
  410998:	ands	w20, w19, #0xff
  41099c:	b.eq	4109c4 <ferror@plt+0xec34>  // b.none
  4109a0:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  4109a4:	add	x21, x21, #0x438
  4109a8:	mov	x0, x21
  4109ac:	bl	401940 <strlen@plt>
  4109b0:	adrp	x1, 452000 <warn@@Base+0x10c10>
  4109b4:	add	x0, x21, x0
  4109b8:	add	x1, x1, #0xb30
  4109bc:	mov	w2, w20
  4109c0:	bl	4019c0 <sprintf@plt>
  4109c4:	ands	w19, w19, #0xfe00
  4109c8:	b.eq	411368 <ferror@plt+0xf5d8>  // b.none
  4109cc:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4109d0:	add	x20, x20, #0x438
  4109d4:	mov	x0, x20
  4109d8:	bl	401940 <strlen@plt>
  4109dc:	adrp	x1, 452000 <warn@@Base+0x10c10>
  4109e0:	add	x20, x20, x0
  4109e4:	add	x1, x1, #0xb4b
  4109e8:	mov	w2, #0x5                   	// #5
  4109ec:	mov	x0, xzr
  4109f0:	bl	401cc0 <dcgettext@plt>
  4109f4:	mov	x1, x0
  4109f8:	mov	x0, x20
  4109fc:	mov	w2, w19
  410a00:	bl	4019c0 <sprintf@plt>
  410a04:	b	411368 <ferror@plt+0xf5d8>
  410a08:	mov	x0, x20
  410a0c:	bl	401940 <strlen@plt>
  410a10:	mov	x8, #0x202c                	// #8236
  410a14:	movk	x8, #0x7265, lsl #16
  410a18:	movk	x8, #0x6f72, lsl #32
  410a1c:	movk	x8, #0x72, lsl #48
  410a20:	str	x8, [x20, x0]
  410a24:	b	411368 <ferror@plt+0xf5d8>
  410a28:	mov	x0, x20
  410a2c:	bl	401940 <strlen@plt>
  410a30:	mov	x8, #0x202c                	// #8236
  410a34:	movk	x8, #0x6261, lsl #16
  410a38:	movk	x8, #0x726f, lsl #32
  410a3c:	movk	x8, #0x74, lsl #48
  410a40:	str	x8, [x20, x0]
  410a44:	b	411368 <ferror@plt+0xf5d8>
  410a48:	mov	x22, xzr
  410a4c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410a50:	add	x20, x20, #0x438
  410a54:	mov	x0, x20
  410a58:	bl	401940 <strlen@plt>
  410a5c:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410a60:	add	x8, x8, #0xa4d
  410a64:	ldr	x8, [x8]
  410a68:	mov	w10, #0x6173                	// #24947
  410a6c:	add	x9, x20, x0
  410a70:	movk	w10, #0x20, lsl #16
  410a74:	mov	x0, x20
  410a78:	mov	x1, x21
  410a7c:	str	x8, [x9]
  410a80:	stur	w10, [x9, #7]
  410a84:	bl	401ac0 <strcat@plt>
  410a88:	cbz	x22, 410a9c <ferror@plt+0xed0c>
  410a8c:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0x180>
  410a90:	add	x0, x0, #0x438
  410a94:	mov	x1, x22
  410a98:	bl	401ac0 <strcat@plt>
  410a9c:	tbz	w19, #6, 410abc <ferror@plt+0xed2c>
  410aa0:	mov	x0, x20
  410aa4:	bl	401940 <strlen@plt>
  410aa8:	mov	x8, #0x202c                	// #8236
  410aac:	movk	x8, #0x6c66, lsl #16
  410ab0:	movk	x8, #0x616f, lsl #32
  410ab4:	movk	x8, #0x74, lsl #48
  410ab8:	str	x8, [x20, x0]
  410abc:	ubfx	w8, w19, #4, #2
  410ac0:	cbz	w8, 411368 <ferror@plt+0xf5d8>
  410ac4:	adrp	x9, 448000 <warn@@Base+0x6c10>
  410ac8:	add	x9, x9, #0x80
  410acc:	ldr	x19, [x9, w8, uxtw #3]
  410ad0:	mov	x0, x20
  410ad4:	bl	401940 <strlen@plt>
  410ad8:	add	x8, x20, x0
  410adc:	mov	w9, #0x202c                	// #8236
  410ae0:	strh	w9, [x8]
  410ae4:	strb	wzr, [x8, #2]
  410ae8:	mov	x0, x20
  410aec:	mov	x1, x19
  410af0:	b	411364 <ferror@plt+0xf5d4>
  410af4:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410af8:	add	x19, x19, #0x438
  410afc:	mov	x0, x19
  410b00:	bl	401940 <strlen@plt>
  410b04:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410b08:	add	x8, x8, #0xa13
  410b0c:	b	411170 <ferror@plt+0xf3e0>
  410b10:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410b14:	add	x19, x19, #0x438
  410b18:	mov	x0, x19
  410b1c:	bl	401940 <strlen@plt>
  410b20:	mov	x8, #0x202c                	// #8236
  410b24:	movk	x8, #0x7266, lsl #16
  410b28:	movk	x8, #0x3033, lsl #32
  410b2c:	b	410bc8 <ferror@plt+0xee38>
  410b30:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410b34:	add	x19, x19, #0x438
  410b38:	mov	x0, x19
  410b3c:	bl	401940 <strlen@plt>
  410b40:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410b44:	add	x8, x8, #0xa0a
  410b48:	b	411170 <ferror@plt+0xf3e0>
  410b4c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410b50:	add	x19, x19, #0x438
  410b54:	mov	x0, x19
  410b58:	bl	401940 <strlen@plt>
  410b5c:	mov	x8, #0x202c                	// #8236
  410b60:	movk	x8, #0x7266, lsl #16
  410b64:	movk	x8, #0x3034, lsl #32
  410b68:	b	411130 <ferror@plt+0xf3a0>
  410b6c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410b70:	add	x19, x19, #0x438
  410b74:	mov	x0, x19
  410b78:	bl	401940 <strlen@plt>
  410b7c:	mov	x8, #0x202c                	// #8236
  410b80:	movk	x8, #0x7266, lsl #16
  410b84:	movk	x8, #0x3034, lsl #32
  410b88:	b	410bc8 <ferror@plt+0xee38>
  410b8c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410b90:	add	x19, x19, #0x438
  410b94:	mov	x0, x19
  410b98:	bl	401940 <strlen@plt>
  410b9c:	mov	x8, #0x202c                	// #8236
  410ba0:	movk	x8, #0x7266, lsl #16
  410ba4:	movk	x8, #0x3535, lsl #32
  410ba8:	b	410bc8 <ferror@plt+0xee38>
  410bac:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410bb0:	add	x19, x19, #0x438
  410bb4:	mov	x0, x19
  410bb8:	bl	401940 <strlen@plt>
  410bbc:	mov	x8, #0x202c                	// #8236
  410bc0:	movk	x8, #0x7266, lsl #16
  410bc4:	movk	x8, #0x3534, lsl #32
  410bc8:	movk	x8, #0x30, lsl #48
  410bcc:	str	x8, [x19, x0]
  410bd0:	b	411368 <ferror@plt+0xf5d8>
  410bd4:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410bd8:	add	x19, x19, #0x438
  410bdc:	mov	x0, x19
  410be0:	bl	401940 <strlen@plt>
  410be4:	mov	x8, #0x202c                	// #8236
  410be8:	movk	x8, #0x7266, lsl #16
  410bec:	movk	x8, #0x3f3f, lsl #32
  410bf0:	movk	x8, #0x3f, lsl #48
  410bf4:	str	x8, [x19, x0]
  410bf8:	b	411368 <ferror@plt+0xf5d8>
  410bfc:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410c00:	add	x20, x20, #0x438
  410c04:	mov	x0, x20
  410c08:	bl	401940 <strlen@plt>
  410c0c:	mov	w9, #0x202c                	// #8236
  410c10:	mov	w10, #0x3031                	// #12337
  410c14:	b	410cd4 <ferror@plt+0xef44>
  410c18:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410c1c:	add	x20, x20, #0x438
  410c20:	mov	x0, x20
  410c24:	bl	401940 <strlen@plt>
  410c28:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410c2c:	add	x8, x8, #0xdf1
  410c30:	ldr	q0, [x8]
  410c34:	add	x8, x20, x0
  410c38:	strb	wzr, [x8, #16]
  410c3c:	str	q0, [x8]
  410c40:	b	410e28 <ferror@plt+0xf098>
  410c44:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410c48:	add	x20, x20, #0x438
  410c4c:	mov	x0, x20
  410c50:	bl	401940 <strlen@plt>
  410c54:	mov	w9, #0x202c                	// #8236
  410c58:	mov	w10, #0x3130                	// #12592
  410c5c:	add	x8, x20, x0
  410c60:	movk	w9, #0x3034, lsl #16
  410c64:	b	410d28 <ferror@plt+0xef98>
  410c68:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410c6c:	add	x20, x20, #0x438
  410c70:	mov	x0, x20
  410c74:	bl	401940 <strlen@plt>
  410c78:	mov	w9, #0x202c                	// #8236
  410c7c:	add	x8, x20, x0
  410c80:	movk	w9, #0x3935, lsl #16
  410c84:	mov	w10, #0x3039                	// #12345
  410c88:	b	410d28 <ferror@plt+0xef98>
  410c8c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410c90:	add	x20, x20, #0x438
  410c94:	mov	x0, x20
  410c98:	bl	401940 <strlen@plt>
  410c9c:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410ca0:	add	x8, x8, #0xde1
  410ca4:	ldr	x8, [x8]
  410ca8:	add	x9, x20, x0
  410cac:	mov	w10, #0x33                  	// #51
  410cb0:	str	x8, [x9]
  410cb4:	strh	w10, [x9, #8]
  410cb8:	b	410e28 <ferror@plt+0xf098>
  410cbc:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410cc0:	add	x20, x20, #0x438
  410cc4:	mov	x0, x20
  410cc8:	bl	401940 <strlen@plt>
  410ccc:	mov	w9, #0x202c                	// #8236
  410cd0:	mov	w10, #0x3231                	// #12849
  410cd4:	add	x8, x20, x0
  410cd8:	movk	w9, #0x3134, lsl #16
  410cdc:	b	410d28 <ferror@plt+0xef98>
  410ce0:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410ce4:	add	x20, x20, #0x438
  410ce8:	mov	x0, x20
  410cec:	bl	401940 <strlen@plt>
  410cf0:	mov	w9, #0x202c                	// #8236
  410cf4:	mov	w10, #0x3131                	// #12593
  410cf8:	add	x8, x20, x0
  410cfc:	movk	w9, #0x3134, lsl #16
  410d00:	movk	w10, #0x31, lsl #16
  410d04:	b	410d2c <ferror@plt+0xef9c>
  410d08:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410d0c:	add	x20, x20, #0x438
  410d10:	mov	x0, x20
  410d14:	bl	401940 <strlen@plt>
  410d18:	mov	w9, #0x202c                	// #8236
  410d1c:	mov	w10, #0x3030                	// #12336
  410d20:	add	x8, x20, x0
  410d24:	movk	w9, #0x3039, lsl #16
  410d28:	movk	w10, #0x30, lsl #16
  410d2c:	str	w9, [x8]
  410d30:	stur	w10, [x8, #3]
  410d34:	b	410e28 <ferror@plt+0xf098>
  410d38:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410d3c:	add	x20, x20, #0x438
  410d40:	mov	x0, x20
  410d44:	bl	401940 <strlen@plt>
  410d48:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410d4c:	add	x8, x8, #0xda0
  410d50:	ldr	x9, [x8]
  410d54:	ldur	x8, [x8, #6]
  410d58:	add	x10, x20, x0
  410d5c:	str	x9, [x10]
  410d60:	stur	x8, [x10, #6]
  410d64:	b	410e28 <ferror@plt+0xf098>
  410d68:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410d6c:	add	x20, x20, #0x438
  410d70:	mov	x0, x20
  410d74:	bl	401940 <strlen@plt>
  410d78:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410d7c:	add	x8, x8, #0xdce
  410d80:	b	410df0 <ferror@plt+0xf060>
  410d84:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410d88:	add	x20, x20, #0x438
  410d8c:	mov	x0, x20
  410d90:	bl	401940 <strlen@plt>
  410d94:	mov	w9, #0x202c                	// #8236
  410d98:	add	x8, x20, x0
  410d9c:	movk	w9, #0x6c78, lsl #16
  410da0:	mov	w10, #0x72                  	// #114
  410da4:	str	w9, [x8]
  410da8:	strh	w10, [x8, #4]
  410dac:	b	410e28 <ferror@plt+0xf098>
  410db0:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410db4:	add	x20, x20, #0x438
  410db8:	mov	x0, x20
  410dbc:	bl	401940 <strlen@plt>
  410dc0:	mov	x8, #0x202c                	// #8236
  410dc4:	movk	x8, #0x7367, lsl #16
  410dc8:	movk	x8, #0x3634, lsl #32
  410dcc:	movk	x8, #0x34, lsl #48
  410dd0:	str	x8, [x20, x0]
  410dd4:	b	410e28 <ferror@plt+0xf098>
  410dd8:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410ddc:	add	x20, x20, #0x438
  410de0:	mov	x0, x20
  410de4:	bl	401940 <strlen@plt>
  410de8:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410dec:	add	x8, x8, #0xdbc
  410df0:	ldr	x8, [x8]
  410df4:	add	x9, x20, x0
  410df8:	strb	wzr, [x9, #8]
  410dfc:	str	x8, [x9]
  410e00:	b	410e28 <ferror@plt+0xf098>
  410e04:	adrp	x1, 452000 <warn@@Base+0x10c10>
  410e08:	add	x1, x1, #0xe02
  410e0c:	mov	w2, #0x5                   	// #5
  410e10:	mov	x0, xzr
  410e14:	bl	401cc0 <dcgettext@plt>
  410e18:	mov	x1, x0
  410e1c:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0x180>
  410e20:	add	x0, x0, #0x438
  410e24:	bl	401ac0 <strcat@plt>
  410e28:	ubfx	w8, w19, #12, #4
  410e2c:	cmp	w8, #0x4
  410e30:	b.hi	410ee4 <ferror@plt+0xf154>  // b.pmore
  410e34:	adrp	x9, 445000 <warn@@Base+0x3c10>
  410e38:	add	x9, x9, #0x420
  410e3c:	adr	x10, 410e4c <ferror@plt+0xf0bc>
  410e40:	ldrb	w11, [x9, x8]
  410e44:	add	x10, x10, x11, lsl #2
  410e48:	br	x10
  410e4c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410e50:	add	x20, x20, #0x438
  410e54:	mov	x0, x20
  410e58:	bl	401940 <strlen@plt>
  410e5c:	mov	w9, #0x202c                	// #8236
  410e60:	add	x8, x20, x0
  410e64:	movk	w9, #0x336f, lsl #16
  410e68:	mov	w10, #0x32                  	// #50
  410e6c:	b	410eac <ferror@plt+0xf11c>
  410e70:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410e74:	add	x20, x20, #0x438
  410e78:	mov	x0, x20
  410e7c:	bl	401940 <strlen@plt>
  410e80:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410e84:	add	x8, x8, #0xe25
  410e88:	b	410ed0 <ferror@plt+0xf140>
  410e8c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410e90:	add	x20, x20, #0x438
  410e94:	mov	x0, x20
  410e98:	bl	401940 <strlen@plt>
  410e9c:	mov	w9, #0x202c                	// #8236
  410ea0:	add	x8, x20, x0
  410ea4:	movk	w9, #0x366f, lsl #16
  410ea8:	mov	w10, #0x34                  	// #52
  410eac:	str	w9, [x8]
  410eb0:	strh	w10, [x8, #4]
  410eb4:	b	410f08 <ferror@plt+0xf178>
  410eb8:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410ebc:	add	x20, x20, #0x438
  410ec0:	mov	x0, x20
  410ec4:	bl	401940 <strlen@plt>
  410ec8:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410ecc:	add	x8, x8, #0xe1c
  410ed0:	ldr	x8, [x8]
  410ed4:	add	x9, x20, x0
  410ed8:	strb	wzr, [x9, #8]
  410edc:	str	x8, [x9]
  410ee0:	b	410f08 <ferror@plt+0xf178>
  410ee4:	adrp	x1, 452000 <warn@@Base+0x10c10>
  410ee8:	add	x1, x1, #0xe2e
  410eec:	mov	w2, #0x5                   	// #5
  410ef0:	mov	x0, xzr
  410ef4:	bl	401cc0 <dcgettext@plt>
  410ef8:	mov	x1, x0
  410efc:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0x180>
  410f00:	add	x0, x0, #0x438
  410f04:	bl	401ac0 <strcat@plt>
  410f08:	tbnz	w19, #27, 410f90 <ferror@plt+0xf200>
  410f0c:	tbnz	w19, #26, 410fc0 <ferror@plt+0xf230>
  410f10:	tbz	w19, #25, 410f44 <ferror@plt+0xf1b4>
  410f14:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410f18:	add	x20, x20, #0x438
  410f1c:	mov	x0, x20
  410f20:	bl	401940 <strlen@plt>
  410f24:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410f28:	add	x8, x8, #0xe4c
  410f2c:	ldr	x8, [x8]
  410f30:	mov	w10, #0x7069                	// #28777
  410f34:	add	x9, x20, x0
  410f38:	movk	w10, #0x73, lsl #16
  410f3c:	str	x8, [x9]
  410f40:	str	w10, [x9, #8]
  410f44:	lsr	w8, w19, #28
  410f48:	eor	w8, w8, #0x8
  410f4c:	cmp	w8, #0xf
  410f50:	b.hi	411184 <ferror@plt+0xf3f4>  // b.pmore
  410f54:	adrp	x9, 445000 <warn@@Base+0x3c10>
  410f58:	add	x9, x9, #0x425
  410f5c:	adr	x10, 410f6c <ferror@plt+0xf1dc>
  410f60:	ldrb	w11, [x9, x8]
  410f64:	add	x10, x10, x11, lsl #2
  410f68:	br	x10
  410f6c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410f70:	add	x19, x19, #0x438
  410f74:	mov	x0, x19
  410f78:	bl	401940 <strlen@plt>
  410f7c:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410f80:	add	x8, x8, #0xe80
  410f84:	ldr	x8, [x8]
  410f88:	mov	w10, #0x7234                	// #29236
  410f8c:	b	411010 <ferror@plt+0xf280>
  410f90:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410f94:	add	x20, x20, #0x438
  410f98:	mov	x0, x20
  410f9c:	bl	401940 <strlen@plt>
  410fa0:	mov	w9, #0x202c                	// #8236
  410fa4:	mov	w10, #0x6d64                	// #28004
  410fa8:	add	x8, x20, x0
  410fac:	movk	w9, #0x646d, lsl #16
  410fb0:	movk	w10, #0x78, lsl #16
  410fb4:	str	w9, [x8]
  410fb8:	stur	w10, [x8, #3]
  410fbc:	tbz	w19, #26, 410f10 <ferror@plt+0xf180>
  410fc0:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  410fc4:	add	x20, x20, #0x438
  410fc8:	mov	x0, x20
  410fcc:	bl	401940 <strlen@plt>
  410fd0:	adrp	x8, 452000 <warn@@Base+0x10c10>
  410fd4:	add	x8, x8, #0xe43
  410fd8:	ldr	x8, [x8]
  410fdc:	add	x9, x20, x0
  410fe0:	strb	wzr, [x9, #8]
  410fe4:	str	x8, [x9]
  410fe8:	tbnz	w19, #25, 410f14 <ferror@plt+0xf184>
  410fec:	b	410f44 <ferror@plt+0xf1b4>
  410ff0:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  410ff4:	add	x19, x19, #0x438
  410ff8:	mov	x0, x19
  410ffc:	bl	401940 <strlen@plt>
  411000:	adrp	x8, 452000 <warn@@Base+0x10c10>
  411004:	add	x8, x8, #0xe61
  411008:	ldr	x8, [x8]
  41100c:	mov	w10, #0x7232                	// #29234
  411010:	add	x9, x19, x0
  411014:	movk	w10, #0x32, lsl #16
  411018:	b	4110e0 <ferror@plt+0xf350>
  41101c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  411020:	add	x19, x19, #0x438
  411024:	mov	x0, x19
  411028:	bl	401940 <strlen@plt>
  41102c:	mov	x8, #0x202c                	// #8236
  411030:	movk	x8, #0x696d, lsl #16
  411034:	movk	x8, #0x7370, lsl #32
  411038:	movk	x8, #0x32, lsl #48
  41103c:	str	x8, [x19, x0]
  411040:	b	411368 <ferror@plt+0xf5d8>
  411044:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  411048:	add	x19, x19, #0x438
  41104c:	mov	x0, x19
  411050:	bl	401940 <strlen@plt>
  411054:	mov	x8, #0x202c                	// #8236
  411058:	movk	x8, #0x696d, lsl #16
  41105c:	movk	x8, #0x7370, lsl #32
  411060:	movk	x8, #0x31, lsl #48
  411064:	str	x8, [x19, x0]
  411068:	b	411368 <ferror@plt+0xf5d8>
  41106c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  411070:	add	x19, x19, #0x438
  411074:	mov	x0, x19
  411078:	bl	401940 <strlen@plt>
  41107c:	mov	x8, #0x202c                	// #8236
  411080:	movk	x8, #0x696d, lsl #16
  411084:	movk	x8, #0x7370, lsl #32
  411088:	movk	x8, #0x33, lsl #48
  41108c:	str	x8, [x19, x0]
  411090:	b	411368 <ferror@plt+0xf5d8>
  411094:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  411098:	add	x19, x19, #0x438
  41109c:	mov	x0, x19
  4110a0:	bl	401940 <strlen@plt>
  4110a4:	adrp	x8, 452000 <warn@@Base+0x10c10>
  4110a8:	add	x8, x8, #0xe6c
  4110ac:	ldr	x8, [x8]
  4110b0:	mov	w10, #0x7232                	// #29234
  4110b4:	b	4110d8 <ferror@plt+0xf348>
  4110b8:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  4110bc:	add	x19, x19, #0x438
  4110c0:	mov	x0, x19
  4110c4:	bl	401940 <strlen@plt>
  4110c8:	adrp	x8, 452000 <warn@@Base+0x10c10>
  4110cc:	add	x8, x8, #0xe8b
  4110d0:	ldr	x8, [x8]
  4110d4:	mov	w10, #0x7234                	// #29236
  4110d8:	add	x9, x19, x0
  4110dc:	movk	w10, #0x36, lsl #16
  4110e0:	str	x8, [x9]
  4110e4:	stur	w10, [x9, #7]
  4110e8:	b	411368 <ferror@plt+0xf5d8>
  4110ec:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  4110f0:	add	x19, x19, #0x438
  4110f4:	mov	x0, x19
  4110f8:	bl	401940 <strlen@plt>
  4110fc:	mov	x8, #0x202c                	// #8236
  411100:	movk	x8, #0x696d, lsl #16
  411104:	movk	x8, #0x7370, lsl #32
  411108:	movk	x8, #0x34, lsl #48
  41110c:	str	x8, [x19, x0]
  411110:	b	411368 <ferror@plt+0xf5d8>
  411114:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  411118:	add	x19, x19, #0x438
  41111c:	mov	x0, x19
  411120:	bl	401940 <strlen@plt>
  411124:	mov	x8, #0x202c                	// #8236
  411128:	movk	x8, #0x696d, lsl #16
  41112c:	movk	x8, #0x7370, lsl #32
  411130:	movk	x8, #0x35, lsl #48
  411134:	str	x8, [x19, x0]
  411138:	b	411368 <ferror@plt+0xf5d8>
  41113c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  411140:	add	x19, x19, #0x438
  411144:	mov	x0, x19
  411148:	bl	401940 <strlen@plt>
  41114c:	adrp	x8, 452000 <warn@@Base+0x10c10>
  411150:	add	x8, x8, #0xe77
  411154:	b	411170 <ferror@plt+0xf3e0>
  411158:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  41115c:	add	x19, x19, #0x438
  411160:	mov	x0, x19
  411164:	bl	401940 <strlen@plt>
  411168:	adrp	x8, 452000 <warn@@Base+0x10c10>
  41116c:	add	x8, x8, #0xe58
  411170:	ldr	x8, [x8]
  411174:	add	x9, x19, x0
  411178:	strb	wzr, [x9, #8]
  41117c:	str	x8, [x9]
  411180:	b	411368 <ferror@plt+0xf5d8>
  411184:	adrp	x1, 452000 <warn@@Base+0x10c10>
  411188:	add	x1, x1, #0xe96
  41118c:	b	41134c <ferror@plt+0xf5bc>
  411190:	mov	x0, x20
  411194:	bl	401940 <strlen@plt>
  411198:	mov	x8, #0x534d                	// #21325
  41119c:	movk	x8, #0x3450, lsl #16
  4111a0:	movk	x8, #0x3033, lsl #32
  4111a4:	movk	x8, #0x58, lsl #48
  4111a8:	str	x8, [x20, x0]
  4111ac:	b	41133c <ferror@plt+0xf5ac>
  4111b0:	mov	x0, x20
  4111b4:	bl	401940 <strlen@plt>
  4111b8:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4111bc:	add	x8, x8, #0x2a2
  4111c0:	b	4112c0 <ferror@plt+0xf530>
  4111c4:	mov	x0, x20
  4111c8:	bl	401940 <strlen@plt>
  4111cc:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4111d0:	add	x8, x8, #0x252
  4111d4:	b	411308 <ferror@plt+0xf578>
  4111d8:	mov	x0, x20
  4111dc:	bl	401940 <strlen@plt>
  4111e0:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4111e4:	add	x8, x8, #0x270
  4111e8:	ldr	x8, [x8]
  4111ec:	add	x9, x20, x0
  4111f0:	mov	w10, #0x36                  	// #54
  4111f4:	b	411334 <ferror@plt+0xf5a4>
  4111f8:	mov	x0, x20
  4111fc:	bl	401940 <strlen@plt>
  411200:	adrp	x8, 453000 <warn@@Base+0x11c10>
  411204:	add	x8, x8, #0x2ac
  411208:	b	411308 <ferror@plt+0xf578>
  41120c:	mov	x0, x20
  411210:	bl	401940 <strlen@plt>
  411214:	adrp	x8, 453000 <warn@@Base+0x11c10>
  411218:	add	x8, x8, #0x2b6
  41121c:	b	41126c <ferror@plt+0xf4dc>
  411220:	mov	x0, x20
  411224:	bl	401940 <strlen@plt>
  411228:	adrp	x8, 453000 <warn@@Base+0x11c10>
  41122c:	add	x8, x8, #0x248
  411230:	b	4112c0 <ferror@plt+0xf530>
  411234:	adrp	x1, 453000 <warn@@Base+0x11c10>
  411238:	add	x1, x1, #0x2c0
  41123c:	mov	w2, #0x5                   	// #5
  411240:	mov	x0, xzr
  411244:	bl	401cc0 <dcgettext@plt>
  411248:	mov	x1, x0
  41124c:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0x180>
  411250:	add	x0, x0, #0x438
  411254:	bl	401ac0 <strcat@plt>
  411258:	b	41133c <ferror@plt+0xf5ac>
  41125c:	mov	x0, x20
  411260:	bl	401940 <strlen@plt>
  411264:	adrp	x8, 453000 <warn@@Base+0x11c10>
  411268:	add	x8, x8, #0x25c
  41126c:	ldr	x8, [x8]
  411270:	add	x9, x20, x0
  411274:	mov	w10, #0x34                  	// #52
  411278:	b	411334 <ferror@plt+0xf5a4>
  41127c:	mov	x0, x20
  411280:	bl	401940 <strlen@plt>
  411284:	adrp	x8, 453000 <warn@@Base+0x11c10>
  411288:	add	x8, x8, #0x266
  41128c:	ldr	x8, [x8]
  411290:	add	x9, x20, x0
  411294:	mov	w10, #0x35                  	// #53
  411298:	b	411334 <ferror@plt+0xf5a4>
  41129c:	mov	x0, x20
  4112a0:	bl	401940 <strlen@plt>
  4112a4:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4112a8:	add	x8, x8, #0x27a
  4112ac:	b	411328 <ferror@plt+0xf598>
  4112b0:	mov	x0, x20
  4112b4:	bl	401940 <strlen@plt>
  4112b8:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4112bc:	add	x8, x8, #0x284
  4112c0:	ldr	x8, [x8]
  4112c4:	add	x9, x20, x0
  4112c8:	mov	w10, #0x32                  	// #50
  4112cc:	b	411334 <ferror@plt+0xf5a4>
  4112d0:	mov	x0, x20
  4112d4:	bl	401940 <strlen@plt>
  4112d8:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4112dc:	add	x8, x8, #0x23b
  4112e0:	ldr	x9, [x8]
  4112e4:	ldur	x8, [x8, #5]
  4112e8:	add	x10, x20, x0
  4112ec:	str	x9, [x10]
  4112f0:	stur	x8, [x10, #5]
  4112f4:	b	41133c <ferror@plt+0xf5ac>
  4112f8:	mov	x0, x20
  4112fc:	bl	401940 <strlen@plt>
  411300:	adrp	x8, 453000 <warn@@Base+0x11c10>
  411304:	add	x8, x8, #0x28e
  411308:	ldr	x8, [x8]
  41130c:	add	x9, x20, x0
  411310:	mov	w10, #0x33                  	// #51
  411314:	b	411334 <ferror@plt+0xf5a4>
  411318:	mov	x0, x20
  41131c:	bl	401940 <strlen@plt>
  411320:	adrp	x8, 453000 <warn@@Base+0x11c10>
  411324:	add	x8, x8, #0x298
  411328:	ldr	x8, [x8]
  41132c:	add	x9, x20, x0
  411330:	mov	w10, #0x31                  	// #49
  411334:	str	x8, [x9]
  411338:	strh	w10, [x9, #8]
  41133c:	cmp	w19, #0x100
  411340:	b.cc	411368 <ferror@plt+0xf5d8>  // b.lo, b.ul, b.last
  411344:	adrp	x1, 453000 <warn@@Base+0x11c10>
  411348:	add	x1, x1, #0x2ca
  41134c:	mov	w2, #0x5                   	// #5
  411350:	mov	x0, xzr
  411354:	bl	401cc0 <dcgettext@plt>
  411358:	mov	x1, x0
  41135c:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0x180>
  411360:	add	x0, x0, #0x438
  411364:	bl	401ac0 <strcat@plt>
  411368:	ldp	x20, x19, [sp, #96]
  41136c:	ldp	x22, x21, [sp, #80]
  411370:	ldp	x24, x23, [sp, #64]
  411374:	ldp	x26, x25, [sp, #48]
  411378:	ldp	x28, x27, [sp, #32]
  41137c:	ldp	x29, x30, [sp, #16]
  411380:	add	sp, sp, #0x70
  411384:	ret
  411388:	adrp	x1, 452000 <warn@@Base+0x10c10>
  41138c:	add	x1, x1, #0xe96
  411390:	mov	w2, #0x5                   	// #5
  411394:	mov	x0, xzr
  411398:	bl	401cc0 <dcgettext@plt>
  41139c:	mov	x1, x0
  4113a0:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0x180>
  4113a4:	add	x0, x0, #0x438
  4113a8:	bl	401ac0 <strcat@plt>
  4113ac:	b	4116e8 <ferror@plt+0xf958>
  4113b0:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4113b4:	add	x20, x20, #0x438
  4113b8:	mov	x0, x20
  4113bc:	bl	401940 <strlen@plt>
  4113c0:	adrp	x8, 452000 <warn@@Base+0x10c10>
  4113c4:	add	x8, x8, #0xf73
  4113c8:	b	4115bc <ferror@plt+0xf82c>
  4113cc:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4113d0:	add	x20, x20, #0x438
  4113d4:	mov	x0, x20
  4113d8:	bl	401940 <strlen@plt>
  4113dc:	adrp	x8, 452000 <warn@@Base+0x10c10>
  4113e0:	add	x8, x8, #0xfcb
  4113e4:	ldr	q0, [x8]
  4113e8:	ldur	q1, [x8, #10]
  4113ec:	add	x8, x20, x0
  4113f0:	str	q0, [x8]
  4113f4:	stur	q1, [x8, #10]
  4113f8:	b	4116e8 <ferror@plt+0xf958>
  4113fc:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  411400:	add	x20, x20, #0x438
  411404:	mov	x0, x20
  411408:	bl	401940 <strlen@plt>
  41140c:	mov	w9, #0x202c                	// #8236
  411410:	mov	w10, #0x3468                	// #13416
  411414:	b	411480 <ferror@plt+0xf6f0>
  411418:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  41141c:	add	x20, x20, #0x438
  411420:	mov	x0, x20
  411424:	bl	401940 <strlen@plt>
  411428:	mov	w9, #0x202c                	// #8236
  41142c:	add	x8, x20, x0
  411430:	movk	w9, #0x6873, lsl #16
  411434:	mov	w10, #0x33                  	// #51
  411438:	b	411624 <ferror@plt+0xf894>
  41143c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  411440:	add	x20, x20, #0x438
  411444:	mov	x0, x20
  411448:	bl	401940 <strlen@plt>
  41144c:	adrp	x8, 452000 <warn@@Base+0x10c10>
  411450:	add	x8, x8, #0xf33
  411454:	ldr	x8, [x8]
  411458:	mov	w10, #0x7364                	// #29540
  41145c:	add	x9, x20, x0
  411460:	movk	w10, #0x70, lsl #16
  411464:	b	4116b0 <ferror@plt+0xf920>
  411468:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  41146c:	add	x20, x20, #0x438
  411470:	mov	x0, x20
  411474:	bl	401940 <strlen@plt>
  411478:	mov	w9, #0x202c                	// #8236
  41147c:	mov	w10, #0x3268                	// #12904
  411480:	add	x8, x20, x0
  411484:	movk	w9, #0x6873, lsl #16
  411488:	movk	w10, #0x61, lsl #16
  41148c:	b	411654 <ferror@plt+0xf8c4>
  411490:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  411494:	add	x20, x20, #0x438
  411498:	mov	x0, x20
  41149c:	bl	401940 <strlen@plt>
  4114a0:	adrp	x8, 452000 <warn@@Base+0x10c10>
  4114a4:	add	x8, x8, #0xf67
  4114a8:	ldr	x8, [x8]
  4114ac:	mov	w10, #0x7066                	// #28774
  4114b0:	b	4116a8 <ferror@plt+0xf918>
  4114b4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4114b8:	add	x20, x20, #0x438
  4114bc:	mov	x0, x20
  4114c0:	bl	401940 <strlen@plt>
  4114c4:	adrp	x8, 452000 <warn@@Base+0x10c10>
  4114c8:	add	x8, x8, #0xfe5
  4114cc:	ldr	x9, [x8]
  4114d0:	ldur	x8, [x8, #6]
  4114d4:	add	x10, x20, x0
  4114d8:	str	x9, [x10]
  4114dc:	stur	x8, [x10, #6]
  4114e0:	b	4116e8 <ferror@plt+0xf958>
  4114e4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4114e8:	add	x20, x20, #0x438
  4114ec:	mov	x0, x20
  4114f0:	bl	401940 <strlen@plt>
  4114f4:	mov	w9, #0x202c                	// #8236
  4114f8:	add	x8, x20, x0
  4114fc:	movk	w9, #0x6873, lsl #16
  411500:	mov	w10, #0x32                  	// #50
  411504:	b	411624 <ferror@plt+0xf894>
  411508:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  41150c:	add	x20, x20, #0x438
  411510:	mov	x0, x20
  411514:	bl	401940 <strlen@plt>
  411518:	adrp	x8, 452000 <warn@@Base+0x10c10>
  41151c:	add	x8, x8, #0xf20
  411520:	ldr	x8, [x8]
  411524:	add	x9, x20, x0
  411528:	strb	wzr, [x9, #8]
  41152c:	str	x8, [x9]
  411530:	b	4116e8 <ferror@plt+0xf958>
  411534:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  411538:	add	x20, x20, #0x438
  41153c:	mov	x0, x20
  411540:	bl	401940 <strlen@plt>
  411544:	mov	w9, #0x202c                	// #8236
  411548:	mov	w10, #0x3368                	// #13160
  41154c:	b	411648 <ferror@plt+0xf8b8>
  411550:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  411554:	add	x20, x20, #0x438
  411558:	mov	x0, x20
  41155c:	bl	401940 <strlen@plt>
  411560:	mov	w9, #0x202c                	// #8236
  411564:	add	x8, x20, x0
  411568:	movk	w9, #0x6873, lsl #16
  41156c:	mov	w10, #0x34                  	// #52
  411570:	b	411624 <ferror@plt+0xf894>
  411574:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  411578:	add	x20, x20, #0x438
  41157c:	mov	x0, x20
  411580:	bl	401940 <strlen@plt>
  411584:	adrp	x8, 452000 <warn@@Base+0x10c10>
  411588:	add	x8, x8, #0xf99
  41158c:	ldr	q0, [x8]
  411590:	add	x8, x20, x0
  411594:	mov	w9, #0x75                  	// #117
  411598:	strh	w9, [x8, #16]
  41159c:	str	q0, [x8]
  4115a0:	b	4116e8 <ferror@plt+0xf958>
  4115a4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4115a8:	add	x20, x20, #0x438
  4115ac:	mov	x0, x20
  4115b0:	bl	401940 <strlen@plt>
  4115b4:	adrp	x8, 452000 <warn@@Base+0x10c10>
  4115b8:	add	x8, x8, #0xf80
  4115bc:	ldr	x9, [x8]
  4115c0:	ldur	x8, [x8, #5]
  4115c4:	add	x10, x20, x0
  4115c8:	str	x9, [x10]
  4115cc:	stur	x8, [x10, #5]
  4115d0:	b	4116e8 <ferror@plt+0xf958>
  4115d4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4115d8:	add	x20, x20, #0x438
  4115dc:	mov	x0, x20
  4115e0:	bl	401940 <strlen@plt>
  4115e4:	adrp	x8, 452000 <warn@@Base+0x10c10>
  4115e8:	add	x8, x8, #0xf29
  4115ec:	ldr	x8, [x8]
  4115f0:	add	x9, x20, x0
  4115f4:	mov	w10, #0x70                  	// #112
  4115f8:	strh	w10, [x9, #8]
  4115fc:	str	x8, [x9]
  411600:	b	4116e8 <ferror@plt+0xf958>
  411604:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  411608:	add	x20, x20, #0x438
  41160c:	mov	x0, x20
  411610:	bl	401940 <strlen@plt>
  411614:	mov	w9, #0x202c                	// #8236
  411618:	add	x8, x20, x0
  41161c:	movk	w9, #0x6873, lsl #16
  411620:	mov	w10, #0x35                  	// #53
  411624:	str	w9, [x8]
  411628:	strh	w10, [x8, #4]
  41162c:	b	4116e8 <ferror@plt+0xf958>
  411630:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  411634:	add	x20, x20, #0x438
  411638:	mov	x0, x20
  41163c:	bl	401940 <strlen@plt>
  411640:	mov	w9, #0x202c                	// #8236
  411644:	mov	w10, #0x3268                	// #12904
  411648:	add	x8, x20, x0
  41164c:	movk	w9, #0x6873, lsl #16
  411650:	movk	w10, #0x65, lsl #16
  411654:	str	w9, [x8]
  411658:	stur	w10, [x8, #3]
  41165c:	b	4116e8 <ferror@plt+0xf958>
  411660:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  411664:	add	x20, x20, #0x438
  411668:	mov	x0, x20
  41166c:	bl	401940 <strlen@plt>
  411670:	adrp	x8, 452000 <warn@@Base+0x10c10>
  411674:	add	x8, x8, #0xfab
  411678:	ldp	q0, q1, [x8]
  41167c:	add	x8, x20, x0
  411680:	stp	q0, q1, [x8]
  411684:	b	4116e8 <ferror@plt+0xf958>
  411688:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  41168c:	add	x20, x20, #0x438
  411690:	mov	x0, x20
  411694:	bl	401940 <strlen@plt>
  411698:	adrp	x8, 452000 <warn@@Base+0x10c10>
  41169c:	add	x8, x8, #0xf8d
  4116a0:	ldr	x8, [x8]
  4116a4:	mov	w10, #0x6d6d                	// #28013
  4116a8:	add	x9, x20, x0
  4116ac:	movk	w10, #0x75, lsl #16
  4116b0:	str	x8, [x9]
  4116b4:	str	w10, [x9, #8]
  4116b8:	b	4116e8 <ferror@plt+0xf958>
  4116bc:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4116c0:	add	x20, x20, #0x438
  4116c4:	mov	x0, x20
  4116c8:	bl	401940 <strlen@plt>
  4116cc:	adrp	x8, 452000 <warn@@Base+0x10c10>
  4116d0:	add	x8, x8, #0xff3
  4116d4:	ldr	x9, [x8]
  4116d8:	ldur	x8, [x8, #7]
  4116dc:	add	x10, x20, x0
  4116e0:	str	x9, [x10]
  4116e4:	stur	x8, [x10, #7]
  4116e8:	tbz	w19, #8, 411714 <ferror@plt+0xf984>
  4116ec:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4116f0:	add	x20, x20, #0x438
  4116f4:	mov	x0, x20
  4116f8:	bl	401940 <strlen@plt>
  4116fc:	mov	w9, #0x202c                	// #8236
  411700:	add	x8, x20, x0
  411704:	movk	w9, #0x6970, lsl #16
  411708:	mov	w10, #0x63                  	// #99
  41170c:	str	w9, [x8]
  411710:	strh	w10, [x8, #4]
  411714:	tbz	w19, #15, 411368 <ferror@plt+0xf5d8>
  411718:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  41171c:	add	x19, x19, #0x438
  411720:	mov	x0, x19
  411724:	bl	401940 <strlen@plt>
  411728:	mov	x8, #0x202c                	// #8236
  41172c:	movk	x8, #0x6466, lsl #16
  411730:	movk	x8, #0x6970, lsl #32
  411734:	movk	x8, #0x63, lsl #48
  411738:	str	x8, [x19, x0]
  41173c:	b	411368 <ferror@plt+0xf5d8>
  411740:	stp	x29, x30, [sp, #-48]!
  411744:	and	w8, w0, #0xff
  411748:	sub	w8, w8, #0x2
  41174c:	stp	x20, x19, [sp, #32]
  411750:	mov	w19, w0
  411754:	cmp	w8, #0x4
  411758:	str	x21, [sp, #16]
  41175c:	mov	x29, sp
  411760:	b.hi	411934 <ferror@plt+0xfba4>  // b.pmore
  411764:	adrp	x9, 445000 <warn@@Base+0x3c10>
  411768:	add	x9, x9, #0x45e
  41176c:	adr	x10, 41177c <ferror@plt+0xf9ec>
  411770:	ldrb	w11, [x9, x8]
  411774:	add	x10, x10, x11, lsl #2
  411778:	br	x10
  41177c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  411780:	add	x20, x20, #0x438
  411784:	mov	x0, x20
  411788:	bl	401940 <strlen@plt>
  41178c:	adrp	x8, 453000 <warn@@Base+0x11c10>
  411790:	add	x8, x8, #0x334
  411794:	b	411804 <ferror@plt+0xfa74>
  411798:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  41179c:	add	x20, x20, #0x438
  4117a0:	mov	x0, x20
  4117a4:	bl	401940 <strlen@plt>
  4117a8:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4117ac:	add	x8, x8, #0x346
  4117b0:	b	411804 <ferror@plt+0xfa74>
  4117b4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4117b8:	add	x20, x20, #0x438
  4117bc:	mov	x0, x20
  4117c0:	bl	401940 <strlen@plt>
  4117c4:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4117c8:	add	x8, x8, #0x33d
  4117cc:	b	411804 <ferror@plt+0xfa74>
  4117d0:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4117d4:	add	x20, x20, #0x438
  4117d8:	mov	x0, x20
  4117dc:	bl	401940 <strlen@plt>
  4117e0:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4117e4:	add	x8, x8, #0x322
  4117e8:	b	411804 <ferror@plt+0xfa74>
  4117ec:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4117f0:	add	x20, x20, #0x438
  4117f4:	mov	x0, x20
  4117f8:	bl	401940 <strlen@plt>
  4117fc:	adrp	x8, 453000 <warn@@Base+0x11c10>
  411800:	add	x8, x8, #0x32b
  411804:	ldr	x8, [x8]
  411808:	add	x9, x20, x0
  41180c:	strb	wzr, [x9, #8]
  411810:	str	x8, [x9]
  411814:	ubfx	w8, w19, #8, #4
  411818:	cmp	w8, #0x4
  41181c:	b.hi	411868 <ferror@plt+0xfad8>  // b.pmore
  411820:	adrp	x9, 445000 <warn@@Base+0x3c10>
  411824:	add	x9, x9, #0x463
  411828:	adr	x10, 411838 <ferror@plt+0xfaa8>
  41182c:	ldrb	w11, [x9, x8]
  411830:	add	x10, x10, x11, lsl #2
  411834:	br	x10
  411838:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  41183c:	add	x19, x19, #0x438
  411840:	mov	x0, x19
  411844:	bl	401940 <strlen@plt>
  411848:	adrp	x8, 453000 <warn@@Base+0x11c10>
  41184c:	add	x8, x8, #0x371
  411850:	ldr	x9, [x8]
  411854:	ldur	x8, [x8, #7]
  411858:	add	x10, x19, x0
  41185c:	str	x9, [x10]
  411860:	stur	x8, [x10, #7]
  411864:	b	411924 <ferror@plt+0xfb94>
  411868:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  41186c:	add	x19, x19, #0x438
  411870:	mov	x0, x19
  411874:	bl	401940 <strlen@plt>
  411878:	adrp	x8, 453000 <warn@@Base+0x11c10>
  41187c:	add	x8, x8, #0x3b0
  411880:	ldr	q0, [x8]
  411884:	ldur	q1, [x8, #14]
  411888:	add	x8, x19, x0
  41188c:	str	q0, [x8]
  411890:	stur	q1, [x8, #14]
  411894:	b	411924 <ferror@plt+0xfb94>
  411898:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  41189c:	add	x19, x19, #0x438
  4118a0:	mov	x0, x19
  4118a4:	bl	401940 <strlen@plt>
  4118a8:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4118ac:	add	x8, x8, #0x380
  4118b0:	ldr	x8, [x8]
  4118b4:	mov	w10, #0x3276                	// #12918
  4118b8:	add	x9, x19, x0
  4118bc:	movk	w10, #0x29, lsl #16
  4118c0:	str	x8, [x9]
  4118c4:	stur	w10, [x9, #7]
  4118c8:	b	411924 <ferror@plt+0xfb94>
  4118cc:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  4118d0:	add	x19, x19, #0x438
  4118d4:	mov	x0, x19
  4118d8:	bl	401940 <strlen@plt>
  4118dc:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4118e0:	add	x8, x8, #0x38b
  4118e4:	ldr	q0, [x8]
  4118e8:	ldur	q1, [x8, #12]
  4118ec:	add	x8, x19, x0
  4118f0:	str	q0, [x8]
  4118f4:	stur	q1, [x8, #12]
  4118f8:	b	411924 <ferror@plt+0xfb94>
  4118fc:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  411900:	add	x19, x19, #0x438
  411904:	mov	x0, x19
  411908:	bl	401940 <strlen@plt>
  41190c:	adrp	x8, 453000 <warn@@Base+0x11c10>
  411910:	add	x8, x8, #0x3a7
  411914:	ldr	x8, [x8]
  411918:	add	x9, x19, x0
  41191c:	strb	wzr, [x9, #8]
  411920:	str	x8, [x9]
  411924:	ldp	x20, x19, [sp, #32]
  411928:	ldr	x21, [sp, #16]
  41192c:	ldp	x29, x30, [sp], #48
  411930:	ret
  411934:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  411938:	add	x21, x21, #0x438
  41193c:	mov	x0, x21
  411940:	mov	w20, w1
  411944:	bl	401940 <strlen@plt>
  411948:	cmp	w20, #0x5d
  41194c:	add	x8, x21, x0
  411950:	b.ne	411974 <ferror@plt+0xfbe4>  // b.any
  411954:	adrp	x9, 453000 <warn@@Base+0x11c10>
  411958:	add	x9, x9, #0x34f
  41195c:	ldr	q0, [x9]
  411960:	mov	w9, #0x6361                	// #25441
  411964:	movk	w9, #0x74, lsl #16
  411968:	str	w9, [x8, #16]
  41196c:	str	q0, [x8]
  411970:	b	411814 <ferror@plt+0xfa84>
  411974:	adrp	x9, 453000 <warn@@Base+0x11c10>
  411978:	add	x9, x9, #0x363
  41197c:	ldur	x10, [x9, #6]
  411980:	ldr	x9, [x9]
  411984:	stur	x10, [x8, #6]
  411988:	str	x9, [x8]
  41198c:	b	411814 <ferror@plt+0xfa84>
  411990:	stp	x29, x30, [sp, #-96]!
  411994:	stp	x20, x19, [sp, #80]
  411998:	mov	w19, w0
  41199c:	stp	x28, x27, [sp, #16]
  4119a0:	stp	x26, x25, [sp, #32]
  4119a4:	stp	x24, x23, [sp, #48]
  4119a8:	stp	x22, x21, [sp, #64]
  4119ac:	mov	x29, sp
  4119b0:	tbnz	w0, #0, 4119c0 <ferror@plt+0xfc30>
  4119b4:	and	w21, w19, #0xffffff
  4119b8:	tbnz	w21, #5, 4119f4 <ferror@plt+0xfc64>
  4119bc:	b	411a24 <ferror@plt+0xfc94>
  4119c0:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4119c4:	add	x20, x20, #0x438
  4119c8:	mov	x0, x20
  4119cc:	bl	401940 <strlen@plt>
  4119d0:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4119d4:	add	x8, x8, #0x3ce
  4119d8:	ldr	q0, [x8]
  4119dc:	ldur	q1, [x8, #9]
  4119e0:	add	x8, x20, x0
  4119e4:	and	w21, w19, #0xfffffe
  4119e8:	str	q0, [x8]
  4119ec:	stur	q1, [x8, #9]
  4119f0:	tbz	w21, #5, 411a24 <ferror@plt+0xfc94>
  4119f4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4119f8:	add	x20, x20, #0x438
  4119fc:	mov	x0, x20
  411a00:	bl	401940 <strlen@plt>
  411a04:	adrp	x8, 453000 <warn@@Base+0x11c10>
  411a08:	add	x8, x8, #0x3e7
  411a0c:	ldr	q0, [x8]
  411a10:	ldur	x8, [x8, #15]
  411a14:	add	x9, x20, x0
  411a18:	and	w21, w21, #0xffffffdf
  411a1c:	str	q0, [x9]
  411a20:	stur	x8, [x9, #15]
  411a24:	lsr	w8, w19, #24
  411a28:	cmp	w8, #0x5
  411a2c:	b.hi	411c54 <ferror@plt+0xfec4>  // b.pmore
  411a30:	adrp	x9, 445000 <warn@@Base+0x3c10>
  411a34:	add	x9, x9, #0x468
  411a38:	adr	x10, 411a48 <ferror@plt+0xfcb8>
  411a3c:	ldrh	w11, [x9, x8, lsl #1]
  411a40:	add	x10, x10, x11, lsl #2
  411a44:	br	x10
  411a48:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  411a4c:	add	x19, x19, #0x438
  411a50:	mov	x0, x19
  411a54:	bl	401940 <strlen@plt>
  411a58:	adrp	x8, 453000 <warn@@Base+0x11c10>
  411a5c:	add	x8, x8, #0x4dd
  411a60:	ldr	x8, [x8]
  411a64:	mov	w10, #0x4241                	// #16961
  411a68:	add	x9, x19, x0
  411a6c:	movk	w10, #0x49, lsl #16
  411a70:	str	x8, [x9]
  411a74:	stur	w10, [x9, #7]
  411a78:	cbz	w21, 411f88 <ferror@plt+0x101f8>
  411a7c:	adrp	x23, 445000 <warn@@Base+0x3c10>
  411a80:	adrp	x24, 453000 <warn@@Base+0x11c10>
  411a84:	adrp	x25, 453000 <warn@@Base+0x11c10>
  411a88:	adrp	x28, 453000 <warn@@Base+0x11c10>
  411a8c:	adrp	x22, 453000 <warn@@Base+0x11c10>
  411a90:	adrp	x26, 453000 <warn@@Base+0x11c10>
  411a94:	mov	w27, wzr
  411a98:	add	x23, x23, #0x474
  411a9c:	add	x24, x24, #0x4e8
  411aa0:	add	x25, x25, #0x4ff
  411aa4:	add	x28, x28, #0x3e7
  411aa8:	add	x22, x22, #0x55a
  411aac:	add	x26, x26, #0x56e
  411ab0:	neg	w8, w21
  411ab4:	and	w8, w21, w8
  411ab8:	eor	w21, w8, w21
  411abc:	cmp	w8, #0x7f
  411ac0:	mov	w20, #0x1                   	// #1
  411ac4:	b.gt	411af8 <ferror@plt+0xfd68>
  411ac8:	sub	w9, w8, #0x4
  411acc:	cmp	w9, #0x1c
  411ad0:	b.hi	411b50 <ferror@plt+0xfdc0>  // b.pmore
  411ad4:	adr	x8, 411ae4 <ferror@plt+0xfd54>
  411ad8:	ldrb	w10, [x23, x9]
  411adc:	add	x8, x8, x10, lsl #2
  411ae0:	br	x8
  411ae4:	mov	x0, x19
  411ae8:	bl	401940 <strlen@plt>
  411aec:	ldr	q0, [x24]
  411af0:	ldur	x8, [x24, #15]
  411af4:	b	411bcc <ferror@plt+0xfe3c>
  411af8:	cmp	w8, #0x1ff
  411afc:	b.le	411b2c <ferror@plt+0xfd9c>
  411b00:	cmp	w8, #0x200
  411b04:	b.eq	411bdc <ferror@plt+0xfe4c>  // b.none
  411b08:	cmp	w8, #0x400
  411b0c:	b.eq	411bfc <ferror@plt+0xfe6c>  // b.none
  411b10:	cmp	w8, #0x800
  411b14:	b.ne	411c48 <ferror@plt+0xfeb8>  // b.any
  411b18:	mov	x0, x19
  411b1c:	bl	401940 <strlen@plt>
  411b20:	ldr	x8, [x26]
  411b24:	ldur	x9, [x26, #6]
  411b28:	b	411bec <ferror@plt+0xfe5c>
  411b2c:	cmp	w8, #0x80
  411b30:	b.eq	411c20 <ferror@plt+0xfe90>  // b.none
  411b34:	cmp	w8, #0x100
  411b38:	b.ne	411c48 <ferror@plt+0xfeb8>  // b.any
  411b3c:	mov	x0, x19
  411b40:	bl	401940 <strlen@plt>
  411b44:	adrp	x9, 453000 <warn@@Base+0x11c10>
  411b48:	add	x9, x9, #0x54b
  411b4c:	b	411c30 <ferror@plt+0xfea0>
  411b50:	cmp	w8, #0x40
  411b54:	b.ne	411c48 <ferror@plt+0xfeb8>  // b.any
  411b58:	mov	x0, x19
  411b5c:	bl	401940 <strlen@plt>
  411b60:	adrp	x8, 453000 <warn@@Base+0x11c10>
  411b64:	add	x8, x8, #0x520
  411b68:	ldr	q0, [x8]
  411b6c:	ldur	q1, [x8, #12]
  411b70:	add	x8, x19, x0
  411b74:	str	q0, [x8]
  411b78:	stur	q1, [x8, #12]
  411b7c:	b	411c44 <ferror@plt+0xfeb4>
  411b80:	mov	x0, x19
  411b84:	bl	401940 <strlen@plt>
  411b88:	ldr	x8, [x25]
  411b8c:	ldur	x9, [x25, #7]
  411b90:	b	411c38 <ferror@plt+0xfea8>
  411b94:	mov	x0, x19
  411b98:	bl	401940 <strlen@plt>
  411b9c:	adrp	x8, 453000 <warn@@Base+0x11c10>
  411ba0:	add	x8, x8, #0x50e
  411ba4:	ldr	q0, [x8]
  411ba8:	add	x8, x19, x0
  411bac:	mov	w9, #0x74                  	// #116
  411bb0:	strh	w9, [x8, #16]
  411bb4:	str	q0, [x8]
  411bb8:	b	411c44 <ferror@plt+0xfeb4>
  411bbc:	mov	x0, x19
  411bc0:	bl	401940 <strlen@plt>
  411bc4:	ldr	q0, [x28]
  411bc8:	ldur	x8, [x28, #15]
  411bcc:	add	x9, x19, x0
  411bd0:	str	q0, [x9]
  411bd4:	stur	x8, [x9, #15]
  411bd8:	b	411c44 <ferror@plt+0xfeb4>
  411bdc:	mov	x0, x19
  411be0:	bl	401940 <strlen@plt>
  411be4:	ldr	x8, [x22]
  411be8:	ldur	x9, [x22, #6]
  411bec:	add	x10, x19, x0
  411bf0:	str	x8, [x10]
  411bf4:	stur	x9, [x10, #6]
  411bf8:	b	411c44 <ferror@plt+0xfeb4>
  411bfc:	mov	x0, x19
  411c00:	bl	401940 <strlen@plt>
  411c04:	mov	w9, #0x202c                	// #8236
  411c08:	add	x8, x19, x0
  411c0c:	movk	w9, #0x4656, lsl #16
  411c10:	str	w9, [x8]
  411c14:	mov	w9, #0x50                  	// #80
  411c18:	strh	w9, [x8, #4]
  411c1c:	b	411c44 <ferror@plt+0xfeb4>
  411c20:	mov	x0, x19
  411c24:	bl	401940 <strlen@plt>
  411c28:	adrp	x9, 453000 <warn@@Base+0x11c10>
  411c2c:	add	x9, x9, #0x53c
  411c30:	ldr	x8, [x9]
  411c34:	ldur	x9, [x9, #7]
  411c38:	add	x10, x19, x0
  411c3c:	str	x8, [x10]
  411c40:	stur	x9, [x10, #7]
  411c44:	mov	w20, w27
  411c48:	mov	w27, w20
  411c4c:	cbnz	w21, 411ab0 <ferror@plt+0xfd20>
  411c50:	b	411f8c <ferror@plt+0x101fc>
  411c54:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  411c58:	add	x19, x19, #0x438
  411c5c:	mov	x0, x19
  411c60:	bl	401940 <strlen@plt>
  411c64:	adrp	x8, 453000 <warn@@Base+0x11c10>
  411c68:	add	x8, x8, #0x3fe
  411c6c:	ldr	q0, [x8]
  411c70:	ldur	x8, [x8, #14]
  411c74:	add	x9, x19, x0
  411c78:	cmp	w21, #0x0
  411c7c:	str	q0, [x9]
  411c80:	stur	x8, [x9, #14]
  411c84:	cset	w20, ne  // ne = any
  411c88:	cbnz	w20, 411f90 <ferror@plt+0x10200>
  411c8c:	b	411fb4 <ferror@plt+0x10224>
  411c90:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  411c94:	add	x19, x19, #0x438
  411c98:	mov	x0, x19
  411c9c:	bl	401940 <strlen@plt>
  411ca0:	adrp	x8, 453000 <warn@@Base+0x11c10>
  411ca4:	add	x8, x8, #0x414
  411ca8:	ldr	q0, [x8]
  411cac:	mov	w20, wzr
  411cb0:	str	q0, [x19, x0]
  411cb4:	cbz	w21, 411f8c <ferror@plt+0x101fc>
  411cb8:	adrp	x22, 453000 <warn@@Base+0x11c10>
  411cbc:	add	x22, x22, #0x424
  411cc0:	b	411ccc <ferror@plt+0xff3c>
  411cc4:	mov	w20, #0x1                   	// #1
  411cc8:	cbz	w21, 411f8c <ferror@plt+0x101fc>
  411ccc:	neg	w8, w21
  411cd0:	and	w8, w21, w8
  411cd4:	cmp	w8, #0x4
  411cd8:	eor	w21, w8, w21
  411cdc:	b.ne	411cc4 <ferror@plt+0xff34>  // b.any
  411ce0:	mov	x0, x19
  411ce4:	bl	401940 <strlen@plt>
  411ce8:	ldr	q0, [x22]
  411cec:	ldur	x8, [x22, #15]
  411cf0:	add	x9, x19, x0
  411cf4:	str	q0, [x9]
  411cf8:	stur	x8, [x9, #15]
  411cfc:	cbnz	w21, 411ccc <ferror@plt+0xff3c>
  411d00:	b	411f8c <ferror@plt+0x101fc>
  411d04:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  411d08:	add	x19, x19, #0x438
  411d0c:	mov	x0, x19
  411d10:	bl	401940 <strlen@plt>
  411d14:	adrp	x8, 453000 <warn@@Base+0x11c10>
  411d18:	add	x8, x8, #0x43b
  411d1c:	ldr	q0, [x8]
  411d20:	mov	w20, wzr
  411d24:	str	q0, [x19, x0]
  411d28:	cbz	w21, 411f8c <ferror@plt+0x101fc>
  411d2c:	adrp	x22, 453000 <warn@@Base+0x11c10>
  411d30:	adrp	x23, 453000 <warn@@Base+0x11c10>
  411d34:	mov	w24, #0x6564                	// #25956
  411d38:	adrp	x25, 453000 <warn@@Base+0x11c10>
  411d3c:	add	x22, x22, #0x46f
  411d40:	add	x23, x23, #0x44b
  411d44:	movk	w24, #0x78, lsl #16
  411d48:	add	x25, x25, #0x424
  411d4c:	b	411d6c <ferror@plt+0xffdc>
  411d50:	mov	x0, x19
  411d54:	bl	401940 <strlen@plt>
  411d58:	ldp	q0, q1, [x23]
  411d5c:	add	x8, x19, x0
  411d60:	str	w24, [x8, #32]
  411d64:	stp	q0, q1, [x8]
  411d68:	cbz	w21, 411f8c <ferror@plt+0x101fc>
  411d6c:	neg	w8, w21
  411d70:	and	w8, w21, w8
  411d74:	cmp	w8, #0x10
  411d78:	eor	w21, w8, w21
  411d7c:	b.eq	411db4 <ferror@plt+0x10024>  // b.none
  411d80:	cmp	w8, #0x8
  411d84:	b.eq	411d50 <ferror@plt+0xffc0>  // b.none
  411d88:	cmp	w8, #0x4
  411d8c:	b.ne	411dd4 <ferror@plt+0x10044>  // b.any
  411d90:	mov	x0, x19
  411d94:	bl	401940 <strlen@plt>
  411d98:	ldr	q0, [x25]
  411d9c:	ldur	x8, [x25, #15]
  411da0:	add	x9, x19, x0
  411da4:	str	q0, [x9]
  411da8:	stur	x8, [x9, #15]
  411dac:	cbnz	w21, 411d6c <ferror@plt+0xffdc>
  411db0:	b	411f8c <ferror@plt+0x101fc>
  411db4:	mov	x0, x19
  411db8:	bl	401940 <strlen@plt>
  411dbc:	ldp	q0, q1, [x22]
  411dc0:	add	x8, x19, x0
  411dc4:	strb	wzr, [x8, #32]
  411dc8:	stp	q0, q1, [x8]
  411dcc:	cbnz	w21, 411d6c <ferror@plt+0xffdc>
  411dd0:	b	411f8c <ferror@plt+0x101fc>
  411dd4:	mov	w20, #0x1                   	// #1
  411dd8:	cbnz	w21, 411d6c <ferror@plt+0xffdc>
  411ddc:	b	411f8c <ferror@plt+0x101fc>
  411de0:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  411de4:	add	x19, x19, #0x438
  411de8:	mov	x0, x19
  411dec:	bl	401940 <strlen@plt>
  411df0:	adrp	x8, 453000 <warn@@Base+0x11c10>
  411df4:	add	x8, x8, #0x490
  411df8:	ldr	q0, [x8]
  411dfc:	mov	w20, wzr
  411e00:	str	q0, [x19, x0]
  411e04:	cbnz	w20, 411f90 <ferror@plt+0x10200>
  411e08:	b	411fb4 <ferror@plt+0x10224>
  411e0c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  411e10:	add	x19, x19, #0x438
  411e14:	mov	x0, x19
  411e18:	bl	401940 <strlen@plt>
  411e1c:	adrp	x8, 453000 <warn@@Base+0x11c10>
  411e20:	add	x8, x8, #0x4a0
  411e24:	ldr	q0, [x8]
  411e28:	mov	w20, wzr
  411e2c:	str	q0, [x19, x0]
  411e30:	cbz	w21, 411f8c <ferror@plt+0x101fc>
  411e34:	mov	w22, #0x202c                	// #8236
  411e38:	mov	w24, #0x202c                	// #8236
  411e3c:	movk	w22, #0x454c, lsl #16
  411e40:	mov	w23, #0x38                  	// #56
  411e44:	movk	w24, #0x4542, lsl #16
  411e48:	b	411e54 <ferror@plt+0x100c4>
  411e4c:	mov	w20, #0x1                   	// #1
  411e50:	cbz	w21, 411f8c <ferror@plt+0x101fc>
  411e54:	neg	w8, w21
  411e58:	and	w8, w21, w8
  411e5c:	cmp	w8, #0x400, lsl #12
  411e60:	eor	w21, w8, w21
  411e64:	b.eq	411e84 <ferror@plt+0x100f4>  // b.none
  411e68:	cmp	w8, #0x800, lsl #12
  411e6c:	b.ne	411e4c <ferror@plt+0x100bc>  // b.any
  411e70:	mov	x0, x19
  411e74:	bl	401940 <strlen@plt>
  411e78:	add	x8, x19, x0
  411e7c:	str	w24, [x8]
  411e80:	b	411e94 <ferror@plt+0x10104>
  411e84:	mov	x0, x19
  411e88:	bl	401940 <strlen@plt>
  411e8c:	add	x8, x19, x0
  411e90:	str	w22, [x8]
  411e94:	strh	w23, [x8, #4]
  411e98:	cbnz	w21, 411e54 <ferror@plt+0x100c4>
  411e9c:	b	411f8c <ferror@plt+0x101fc>
  411ea0:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  411ea4:	add	x19, x19, #0x438
  411ea8:	mov	x0, x19
  411eac:	bl	401940 <strlen@plt>
  411eb0:	adrp	x8, 453000 <warn@@Base+0x11c10>
  411eb4:	add	x8, x8, #0x4bc
  411eb8:	ldr	q0, [x8]
  411ebc:	str	q0, [x19, x0]
  411ec0:	cbz	w21, 411fd0 <ferror@plt+0x10240>
  411ec4:	adrp	x22, 452000 <warn@@Base+0x10c10>
  411ec8:	adrp	x23, 453000 <warn@@Base+0x11c10>
  411ecc:	mov	w24, #0x202c                	// #8236
  411ed0:	mov	w26, #0x202c                	// #8236
  411ed4:	mov	w27, wzr
  411ed8:	add	x22, x22, #0xec6
  411edc:	add	x23, x23, #0x4cc
  411ee0:	movk	w24, #0x454c, lsl #16
  411ee4:	mov	w25, #0x38                  	// #56
  411ee8:	movk	w26, #0x4542, lsl #16
  411eec:	b	411f14 <ferror@plt+0x10184>
  411ef0:	mov	x0, x19
  411ef4:	bl	401940 <strlen@plt>
  411ef8:	ldr	q0, [x22]
  411efc:	add	x8, x19, x0
  411f00:	str	q0, [x8]
  411f04:	strb	wzr, [x8, #16]
  411f08:	mov	w20, w27
  411f0c:	mov	w27, w20
  411f10:	cbz	w21, 411f8c <ferror@plt+0x101fc>
  411f14:	neg	w8, w21
  411f18:	and	w8, w21, w8
  411f1c:	eor	w21, w8, w21
  411f20:	cmp	w8, #0x400, lsl #12
  411f24:	mov	w20, #0x1                   	// #1
  411f28:	b.ge	411f4c <ferror@plt+0x101bc>  // b.tcont
  411f2c:	cmp	w8, #0x200
  411f30:	b.eq	411ef0 <ferror@plt+0x10160>  // b.none
  411f34:	cmp	w8, #0x400
  411f38:	b.ne	411f0c <ferror@plt+0x1017c>  // b.any
  411f3c:	mov	x0, x19
  411f40:	bl	401940 <strlen@plt>
  411f44:	ldr	q0, [x23]
  411f48:	b	411efc <ferror@plt+0x1016c>
  411f4c:	b.eq	411f70 <ferror@plt+0x101e0>  // b.none
  411f50:	cmp	w8, #0x800, lsl #12
  411f54:	b.ne	411f0c <ferror@plt+0x1017c>  // b.any
  411f58:	mov	x0, x19
  411f5c:	bl	401940 <strlen@plt>
  411f60:	add	x8, x19, x0
  411f64:	str	w26, [x8]
  411f68:	strh	w25, [x8, #4]
  411f6c:	b	411f08 <ferror@plt+0x10178>
  411f70:	mov	x0, x19
  411f74:	bl	401940 <strlen@plt>
  411f78:	add	x8, x19, x0
  411f7c:	str	w24, [x8]
  411f80:	strh	w25, [x8, #4]
  411f84:	b	411f08 <ferror@plt+0x10178>
  411f88:	mov	w20, wzr
  411f8c:	cbz	w20, 411fb4 <ferror@plt+0x10224>
  411f90:	adrp	x1, 453000 <warn@@Base+0x11c10>
  411f94:	add	x1, x1, #0x14a
  411f98:	mov	w2, #0x5                   	// #5
  411f9c:	mov	x0, xzr
  411fa0:	bl	401cc0 <dcgettext@plt>
  411fa4:	mov	x1, x0
  411fa8:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0x180>
  411fac:	add	x0, x0, #0x438
  411fb0:	bl	401ac0 <strcat@plt>
  411fb4:	ldp	x20, x19, [sp, #80]
  411fb8:	ldp	x22, x21, [sp, #64]
  411fbc:	ldp	x24, x23, [sp, #48]
  411fc0:	ldp	x26, x25, [sp, #32]
  411fc4:	ldp	x28, x27, [sp, #16]
  411fc8:	ldp	x29, x30, [sp], #96
  411fcc:	ret
  411fd0:	mov	w20, wzr
  411fd4:	cbnz	w20, 411f90 <ferror@plt+0x10200>
  411fd8:	b	411fb4 <ferror@plt+0x10224>
  411fdc:	stp	x29, x30, [sp, #-32]!
  411fe0:	and	w8, w0, #0x7f
  411fe4:	sub	w8, w8, #0x1
  411fe8:	stp	x20, x19, [sp, #16]
  411fec:	mov	w19, w0
  411ff0:	cmp	w8, #0x6a
  411ff4:	mov	x29, sp
  411ff8:	b.hi	412104 <ferror@plt+0x10374>  // b.pmore
  411ffc:	adrp	x9, 445000 <warn@@Base+0x3c10>
  412000:	add	x9, x9, #0x491
  412004:	adr	x10, 412014 <ferror@plt+0x10284>
  412008:	ldrb	w11, [x9, x8]
  41200c:	add	x10, x10, x11, lsl #2
  412010:	br	x10
  412014:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  412018:	add	x20, x20, #0x438
  41201c:	mov	x0, x20
  412020:	bl	401940 <strlen@plt>
  412024:	mov	x8, #0x202c                	// #8236
  412028:	movk	x8, #0x7661, lsl #16
  41202c:	movk	x8, #0x3a72, lsl #32
  412030:	movk	x8, #0x31, lsl #48
  412034:	str	x8, [x20, x0]
  412038:	b	4122ec <ferror@plt+0x1055c>
  41203c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  412040:	add	x20, x20, #0x438
  412044:	mov	x0, x20
  412048:	bl	401940 <strlen@plt>
  41204c:	mov	x8, #0x202c                	// #8236
  412050:	movk	x8, #0x7661, lsl #16
  412054:	movk	x8, #0x3a72, lsl #32
  412058:	movk	x8, #0x32, lsl #48
  41205c:	str	x8, [x20, x0]
  412060:	b	4122ec <ferror@plt+0x1055c>
  412064:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  412068:	add	x20, x20, #0x438
  41206c:	mov	x0, x20
  412070:	bl	401940 <strlen@plt>
  412074:	mov	x8, #0x202c                	// #8236
  412078:	movk	x8, #0x7661, lsl #16
  41207c:	movk	x8, #0x3a72, lsl #32
  412080:	movk	x8, #0x33, lsl #48
  412084:	str	x8, [x20, x0]
  412088:	b	4122ec <ferror@plt+0x1055c>
  41208c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  412090:	add	x20, x20, #0x438
  412094:	mov	x0, x20
  412098:	bl	401940 <strlen@plt>
  41209c:	mov	x8, #0x202c                	// #8236
  4120a0:	movk	x8, #0x7661, lsl #16
  4120a4:	movk	x8, #0x3a72, lsl #32
  4120a8:	movk	x8, #0x34, lsl #48
  4120ac:	str	x8, [x20, x0]
  4120b0:	b	4122ec <ferror@plt+0x1055c>
  4120b4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4120b8:	add	x20, x20, #0x438
  4120bc:	mov	x0, x20
  4120c0:	bl	401940 <strlen@plt>
  4120c4:	mov	x8, #0x202c                	// #8236
  4120c8:	movk	x8, #0x7661, lsl #16
  4120cc:	movk	x8, #0x3a72, lsl #32
  4120d0:	movk	x8, #0x35, lsl #48
  4120d4:	str	x8, [x20, x0]
  4120d8:	b	4122ec <ferror@plt+0x1055c>
  4120dc:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4120e0:	add	x20, x20, #0x438
  4120e4:	mov	x0, x20
  4120e8:	bl	401940 <strlen@plt>
  4120ec:	mov	x8, #0x202c                	// #8236
  4120f0:	movk	x8, #0x7661, lsl #16
  4120f4:	movk	x8, #0x3a72, lsl #32
  4120f8:	movk	x8, #0x36, lsl #48
  4120fc:	str	x8, [x20, x0]
  412100:	b	4122ec <ferror@plt+0x1055c>
  412104:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  412108:	add	x20, x20, #0x438
  41210c:	mov	x0, x20
  412110:	bl	401940 <strlen@plt>
  412114:	adrp	x8, 453000 <warn@@Base+0x11c10>
  412118:	add	x8, x8, #0x5f0
  41211c:	ldr	q0, [x8]
  412120:	str	q0, [x20, x0]
  412124:	b	4122ec <ferror@plt+0x1055c>
  412128:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  41212c:	add	x20, x20, #0x438
  412130:	mov	x0, x20
  412134:	bl	401940 <strlen@plt>
  412138:	adrp	x8, 453000 <warn@@Base+0x11c10>
  41213c:	add	x8, x8, #0x57c
  412140:	b	412194 <ferror@plt+0x10404>
  412144:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  412148:	add	x20, x20, #0x438
  41214c:	mov	x0, x20
  412150:	bl	401940 <strlen@plt>
  412154:	adrp	x8, 453000 <warn@@Base+0x11c10>
  412158:	add	x8, x8, #0x585
  41215c:	b	412194 <ferror@plt+0x10404>
  412160:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  412164:	add	x20, x20, #0x438
  412168:	mov	x0, x20
  41216c:	bl	401940 <strlen@plt>
  412170:	adrp	x8, 453000 <warn@@Base+0x11c10>
  412174:	add	x8, x8, #0x58e
  412178:	b	412194 <ferror@plt+0x10404>
  41217c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  412180:	add	x20, x20, #0x438
  412184:	mov	x0, x20
  412188:	bl	401940 <strlen@plt>
  41218c:	adrp	x8, 453000 <warn@@Base+0x11c10>
  412190:	add	x8, x8, #0x597
  412194:	ldr	x8, [x8]
  412198:	add	x9, x20, x0
  41219c:	strb	wzr, [x9, #8]
  4121a0:	str	x8, [x9]
  4121a4:	b	4122ec <ferror@plt+0x1055c>
  4121a8:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4121ac:	add	x20, x20, #0x438
  4121b0:	mov	x0, x20
  4121b4:	bl	401940 <strlen@plt>
  4121b8:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4121bc:	add	x8, x8, #0x5a0
  4121c0:	ldr	x8, [x8]
  4121c4:	add	x9, x20, x0
  4121c8:	mov	w10, #0x30                  	// #48
  4121cc:	b	4122e4 <ferror@plt+0x10554>
  4121d0:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4121d4:	add	x20, x20, #0x438
  4121d8:	mov	x0, x20
  4121dc:	bl	401940 <strlen@plt>
  4121e0:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4121e4:	add	x8, x8, #0x5aa
  4121e8:	ldr	x8, [x8]
  4121ec:	add	x9, x20, x0
  4121f0:	mov	w10, #0x31                  	// #49
  4121f4:	b	4122e4 <ferror@plt+0x10554>
  4121f8:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4121fc:	add	x20, x20, #0x438
  412200:	mov	x0, x20
  412204:	bl	401940 <strlen@plt>
  412208:	adrp	x8, 453000 <warn@@Base+0x11c10>
  41220c:	add	x8, x8, #0x5b4
  412210:	ldr	x8, [x8]
  412214:	add	x9, x20, x0
  412218:	mov	w10, #0x32                  	// #50
  41221c:	b	4122e4 <ferror@plt+0x10554>
  412220:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  412224:	add	x20, x20, #0x438
  412228:	mov	x0, x20
  41222c:	bl	401940 <strlen@plt>
  412230:	adrp	x8, 453000 <warn@@Base+0x11c10>
  412234:	add	x8, x8, #0x5be
  412238:	ldr	x8, [x8]
  41223c:	add	x9, x20, x0
  412240:	mov	w10, #0x33                  	// #51
  412244:	b	4122e4 <ferror@plt+0x10554>
  412248:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  41224c:	add	x20, x20, #0x438
  412250:	mov	x0, x20
  412254:	bl	401940 <strlen@plt>
  412258:	adrp	x8, 453000 <warn@@Base+0x11c10>
  41225c:	add	x8, x8, #0x5c8
  412260:	ldr	x8, [x8]
  412264:	add	x9, x20, x0
  412268:	mov	w10, #0x34                  	// #52
  41226c:	b	4122e4 <ferror@plt+0x10554>
  412270:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  412274:	add	x20, x20, #0x438
  412278:	mov	x0, x20
  41227c:	bl	401940 <strlen@plt>
  412280:	adrp	x8, 453000 <warn@@Base+0x11c10>
  412284:	add	x8, x8, #0x5d2
  412288:	ldr	x8, [x8]
  41228c:	add	x9, x20, x0
  412290:	mov	w10, #0x35                  	// #53
  412294:	b	4122e4 <ferror@plt+0x10554>
  412298:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  41229c:	add	x20, x20, #0x438
  4122a0:	mov	x0, x20
  4122a4:	bl	401940 <strlen@plt>
  4122a8:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4122ac:	add	x8, x8, #0x5dc
  4122b0:	ldr	x8, [x8]
  4122b4:	add	x9, x20, x0
  4122b8:	mov	w10, #0x36                  	// #54
  4122bc:	b	4122e4 <ferror@plt+0x10554>
  4122c0:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4122c4:	add	x20, x20, #0x438
  4122c8:	mov	x0, x20
  4122cc:	bl	401940 <strlen@plt>
  4122d0:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4122d4:	add	x8, x8, #0x5e6
  4122d8:	ldr	x8, [x8]
  4122dc:	add	x9, x20, x0
  4122e0:	mov	w10, #0x37                  	// #55
  4122e4:	str	x8, [x9]
  4122e8:	strh	w10, [x9, #8]
  4122ec:	tbz	w19, #7, 412318 <ferror@plt+0x10588>
  4122f0:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  4122f4:	add	x19, x19, #0x438
  4122f8:	mov	x0, x19
  4122fc:	bl	401940 <strlen@plt>
  412300:	mov	w8, #0x3ff                 	// #1023
  412304:	adrp	x1, 453000 <warn@@Base+0x11c10>
  412308:	sub	x2, x8, x0
  41230c:	add	x1, x1, #0x600
  412310:	mov	x0, x19
  412314:	bl	401ca0 <strncat@plt>
  412318:	ldp	x20, x19, [sp, #16]
  41231c:	ldp	x29, x30, [sp], #32
  412320:	ret
  412324:	stp	x29, x30, [sp, #-64]!
  412328:	stp	x20, x19, [sp, #48]
  41232c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  412330:	add	x19, x19, #0x438
  412334:	stp	x24, x23, [sp, #16]
  412338:	stp	x22, x21, [sp, #32]
  41233c:	mov	w20, w0
  412340:	and	w23, w0, #0xf0
  412344:	and	w22, w0, #0xf
  412348:	mov	w2, #0x400                 	// #1024
  41234c:	mov	x0, x19
  412350:	mov	w1, wzr
  412354:	mov	x29, sp
  412358:	bl	401ad0 <memset@plt>
  41235c:	cmp	w23, #0x5f
  412360:	b.hi	412394 <ferror@plt+0x10604>  // b.pmore
  412364:	adrp	x9, 447000 <warn@@Base+0x5c10>
  412368:	lsr	w8, w23, #4
  41236c:	add	x9, x9, #0x430
  412370:	ldr	x3, [x9, w8, uxtw #3]
  412374:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0x180>
  412378:	adrp	x2, 453000 <warn@@Base+0x11c10>
  41237c:	add	x0, x0, #0x438
  412380:	add	x2, x2, #0x6b2
  412384:	mov	w1, #0x400                 	// #1024
  412388:	bl	401a20 <snprintf@plt>
  41238c:	mov	w21, w0
  412390:	b	4123b0 <ferror@plt+0x10620>
  412394:	adrp	x8, 453000 <warn@@Base+0x11c10>
  412398:	add	x8, x8, #0x6b7
  41239c:	ldr	q0, [x8]
  4123a0:	ldur	x8, [x8, #13]
  4123a4:	mov	w21, #0x14                  	// #20
  4123a8:	str	q0, [x19]
  4123ac:	stur	x8, [x19, #13]
  4123b0:	mov	w8, w21
  4123b4:	mov	w9, #0x400                 	// #1024
  4123b8:	cmp	w22, #0x2
  4123bc:	add	x0, x19, x8
  4123c0:	sub	x1, x9, x8
  4123c4:	b.hi	4123e4 <ferror@plt+0x10654>  // b.pmore
  4123c8:	adrp	x8, 447000 <warn@@Base+0x5c10>
  4123cc:	add	x8, x8, #0x460
  4123d0:	ldr	x3, [x8, w22, uxtw #3]
  4123d4:	adrp	x2, 453000 <warn@@Base+0x11c10>
  4123d8:	add	x2, x2, #0x6b2
  4123dc:	bl	401a20 <snprintf@plt>
  4123e0:	b	4123f0 <ferror@plt+0x10660>
  4123e4:	adrp	x2, 453000 <warn@@Base+0x11c10>
  4123e8:	add	x2, x2, #0x6cc
  4123ec:	bl	401a20 <snprintf@plt>
  4123f0:	and	w24, w20, #0xf0000000
  4123f4:	add	w21, w0, w21
  4123f8:	cbz	w23, 41245c <ferror@plt+0x106cc>
  4123fc:	mov	w8, #0xf0000000            	// #-268435456
  412400:	mov	w9, w21
  412404:	add	w8, w24, w8
  412408:	mov	w10, #0x400                 	// #1024
  41240c:	add	x0, x19, x9
  412410:	lsr	w8, w8, #30
  412414:	sub	x1, x10, x9
  412418:	cbnz	w8, 4124a0 <ferror@plt+0x10710>
  41241c:	adrp	x9, 447000 <warn@@Base+0x5c10>
  412420:	lsr	w8, w20, #28
  412424:	add	x9, x9, #0x478
  412428:	ldr	x3, [x9, w8, uxtw #3]
  41242c:	adrp	x2, 453000 <warn@@Base+0x11c10>
  412430:	add	x2, x2, #0x6b2
  412434:	bl	401a20 <snprintf@plt>
  412438:	mov	w8, #0x10000000            	// #268435456
  41243c:	cmp	w24, w8
  412440:	add	w21, w0, w21
  412444:	b.ne	4124ac <ferror@plt+0x1071c>  // b.any
  412448:	tbnz	w20, #8, 4124c0 <ferror@plt+0x10730>
  41244c:	tbz	w20, #20, 4124e4 <ferror@plt+0x10754>
  412450:	tbnz	w20, #13, 412508 <ferror@plt+0x10778>
  412454:	tbnz	w20, #14, 41252c <ferror@plt+0x1079c>
  412458:	b	4125f8 <ferror@plt+0x10868>
  41245c:	mov	w8, w21
  412460:	mov	w9, #0x400                 	// #1024
  412464:	adrp	x2, 453000 <warn@@Base+0x11c10>
  412468:	add	x0, x19, x8
  41246c:	sub	x1, x9, x8
  412470:	add	x2, x2, #0x6f0
  412474:	bl	401a20 <snprintf@plt>
  412478:	mov	w8, #0x10000000            	// #268435456
  41247c:	cmp	w24, w8
  412480:	b.ne	4127fc <ferror@plt+0x10a6c>  // b.any
  412484:	add	w8, w0, w21
  412488:	mov	w9, #0x400                 	// #1024
  41248c:	adrp	x2, 453000 <warn@@Base+0x11c10>
  412490:	add	x0, x19, x8
  412494:	sub	x1, x9, x8
  412498:	add	x2, x2, #0x717
  41249c:	b	4127f8 <ferror@plt+0x10a68>
  4124a0:	adrp	x2, 453000 <warn@@Base+0x11c10>
  4124a4:	add	x2, x2, #0x71d
  4124a8:	b	4127f8 <ferror@plt+0x10a68>
  4124ac:	tbnz	w20, #8, 412548 <ferror@plt+0x107b8>
  4124b0:	tbnz	w20, #20, 41257c <ferror@plt+0x107ec>
  4124b4:	tbnz	w20, #13, 4125a0 <ferror@plt+0x10810>
  4124b8:	tbnz	w20, #14, 4125c4 <ferror@plt+0x10834>
  4124bc:	b	4125f8 <ferror@plt+0x10868>
  4124c0:	mov	w8, w21
  4124c4:	mov	w9, #0x400                 	// #1024
  4124c8:	adrp	x2, 453000 <warn@@Base+0x11c10>
  4124cc:	add	x0, x19, x8
  4124d0:	sub	x1, x9, x8
  4124d4:	add	x2, x2, #0x73b
  4124d8:	bl	401a20 <snprintf@plt>
  4124dc:	add	w21, w0, w21
  4124e0:	tbnz	w20, #20, 412450 <ferror@plt+0x106c0>
  4124e4:	mov	w8, w21
  4124e8:	mov	w9, #0x400                 	// #1024
  4124ec:	adrp	x2, 453000 <warn@@Base+0x11c10>
  4124f0:	add	x0, x19, x8
  4124f4:	sub	x1, x9, x8
  4124f8:	add	x2, x2, #0x746
  4124fc:	bl	401a20 <snprintf@plt>
  412500:	add	w21, w0, w21
  412504:	tbz	w20, #13, 412454 <ferror@plt+0x106c4>
  412508:	mov	w8, w21
  41250c:	mov	w9, #0x400                 	// #1024
  412510:	adrp	x2, 453000 <warn@@Base+0x11c10>
  412514:	add	x0, x19, x8
  412518:	sub	x1, x9, x8
  41251c:	add	x2, x2, #0x74c
  412520:	bl	401a20 <snprintf@plt>
  412524:	add	w21, w0, w21
  412528:	tbz	w20, #14, 4125f8 <ferror@plt+0x10868>
  41252c:	mov	w8, w21
  412530:	mov	w9, #0x400                 	// #1024
  412534:	adrp	x2, 453000 <warn@@Base+0x11c10>
  412538:	add	x0, x19, x8
  41253c:	sub	x1, x9, x8
  412540:	add	x2, x2, #0x717
  412544:	b	4125f0 <ferror@plt+0x10860>
  412548:	adrp	x10, 453000 <warn@@Base+0x11c10>
  41254c:	adrp	x11, 453000 <warn@@Base+0x11c10>
  412550:	mov	w8, w21
  412554:	mov	w9, #0x400                 	// #1024
  412558:	add	x10, x10, #0x759
  41255c:	add	x11, x11, #0x752
  412560:	cmp	w22, #0x2
  412564:	add	x0, x19, x8
  412568:	sub	x1, x9, x8
  41256c:	csel	x2, x11, x10, cc  // cc = lo, ul, last
  412570:	bl	401a20 <snprintf@plt>
  412574:	add	w21, w0, w21
  412578:	tbz	w20, #20, 4124b4 <ferror@plt+0x10724>
  41257c:	mov	w8, w21
  412580:	mov	w9, #0x400                 	// #1024
  412584:	adrp	x2, 453000 <warn@@Base+0x11c10>
  412588:	add	x0, x19, x8
  41258c:	sub	x1, x9, x8
  412590:	add	x2, x2, #0x75f
  412594:	bl	401a20 <snprintf@plt>
  412598:	add	w21, w0, w21
  41259c:	tbz	w20, #13, 4124b8 <ferror@plt+0x10728>
  4125a0:	mov	w8, w21
  4125a4:	mov	w9, #0x400                 	// #1024
  4125a8:	adrp	x2, 453000 <warn@@Base+0x11c10>
  4125ac:	add	x0, x19, x8
  4125b0:	sub	x1, x9, x8
  4125b4:	add	x2, x2, #0x768
  4125b8:	bl	401a20 <snprintf@plt>
  4125bc:	add	w21, w0, w21
  4125c0:	tbz	w20, #14, 4125f8 <ferror@plt+0x10868>
  4125c4:	mov	w8, w21
  4125c8:	mov	w9, #0x400                 	// #1024
  4125cc:	cmp	w22, #0x1
  4125d0:	add	x0, x19, x8
  4125d4:	sub	x1, x9, x8
  4125d8:	b.hi	4125e8 <ferror@plt+0x10858>  // b.pmore
  4125dc:	adrp	x2, 453000 <warn@@Base+0x11c10>
  4125e0:	add	x2, x2, #0x717
  4125e4:	b	4125f0 <ferror@plt+0x10860>
  4125e8:	adrp	x2, 453000 <warn@@Base+0x11c10>
  4125ec:	add	x2, x2, #0x771
  4125f0:	bl	401a20 <snprintf@plt>
  4125f4:	add	w21, w0, w21
  4125f8:	tbnz	w20, #9, 412610 <ferror@plt+0x10880>
  4125fc:	tbnz	w20, #10, 412634 <ferror@plt+0x108a4>
  412600:	tbnz	w20, #11, 412658 <ferror@plt+0x108c8>
  412604:	mov	w8, wzr
  412608:	tbnz	w20, #19, 412680 <ferror@plt+0x108f0>
  41260c:	b	4126a4 <ferror@plt+0x10914>
  412610:	mov	w8, w21
  412614:	mov	w9, #0x400                 	// #1024
  412618:	adrp	x2, 453000 <warn@@Base+0x11c10>
  41261c:	add	x0, x19, x8
  412620:	sub	x1, x9, x8
  412624:	add	x2, x2, #0x70f
  412628:	bl	401a20 <snprintf@plt>
  41262c:	add	w21, w0, w21
  412630:	tbz	w20, #10, 412600 <ferror@plt+0x10870>
  412634:	mov	w8, w21
  412638:	mov	w9, #0x400                 	// #1024
  41263c:	adrp	x2, 453000 <warn@@Base+0x11c10>
  412640:	add	x0, x19, x8
  412644:	sub	x1, x9, x8
  412648:	add	x2, x2, #0x777
  41264c:	bl	401a20 <snprintf@plt>
  412650:	add	w21, w0, w21
  412654:	tbz	w20, #11, 412604 <ferror@plt+0x10874>
  412658:	mov	w8, w21
  41265c:	mov	w9, #0x400                 	// #1024
  412660:	adrp	x2, 453000 <warn@@Base+0x11c10>
  412664:	add	x0, x19, x8
  412668:	sub	x1, x9, x8
  41266c:	add	x2, x2, #0x77f
  412670:	bl	401a20 <snprintf@plt>
  412674:	add	w21, w0, w21
  412678:	mov	w8, #0x1                   	// #1
  41267c:	tbz	w20, #19, 4126a4 <ferror@plt+0x10914>
  412680:	mov	w8, w21
  412684:	mov	w9, #0x400                 	// #1024
  412688:	adrp	x2, 453000 <warn@@Base+0x11c10>
  41268c:	add	x0, x19, x8
  412690:	sub	x1, x9, x8
  412694:	add	x2, x2, #0x788
  412698:	bl	401a20 <snprintf@plt>
  41269c:	add	w21, w0, w21
  4126a0:	mov	w8, #0x1                   	// #1
  4126a4:	tbnz	w20, #24, 4126f0 <ferror@plt+0x10960>
  4126a8:	cbz	w8, 4126d4 <ferror@plt+0x10944>
  4126ac:	adrp	x9, 448000 <warn@@Base+0x6c10>
  4126b0:	ubfx	w8, w20, #22, #2
  4126b4:	add	x9, x9, #0xa0
  4126b8:	ldr	x2, [x9, w8, uxtw #3]
  4126bc:	mov	w8, w21
  4126c0:	mov	w9, #0x400                 	// #1024
  4126c4:	add	x0, x19, x8
  4126c8:	sub	x1, x9, x8
  4126cc:	bl	401a20 <snprintf@plt>
  4126d0:	add	w21, w0, w21
  4126d4:	tbnz	w20, #12, 41271c <ferror@plt+0x1098c>
  4126d8:	tbnz	w20, #15, 412740 <ferror@plt+0x109b0>
  4126dc:	tbnz	w20, #16, 412764 <ferror@plt+0x109d4>
  4126e0:	tbnz	w20, #17, 412788 <ferror@plt+0x109f8>
  4126e4:	tbnz	w20, #18, 4127bc <ferror@plt+0x10a2c>
  4126e8:	tbnz	w20, #21, 4127e0 <ferror@plt+0x10a50>
  4126ec:	b	4127fc <ferror@plt+0x10a6c>
  4126f0:	mov	w8, w21
  4126f4:	mov	w9, #0x400                 	// #1024
  4126f8:	adrp	x2, 453000 <warn@@Base+0x11c10>
  4126fc:	add	x0, x19, x8
  412700:	sub	x1, x9, x8
  412704:	add	x2, x2, #0x791
  412708:	bl	401a20 <snprintf@plt>
  41270c:	add	w21, w0, w21
  412710:	mov	w8, #0x1                   	// #1
  412714:	cbnz	w8, 4126ac <ferror@plt+0x1091c>
  412718:	b	4126d4 <ferror@plt+0x10944>
  41271c:	mov	w8, w21
  412720:	mov	w9, #0x400                 	// #1024
  412724:	adrp	x2, 453000 <warn@@Base+0x11c10>
  412728:	add	x0, x19, x8
  41272c:	sub	x1, x9, x8
  412730:	add	x2, x2, #0x7d8
  412734:	bl	401a20 <snprintf@plt>
  412738:	add	w21, w0, w21
  41273c:	tbz	w20, #15, 4126dc <ferror@plt+0x1094c>
  412740:	mov	w8, w21
  412744:	mov	w9, #0x400                 	// #1024
  412748:	adrp	x2, 453000 <warn@@Base+0x11c10>
  41274c:	add	x0, x19, x8
  412750:	sub	x1, x9, x8
  412754:	add	x2, x2, #0x7e0
  412758:	bl	401a20 <snprintf@plt>
  41275c:	add	w21, w0, w21
  412760:	tbz	w20, #16, 4126e0 <ferror@plt+0x10950>
  412764:	mov	w8, w21
  412768:	mov	w9, #0x400                 	// #1024
  41276c:	adrp	x2, 453000 <warn@@Base+0x11c10>
  412770:	add	x0, x19, x8
  412774:	sub	x1, x9, x8
  412778:	add	x2, x2, #0x7e6
  41277c:	bl	401a20 <snprintf@plt>
  412780:	add	w21, w0, w21
  412784:	tbz	w20, #17, 4126e4 <ferror@plt+0x10954>
  412788:	adrp	x10, 453000 <warn@@Base+0x11c10>
  41278c:	adrp	x11, 453000 <warn@@Base+0x11c10>
  412790:	mov	w8, w21
  412794:	mov	w9, #0x400                 	// #1024
  412798:	add	x10, x10, #0x7f6
  41279c:	add	x11, x11, #0x7ee
  4127a0:	cmp	w22, #0x2
  4127a4:	add	x0, x19, x8
  4127a8:	sub	x1, x9, x8
  4127ac:	csel	x2, x11, x10, cc  // cc = lo, ul, last
  4127b0:	bl	401a20 <snprintf@plt>
  4127b4:	add	w21, w0, w21
  4127b8:	tbz	w20, #18, 4126e8 <ferror@plt+0x10958>
  4127bc:	mov	w8, w21
  4127c0:	mov	w9, #0x400                 	// #1024
  4127c4:	adrp	x2, 453000 <warn@@Base+0x11c10>
  4127c8:	add	x0, x19, x8
  4127cc:	sub	x1, x9, x8
  4127d0:	add	x2, x2, #0x803
  4127d4:	bl	401a20 <snprintf@plt>
  4127d8:	add	w21, w0, w21
  4127dc:	tbz	w20, #21, 4127fc <ferror@plt+0x10a6c>
  4127e0:	mov	w8, w21
  4127e4:	mov	w9, #0x400                 	// #1024
  4127e8:	adrp	x2, 453000 <warn@@Base+0x11c10>
  4127ec:	add	x0, x19, x8
  4127f0:	sub	x1, x9, x8
  4127f4:	add	x2, x2, #0x80b
  4127f8:	bl	401a20 <snprintf@plt>
  4127fc:	ldp	x20, x19, [sp, #48]
  412800:	ldp	x22, x21, [sp, #32]
  412804:	ldp	x24, x23, [sp, #16]
  412808:	ldp	x29, x30, [sp], #64
  41280c:	ret
  412810:	sub	sp, sp, #0x70
  412814:	stp	x24, x23, [sp, #64]
  412818:	stp	x20, x19, [sp, #96]
  41281c:	mov	x23, x1
  412820:	mov	w19, w0
  412824:	stp	x29, x30, [sp, #16]
  412828:	str	x27, [sp, #32]
  41282c:	stp	x26, x25, [sp, #48]
  412830:	stp	x22, x21, [sp, #80]
  412834:	add	x29, sp, #0x10
  412838:	tbnz	w0, #31, 41284c <ferror@plt+0x10abc>
  41283c:	mov	w24, wzr
  412840:	mov	w20, wzr
  412844:	cbnz	w19, 412854 <ferror@plt+0x10ac4>
  412848:	b	412950 <ferror@plt+0x10bc0>
  41284c:	neg	w19, w19
  412850:	mov	w24, #0x1                   	// #1
  412854:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  412858:	ldr	w8, [x8, #3272]
  41285c:	mov	w9, #0x7fffffff            	// #2147483647
  412860:	adrp	x25, 478000 <warn@@Base+0x36c10>
  412864:	adrp	x21, 454000 <warn@@Base+0x12c10>
  412868:	cmp	w8, #0x0
  41286c:	adrp	x22, 454000 <warn@@Base+0x12c10>
  412870:	mov	w20, wzr
  412874:	add	x25, x25, #0xef6
  412878:	add	x21, x21, #0x88
  41287c:	csel	w26, w19, w9, eq  // eq = none
  412880:	add	x22, x22, #0x84
  412884:	str	xzr, [x29, #24]
  412888:	b	412898 <ferror@plt+0x10b08>
  41288c:	mov	w8, wzr
  412890:	mov	x23, x27
  412894:	tbz	w8, #0, 41292c <ferror@plt+0x10b9c>
  412898:	cbz	w26, 41292c <ferror@plt+0x10b9c>
  41289c:	mov	x27, x23
  4128a0:	ldrb	w0, [x27], #1
  4128a4:	cbz	w0, 41288c <ferror@plt+0x10afc>
  4128a8:	ldrh	w8, [x25, w0, uxtw #1]
  4128ac:	tbnz	w8, #1, 4128f4 <ferror@plt+0x10b64>
  4128b0:	tbnz	w8, #4, 412918 <ferror@plt+0x10b88>
  4128b4:	mov	x0, x21
  4128b8:	mov	x1, x23
  4128bc:	bl	401d10 <printf@plt>
  4128c0:	sub	w26, w26, #0x1
  4128c4:	add	w20, w20, #0x1
  4128c8:	bl	401c20 <__ctype_get_mb_cur_max@plt>
  4128cc:	mov	x2, x0
  4128d0:	sub	x0, x29, #0x4
  4128d4:	add	x3, x29, #0x18
  4128d8:	mov	x1, x23
  4128dc:	bl	401900 <mbrtowc@plt>
  4128e0:	sub	x8, x0, #0x1
  4128e4:	add	x9, x23, x0
  4128e8:	cmn	x8, #0x3
  4128ec:	csel	x27, x9, x27, cc  // cc = lo, ul, last
  4128f0:	b	412924 <ferror@plt+0x10b94>
  4128f4:	subs	w23, w26, #0x2
  4128f8:	b.cc	41288c <ferror@plt+0x10afc>  // b.lo, b.ul, b.last
  4128fc:	add	w1, w0, #0x40
  412900:	mov	x0, x22
  412904:	bl	401d10 <printf@plt>
  412908:	add	w20, w20, #0x2
  41290c:	mov	w8, #0x1                   	// #1
  412910:	mov	w26, w23
  412914:	b	412890 <ferror@plt+0x10b00>
  412918:	bl	401d40 <putchar@plt>
  41291c:	sub	w26, w26, #0x1
  412920:	add	w20, w20, #0x1
  412924:	mov	w8, #0x1                   	// #1
  412928:	b	412890 <ferror@plt+0x10b00>
  41292c:	cbz	w24, 412950 <ferror@plt+0x10bc0>
  412930:	subs	w1, w19, w20
  412934:	b.le	412950 <ferror@plt+0x10bc0>
  412938:	adrp	x0, 456000 <warn@@Base+0x14c10>
  41293c:	adrp	x2, 454000 <warn@@Base+0x12c10>
  412940:	add	x0, x0, #0xa52
  412944:	add	x2, x2, #0x5d
  412948:	bl	401d10 <printf@plt>
  41294c:	mov	w20, w19
  412950:	mov	w0, w20
  412954:	ldp	x20, x19, [sp, #96]
  412958:	ldp	x22, x21, [sp, #80]
  41295c:	ldp	x24, x23, [sp, #64]
  412960:	ldp	x26, x25, [sp, #48]
  412964:	ldr	x27, [sp, #32]
  412968:	ldp	x29, x30, [sp, #16]
  41296c:	add	sp, sp, #0x70
  412970:	ret
  412974:	stp	x29, x30, [sp, #-32]!
  412978:	mov	w8, #0xffef                	// #65519
  41297c:	movk	w8, #0x6fff, lsl #16
  412980:	stp	x20, x19, [sp, #16]
  412984:	mov	w19, w1
  412988:	cmp	w1, w8
  41298c:	mov	x29, sp
  412990:	b.gt	4129cc <ferror@plt+0x10c3c>
  412994:	cmp	w19, #0x12
  412998:	b.hi	412b10 <ferror@plt+0x10d80>  // b.pmore
  41299c:	adrp	x9, 445000 <warn@@Base+0x3c10>
  4129a0:	mov	w8, w19
  4129a4:	add	x9, x9, #0x4fc
  4129a8:	adr	x10, 4129c0 <ferror@plt+0x10c30>
  4129ac:	ldrb	w11, [x9, x8]
  4129b0:	add	x10, x10, x11, lsl #2
  4129b4:	adrp	x20, 465000 <warn@@Base+0x23c10>
  4129b8:	add	x20, x20, #0xfaa
  4129bc:	br	x10
  4129c0:	adrp	x20, 454000 <warn@@Base+0x12c10>
  4129c4:	add	x20, x20, #0x8d
  4129c8:	b	412d84 <ferror@plt+0x10ff4>
  4129cc:	mov	w8, #0x10                  	// #16
  4129d0:	movk	w8, #0x9000, lsl #16
  4129d4:	add	w8, w19, w8
  4129d8:	cmp	w8, #0xf
  4129dc:	b.hi	412a04 <ferror@plt+0x10c74>  // b.pmore
  4129e0:	adrp	x9, 445000 <warn@@Base+0x3c10>
  4129e4:	add	x9, x9, #0x50f
  4129e8:	adr	x10, 4129f8 <ferror@plt+0x10c68>
  4129ec:	ldrb	w11, [x9, x8]
  4129f0:	add	x10, x10, x11, lsl #2
  4129f4:	br	x10
  4129f8:	adrp	x20, 454000 <warn@@Base+0x12c10>
  4129fc:	add	x20, x20, #0xf7
  412a00:	b	412d84 <ferror@plt+0x10ff4>
  412a04:	mov	w8, #0xfffd                	// #65533
  412a08:	movk	w8, #0x7fff, lsl #16
  412a0c:	cmp	w19, w8
  412a10:	b.eq	412b60 <ferror@plt+0x10dd0>  // b.none
  412a14:	mov	w8, #0x7fffffff            	// #2147483647
  412a18:	cmp	w19, w8
  412a1c:	b.ne	412b10 <ferror@plt+0x10d80>  // b.any
  412a20:	adrp	x20, 455000 <warn@@Base+0x13c10>
  412a24:	add	x20, x20, #0x81d
  412a28:	b	412d84 <ferror@plt+0x10ff4>
  412a2c:	adrp	x20, 454000 <warn@@Base+0x12c10>
  412a30:	add	x20, x20, #0xe8
  412a34:	b	412d84 <ferror@plt+0x10ff4>
  412a38:	adrp	x20, 454000 <warn@@Base+0x12c10>
  412a3c:	add	x20, x20, #0xc8
  412a40:	b	412d84 <ferror@plt+0x10ff4>
  412a44:	adrp	x20, 454000 <warn@@Base+0x12c10>
  412a48:	add	x20, x20, #0xfe
  412a4c:	b	412d84 <ferror@plt+0x10ff4>
  412a50:	adrp	x20, 454000 <warn@@Base+0x12c10>
  412a54:	add	x20, x20, #0xef
  412a58:	b	412d84 <ferror@plt+0x10ff4>
  412a5c:	adrp	x20, 456000 <warn@@Base+0x14c10>
  412a60:	add	x20, x20, #0x131
  412a64:	b	412d84 <ferror@plt+0x10ff4>
  412a68:	adrp	x20, 454000 <warn@@Base+0x12c10>
  412a6c:	add	x20, x20, #0x96
  412a70:	b	412d84 <ferror@plt+0x10ff4>
  412a74:	adrp	x20, 45b000 <warn@@Base+0x19c10>
  412a78:	add	x20, x20, #0x7dc
  412a7c:	b	412d84 <ferror@plt+0x10ff4>
  412a80:	adrp	x20, 454000 <warn@@Base+0x12c10>
  412a84:	add	x20, x20, #0x370
  412a88:	b	412d84 <ferror@plt+0x10ff4>
  412a8c:	adrp	x20, 455000 <warn@@Base+0x13c10>
  412a90:	add	x20, x20, #0xe0d
  412a94:	b	412d84 <ferror@plt+0x10ff4>
  412a98:	adrp	x20, 454000 <warn@@Base+0x12c10>
  412a9c:	add	x20, x20, #0x9d
  412aa0:	b	412d84 <ferror@plt+0x10ff4>
  412aa4:	adrp	x20, 454000 <warn@@Base+0x12c10>
  412aa8:	add	x20, x20, #0xa2
  412aac:	b	412d84 <ferror@plt+0x10ff4>
  412ab0:	adrp	x20, 45c000 <warn@@Base+0x1ac10>
  412ab4:	add	x20, x20, #0x68b
  412ab8:	b	412d84 <ferror@plt+0x10ff4>
  412abc:	adrp	x20, 454000 <warn@@Base+0x12c10>
  412ac0:	add	x20, x20, #0xa9
  412ac4:	b	412d84 <ferror@plt+0x10ff4>
  412ac8:	adrp	x20, 454000 <warn@@Base+0x12c10>
  412acc:	add	x20, x20, #0x628
  412ad0:	b	412d84 <ferror@plt+0x10ff4>
  412ad4:	adrp	x20, 454000 <warn@@Base+0x12c10>
  412ad8:	add	x20, x20, #0xbd
  412adc:	b	412d84 <ferror@plt+0x10ff4>
  412ae0:	adrp	x20, 454000 <warn@@Base+0x12c10>
  412ae4:	add	x20, x20, #0xaf
  412ae8:	b	412d84 <ferror@plt+0x10ff4>
  412aec:	adrp	x20, 454000 <warn@@Base+0x12c10>
  412af0:	add	x20, x20, #0xba
  412af4:	b	412d84 <ferror@plt+0x10ff4>
  412af8:	adrp	x20, 455000 <warn@@Base+0x13c10>
  412afc:	add	x20, x20, #0x722
  412b00:	b	412d84 <ferror@plt+0x10ff4>
  412b04:	adrp	x20, 454000 <warn@@Base+0x12c10>
  412b08:	add	x20, x20, #0xd1
  412b0c:	b	412d84 <ferror@plt+0x10ff4>
  412b10:	lsr	w8, w19, #28
  412b14:	cmp	w8, #0x7
  412b18:	b.cc	412b6c <ferror@plt+0x10ddc>  // b.lo, b.ul, b.last
  412b1c:	tbnz	w19, #31, 412b6c <ferror@plt+0x10ddc>
  412b20:	ldrh	w8, [x0, #82]
  412b24:	mov	x20, xzr
  412b28:	cmp	w8, #0xb3
  412b2c:	b.gt	412bc4 <ferror@plt+0x10e34>
  412b30:	sub	w9, w8, #0x8
  412b34:	cmp	w9, #0x61
  412b38:	b.hi	412cf8 <ferror@plt+0x10f68>  // b.pmore
  412b3c:	adrp	x8, 445000 <warn@@Base+0x3c10>
  412b40:	add	x8, x8, #0x51f
  412b44:	adr	x10, 412b54 <ferror@plt+0x10dc4>
  412b48:	ldrb	w11, [x8, x9]
  412b4c:	add	x10, x10, x11, lsl #2
  412b50:	br	x10
  412b54:	mov	w0, w19
  412b58:	bl	4134d8 <ferror@plt+0x11748>
  412b5c:	b	412d5c <ferror@plt+0x10fcc>
  412b60:	adrp	x20, 456000 <warn@@Base+0x14c10>
  412b64:	add	x20, x20, #0x100
  412b68:	b	412d84 <ferror@plt+0x10ff4>
  412b6c:	cmp	w8, #0x6
  412b70:	b.ne	412b8c <ferror@plt+0x10dfc>  // b.any
  412b74:	ldrh	w8, [x0, #82]
  412b78:	cmp	w8, #0x32
  412b7c:	b.ne	412bf4 <ferror@plt+0x10e64>  // b.any
  412b80:	mov	w1, w19
  412b84:	bl	413528 <ferror@plt+0x11798>
  412b88:	b	412c08 <ferror@plt+0x10e78>
  412b8c:	tbnz	w19, #31, 412c2c <ferror@plt+0x10e9c>
  412b90:	adrp	x1, 454000 <warn@@Base+0x12c10>
  412b94:	add	x1, x1, #0x14f
  412b98:	mov	w2, #0x5                   	// #5
  412b9c:	mov	x0, xzr
  412ba0:	bl	401cc0 <dcgettext@plt>
  412ba4:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  412ba8:	add	x20, x20, #0x838
  412bac:	mov	x2, x0
  412bb0:	mov	w1, #0x20                  	// #32
  412bb4:	mov	x0, x20
  412bb8:	mov	w3, w19
  412bbc:	bl	401a20 <snprintf@plt>
  412bc0:	b	412d84 <ferror@plt+0x10ff4>
  412bc4:	cmp	w8, #0xf2
  412bc8:	b.gt	412c5c <ferror@plt+0x10ecc>
  412bcc:	sub	w9, w8, #0xb4
  412bd0:	cmp	w9, #0x2
  412bd4:	b.cc	412c84 <ferror@plt+0x10ef4>  // b.lo, b.ul, b.last
  412bd8:	cmp	w8, #0xb7
  412bdc:	b.eq	412d0c <ferror@plt+0x10f7c>  // b.none
  412be0:	cmp	w8, #0xc3
  412be4:	b.ne	412d60 <ferror@plt+0x10fd0>  // b.any
  412be8:	mov	w0, w19
  412bec:	bl	4134bc <ferror@plt+0x1172c>
  412bf0:	b	412d5c <ferror@plt+0x10fcc>
  412bf4:	ldrb	w8, [x0, #31]
  412bf8:	cmp	w8, #0x6
  412bfc:	b.ne	412c90 <ferror@plt+0x10f00>  // b.any
  412c00:	mov	w0, w19
  412c04:	bl	4138b8 <ferror@plt+0x11b28>
  412c08:	mov	x20, x0
  412c0c:	cbnz	x20, 412d84 <ferror@plt+0x10ff4>
  412c10:	mov	w8, #0xa0000000            	// #-1610612736
  412c14:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  412c18:	adrp	x1, 454000 <warn@@Base+0x12c10>
  412c1c:	add	w2, w19, w8
  412c20:	add	x20, x20, #0x838
  412c24:	add	x1, x1, #0x13b
  412c28:	b	412d7c <ferror@plt+0x10fec>
  412c2c:	ldrh	w8, [x0, #82]
  412c30:	cmp	w8, #0x24
  412c34:	b.eq	412c4c <ferror@plt+0x10ebc>  // b.none
  412c38:	mov	w9, #0x9080                	// #36992
  412c3c:	cmp	w8, w9
  412c40:	b.eq	412c4c <ferror@plt+0x10ebc>  // b.none
  412c44:	cmp	w8, #0x57
  412c48:	b.ne	412d94 <ferror@plt+0x11004>  // b.any
  412c4c:	mov	w0, w19
  412c50:	bl	413808 <ferror@plt+0x11a78>
  412c54:	mov	x20, x0
  412c58:	b	412d98 <ferror@plt+0x11008>
  412c5c:	cmp	w8, #0xf3
  412c60:	b.eq	412d18 <ferror@plt+0x10f88>  // b.none
  412c64:	cmp	w8, #0xfa
  412c68:	b.eq	412d24 <ferror@plt+0x10f94>  // b.none
  412c6c:	mov	w9, #0x9080                	// #36992
  412c70:	cmp	w8, w9
  412c74:	b.ne	412d60 <ferror@plt+0x10fd0>  // b.any
  412c78:	mov	w0, w19
  412c7c:	bl	413808 <ferror@plt+0x11a78>
  412c80:	b	412d5c <ferror@plt+0x10fcc>
  412c84:	mov	w0, w19
  412c88:	bl	413628 <ferror@plt+0x11898>
  412c8c:	b	412d5c <ferror@plt+0x10fcc>
  412c90:	mov	w8, #0xfff5                	// #65525
  412c94:	movk	w8, #0x6fff, lsl #16
  412c98:	cmp	w19, w8
  412c9c:	b.gt	412ccc <ferror@plt+0x10f3c>
  412ca0:	mov	w8, #0x4700                	// #18176
  412ca4:	movk	w8, #0x6fff, lsl #16
  412ca8:	cmp	w19, w8
  412cac:	b.eq	412db4 <ferror@plt+0x11024>  // b.none
  412cb0:	mov	w8, #0xfff5                	// #65525
  412cb4:	movk	w8, #0x6fff, lsl #16
  412cb8:	cmp	w19, w8
  412cbc:	b.ne	412dcc <ferror@plt+0x1103c>  // b.any
  412cc0:	adrp	x20, 454000 <warn@@Base+0x12c10>
  412cc4:	add	x20, x20, #0x12c
  412cc8:	b	412c0c <ferror@plt+0x10e7c>
  412ccc:	mov	w8, #0xfff6                	// #65526
  412cd0:	movk	w8, #0x6fff, lsl #16
  412cd4:	cmp	w19, w8
  412cd8:	b.eq	412dc0 <ferror@plt+0x11030>  // b.none
  412cdc:	mov	w8, #0xfff7                	// #65527
  412ce0:	movk	w8, #0x6fff, lsl #16
  412ce4:	cmp	w19, w8
  412ce8:	b.ne	412dcc <ferror@plt+0x1103c>  // b.any
  412cec:	adrp	x20, 454000 <warn@@Base+0x12c10>
  412cf0:	add	x20, x20, #0xfe
  412cf4:	b	412c0c <ferror@plt+0x10e7c>
  412cf8:	cmp	w8, #0x8c
  412cfc:	b.ne	412d60 <ferror@plt+0x10fd0>  // b.any
  412d00:	mov	w0, w19
  412d04:	bl	413688 <ferror@plt+0x118f8>
  412d08:	b	412d5c <ferror@plt+0x10fcc>
  412d0c:	mov	w0, w19
  412d10:	bl	413644 <ferror@plt+0x118b4>
  412d14:	b	412d5c <ferror@plt+0x10fcc>
  412d18:	mov	w0, w19
  412d1c:	bl	41389c <ferror@plt+0x11b0c>
  412d20:	b	412d5c <ferror@plt+0x10fcc>
  412d24:	mov	w0, w19
  412d28:	bl	4137b0 <ferror@plt+0x11a20>
  412d2c:	b	412d5c <ferror@plt+0x10fcc>
  412d30:	mov	w0, w19
  412d34:	bl	413500 <ferror@plt+0x11770>
  412d38:	b	412d5c <ferror@plt+0x10fcc>
  412d3c:	mov	w0, w19
  412d40:	bl	413660 <ferror@plt+0x118d0>
  412d44:	b	412d5c <ferror@plt+0x10fcc>
  412d48:	mov	w1, w19
  412d4c:	bl	413528 <ferror@plt+0x11798>
  412d50:	b	412d5c <ferror@plt+0x10fcc>
  412d54:	mov	w0, w19
  412d58:	bl	413754 <ferror@plt+0x119c4>
  412d5c:	mov	x20, x0
  412d60:	cbnz	x20, 412d84 <ferror@plt+0x10ff4>
  412d64:	mov	w8, #0x90000000            	// #-1879048192
  412d68:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  412d6c:	adrp	x1, 454000 <warn@@Base+0x12c10>
  412d70:	add	w2, w19, w8
  412d74:	add	x20, x20, #0x838
  412d78:	add	x1, x1, #0x10a
  412d7c:	mov	x0, x20
  412d80:	bl	4019c0 <sprintf@plt>
  412d84:	mov	x0, x20
  412d88:	ldp	x20, x19, [sp, #16]
  412d8c:	ldp	x29, x30, [sp], #32
  412d90:	ret
  412d94:	mov	x20, xzr
  412d98:	cbnz	x20, 412d84 <ferror@plt+0x10ff4>
  412d9c:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  412da0:	adrp	x1, 454000 <warn@@Base+0x12c10>
  412da4:	eor	w2, w19, #0x80000000
  412da8:	add	x20, x20, #0x838
  412dac:	add	x1, x1, #0x144
  412db0:	b	412d7c <ferror@plt+0x10fec>
  412db4:	adrp	x20, 454000 <warn@@Base+0x12c10>
  412db8:	add	x20, x20, #0x115
  412dbc:	b	412c0c <ferror@plt+0x10e7c>
  412dc0:	adrp	x20, 454000 <warn@@Base+0x12c10>
  412dc4:	add	x20, x20, #0xc8
  412dc8:	b	412c0c <ferror@plt+0x10e7c>
  412dcc:	mov	x20, xzr
  412dd0:	b	412c0c <ferror@plt+0x10e7c>
  412dd4:	sub	sp, sp, #0x80
  412dd8:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  412ddc:	ldr	w8, [x8, #100]
  412de0:	stp	x22, x21, [sp, #96]
  412de4:	adrp	x22, 48c000 <stdout@@GLIBC_2.17+0x180>
  412de8:	mov	w9, #0x8                   	// #8
  412dec:	cmp	w8, #0x0
  412df0:	ldrb	w8, [x22, #372]
  412df4:	mov	w10, #0x10                  	// #16
  412df8:	stp	x20, x19, [sp, #112]
  412dfc:	mov	w11, #0x5                   	// #5
  412e00:	csel	w19, w10, w9, eq  // eq = none
  412e04:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  412e08:	mov	w12, #0x400                 	// #1024
  412e0c:	add	x21, x21, #0x858
  412e10:	orr	w9, w19, w11
  412e14:	stp	x29, x30, [sp, #32]
  412e18:	stp	x28, x27, [sp, #48]
  412e1c:	stp	x26, x25, [sp, #64]
  412e20:	add	x29, sp, #0x20
  412e24:	mov	x25, x1
  412e28:	cmp	w8, #0x1
  412e2c:	sub	w28, w12, w9
  412e30:	mov	x20, x21
  412e34:	stp	x24, x23, [sp, #80]
  412e38:	stur	x0, [x29, #-8]
  412e3c:	str	x9, [sp, #8]
  412e40:	b.ne	412e68 <ferror@plt+0x110d8>  // b.any
  412e44:	adrp	x1, 454000 <warn@@Base+0x12c10>
  412e48:	add	x1, x1, #0x7ad
  412e4c:	mov	x0, x21
  412e50:	mov	w2, w19
  412e54:	mov	w3, w19
  412e58:	mov	x4, x25
  412e5c:	orr	w20, w19, #0x4
  412e60:	bl	4019c0 <sprintf@plt>
  412e64:	add	x20, x21, x20
  412e68:	add	x8, x21, x19
  412e6c:	mov	x24, xzr
  412e70:	mov	x23, xzr
  412e74:	mov	w26, #0x1                   	// #1
  412e78:	add	x21, x8, #0x4
  412e7c:	str	xzr, [sp, #16]
  412e80:	b	412eb8 <ferror@plt+0x11128>
  412e84:	mov	w8, #0x202c                	// #8236
  412e88:	sub	w28, w28, #0x2
  412e8c:	strh	w8, [x20], #2
  412e90:	adrp	x8, 447000 <warn@@Base+0x5c10>
  412e94:	add	x8, x8, #0x4a0
  412e98:	add	x8, x8, w9, sxtw #4
  412e9c:	ldr	w9, [x8, #8]
  412ea0:	ldr	x1, [x8]
  412ea4:	mov	x0, x20
  412ea8:	sub	w28, w28, w9
  412eac:	bl	401a30 <stpcpy@plt>
  412eb0:	mov	x20, x0
  412eb4:	tbz	w26, #0, 413498 <ferror@plt+0x11708>
  412eb8:	cbz	x25, 41334c <ferror@plt+0x115bc>
  412ebc:	ldrb	w9, [x22, #372]
  412ec0:	neg	x8, x25
  412ec4:	and	x8, x25, x8
  412ec8:	eor	x25, x8, x25
  412ecc:	cmp	w9, #0x1
  412ed0:	b.ne	412f08 <ferror@plt+0x11178>  // b.any
  412ed4:	cmp	x8, #0x7f
  412ed8:	b.le	412f3c <ferror@plt+0x111ac>
  412edc:	cmp	x8, #0x3ff
  412ee0:	b.le	412f98 <ferror@plt+0x11208>
  412ee4:	mov	w9, #0xffffff              	// #16777215
  412ee8:	cmp	x8, x9
  412eec:	b.gt	412fd8 <ferror@plt+0x11248>
  412ef0:	cmp	x8, #0x400
  412ef4:	b.eq	4130e4 <ferror@plt+0x11354>  // b.none
  412ef8:	cmp	x8, #0x800
  412efc:	b.ne	413070 <ferror@plt+0x112e0>  // b.any
  412f00:	mov	w9, #0x14                  	// #20
  412f04:	b	413118 <ferror@plt+0x11388>
  412f08:	cmp	x8, #0x7f
  412f0c:	b.le	412f6c <ferror@plt+0x111dc>
  412f10:	cmp	x8, #0x3ff
  412f14:	b.le	412fb8 <ferror@plt+0x11228>
  412f18:	mov	w9, #0xffffff              	// #16777215
  412f1c:	cmp	x8, x9
  412f20:	b.gt	412ff8 <ferror@plt+0x11268>
  412f24:	cmp	x8, #0x400
  412f28:	b.eq	4130ec <ferror@plt+0x1135c>  // b.none
  412f2c:	cmp	x8, #0x800
  412f30:	b.ne	4130b4 <ferror@plt+0x11324>  // b.any
  412f34:	mov	w8, #0x43                  	// #67
  412f38:	b	4131e0 <ferror@plt+0x11450>
  412f3c:	sub	x9, x8, #0x1
  412f40:	cmp	x9, #0x1f
  412f44:	b.hi	413018 <ferror@plt+0x11288>  // b.pmore
  412f48:	adrp	x12, 445000 <warn@@Base+0x3c10>
  412f4c:	add	x12, x12, #0x5a1
  412f50:	adr	x10, 412f64 <ferror@plt+0x111d4>
  412f54:	ldrb	w11, [x12, x9]
  412f58:	add	x10, x10, x11, lsl #2
  412f5c:	mov	w9, wzr
  412f60:	br	x10
  412f64:	mov	w9, #0x1                   	// #1
  412f68:	b	413118 <ferror@plt+0x11388>
  412f6c:	sub	x9, x8, #0x1
  412f70:	cmp	x9, #0x1f
  412f74:	b.hi	413028 <ferror@plt+0x11298>  // b.pmore
  412f78:	adrp	x12, 445000 <warn@@Base+0x3c10>
  412f7c:	add	x12, x12, #0x581
  412f80:	adr	x10, 412f90 <ferror@plt+0x11200>
  412f84:	ldrb	w11, [x12, x9]
  412f88:	add	x10, x10, x11, lsl #2
  412f8c:	br	x10
  412f90:	mov	w8, #0x57                  	// #87
  412f94:	b	4131e0 <ferror@plt+0x11450>
  412f98:	cmp	x8, #0x80
  412f9c:	b.eq	4130f4 <ferror@plt+0x11364>  // b.none
  412fa0:	cmp	x8, #0x100
  412fa4:	b.eq	4130fc <ferror@plt+0x1136c>  // b.none
  412fa8:	cmp	x8, #0x200
  412fac:	b.ne	413070 <ferror@plt+0x112e0>  // b.any
  412fb0:	mov	w9, #0x8                   	// #8
  412fb4:	b	413118 <ferror@plt+0x11388>
  412fb8:	cmp	x8, #0x80
  412fbc:	b.eq	413104 <ferror@plt+0x11374>  // b.none
  412fc0:	cmp	x8, #0x100
  412fc4:	b.eq	41310c <ferror@plt+0x1137c>  // b.none
  412fc8:	cmp	x8, #0x200
  412fcc:	b.ne	4130b4 <ferror@plt+0x11324>  // b.any
  412fd0:	mov	w8, #0x47                  	// #71
  412fd4:	b	4131e0 <ferror@plt+0x11450>
  412fd8:	mov	w9, #0x1000000             	// #16777216
  412fdc:	cmp	x8, x9
  412fe0:	b.eq	413114 <ferror@plt+0x11384>  // b.none
  412fe4:	mov	w9, #0x80000000            	// #-2147483648
  412fe8:	cmp	x8, x9
  412fec:	b.ne	413070 <ferror@plt+0x112e0>  // b.any
  412ff0:	mov	w9, #0x12                  	// #18
  412ff4:	b	413118 <ferror@plt+0x11388>
  412ff8:	mov	w9, #0x1000000             	// #16777216
  412ffc:	cmp	x8, x9
  413000:	b.eq	413190 <ferror@plt+0x11400>  // b.none
  413004:	mov	w9, #0x80000000            	// #-2147483648
  413008:	cmp	x8, x9
  41300c:	b.ne	4130b4 <ferror@plt+0x11324>  // b.any
  413010:	mov	w8, #0x45                  	// #69
  413014:	b	4131e0 <ferror@plt+0x11450>
  413018:	cmp	x8, #0x40
  41301c:	b.ne	413070 <ferror@plt+0x112e0>  // b.any
  413020:	mov	w9, #0x5                   	// #5
  413024:	b	413118 <ferror@plt+0x11388>
  413028:	cmp	x8, #0x40
  41302c:	b.ne	4130b4 <ferror@plt+0x11324>  // b.any
  413030:	mov	w8, #0x49                  	// #73
  413034:	b	4131e0 <ferror@plt+0x11450>
  413038:	mov	w9, #0x2                   	// #2
  41303c:	b	413118 <ferror@plt+0x11388>
  413040:	mov	w9, #0x3                   	// #3
  413044:	b	413118 <ferror@plt+0x11388>
  413048:	mov	w9, #0x4                   	// #4
  41304c:	b	413118 <ferror@plt+0x11388>
  413050:	mov	w8, #0x41                  	// #65
  413054:	b	4131e0 <ferror@plt+0x11450>
  413058:	mov	w8, #0x58                  	// #88
  41305c:	b	4131e0 <ferror@plt+0x11450>
  413060:	mov	w8, #0x4d                  	// #77
  413064:	b	4131e0 <ferror@plt+0x11450>
  413068:	mov	w8, #0x53                  	// #83
  41306c:	b	4131e0 <ferror@plt+0x11450>
  413070:	ldur	x9, [x29, #-8]
  413074:	ldrh	w10, [x9, #82]
  413078:	mov	w9, #0xffffffff            	// #-1
  41307c:	sub	w11, w10, #0x2
  413080:	cmp	w11, #0x3c
  413084:	b.hi	4131f0 <ferror@plt+0x11460>  // b.pmore
  413088:	adrp	x13, 445000 <warn@@Base+0x3c10>
  41308c:	add	x13, x13, #0x5c1
  413090:	adr	x10, 4130a0 <ferror@plt+0x11310>
  413094:	ldrb	w12, [x13, x11]
  413098:	add	x10, x10, x12, lsl #2
  41309c:	br	x10
  4130a0:	mov	w9, #0x40000000            	// #1073741824
  4130a4:	cmp	x8, x9
  4130a8:	mov	w9, #0x13                  	// #19
  4130ac:	csinv	w9, w9, wzr, eq  // eq = none
  4130b0:	b	413118 <ferror@plt+0x11388>
  4130b4:	ldur	x9, [x29, #-8]
  4130b8:	ldrh	w9, [x9, #82]
  4130bc:	sub	w10, w9, #0xb4
  4130c0:	cmp	w10, #0x2
  4130c4:	b.cc	4130d0 <ferror@plt+0x11340>  // b.lo, b.ul, b.last
  4130c8:	cmp	w9, #0x3e
  4130cc:	b.ne	4131ac <ferror@plt+0x1141c>  // b.any
  4130d0:	mov	w10, #0x10000000            	// #268435456
  4130d4:	cmp	x8, x10
  4130d8:	b.ne	4131ac <ferror@plt+0x1141c>  // b.any
  4130dc:	mov	w8, #0x6c                  	// #108
  4130e0:	b	4131e0 <ferror@plt+0x11450>
  4130e4:	mov	w9, #0x9                   	// #9
  4130e8:	b	413118 <ferror@plt+0x11388>
  4130ec:	mov	w8, #0x54                  	// #84
  4130f0:	b	4131e0 <ferror@plt+0x11450>
  4130f4:	mov	w9, #0x6                   	// #6
  4130f8:	b	413118 <ferror@plt+0x11388>
  4130fc:	mov	w9, #0x7                   	// #7
  413100:	b	413118 <ferror@plt+0x11388>
  413104:	mov	w8, #0x4c                  	// #76
  413108:	b	4131e0 <ferror@plt+0x11450>
  41310c:	mov	w8, #0x4f                  	// #79
  413110:	b	4131e0 <ferror@plt+0x11450>
  413114:	mov	w9, #0x18                  	// #24
  413118:	cmn	w9, #0x1
  41311c:	b.eq	413168 <ferror@plt+0x113d8>  // b.none
  413120:	cmp	x20, x21
  413124:	b.eq	412e90 <ferror@plt+0x11100>  // b.none
  413128:	cmp	w28, #0xb
  41312c:	b.hi	412e84 <ferror@plt+0x110f4>  // b.pmore
  413130:	adrp	x1, 454000 <warn@@Base+0x12c10>
  413134:	mov	w2, #0x5                   	// #5
  413138:	mov	x0, xzr
  41313c:	add	x1, x1, #0x7b8
  413140:	bl	401cc0 <dcgettext@plt>
  413144:	bl	4413f0 <warn@@Base>
  413148:	adrp	x1, 453000 <warn@@Base+0x11c10>
  41314c:	mov	w2, #0x5                   	// #5
  413150:	mov	x0, xzr
  413154:	add	x1, x1, #0x14c
  413158:	bl	401cc0 <dcgettext@plt>
  41315c:	mov	x27, x0
  413160:	tbnz	wzr, #0, 412eb8 <ferror@plt+0x11128>
  413164:	b	413498 <ferror@plt+0x11708>
  413168:	tst	x8, #0xff00000
  41316c:	b.eq	41317c <ferror@plt+0x113ec>  // b.none
  413170:	orr	x24, x24, x8
  413174:	tbnz	w26, #0, 412eb8 <ferror@plt+0x11128>
  413178:	b	413498 <ferror@plt+0x11708>
  41317c:	tst	x8, #0xf0000000
  413180:	b.eq	413198 <ferror@plt+0x11408>  // b.none
  413184:	orr	x23, x23, x8
  413188:	tbnz	w26, #0, 412eb8 <ferror@plt+0x11128>
  41318c:	b	413498 <ferror@plt+0x11708>
  413190:	mov	w8, #0x44                  	// #68
  413194:	b	4131e0 <ferror@plt+0x11450>
  413198:	ldr	x9, [sp, #16]
  41319c:	orr	x9, x9, x8
  4131a0:	str	x9, [sp, #16]
  4131a4:	tbnz	w26, #0, 412eb8 <ferror@plt+0x11128>
  4131a8:	b	413498 <ferror@plt+0x11708>
  4131ac:	mov	w10, #0x20000000            	// #536870912
  4131b0:	cmp	x8, x10
  4131b4:	b.ne	4131c8 <ferror@plt+0x11438>  // b.any
  4131b8:	cmp	w9, #0x28
  4131bc:	b.ne	4131c8 <ferror@plt+0x11438>  // b.any
  4131c0:	mov	w8, #0x79                  	// #121
  4131c4:	b	4131e0 <ferror@plt+0x11450>
  4131c8:	mov	w10, #0x10000000            	// #268435456
  4131cc:	cmp	x8, x10
  4131d0:	b.ne	413200 <ferror@plt+0x11470>  // b.any
  4131d4:	cmp	w9, #0x14
  4131d8:	b.ne	413200 <ferror@plt+0x11470>  // b.any
  4131dc:	mov	w8, #0x76                  	// #118
  4131e0:	strb	w8, [x20]
  4131e4:	add	x20, x20, #0x1
  4131e8:	tbnz	w26, #0, 412eb8 <ferror@plt+0x11128>
  4131ec:	b	413498 <ferror@plt+0x11708>
  4131f0:	sub	w10, w10, #0xb4
  4131f4:	cmp	w10, #0x2
  4131f8:	b.cc	4130a0 <ferror@plt+0x11310>  // b.lo, b.ul, b.last
  4131fc:	b	413118 <ferror@plt+0x11388>
  413200:	tst	x8, #0xff00000
  413204:	b.eq	413274 <ferror@plt+0x114e4>  // b.none
  413208:	mov	w8, #0x6f                  	// #111
  41320c:	strb	w8, [x20]
  413210:	and	x25, x25, #0xfffffffff00fffff
  413214:	b	4131e4 <ferror@plt+0x11454>
  413218:	mov	w9, #0x10000000            	// #268435456
  41321c:	cmp	x8, x9
  413220:	mov	w9, #0x19                  	// #25
  413224:	b	4130ac <ferror@plt+0x1131c>
  413228:	mov	w9, #0x80000000            	// #-2147483648
  41322c:	cmp	x8, x9
  413230:	b.eq	4132f0 <ferror@plt+0x11560>  // b.none
  413234:	mov	w9, #0x20000000            	// #536870912
  413238:	cmp	x8, x9
  41323c:	b.eq	4132f8 <ferror@plt+0x11568>  // b.none
  413240:	mov	w9, #0x10000000            	// #268435456
  413244:	cmp	x8, x9
  413248:	b.ne	4132e0 <ferror@plt+0x11550>  // b.any
  41324c:	mov	w9, #0x15                  	// #21
  413250:	b	413118 <ferror@plt+0x11388>
  413254:	mov	w9, #0x10000000            	// #268435456
  413258:	cmp	x8, x9
  41325c:	b.eq	41328c <ferror@plt+0x114fc>  // b.none
  413260:	mov	w9, #0x20000000            	// #536870912
  413264:	cmp	x8, x9
  413268:	b.ne	413294 <ferror@plt+0x11504>  // b.any
  41326c:	mov	w9, #0xb                   	// #11
  413270:	b	413118 <ferror@plt+0x11388>
  413274:	tst	x8, #0xf0000000
  413278:	b.eq	4132e8 <ferror@plt+0x11558>  // b.none
  41327c:	mov	w8, #0x70                  	// #112
  413280:	strb	w8, [x20]
  413284:	and	x25, x25, #0xfffffff
  413288:	b	4131e4 <ferror@plt+0x11454>
  41328c:	mov	w9, #0xa                   	// #10
  413290:	b	413118 <ferror@plt+0x11388>
  413294:	ldur	x9, [x29, #-8]
  413298:	ldrb	w9, [x9, #31]
  41329c:	cmp	w9, #0xd
  4132a0:	b.ne	4132e0 <ferror@plt+0x11550>  // b.any
  4132a4:	mov	x9, #0x7ffffffff           	// #34359738367
  4132a8:	cmp	x8, x9
  4132ac:	mov	w9, #0xffffffff            	// #-1
  4132b0:	b.gt	413300 <ferror@plt+0x11570>
  4132b4:	mov	x10, #0x100000000           	// #4294967296
  4132b8:	cmp	x8, x10
  4132bc:	b.eq	41332c <ferror@plt+0x1159c>  // b.none
  4132c0:	mov	x10, #0x200000000           	// #8589934592
  4132c4:	cmp	x8, x10
  4132c8:	b.eq	413334 <ferror@plt+0x115a4>  // b.none
  4132cc:	mov	x10, #0x400000000           	// #17179869184
  4132d0:	cmp	x8, x10
  4132d4:	b.ne	413118 <ferror@plt+0x11388>  // b.any
  4132d8:	mov	w9, #0xe                   	// #14
  4132dc:	b	413118 <ferror@plt+0x11388>
  4132e0:	mov	w9, #0xffffffff            	// #-1
  4132e4:	b	413118 <ferror@plt+0x11388>
  4132e8:	mov	w8, #0x78                  	// #120
  4132ec:	b	4131e0 <ferror@plt+0x11450>
  4132f0:	mov	w9, #0x17                  	// #23
  4132f4:	b	413118 <ferror@plt+0x11388>
  4132f8:	mov	w9, #0x16                  	// #22
  4132fc:	b	413118 <ferror@plt+0x11388>
  413300:	mov	x10, #0x800000000           	// #34359738368
  413304:	cmp	x8, x10
  413308:	b.eq	41333c <ferror@plt+0x115ac>  // b.none
  41330c:	mov	x10, #0x1000000000          	// #68719476736
  413310:	cmp	x8, x10
  413314:	b.eq	413344 <ferror@plt+0x115b4>  // b.none
  413318:	mov	x10, #0x2000000000          	// #137438953472
  41331c:	cmp	x8, x10
  413320:	b.ne	413118 <ferror@plt+0x11388>  // b.any
  413324:	mov	w9, #0x11                  	// #17
  413328:	b	413118 <ferror@plt+0x11388>
  41332c:	mov	w9, #0xc                   	// #12
  413330:	b	413118 <ferror@plt+0x11388>
  413334:	mov	w9, #0xd                   	// #13
  413338:	b	413118 <ferror@plt+0x11388>
  41333c:	mov	w9, #0xf                   	// #15
  413340:	b	413118 <ferror@plt+0x11388>
  413344:	mov	w9, #0x10                  	// #16
  413348:	b	413118 <ferror@plt+0x11388>
  41334c:	ldrb	w8, [x22, #372]
  413350:	cmp	w8, #0x1
  413354:	b.ne	41348c <ferror@plt+0x116fc>  // b.any
  413358:	adrp	x25, 48c000 <stdout@@GLIBC_2.17+0x180>
  41335c:	add	x25, x25, #0x858
  413360:	cbz	x24, 4133ac <ferror@plt+0x1161c>
  413364:	ldr	x21, [sp, #8]
  413368:	add	x8, x25, x19
  41336c:	add	x8, x8, #0x4
  413370:	cmp	x20, x8
  413374:	sub	w28, w28, w21
  413378:	b.eq	41338c <ferror@plt+0x115fc>  // b.none
  41337c:	subs	w28, w28, #0x2
  413380:	b.ls	413420 <ferror@plt+0x11690>  // b.plast
  413384:	mov	w8, #0x202c                	// #8236
  413388:	strh	w8, [x20], #2
  41338c:	adrp	x1, 454000 <warn@@Base+0x12c10>
  413390:	add	x1, x1, #0x7f5
  413394:	mov	x0, x20
  413398:	mov	w2, w19
  41339c:	mov	w3, w19
  4133a0:	mov	x4, x24
  4133a4:	bl	4019c0 <sprintf@plt>
  4133a8:	add	x20, x20, x21
  4133ac:	cbz	x23, 4133f8 <ferror@plt+0x11668>
  4133b0:	add	x8, x25, x19
  4133b4:	orr	w21, w19, #0x7
  4133b8:	add	x8, x8, #0x4
  4133bc:	cmp	x20, x8
  4133c0:	sub	w28, w28, w21
  4133c4:	b.eq	4133d8 <ferror@plt+0x11648>  // b.none
  4133c8:	subs	w28, w28, #0x2
  4133cc:	b.ls	413420 <ferror@plt+0x11690>  // b.plast
  4133d0:	mov	w8, #0x202c                	// #8236
  4133d4:	strh	w8, [x20], #2
  4133d8:	adrp	x1, 454000 <warn@@Base+0x12c10>
  4133dc:	add	x1, x1, #0x801
  4133e0:	mov	x0, x20
  4133e4:	mov	w2, w19
  4133e8:	mov	w3, w19
  4133ec:	mov	x4, x23
  4133f0:	bl	4019c0 <sprintf@plt>
  4133f4:	add	x20, x20, x21
  4133f8:	ldr	x22, [sp, #16]
  4133fc:	cbz	x22, 41348c <ferror@plt+0x116fc>
  413400:	add	x8, x25, x19
  413404:	add	x8, x8, #0x4
  413408:	cmp	x20, x8
  41340c:	add	w21, w19, #0xa
  413410:	b.eq	41345c <ferror@plt+0x116cc>  // b.none
  413414:	sub	w8, w28, w21
  413418:	cmp	w8, #0x2
  41341c:	b.hi	413454 <ferror@plt+0x116c4>  // b.pmore
  413420:	adrp	x1, 454000 <warn@@Base+0x12c10>
  413424:	add	x1, x1, #0x7b8
  413428:	mov	w2, #0x5                   	// #5
  41342c:	mov	x0, xzr
  413430:	bl	401cc0 <dcgettext@plt>
  413434:	bl	4413f0 <warn@@Base>
  413438:	adrp	x1, 453000 <warn@@Base+0x11c10>
  41343c:	add	x1, x1, #0x14c
  413440:	mov	w2, #0x5                   	// #5
  413444:	mov	x0, xzr
  413448:	bl	401cc0 <dcgettext@plt>
  41344c:	mov	x27, x0
  413450:	b	413498 <ferror@plt+0x11708>
  413454:	mov	w8, #0x202c                	// #8236
  413458:	strh	w8, [x20], #2
  41345c:	adrp	x1, 454000 <warn@@Base+0x12c10>
  413460:	add	x1, x1, #0x80f
  413464:	mov	w2, #0x5                   	// #5
  413468:	mov	x0, xzr
  41346c:	bl	401cc0 <dcgettext@plt>
  413470:	mov	x1, x0
  413474:	mov	x0, x20
  413478:	mov	w2, w19
  41347c:	mov	w3, w19
  413480:	mov	x4, x22
  413484:	bl	4019c0 <sprintf@plt>
  413488:	add	x20, x20, x21
  41348c:	adrp	x27, 48c000 <stdout@@GLIBC_2.17+0x180>
  413490:	add	x27, x27, #0x858
  413494:	strb	wzr, [x20]
  413498:	mov	x0, x27
  41349c:	ldp	x20, x19, [sp, #112]
  4134a0:	ldp	x22, x21, [sp, #96]
  4134a4:	ldp	x24, x23, [sp, #80]
  4134a8:	ldp	x26, x25, [sp, #64]
  4134ac:	ldp	x28, x27, [sp, #48]
  4134b0:	ldp	x29, x30, [sp, #32]
  4134b4:	add	sp, sp, #0x80
  4134b8:	ret
  4134bc:	mov	w9, #0x1                   	// #1
  4134c0:	adrp	x8, 454000 <warn@@Base+0x12c10>
  4134c4:	movk	w9, #0x7000, lsl #16
  4134c8:	add	x8, x8, #0x15f
  4134cc:	cmp	w0, w9
  4134d0:	csel	x0, x8, xzr, eq  // eq = none
  4134d4:	ret
  4134d8:	mov	w8, #0x90000000            	// #-1879048192
  4134dc:	add	w8, w0, w8
  4134e0:	cmp	w8, #0x2b
  4134e4:	b.hi	4134f8 <ferror@plt+0x11768>  // b.pmore
  4134e8:	adrp	x9, 448000 <warn@@Base+0x6c10>
  4134ec:	add	x9, x9, #0xc0
  4134f0:	ldr	x0, [x9, w8, sxtw #3]
  4134f4:	ret
  4134f8:	mov	x0, xzr
  4134fc:	ret
  413500:	mov	w8, #0x90000000            	// #-1879048192
  413504:	add	w8, w0, w8
  413508:	cmp	w8, #0x9
  41350c:	b.hi	413520 <ferror@plt+0x11790>  // b.pmore
  413510:	adrp	x9, 448000 <warn@@Base+0x6c10>
  413514:	add	x9, x9, #0x220
  413518:	ldr	x0, [x9, w8, sxtw #3]
  41351c:	ret
  413520:	mov	x0, xzr
  413524:	ret
  413528:	lsr	w8, w1, #24
  41352c:	cmp	w8, #0x78
  413530:	b.ne	41354c <ferror@plt+0x117bc>  // b.any
  413534:	stp	x29, x30, [sp, #-16]!
  413538:	ubfx	w1, w1, #16, #8
  41353c:	mov	x29, sp
  413540:	bl	40e1f8 <ferror@plt+0xc468>
  413544:	ldp	x29, x30, [sp], #16
  413548:	ret
  41354c:	mov	w8, #0x6fffffff            	// #1879048191
  413550:	cmp	w1, w8
  413554:	b.gt	41358c <ferror@plt+0x117fc>
  413558:	mov	w8, #0xa0000000            	// #-1610612736
  41355c:	add	w8, w1, w8
  413560:	cmp	w8, #0x6
  413564:	b.hi	413620 <ferror@plt+0x11890>  // b.pmore
  413568:	adrp	x9, 445000 <warn@@Base+0x3c10>
  41356c:	add	x9, x9, #0x5fe
  413570:	adr	x10, 413580 <ferror@plt+0x117f0>
  413574:	ldrb	w11, [x9, x8]
  413578:	add	x10, x10, x11, lsl #2
  41357c:	br	x10
  413580:	adrp	x0, 454000 <warn@@Base+0x12c10>
  413584:	add	x0, x0, #0x3f9
  413588:	ret
  41358c:	mov	w8, #0x70000000            	// #1879048192
  413590:	cmp	w1, w8
  413594:	b.eq	413608 <ferror@plt+0x11878>  // b.none
  413598:	mov	w8, #0x79000000            	// #2030043136
  41359c:	cmp	w1, w8
  4135a0:	b.eq	413614 <ferror@plt+0x11884>  // b.none
  4135a4:	mov	w8, #0x1                   	// #1
  4135a8:	movk	w8, #0x7000, lsl #16
  4135ac:	cmp	w1, w8
  4135b0:	b.ne	413620 <ferror@plt+0x11890>  // b.any
  4135b4:	adrp	x0, 454000 <warn@@Base+0x12c10>
  4135b8:	add	x0, x0, #0x3d8
  4135bc:	ret
  4135c0:	adrp	x0, 454000 <warn@@Base+0x12c10>
  4135c4:	add	x0, x0, #0x403
  4135c8:	ret
  4135cc:	adrp	x0, 454000 <warn@@Base+0x12c10>
  4135d0:	add	x0, x0, #0x416
  4135d4:	ret
  4135d8:	adrp	x0, 454000 <warn@@Base+0x12c10>
  4135dc:	add	x0, x0, #0x420
  4135e0:	ret
  4135e4:	adrp	x0, 454000 <warn@@Base+0x12c10>
  4135e8:	add	x0, x0, #0x42e
  4135ec:	ret
  4135f0:	adrp	x0, 454000 <warn@@Base+0x12c10>
  4135f4:	add	x0, x0, #0x43b
  4135f8:	ret
  4135fc:	adrp	x0, 454000 <warn@@Base+0x12c10>
  413600:	add	x0, x0, #0x44d
  413604:	ret
  413608:	adrp	x0, 454000 <warn@@Base+0x12c10>
  41360c:	add	x0, x0, #0x3ce
  413610:	ret
  413614:	adrp	x0, 454000 <warn@@Base+0x12c10>
  413618:	add	x0, x0, #0x3e5
  41361c:	ret
  413620:	mov	x0, xzr
  413624:	ret
  413628:	mov	w9, #0x1                   	// #1
  41362c:	adrp	x8, 454000 <warn@@Base+0x12c10>
  413630:	movk	w9, #0x7000, lsl #16
  413634:	add	x8, x8, #0x457
  413638:	cmp	w0, w9
  41363c:	csel	x0, x8, xzr, eq  // eq = none
  413640:	ret
  413644:	mov	w9, #0x3                   	// #3
  413648:	adrp	x8, 454000 <warn@@Base+0x12c10>
  41364c:	movk	w9, #0x7000, lsl #16
  413650:	add	x8, x8, #0x465
  413654:	cmp	w0, w9
  413658:	csel	x0, x8, xzr, eq  // eq = none
  41365c:	ret
  413660:	mov	w8, #0x8fffffff            	// #-1879048193
  413664:	add	w8, w0, w8
  413668:	cmp	w8, #0x4
  41366c:	b.hi	413680 <ferror@plt+0x118f0>  // b.pmore
  413670:	adrp	x9, 448000 <warn@@Base+0x6c10>
  413674:	add	x9, x9, #0x270
  413678:	ldr	x0, [x9, w8, sxtw #3]
  41367c:	ret
  413680:	mov	x0, xzr
  413684:	ret
  413688:	mov	w8, #0x7effffff            	// #2130706431
  41368c:	cmp	w0, w8
  413690:	b.le	4136c8 <ferror@plt+0x11938>
  413694:	mov	w8, #0x81000000            	// #-2130706432
  413698:	add	w8, w0, w8
  41369c:	cmp	w8, #0x4
  4136a0:	b.hi	41374c <ferror@plt+0x119bc>  // b.pmore
  4136a4:	adrp	x9, 445000 <warn@@Base+0x3c10>
  4136a8:	add	x9, x9, #0x605
  4136ac:	adr	x10, 4136bc <ferror@plt+0x1192c>
  4136b0:	ldrb	w11, [x9, x8]
  4136b4:	add	x10, x10, x11, lsl #2
  4136b8:	br	x10
  4136bc:	adrp	x0, 454000 <warn@@Base+0x12c10>
  4136c0:	add	x0, x0, #0x4f3
  4136c4:	ret
  4136c8:	mov	w8, #0x1                   	// #1
  4136cc:	movk	w8, #0x7000, lsl #16
  4136d0:	cmp	w0, w8
  4136d4:	b.eq	413734 <ferror@plt+0x119a4>  // b.none
  4136d8:	mov	w8, #0x2                   	// #2
  4136dc:	movk	w8, #0x7000, lsl #16
  4136e0:	cmp	w0, w8
  4136e4:	b.eq	413740 <ferror@plt+0x119b0>  // b.none
  4136e8:	mov	w8, #0x3                   	// #3
  4136ec:	movk	w8, #0x7000, lsl #16
  4136f0:	cmp	w0, w8
  4136f4:	b.ne	41374c <ferror@plt+0x119bc>  // b.any
  4136f8:	adrp	x0, 454000 <warn@@Base+0x12c10>
  4136fc:	add	x0, x0, #0x4e2
  413700:	ret
  413704:	adrp	x0, 454000 <warn@@Base+0x12c10>
  413708:	add	x0, x0, #0x4fc
  41370c:	ret
  413710:	adrp	x0, 454000 <warn@@Base+0x12c10>
  413714:	add	x0, x0, #0x504
  413718:	ret
  41371c:	adrp	x0, 454000 <warn@@Base+0x12c10>
  413720:	add	x0, x0, #0x50f
  413724:	ret
  413728:	adrp	x0, 454000 <warn@@Base+0x12c10>
  41372c:	add	x0, x0, #0x51b
  413730:	ret
  413734:	adrp	x0, 454000 <warn@@Base+0x12c10>
  413738:	add	x0, x0, #0x4c4
  41373c:	ret
  413740:	adrp	x0, 454000 <warn@@Base+0x12c10>
  413744:	add	x0, x0, #0x4d1
  413748:	ret
  41374c:	mov	x0, xzr
  413750:	ret
  413754:	mov	w8, #0x3                   	// #3
  413758:	movk	w8, #0x7000, lsl #16
  41375c:	cmp	w0, w8
  413760:	b.eq	413790 <ferror@plt+0x11a00>  // b.none
  413764:	mov	w8, #0x5                   	// #5
  413768:	movk	w8, #0x7f00, lsl #16
  41376c:	cmp	w0, w8
  413770:	b.eq	41379c <ferror@plt+0x11a0c>  // b.none
  413774:	mov	w8, #0x6                   	// #6
  413778:	movk	w8, #0x7f00, lsl #16
  41377c:	cmp	w0, w8
  413780:	b.ne	4137a8 <ferror@plt+0x11a18>  // b.any
  413784:	adrp	x0, 454000 <warn@@Base+0x12c10>
  413788:	add	x0, x0, #0x537
  41378c:	ret
  413790:	adrp	x0, 454000 <warn@@Base+0x12c10>
  413794:	add	x0, x0, #0x54a
  413798:	ret
  41379c:	adrp	x0, 454000 <warn@@Base+0x12c10>
  4137a0:	add	x0, x0, #0x526
  4137a4:	ret
  4137a8:	mov	x0, xzr
  4137ac:	ret
  4137b0:	mov	w8, #0x80000000            	// #-2147483648
  4137b4:	cmp	w0, w8
  4137b8:	b.eq	4137e8 <ferror@plt+0x11a58>  // b.none
  4137bc:	mov	w8, #0x1                   	// #1
  4137c0:	movk	w8, #0x7000, lsl #16
  4137c4:	cmp	w0, w8
  4137c8:	b.eq	4137f4 <ferror@plt+0x11a64>  // b.none
  4137cc:	mov	w8, #0x2                   	// #2
  4137d0:	movk	w8, #0x7000, lsl #16
  4137d4:	cmp	w0, w8
  4137d8:	b.ne	413800 <ferror@plt+0x11a70>  // b.any
  4137dc:	adrp	x0, 454000 <warn@@Base+0x12c10>
  4137e0:	add	x0, x0, #0x569
  4137e4:	ret
  4137e8:	adrp	x0, 454000 <warn@@Base+0x12c10>
  4137ec:	add	x0, x0, #0x575
  4137f0:	ret
  4137f4:	adrp	x0, 454000 <warn@@Base+0x12c10>
  4137f8:	add	x0, x0, #0x55c
  4137fc:	ret
  413800:	mov	x0, xzr
  413804:	ret
  413808:	mov	w8, #0x6fffffff            	// #1879048191
  41380c:	cmp	w0, w8
  413810:	b.le	41384c <ferror@plt+0x11abc>
  413814:	mov	w8, #0x70000000            	// #1879048192
  413818:	cmp	w0, w8
  41381c:	b.eq	413870 <ferror@plt+0x11ae0>  // b.none
  413820:	mov	w8, #0x2                   	// #2
  413824:	movk	w8, #0x7000, lsl #16
  413828:	cmp	w0, w8
  41382c:	b.eq	41387c <ferror@plt+0x11aec>  // b.none
  413830:	mov	w8, #0x1                   	// #1
  413834:	movk	w8, #0x7000, lsl #16
  413838:	cmp	w0, w8
  41383c:	b.ne	413894 <ferror@plt+0x11b04>  // b.any
  413840:	adrp	x0, 454000 <warn@@Base+0x12c10>
  413844:	add	x0, x0, #0x592
  413848:	ret
  41384c:	mov	w8, #0x80000000            	// #-2147483648
  413850:	cmp	w0, w8
  413854:	b.eq	413888 <ferror@plt+0x11af8>  // b.none
  413858:	mov	w8, #0xa0000000            	// #-1610612736
  41385c:	cmp	w0, w8
  413860:	b.ne	413894 <ferror@plt+0x11b04>  // b.any
  413864:	adrp	x0, 454000 <warn@@Base+0x12c10>
  413868:	add	x0, x0, #0x5c0
  41386c:	ret
  413870:	adrp	x0, 454000 <warn@@Base+0x12c10>
  413874:	add	x0, x0, #0x580
  413878:	ret
  41387c:	adrp	x0, 454000 <warn@@Base+0x12c10>
  413880:	add	x0, x0, #0x5a3
  413884:	ret
  413888:	adrp	x0, 454000 <warn@@Base+0x12c10>
  41388c:	add	x0, x0, #0x5b4
  413890:	ret
  413894:	mov	x0, xzr
  413898:	ret
  41389c:	mov	w9, #0x3                   	// #3
  4138a0:	adrp	x8, 454000 <warn@@Base+0x12c10>
  4138a4:	movk	w9, #0x7000, lsl #16
  4138a8:	add	x8, x8, #0x5cd
  4138ac:	cmp	w0, w9
  4138b0:	csel	x0, x8, xzr, eq  // eq = none
  4138b4:	ret
  4138b8:	mov	x8, #0xffffffffffff0012    	// #-65518
  4138bc:	movk	x8, #0x9000, lsl #16
  4138c0:	add	x8, x0, x8
  4138c4:	cmp	x8, #0x12
  4138c8:	b.hi	4138dc <ferror@plt+0x11b4c>  // b.pmore
  4138cc:	adrp	x9, 448000 <warn@@Base+0x6c10>
  4138d0:	add	x9, x9, #0x298
  4138d4:	ldr	x0, [x9, x8, lsl #3]
  4138d8:	ret
  4138dc:	mov	x0, xzr
  4138e0:	ret
  4138e4:	stp	x29, x30, [sp, #-32]!
  4138e8:	stp	x20, x19, [sp, #16]
  4138ec:	mov	x29, sp
  4138f0:	cbz	w0, 41390c <ferror@plt+0x11b7c>
  4138f4:	mov	w20, w0
  4138f8:	cmp	w0, #0x1
  4138fc:	b.ne	413918 <ferror@plt+0x11b88>  // b.any
  413900:	adrp	x19, 454000 <warn@@Base+0x12c10>
  413904:	add	x19, x19, #0xb39
  413908:	b	4139dc <ferror@plt+0x11c4c>
  41390c:	adrp	x19, 466000 <warn@@Base+0x24c10>
  413910:	add	x19, x19, #0x215
  413914:	b	4139dc <ferror@plt+0x11c4c>
  413918:	adrp	x1, 454000 <warn@@Base+0x12c10>
  41391c:	add	x1, x1, #0xb41
  413920:	mov	w2, #0x5                   	// #5
  413924:	mov	x0, xzr
  413928:	bl	401cc0 <dcgettext@plt>
  41392c:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  413930:	add	x19, x19, #0xc61
  413934:	mov	x2, x0
  413938:	mov	w1, #0xe                   	// #14
  41393c:	mov	x0, x19
  413940:	mov	w3, w20
  413944:	bl	401a20 <snprintf@plt>
  413948:	tst	w20, #0xff00000
  41394c:	b.eq	4139ec <ferror@plt+0x11c5c>  // b.none
  413950:	mov	x0, x19
  413954:	bl	401940 <strlen@plt>
  413958:	adrp	x8, 454000 <warn@@Base+0x12c10>
  41395c:	add	x8, x8, #0xb49
  413960:	ldr	x9, [x8]
  413964:	ldur	x8, [x8, #6]
  413968:	mov	w11, #0xfffe                	// #65534
  41396c:	movk	w11, #0xf00f, lsl #16
  413970:	add	x10, x19, x0
  413974:	and	w20, w20, w11
  413978:	str	x9, [x10]
  41397c:	stur	x8, [x10, #6]
  413980:	lsr	w8, w20, #28
  413984:	cbz	w8, 4139a4 <ferror@plt+0x11c14>
  413988:	mov	x0, x19
  41398c:	bl	401940 <strlen@plt>
  413990:	adrp	x8, 454000 <warn@@Base+0x12c10>
  413994:	add	x8, x8, #0xb57
  413998:	ldr	q0, [x8]
  41399c:	and	w20, w20, #0xffffffe
  4139a0:	str	q0, [x19, x0]
  4139a4:	cbz	w20, 4139cc <ferror@plt+0x11c3c>
  4139a8:	mov	x0, x19
  4139ac:	bl	401940 <strlen@plt>
  4139b0:	adrp	x8, 453000 <warn@@Base+0x11c10>
  4139b4:	add	x8, x8, #0x14c
  4139b8:	ldr	x8, [x8]
  4139bc:	add	x9, x19, x0
  4139c0:	mov	w10, #0x3e                  	// #62
  4139c4:	strh	w10, [x9, #8]
  4139c8:	str	x8, [x9]
  4139cc:	mov	x0, x19
  4139d0:	bl	401940 <strlen@plt>
  4139d4:	mov	w8, #0x5d                  	// #93
  4139d8:	strh	w8, [x19, x0]
  4139dc:	mov	x0, x19
  4139e0:	ldp	x20, x19, [sp, #16]
  4139e4:	ldp	x29, x30, [sp], #32
  4139e8:	ret
  4139ec:	and	w20, w20, #0xfffffffe
  4139f0:	lsr	w8, w20, #28
  4139f4:	cbnz	w8, 413988 <ferror@plt+0x11bf8>
  4139f8:	b	4139a4 <ferror@plt+0x11c14>
  4139fc:	stp	x29, x30, [sp, #-48]!
  413a00:	stp	x20, x19, [sp, #32]
  413a04:	ldr	x8, [x0, #120]
  413a08:	str	x21, [sp, #16]
  413a0c:	mov	x29, sp
  413a10:	cbz	x8, 413a1c <ferror@plt+0x11c8c>
  413a14:	mov	w0, #0x1                   	// #1
  413a18:	b	413aac <ferror@plt+0x11d1c>
  413a1c:	adrp	x21, 48c000 <stdout@@GLIBC_2.17+0x180>
  413a20:	ldr	w8, [x21, #100]
  413a24:	mov	x19, x0
  413a28:	ldr	w0, [x0, #92]
  413a2c:	ldr	x10, [x19, #16]
  413a30:	mov	w9, #0x20                  	// #32
  413a34:	cmp	w8, #0x0
  413a38:	mov	w8, #0x38                  	// #56
  413a3c:	csel	x8, x8, x9, eq  // eq = none
  413a40:	mul	x8, x8, x0
  413a44:	cmp	x8, x10
  413a48:	b.cs	413a7c <ferror@plt+0x11cec>  // b.hs, b.nlast
  413a4c:	mov	w1, #0x40                  	// #64
  413a50:	bl	42b880 <ferror@plt+0x29af0>
  413a54:	cbz	x0, 413a90 <ferror@plt+0x11d00>
  413a58:	ldr	w8, [x21, #100]
  413a5c:	mov	x20, x0
  413a60:	cbz	w8, 413abc <ferror@plt+0x11d2c>
  413a64:	mov	x0, x19
  413a68:	mov	x1, x20
  413a6c:	bl	413db4 <ferror@plt+0x12024>
  413a70:	cbz	w0, 413acc <ferror@plt+0x11d3c>
  413a74:	str	x20, [x19, #120]
  413a78:	b	413a14 <ferror@plt+0x11c84>
  413a7c:	adrp	x1, 455000 <warn@@Base+0x13c10>
  413a80:	add	x1, x1, #0xeb
  413a84:	mov	w2, #0x5                   	// #5
  413a88:	mov	x0, xzr
  413a8c:	b	413a9c <ferror@plt+0x11d0c>
  413a90:	adrp	x1, 455000 <warn@@Base+0x13c10>
  413a94:	add	x1, x1, #0x126
  413a98:	mov	w2, #0x5                   	// #5
  413a9c:	bl	401cc0 <dcgettext@plt>
  413aa0:	ldr	w1, [x19, #92]
  413aa4:	bl	44132c <error@@Base>
  413aa8:	mov	w0, wzr
  413aac:	ldp	x20, x19, [sp, #32]
  413ab0:	ldr	x21, [sp, #16]
  413ab4:	ldp	x29, x30, [sp], #48
  413ab8:	ret
  413abc:	mov	x0, x19
  413ac0:	mov	x1, x20
  413ac4:	bl	413f54 <ferror@plt+0x121c4>
  413ac8:	cbnz	w0, 413a74 <ferror@plt+0x11ce4>
  413acc:	mov	x0, x20
  413ad0:	bl	401c10 <free@plt>
  413ad4:	b	413aa8 <ferror@plt+0x11d18>
  413ad8:	stp	x29, x30, [sp, #-32]!
  413adc:	stp	x20, x19, [sp, #16]
  413ae0:	mov	x19, x1
  413ae4:	cmp	x1, #0x7
  413ae8:	mov	x29, sp
  413aec:	b.hi	413b1c <ferror@plt+0x11d8c>  // b.pmore
  413af0:	adrp	x8, 445000 <warn@@Base+0x3c10>
  413af4:	add	x8, x8, #0x60a
  413af8:	adr	x9, 413b10 <ferror@plt+0x11d80>
  413afc:	ldrb	w10, [x8, x19]
  413b00:	add	x9, x9, x10, lsl #2
  413b04:	adrp	x20, 465000 <warn@@Base+0x23c10>
  413b08:	add	x20, x20, #0xfaa
  413b0c:	br	x9
  413b10:	adrp	x20, 466000 <warn@@Base+0x24c10>
  413b14:	add	x20, x20, #0xaa4
  413b18:	b	413d80 <ferror@plt+0x11ff0>
  413b1c:	mov	x8, #0xffffffffffff1ab0    	// #-58704
  413b20:	movk	x8, #0x9b8b, lsl #16
  413b24:	add	x8, x19, x8
  413b28:	cmp	x8, #0x3
  413b2c:	b.hi	413bc0 <ferror@plt+0x11e30>  // b.pmore
  413b30:	adrp	x9, 445000 <warn@@Base+0x3c10>
  413b34:	add	x9, x9, #0x612
  413b38:	adr	x10, 413b48 <ferror@plt+0x11db8>
  413b3c:	ldrb	w11, [x9, x8]
  413b40:	add	x10, x10, x11, lsl #2
  413b44:	br	x10
  413b48:	adrp	x20, 455000 <warn@@Base+0x13c10>
  413b4c:	add	x20, x20, #0x21e
  413b50:	b	413d80 <ferror@plt+0x11ff0>
  413b54:	adrp	x20, 455000 <warn@@Base+0x13c10>
  413b58:	add	x20, x20, #0xe0d
  413b5c:	b	413d80 <ferror@plt+0x11ff0>
  413b60:	adrp	x20, 455000 <warn@@Base+0x13c10>
  413b64:	add	x20, x20, #0x212
  413b68:	b	413d80 <ferror@plt+0x11ff0>
  413b6c:	adrp	x20, 454000 <warn@@Base+0x12c10>
  413b70:	add	x20, x20, #0x9d
  413b74:	b	413d80 <ferror@plt+0x11ff0>
  413b78:	adrp	x20, 454000 <warn@@Base+0x12c10>
  413b7c:	add	x20, x20, #0xa9
  413b80:	b	413d80 <ferror@plt+0x11ff0>
  413b84:	adrp	x20, 455000 <warn@@Base+0x13c10>
  413b88:	add	x20, x20, #0x219
  413b8c:	b	413d80 <ferror@plt+0x11ff0>
  413b90:	adrp	x20, 45c000 <warn@@Base+0x1ac10>
  413b94:	add	x20, x20, #0xd85
  413b98:	b	413d80 <ferror@plt+0x11ff0>
  413b9c:	adrp	x20, 455000 <warn@@Base+0x13c10>
  413ba0:	add	x20, x20, #0x22b
  413ba4:	b	413d80 <ferror@plt+0x11ff0>
  413ba8:	adrp	x20, 455000 <warn@@Base+0x13c10>
  413bac:	add	x20, x20, #0x235
  413bb0:	b	413d80 <ferror@plt+0x11ff0>
  413bb4:	adrp	x20, 455000 <warn@@Base+0x13c10>
  413bb8:	add	x20, x20, #0x23f
  413bbc:	b	413d80 <ferror@plt+0x11ff0>
  413bc0:	and	x8, x19, #0xfffffffff0000000
  413bc4:	mov	w9, #0x60000000            	// #1610612736
  413bc8:	cmp	x8, x9
  413bcc:	b.eq	413c1c <ferror@plt+0x11e8c>  // b.none
  413bd0:	mov	w9, #0x70000000            	// #1879048192
  413bd4:	cmp	x8, x9
  413bd8:	b.ne	413c78 <ferror@plt+0x11ee8>  // b.any
  413bdc:	ldrh	w8, [x0, #82]
  413be0:	mov	x20, xzr
  413be4:	cmp	w8, #0x8b
  413be8:	b.gt	413cac <ferror@plt+0x11f1c>
  413bec:	sub	w8, w8, #0x8
  413bf0:	cmp	w8, #0x2a
  413bf4:	b.hi	413d58 <ferror@plt+0x11fc8>  // b.pmore
  413bf8:	adrp	x9, 445000 <warn@@Base+0x3c10>
  413bfc:	add	x9, x9, #0x61f
  413c00:	adr	x10, 413c10 <ferror@plt+0x11e80>
  413c04:	ldrb	w11, [x9, x8]
  413c08:	add	x10, x10, x11, lsl #2
  413c0c:	br	x10
  413c10:	mov	x0, x19
  413c14:	bl	414128 <ferror@plt+0x12398>
  413c18:	b	413d54 <ferror@plt+0x11fc4>
  413c1c:	ldrb	w8, [x0, #31]
  413c20:	mov	x20, xzr
  413c24:	sub	w8, w8, #0x1
  413c28:	cmp	w8, #0x8
  413c2c:	b.hi	413d04 <ferror@plt+0x11f74>  // b.pmore
  413c30:	adrp	x9, 445000 <warn@@Base+0x3c10>
  413c34:	add	x9, x9, #0x616
  413c38:	adr	x10, 413c48 <ferror@plt+0x11eb8>
  413c3c:	ldrb	w11, [x9, x8]
  413c40:	add	x10, x10, x11, lsl #2
  413c44:	br	x10
  413c48:	mov	x8, #0xffffffffffff1aab    	// #-58709
  413c4c:	movk	x8, #0x9b8b, lsl #16
  413c50:	add	x2, x19, x8
  413c54:	cmp	x2, #0xfff
  413c58:	b.hi	413d00 <ferror@plt+0x11f70>  // b.pmore
  413c5c:	adrp	x20, 48d000 <stdout@@GLIBC_2.17+0x1180>
  413c60:	add	x20, x20, #0xcf8
  413c64:	adrp	x1, 455000 <warn@@Base+0x13c10>
  413c68:	add	x1, x1, #0x258
  413c6c:	mov	x0, x20
  413c70:	bl	4019c0 <sprintf@plt>
  413c74:	b	413d04 <ferror@plt+0x11f74>
  413c78:	adrp	x1, 455000 <warn@@Base+0x13c10>
  413c7c:	add	x1, x1, #0x271
  413c80:	mov	w2, #0x5                   	// #5
  413c84:	mov	x0, xzr
  413c88:	bl	401cc0 <dcgettext@plt>
  413c8c:	adrp	x20, 48d000 <stdout@@GLIBC_2.17+0x1180>
  413c90:	add	x20, x20, #0xcf8
  413c94:	mov	x2, x0
  413c98:	mov	w1, #0x20                  	// #32
  413c9c:	mov	x0, x20
  413ca0:	mov	x3, x19
  413ca4:	bl	401a20 <snprintf@plt>
  413ca8:	b	413d80 <ferror@plt+0x11ff0>
  413cac:	cmp	w8, #0x8c
  413cb0:	b.eq	413d4c <ferror@plt+0x11fbc>  // b.none
  413cb4:	mov	w9, #0xa390                	// #41872
  413cb8:	cmp	w8, w9
  413cbc:	b.eq	413cf4 <ferror@plt+0x11f64>  // b.none
  413cc0:	cmp	w8, #0xb7
  413cc4:	b.ne	413d58 <ferror@plt+0x11fc8>  // b.any
  413cc8:	mov	x0, x19
  413ccc:	bl	4140f4 <ferror@plt+0x12364>
  413cd0:	b	413d54 <ferror@plt+0x11fc4>
  413cd4:	ldrh	w1, [x0, #82]
  413cd8:	mov	x0, x19
  413cdc:	bl	4141e0 <ferror@plt+0x12450>
  413ce0:	b	413cec <ferror@plt+0x11f5c>
  413ce4:	mov	x0, x19
  413ce8:	bl	414278 <ferror@plt+0x124e8>
  413cec:	mov	x20, x0
  413cf0:	b	413d04 <ferror@plt+0x11f74>
  413cf4:	mov	x0, x19
  413cf8:	bl	4141c8 <ferror@plt+0x12438>
  413cfc:	b	413d54 <ferror@plt+0x11fc4>
  413d00:	mov	x20, xzr
  413d04:	cbnz	x20, 413d80 <ferror@plt+0x11ff0>
  413d08:	mov	x8, #0xffffffffffff0000    	// #-65536
  413d0c:	movk	x8, #0xa000, lsl #16
  413d10:	adrp	x20, 48d000 <stdout@@GLIBC_2.17+0x1180>
  413d14:	adrp	x1, 455000 <warn@@Base+0x13c10>
  413d18:	add	x2, x19, x8
  413d1c:	add	x20, x20, #0xcf8
  413d20:	add	x1, x1, #0x267
  413d24:	b	413d78 <ferror@plt+0x11fe8>
  413d28:	mov	x0, x19
  413d2c:	bl	414154 <ferror@plt+0x123c4>
  413d30:	b	413d54 <ferror@plt+0x11fc4>
  413d34:	mov	x0, x19
  413d38:	bl	41410c <ferror@plt+0x1237c>
  413d3c:	b	413d54 <ferror@plt+0x11fc4>
  413d40:	mov	x0, x19
  413d44:	bl	414180 <ferror@plt+0x123f0>
  413d48:	b	413d54 <ferror@plt+0x11fc4>
  413d4c:	mov	x0, x19
  413d50:	bl	4141b0 <ferror@plt+0x12420>
  413d54:	mov	x20, x0
  413d58:	cbnz	x20, 413d80 <ferror@plt+0x11ff0>
  413d5c:	mov	x8, #0xffffffffffff0000    	// #-65536
  413d60:	movk	x8, #0x9000, lsl #16
  413d64:	adrp	x20, 48d000 <stdout@@GLIBC_2.17+0x1180>
  413d68:	adrp	x1, 455000 <warn@@Base+0x13c10>
  413d6c:	add	x2, x19, x8
  413d70:	add	x20, x20, #0xcf8
  413d74:	add	x1, x1, #0x24c
  413d78:	mov	x0, x20
  413d7c:	bl	4019c0 <sprintf@plt>
  413d80:	mov	x0, x20
  413d84:	ldp	x20, x19, [sp, #16]
  413d88:	ldp	x29, x30, [sp], #32
  413d8c:	ret
  413d90:	ldrh	w8, [x0, #82]
  413d94:	cmp	w8, #0x32
  413d98:	b.ne	413dac <ferror@plt+0x1201c>  // b.any
  413d9c:	ldrb	w8, [x0, #31]
  413da0:	cmp	w8, #0xd
  413da4:	cset	w0, eq  // eq = none
  413da8:	ret
  413dac:	mov	w0, wzr
  413db0:	ret
  413db4:	stp	x29, x30, [sp, #-64]!
  413db8:	stp	x24, x23, [sp, #16]
  413dbc:	stp	x22, x21, [sp, #32]
  413dc0:	stp	x20, x19, [sp, #48]
  413dc4:	ldr	w21, [x0, #88]
  413dc8:	mov	x20, x0
  413dcc:	mov	w0, wzr
  413dd0:	mov	x29, sp
  413dd4:	cbz	w21, 413f40 <ferror@plt+0x121b0>
  413dd8:	ldr	w22, [x20, #92]
  413ddc:	cbz	w22, 413f40 <ferror@plt+0x121b0>
  413de0:	cmp	w21, #0x1f
  413de4:	b.hi	413e08 <ferror@plt+0x12078>  // b.pmore
  413de8:	adrp	x1, 455000 <warn@@Base+0x13c10>
  413dec:	add	x1, x1, #0x150
  413df0:	mov	w2, #0x5                   	// #5
  413df4:	mov	x0, xzr
  413df8:	bl	401cc0 <dcgettext@plt>
  413dfc:	bl	44132c <error@@Base>
  413e00:	mov	w0, wzr
  413e04:	b	413f40 <ferror@plt+0x121b0>
  413e08:	mov	x19, x1
  413e0c:	cmp	w21, #0x20
  413e10:	b.eq	413e2c <ferror@plt+0x1209c>  // b.none
  413e14:	adrp	x1, 455000 <warn@@Base+0x13c10>
  413e18:	add	x1, x1, #0x1a8
  413e1c:	mov	w2, #0x5                   	// #5
  413e20:	mov	x0, xzr
  413e24:	bl	401cc0 <dcgettext@plt>
  413e28:	bl	4413f0 <warn@@Base>
  413e2c:	ldr	x23, [x20, #48]
  413e30:	adrp	x1, 455000 <warn@@Base+0x13c10>
  413e34:	add	x1, x1, #0x202
  413e38:	mov	w2, #0x5                   	// #5
  413e3c:	mov	x0, xzr
  413e40:	bl	401cc0 <dcgettext@plt>
  413e44:	mov	x5, x0
  413e48:	mov	x0, xzr
  413e4c:	mov	x1, x20
  413e50:	mov	x2, x23
  413e54:	mov	x3, x21
  413e58:	mov	x4, x22
  413e5c:	bl	402054 <ferror@plt+0x2c4>
  413e60:	cbz	x0, 413f40 <ferror@plt+0x121b0>
  413e64:	ldr	w8, [x20, #92]
  413e68:	mov	x21, x0
  413e6c:	cbz	w8, 413f34 <ferror@plt+0x121a4>
  413e70:	mov	w23, wzr
  413e74:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4180>
  413e78:	mov	x22, x21
  413e7c:	ldr	x8, [x24, #3328]
  413e80:	mov	w1, #0x4                   	// #4
  413e84:	mov	x0, x22
  413e88:	blr	x8
  413e8c:	str	x0, [x19]
  413e90:	ldr	x8, [x24, #3328]
  413e94:	add	x0, x22, #0x4
  413e98:	mov	w1, #0x4                   	// #4
  413e9c:	blr	x8
  413ea0:	str	x0, [x19, #16]
  413ea4:	ldr	x8, [x24, #3328]
  413ea8:	add	x0, x22, #0x8
  413eac:	mov	w1, #0x4                   	// #4
  413eb0:	blr	x8
  413eb4:	str	x0, [x19, #24]
  413eb8:	ldr	x8, [x24, #3328]
  413ebc:	add	x0, x22, #0xc
  413ec0:	mov	w1, #0x4                   	// #4
  413ec4:	blr	x8
  413ec8:	str	x0, [x19, #32]
  413ecc:	ldr	x8, [x24, #3328]
  413ed0:	add	x0, x22, #0x10
  413ed4:	mov	w1, #0x4                   	// #4
  413ed8:	blr	x8
  413edc:	str	x0, [x19, #40]
  413ee0:	ldr	x8, [x24, #3328]
  413ee4:	add	x0, x22, #0x14
  413ee8:	mov	w1, #0x4                   	// #4
  413eec:	blr	x8
  413ef0:	str	x0, [x19, #48]
  413ef4:	ldr	x8, [x24, #3328]
  413ef8:	add	x0, x22, #0x18
  413efc:	mov	w1, #0x4                   	// #4
  413f00:	blr	x8
  413f04:	str	x0, [x19, #8]
  413f08:	ldr	x8, [x24, #3328]
  413f0c:	add	x0, x22, #0x1c
  413f10:	mov	w1, #0x4                   	// #4
  413f14:	blr	x8
  413f18:	str	x0, [x19, #56]
  413f1c:	ldr	w8, [x20, #92]
  413f20:	add	w23, w23, #0x1
  413f24:	add	x22, x22, #0x20
  413f28:	add	x19, x19, #0x40
  413f2c:	cmp	w23, w8
  413f30:	b.cc	413e7c <ferror@plt+0x120ec>  // b.lo, b.ul, b.last
  413f34:	mov	x0, x21
  413f38:	bl	401c10 <free@plt>
  413f3c:	mov	w0, #0x1                   	// #1
  413f40:	ldp	x20, x19, [sp, #48]
  413f44:	ldp	x22, x21, [sp, #32]
  413f48:	ldp	x24, x23, [sp, #16]
  413f4c:	ldp	x29, x30, [sp], #64
  413f50:	ret
  413f54:	stp	x29, x30, [sp, #-64]!
  413f58:	stp	x24, x23, [sp, #16]
  413f5c:	stp	x22, x21, [sp, #32]
  413f60:	stp	x20, x19, [sp, #48]
  413f64:	ldr	w21, [x0, #88]
  413f68:	mov	x20, x0
  413f6c:	mov	w0, wzr
  413f70:	mov	x29, sp
  413f74:	cbz	w21, 4140e0 <ferror@plt+0x12350>
  413f78:	ldr	w22, [x20, #92]
  413f7c:	cbz	w22, 4140e0 <ferror@plt+0x12350>
  413f80:	cmp	w21, #0x37
  413f84:	b.hi	413fa8 <ferror@plt+0x12218>  // b.pmore
  413f88:	adrp	x1, 455000 <warn@@Base+0x13c10>
  413f8c:	add	x1, x1, #0x150
  413f90:	mov	w2, #0x5                   	// #5
  413f94:	mov	x0, xzr
  413f98:	bl	401cc0 <dcgettext@plt>
  413f9c:	bl	44132c <error@@Base>
  413fa0:	mov	w0, wzr
  413fa4:	b	4140e0 <ferror@plt+0x12350>
  413fa8:	mov	x19, x1
  413fac:	cmp	w21, #0x38
  413fb0:	b.eq	413fcc <ferror@plt+0x1223c>  // b.none
  413fb4:	adrp	x1, 455000 <warn@@Base+0x13c10>
  413fb8:	add	x1, x1, #0x1a8
  413fbc:	mov	w2, #0x5                   	// #5
  413fc0:	mov	x0, xzr
  413fc4:	bl	401cc0 <dcgettext@plt>
  413fc8:	bl	4413f0 <warn@@Base>
  413fcc:	ldr	x23, [x20, #48]
  413fd0:	adrp	x1, 455000 <warn@@Base+0x13c10>
  413fd4:	add	x1, x1, #0x202
  413fd8:	mov	w2, #0x5                   	// #5
  413fdc:	mov	x0, xzr
  413fe0:	bl	401cc0 <dcgettext@plt>
  413fe4:	mov	x5, x0
  413fe8:	mov	x0, xzr
  413fec:	mov	x1, x20
  413ff0:	mov	x2, x23
  413ff4:	mov	x3, x21
  413ff8:	mov	x4, x22
  413ffc:	bl	402054 <ferror@plt+0x2c4>
  414000:	cbz	x0, 4140e0 <ferror@plt+0x12350>
  414004:	ldr	w8, [x20, #92]
  414008:	mov	x21, x0
  41400c:	cbz	w8, 4140d4 <ferror@plt+0x12344>
  414010:	mov	w23, wzr
  414014:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4180>
  414018:	mov	x22, x21
  41401c:	ldr	x8, [x24, #3328]
  414020:	mov	w1, #0x4                   	// #4
  414024:	mov	x0, x22
  414028:	blr	x8
  41402c:	str	x0, [x19]
  414030:	ldr	x8, [x24, #3328]
  414034:	add	x0, x22, #0x4
  414038:	mov	w1, #0x4                   	// #4
  41403c:	blr	x8
  414040:	str	x0, [x19, #8]
  414044:	ldr	x8, [x24, #3328]
  414048:	add	x0, x22, #0x8
  41404c:	mov	w1, #0x8                   	// #8
  414050:	blr	x8
  414054:	str	x0, [x19, #16]
  414058:	ldr	x8, [x24, #3328]
  41405c:	add	x0, x22, #0x10
  414060:	mov	w1, #0x8                   	// #8
  414064:	blr	x8
  414068:	str	x0, [x19, #24]
  41406c:	ldr	x8, [x24, #3328]
  414070:	add	x0, x22, #0x18
  414074:	mov	w1, #0x8                   	// #8
  414078:	blr	x8
  41407c:	str	x0, [x19, #32]
  414080:	ldr	x8, [x24, #3328]
  414084:	add	x0, x22, #0x20
  414088:	mov	w1, #0x8                   	// #8
  41408c:	blr	x8
  414090:	str	x0, [x19, #40]
  414094:	ldr	x8, [x24, #3328]
  414098:	add	x0, x22, #0x28
  41409c:	mov	w1, #0x8                   	// #8
  4140a0:	blr	x8
  4140a4:	str	x0, [x19, #48]
  4140a8:	ldr	x8, [x24, #3328]
  4140ac:	add	x0, x22, #0x30
  4140b0:	mov	w1, #0x8                   	// #8
  4140b4:	blr	x8
  4140b8:	str	x0, [x19, #56]
  4140bc:	ldr	w8, [x20, #92]
  4140c0:	add	w23, w23, #0x1
  4140c4:	add	x22, x22, #0x38
  4140c8:	add	x19, x19, #0x40
  4140cc:	cmp	w23, w8
  4140d0:	b.cc	41401c <ferror@plt+0x1228c>  // b.lo, b.ul, b.last
  4140d4:	mov	x0, x21
  4140d8:	bl	401c10 <free@plt>
  4140dc:	mov	w0, #0x1                   	// #1
  4140e0:	ldp	x20, x19, [sp, #48]
  4140e4:	ldp	x22, x21, [sp, #32]
  4140e8:	ldp	x24, x23, [sp, #16]
  4140ec:	ldp	x29, x30, [sp], #64
  4140f0:	ret
  4140f4:	adrp	x8, 455000 <warn@@Base+0x13c10>
  4140f8:	mov	w9, #0x70000000            	// #1879048192
  4140fc:	add	x8, x8, #0x280
  414100:	cmp	x0, x9
  414104:	csel	x0, x8, xzr, eq  // eq = none
  414108:	ret
  41410c:	mov	w9, #0x1                   	// #1
  414110:	adrp	x8, 454000 <warn@@Base+0x12c10>
  414114:	movk	w9, #0x7000, lsl #16
  414118:	add	x8, x8, #0x47c
  41411c:	cmp	x0, x9
  414120:	csel	x0, x8, xzr, eq  // eq = none
  414124:	ret
  414128:	mov	x8, #0xffffffffffff0000    	// #-65536
  41412c:	movk	x8, #0x9000, lsl #16
  414130:	add	x8, x0, x8
  414134:	cmp	x8, #0x3
  414138:	b.hi	41414c <ferror@plt+0x123bc>  // b.pmore
  41413c:	adrp	x9, 448000 <warn@@Base+0x6c10>
  414140:	add	x9, x9, #0x330
  414144:	ldr	x0, [x9, x8, lsl #3]
  414148:	ret
  41414c:	mov	x0, xzr
  414150:	ret
  414154:	mov	x8, #0xffffffffffff0000    	// #-65536
  414158:	movk	x8, #0x9000, lsl #16
  41415c:	add	x8, x0, x8
  414160:	cmp	x8, #0x2
  414164:	b.hi	414178 <ferror@plt+0x123e8>  // b.pmore
  414168:	adrp	x9, 448000 <warn@@Base+0x6c10>
  41416c:	add	x9, x9, #0x350
  414170:	ldr	x0, [x9, x8, lsl #3]
  414174:	ret
  414178:	mov	x0, xzr
  41417c:	ret
  414180:	mov	w9, #0x1                   	// #1
  414184:	adrp	x8, 454000 <warn@@Base+0x12c10>
  414188:	movk	w9, #0x7000, lsl #16
  41418c:	add	x8, x8, #0x3d8
  414190:	adrp	x10, 455000 <warn@@Base+0x13c10>
  414194:	mov	w11, #0x70000000            	// #1879048192
  414198:	cmp	x0, x9
  41419c:	add	x10, x10, #0x2b7
  4141a0:	csel	x8, x8, xzr, eq  // eq = none
  4141a4:	cmp	x0, x11
  4141a8:	csel	x0, x10, x8, eq  // eq = none
  4141ac:	ret
  4141b0:	adrp	x8, 455000 <warn@@Base+0x13c10>
  4141b4:	mov	w9, #0x70000000            	// #1879048192
  4141b8:	add	x8, x8, #0x2c5
  4141bc:	cmp	x0, x9
  4141c0:	csel	x0, x8, xzr, eq  // eq = none
  4141c4:	ret
  4141c8:	adrp	x8, 455000 <warn@@Base+0x13c10>
  4141cc:	mov	w9, #0x70000000            	// #1879048192
  4141d0:	add	x8, x8, #0x2d2
  4141d4:	cmp	x0, x9
  4141d8:	csel	x0, x8, xzr, eq  // eq = none
  4141dc:	ret
  4141e0:	cmp	w1, #0x32
  4141e4:	b.eq	414214 <ferror@plt+0x12484>  // b.none
  4141e8:	cmp	w1, #0xf
  4141ec:	b.ne	41424c <ferror@plt+0x124bc>  // b.any
  4141f0:	mov	x8, #0xffffffffffff0000    	// #-65536
  4141f4:	movk	x8, #0xa000, lsl #16
  4141f8:	add	x8, x0, x8
  4141fc:	cmp	x8, #0x16
  414200:	b.cs	41424c <ferror@plt+0x124bc>  // b.hs, b.nlast
  414204:	adrp	x9, 448000 <warn@@Base+0x6c10>
  414208:	add	x9, x9, #0x368
  41420c:	ldr	x0, [x9, x8, lsl #3]
  414210:	b	414248 <ferror@plt+0x124b8>
  414214:	mov	x8, #0xffffffffffff0000    	// #-65536
  414218:	movk	x8, #0xa000, lsl #16
  41421c:	add	x8, x0, x8
  414220:	cmp	x8, #0x14
  414224:	b.hi	41424c <ferror@plt+0x124bc>  // b.pmore
  414228:	adrp	x9, 445000 <warn@@Base+0x3c10>
  41422c:	add	x9, x9, #0x64a
  414230:	adr	x10, 414248 <ferror@plt+0x124b8>
  414234:	ldrb	w11, [x9, x8]
  414238:	add	x10, x10, x11, lsl #2
  41423c:	adrp	x0, 455000 <warn@@Base+0x13c10>
  414240:	add	x0, x0, #0x2dd
  414244:	br	x10
  414248:	ret
  41424c:	mov	x0, xzr
  414250:	ret
  414254:	adrp	x0, 455000 <warn@@Base+0x13c10>
  414258:	add	x0, x0, #0x379
  41425c:	ret
  414260:	adrp	x0, 455000 <warn@@Base+0x13c10>
  414264:	add	x0, x0, #0x386
  414268:	ret
  41426c:	adrp	x0, 455000 <warn@@Base+0x13c10>
  414270:	add	x0, x0, #0x393
  414274:	ret
  414278:	mov	x8, #0xffffffffffff0009    	// #-65527
  41427c:	movk	x8, #0x9000, lsl #16
  414280:	add	x8, x0, x8
  414284:	cmp	x8, #0x8
  414288:	b.hi	4142b0 <ferror@plt+0x12520>  // b.pmore
  41428c:	adrp	x9, 445000 <warn@@Base+0x3c10>
  414290:	add	x9, x9, #0x65f
  414294:	adr	x10, 4142a4 <ferror@plt+0x12514>
  414298:	ldrb	w11, [x9, x8]
  41429c:	add	x10, x10, x11, lsl #2
  4142a0:	br	x10
  4142a4:	adrp	x0, 455000 <warn@@Base+0x13c10>
  4142a8:	add	x0, x0, #0x3cc
  4142ac:	ret
  4142b0:	mov	w8, #0xe550                	// #58704
  4142b4:	movk	w8, #0x6464, lsl #16
  4142b8:	cmp	x0, x8
  4142bc:	b.eq	414320 <ferror@plt+0x12590>  // b.none
  4142c0:	mov	w8, #0xe550                	// #58704
  4142c4:	movk	w8, #0x6474, lsl #16
  4142c8:	cmp	x0, x8
  4142cc:	b.ne	4142dc <ferror@plt+0x1254c>  // b.any
  4142d0:	adrp	x0, 455000 <warn@@Base+0x13c10>
  4142d4:	add	x0, x0, #0x3bb
  4142d8:	ret
  4142dc:	mov	x0, xzr
  4142e0:	ret
  4142e4:	adrp	x0, 455000 <warn@@Base+0x13c10>
  4142e8:	add	x0, x0, #0x3d6
  4142ec:	ret
  4142f0:	adrp	x0, 455000 <warn@@Base+0x13c10>
  4142f4:	add	x0, x0, #0x3e1
  4142f8:	ret
  4142fc:	adrp	x0, 455000 <warn@@Base+0x13c10>
  414300:	add	x0, x0, #0x3ee
  414304:	ret
  414308:	adrp	x0, 455000 <warn@@Base+0x13c10>
  41430c:	add	x0, x0, #0x3fc
  414310:	ret
  414314:	adrp	x0, 455000 <warn@@Base+0x13c10>
  414318:	add	x0, x0, #0x407
  41431c:	ret
  414320:	adrp	x0, 455000 <warn@@Base+0x13c10>
  414324:	add	x0, x0, #0x3ac
  414328:	ret
  41432c:	stp	x29, x30, [sp, #-64]!
  414330:	stp	x24, x23, [sp, #16]
  414334:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  414338:	adrp	x23, 48c000 <stdout@@GLIBC_2.17+0x180>
  41433c:	stp	x20, x19, [sp, #48]
  414340:	ldr	x19, [x8, #3304]
  414344:	ldr	x20, [x23, #3312]
  414348:	adrp	x1, 455000 <warn@@Base+0x13c10>
  41434c:	stp	x22, x21, [sp, #32]
  414350:	mov	x21, x0
  414354:	add	x1, x1, #0x8e6
  414358:	mov	w2, #0x5                   	// #5
  41435c:	mov	x0, xzr
  414360:	mov	x29, sp
  414364:	bl	401cc0 <dcgettext@plt>
  414368:	mov	x5, x0
  41436c:	mov	w3, #0x1                   	// #1
  414370:	mov	x0, xzr
  414374:	mov	x1, x21
  414378:	mov	x2, x19
  41437c:	mov	x4, x20
  414380:	bl	402054 <ferror@plt+0x2c4>
  414384:	cbz	x0, 414464 <ferror@plt+0x126d4>
  414388:	ldr	x8, [x23, #3312]
  41438c:	mov	x19, x0
  414390:	adrp	x22, 48d000 <stdout@@GLIBC_2.17+0x1180>
  414394:	str	xzr, [x22, #3352]
  414398:	cmp	x8, #0x8
  41439c:	b.lt	4143e0 <ferror@plt+0x12650>  // b.tstop
  4143a0:	adrp	x21, 490000 <stdout@@GLIBC_2.17+0x4180>
  4143a4:	mov	x20, x19
  4143a8:	ldr	x8, [x22, #3352]
  4143ac:	ldr	x9, [x21, #3328]
  4143b0:	mov	w1, #0x4                   	// #4
  4143b4:	mov	x0, x20
  4143b8:	add	x8, x8, #0x1
  4143bc:	str	x8, [x22, #3352]
  4143c0:	blr	x9
  4143c4:	cbz	x0, 4143e0 <ferror@plt+0x12650>
  4143c8:	ldr	x8, [x23, #3312]
  4143cc:	add	x9, x20, #0x10
  4143d0:	add	x20, x20, #0x8
  4143d4:	add	x8, x19, x8
  4143d8:	cmp	x9, x8
  4143dc:	b.ls	4143a8 <ferror@plt+0x12618>  // b.plast
  4143e0:	ldr	x0, [x22, #3352]
  4143e4:	mov	w1, #0x10                  	// #16
  4143e8:	bl	42b880 <ferror@plt+0x29af0>
  4143ec:	mov	x20, x0
  4143f0:	adrp	x23, 48c000 <stdout@@GLIBC_2.17+0x180>
  4143f4:	str	x0, [x23, #856]
  4143f8:	cbz	x0, 41446c <ferror@plt+0x126dc>
  4143fc:	ldr	x8, [x23, #856]
  414400:	ldr	x9, [x22, #3352]
  414404:	add	x8, x8, x9, lsl #4
  414408:	cmp	x8, x20
  41440c:	b.ls	41445c <ferror@plt+0x126cc>  // b.plast
  414410:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4180>
  414414:	mov	x21, x19
  414418:	ldr	x8, [x24, #3328]
  41441c:	mov	w1, #0x4                   	// #4
  414420:	mov	x0, x21
  414424:	blr	x8
  414428:	str	x0, [x20]
  41442c:	ldr	x8, [x24, #3328]
  414430:	add	x0, x21, #0x4
  414434:	mov	w1, #0x4                   	// #4
  414438:	blr	x8
  41443c:	str	x0, [x20, #8]
  414440:	ldr	x8, [x23, #856]
  414444:	ldr	x9, [x22, #3352]
  414448:	add	x20, x20, #0x10
  41444c:	add	x21, x21, #0x8
  414450:	add	x8, x8, x9, lsl #4
  414454:	cmp	x20, x8
  414458:	b.cc	414418 <ferror@plt+0x12688>  // b.lo, b.ul, b.last
  41445c:	mov	w20, #0x1                   	// #1
  414460:	b	414484 <ferror@plt+0x126f4>
  414464:	mov	w20, wzr
  414468:	b	41448c <ferror@plt+0x126fc>
  41446c:	adrp	x1, 455000 <warn@@Base+0x13c10>
  414470:	add	x1, x1, #0x8f6
  414474:	mov	w2, #0x5                   	// #5
  414478:	bl	401cc0 <dcgettext@plt>
  41447c:	ldr	x1, [x22, #3352]
  414480:	bl	44132c <error@@Base>
  414484:	mov	x0, x19
  414488:	bl	401c10 <free@plt>
  41448c:	mov	w0, w20
  414490:	ldp	x20, x19, [sp, #48]
  414494:	ldp	x22, x21, [sp, #32]
  414498:	ldp	x24, x23, [sp, #16]
  41449c:	ldp	x29, x30, [sp], #64
  4144a0:	ret
  4144a4:	stp	x29, x30, [sp, #-64]!
  4144a8:	stp	x24, x23, [sp, #16]
  4144ac:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4144b0:	adrp	x23, 48c000 <stdout@@GLIBC_2.17+0x180>
  4144b4:	stp	x20, x19, [sp, #48]
  4144b8:	ldr	x19, [x8, #3304]
  4144bc:	ldr	x20, [x23, #3312]
  4144c0:	adrp	x1, 455000 <warn@@Base+0x13c10>
  4144c4:	stp	x22, x21, [sp, #32]
  4144c8:	mov	x21, x0
  4144cc:	add	x1, x1, #0x8e6
  4144d0:	mov	w2, #0x5                   	// #5
  4144d4:	mov	x0, xzr
  4144d8:	mov	x29, sp
  4144dc:	bl	401cc0 <dcgettext@plt>
  4144e0:	mov	x5, x0
  4144e4:	mov	w3, #0x1                   	// #1
  4144e8:	mov	x0, xzr
  4144ec:	mov	x1, x21
  4144f0:	mov	x2, x19
  4144f4:	mov	x4, x20
  4144f8:	bl	402054 <ferror@plt+0x2c4>
  4144fc:	cbz	x0, 4145dc <ferror@plt+0x1284c>
  414500:	ldr	x8, [x23, #3312]
  414504:	mov	x19, x0
  414508:	adrp	x22, 48d000 <stdout@@GLIBC_2.17+0x1180>
  41450c:	str	xzr, [x22, #3352]
  414510:	cmp	x8, #0x10
  414514:	b.lt	414558 <ferror@plt+0x127c8>  // b.tstop
  414518:	adrp	x21, 490000 <stdout@@GLIBC_2.17+0x4180>
  41451c:	mov	x20, x19
  414520:	ldr	x8, [x22, #3352]
  414524:	ldr	x9, [x21, #3328]
  414528:	mov	w1, #0x8                   	// #8
  41452c:	mov	x0, x20
  414530:	add	x8, x8, #0x1
  414534:	str	x8, [x22, #3352]
  414538:	blr	x9
  41453c:	cbz	x0, 414558 <ferror@plt+0x127c8>
  414540:	ldr	x8, [x23, #3312]
  414544:	add	x9, x20, #0x20
  414548:	add	x20, x20, #0x10
  41454c:	add	x8, x19, x8
  414550:	cmp	x9, x8
  414554:	b.ls	414520 <ferror@plt+0x12790>  // b.plast
  414558:	ldr	x0, [x22, #3352]
  41455c:	mov	w1, #0x10                  	// #16
  414560:	bl	42b880 <ferror@plt+0x29af0>
  414564:	mov	x20, x0
  414568:	adrp	x23, 48c000 <stdout@@GLIBC_2.17+0x180>
  41456c:	str	x0, [x23, #856]
  414570:	cbz	x0, 4145e4 <ferror@plt+0x12854>
  414574:	ldr	x8, [x23, #856]
  414578:	ldr	x9, [x22, #3352]
  41457c:	add	x8, x8, x9, lsl #4
  414580:	cmp	x8, x20
  414584:	b.ls	4145d4 <ferror@plt+0x12844>  // b.plast
  414588:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4180>
  41458c:	mov	x21, x19
  414590:	ldr	x8, [x24, #3328]
  414594:	mov	w1, #0x8                   	// #8
  414598:	mov	x0, x21
  41459c:	blr	x8
  4145a0:	str	x0, [x20]
  4145a4:	ldr	x8, [x24, #3328]
  4145a8:	add	x0, x21, #0x8
  4145ac:	mov	w1, #0x8                   	// #8
  4145b0:	blr	x8
  4145b4:	str	x0, [x20, #8]
  4145b8:	ldr	x8, [x23, #856]
  4145bc:	ldr	x9, [x22, #3352]
  4145c0:	add	x20, x20, #0x10
  4145c4:	add	x21, x21, #0x10
  4145c8:	add	x8, x8, x9, lsl #4
  4145cc:	cmp	x20, x8
  4145d0:	b.cc	414590 <ferror@plt+0x12800>  // b.lo, b.ul, b.last
  4145d4:	mov	w20, #0x1                   	// #1
  4145d8:	b	4145fc <ferror@plt+0x1286c>
  4145dc:	mov	w20, wzr
  4145e0:	b	414604 <ferror@plt+0x12874>
  4145e4:	adrp	x1, 455000 <warn@@Base+0x13c10>
  4145e8:	add	x1, x1, #0x8f6
  4145ec:	mov	w2, #0x5                   	// #5
  4145f0:	bl	401cc0 <dcgettext@plt>
  4145f4:	ldr	x1, [x22, #3352]
  4145f8:	bl	44132c <error@@Base>
  4145fc:	mov	x0, x19
  414600:	bl	401c10 <free@plt>
  414604:	mov	w0, w20
  414608:	ldp	x20, x19, [sp, #48]
  41460c:	ldp	x22, x21, [sp, #32]
  414610:	ldp	x24, x23, [sp, #16]
  414614:	ldp	x29, x30, [sp], #64
  414618:	ret
  41461c:	stp	x29, x30, [sp, #-48]!
  414620:	str	x21, [sp, #16]
  414624:	stp	x20, x19, [sp, #32]
  414628:	mov	x29, sp
  41462c:	mov	x21, x2
  414630:	mov	x19, x1
  414634:	mov	x20, x0
  414638:	bl	4139fc <ferror@plt+0x11c6c>
  41463c:	cbz	w0, 4146d0 <ferror@plt+0x12940>
  414640:	ldr	w8, [x20, #92]
  414644:	cbz	w8, 4146b0 <ferror@plt+0x12920>
  414648:	ldr	x8, [x20, #120]
  41464c:	add	x10, x21, x19
  414650:	mov	x9, x8
  414654:	b	41466c <ferror@plt+0x128dc>
  414658:	ldr	w11, [x20, #92]
  41465c:	add	x9, x9, #0x40
  414660:	add	x11, x8, x11, lsl #6
  414664:	cmp	x9, x11
  414668:	b.cs	4146b0 <ferror@plt+0x12920>  // b.hs, b.nlast
  41466c:	ldr	x11, [x9]
  414670:	cmp	x11, #0x1
  414674:	b.ne	414658 <ferror@plt+0x128c8>  // b.any
  414678:	ldr	x12, [x9, #56]
  41467c:	ldr	x11, [x9, #24]
  414680:	neg	x12, x12
  414684:	and	x12, x11, x12
  414688:	cmp	x12, x19
  41468c:	b.hi	414658 <ferror@plt+0x128c8>  // b.pmore
  414690:	ldr	x12, [x9, #40]
  414694:	add	x12, x12, x11
  414698:	cmp	x10, x12
  41469c:	b.hi	414658 <ferror@plt+0x128c8>  // b.pmore
  4146a0:	ldr	x8, [x9, #16]
  4146a4:	sub	x9, x19, x11
  4146a8:	add	x19, x9, x8
  4146ac:	b	4146e8 <ferror@plt+0x12958>
  4146b0:	adrp	x1, 455000 <warn@@Base+0x13c10>
  4146b4:	add	x1, x1, #0x96b
  4146b8:	mov	w2, #0x5                   	// #5
  4146bc:	mov	x0, xzr
  4146c0:	bl	401cc0 <dcgettext@plt>
  4146c4:	mov	x1, x19
  4146c8:	bl	4413f0 <warn@@Base>
  4146cc:	b	4146e8 <ferror@plt+0x12958>
  4146d0:	adrp	x1, 455000 <warn@@Base+0x13c10>
  4146d4:	add	x1, x1, #0x92e
  4146d8:	mov	w2, #0x5                   	// #5
  4146dc:	mov	x0, xzr
  4146e0:	bl	401cc0 <dcgettext@plt>
  4146e4:	bl	4413f0 <warn@@Base>
  4146e8:	mov	x0, x19
  4146ec:	ldp	x20, x19, [sp, #32]
  4146f0:	ldr	x21, [sp, #16]
  4146f4:	ldp	x29, x30, [sp], #48
  4146f8:	ret
  4146fc:	stp	x29, x30, [sp, #-32]!
  414700:	mov	w8, #0xfdf4                	// #65012
  414704:	movk	w8, #0x6fff, lsl #16
  414708:	stp	x20, x19, [sp, #16]
  41470c:	mov	x20, x1
  414710:	cmp	x1, x8
  414714:	mov	x29, sp
  414718:	b.gt	414750 <ferror@plt+0x129c0>
  41471c:	cmp	x20, #0x22
  414720:	b.hi	414b40 <ferror@plt+0x12db0>  // b.pmore
  414724:	adrp	x8, 445000 <warn@@Base+0x3c10>
  414728:	add	x8, x8, #0x668
  41472c:	adr	x9, 414744 <ferror@plt+0x129b4>
  414730:	ldrh	w10, [x8, x20, lsl #1]
  414734:	add	x9, x9, x10, lsl #2
  414738:	adrp	x19, 465000 <warn@@Base+0x23c10>
  41473c:	add	x19, x19, #0xfaa
  414740:	br	x9
  414744:	adrp	x19, 456000 <warn@@Base+0x14c10>
  414748:	add	x19, x19, #0x272
  41474c:	b	414d84 <ferror@plt+0x12ff4>
  414750:	mov	w8, #0xfef4                	// #65268
  414754:	movk	w8, #0x6fff, lsl #16
  414758:	cmp	x20, x8
  41475c:	b.le	4147a8 <ferror@plt+0x12a18>
  414760:	mov	w8, #0xffef                	// #65519
  414764:	movk	w8, #0x6fff, lsl #16
  414768:	cmp	x20, x8
  41476c:	b.gt	4147e0 <ferror@plt+0x12a50>
  414770:	mov	x8, #0xffffffffffff010b    	// #-65269
  414774:	movk	x8, #0x9000, lsl #16
  414778:	add	x8, x20, x8
  41477c:	cmp	x8, #0xa
  414780:	b.hi	414b40 <ferror@plt+0x12db0>  // b.pmore
  414784:	adrp	x9, 445000 <warn@@Base+0x3c10>
  414788:	add	x9, x9, #0x6ba
  41478c:	adr	x10, 41479c <ferror@plt+0x12a0c>
  414790:	ldrb	w11, [x9, x8]
  414794:	add	x10, x10, x11, lsl #2
  414798:	br	x10
  41479c:	adrp	x19, 454000 <warn@@Base+0x12c10>
  4147a0:	add	x19, x19, #0xc8
  4147a4:	b	414d84 <ferror@plt+0x12ff4>
  4147a8:	mov	x8, #0xffffffffffff020b    	// #-65013
  4147ac:	movk	x8, #0x9000, lsl #16
  4147b0:	add	x8, x20, x8
  4147b4:	cmp	x8, #0xb
  4147b8:	b.hi	414b40 <ferror@plt+0x12db0>  // b.pmore
  4147bc:	adrp	x9, 445000 <warn@@Base+0x3c10>
  4147c0:	add	x9, x9, #0x6ae
  4147c4:	adr	x10, 4147d4 <ferror@plt+0x12a44>
  4147c8:	ldrb	w11, [x9, x8]
  4147cc:	add	x10, x10, x11, lsl #2
  4147d0:	br	x10
  4147d4:	adrp	x19, 455000 <warn@@Base+0x13c10>
  4147d8:	add	x19, x19, #0xace
  4147dc:	b	414d84 <ferror@plt+0x12ff4>
  4147e0:	mov	w8, #0x7ffffffc            	// #2147483644
  4147e4:	cmp	x20, x8
  4147e8:	b.gt	414824 <ferror@plt+0x12a94>
  4147ec:	mov	x8, #0xffffffffffff0010    	// #-65520
  4147f0:	movk	x8, #0x9000, lsl #16
  4147f4:	add	x8, x20, x8
  4147f8:	cmp	x8, #0xf
  4147fc:	b.hi	414b40 <ferror@plt+0x12db0>  // b.pmore
  414800:	adrp	x9, 445000 <warn@@Base+0x3c10>
  414804:	add	x9, x9, #0x6c5
  414808:	adr	x10, 414818 <ferror@plt+0x12a88>
  41480c:	ldrb	w11, [x9, x8]
  414810:	add	x10, x10, x11, lsl #2
  414814:	br	x10
  414818:	adrp	x19, 454000 <warn@@Base+0x12c10>
  41481c:	add	x19, x19, #0xf7
  414820:	b	414d84 <ferror@plt+0x12ff4>
  414824:	mov	w8, #0xfffd                	// #65533
  414828:	movk	w8, #0x7fff, lsl #16
  41482c:	cmp	x20, x8
  414830:	b.eq	414b28 <ferror@plt+0x12d98>  // b.none
  414834:	mov	w8, #0x7ffffffe            	// #2147483646
  414838:	cmp	x20, x8
  41483c:	b.eq	414b34 <ferror@plt+0x12da4>  // b.none
  414840:	mov	w8, #0x7fffffff            	// #2147483647
  414844:	cmp	x20, x8
  414848:	b.ne	414b40 <ferror@plt+0x12db0>  // b.any
  41484c:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414850:	add	x19, x19, #0x81d
  414854:	b	414d84 <ferror@plt+0x12ff4>
  414858:	adrp	x19, 456000 <warn@@Base+0x14c10>
  41485c:	add	x19, x19, #0x2d4
  414860:	b	414d84 <ferror@plt+0x12ff4>
  414864:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414868:	add	x19, x19, #0xe1a
  41486c:	b	414d84 <ferror@plt+0x12ff4>
  414870:	adrp	x19, 454000 <warn@@Base+0x12c10>
  414874:	add	x19, x19, #0x370
  414878:	b	414d84 <ferror@plt+0x12ff4>
  41487c:	adrp	x19, 454000 <warn@@Base+0x12c10>
  414880:	add	x19, x19, #0x96
  414884:	b	414d84 <ferror@plt+0x12ff4>
  414888:	adrp	x19, 456000 <warn@@Base+0x14c10>
  41488c:	add	x19, x19, #0x131
  414890:	b	414d84 <ferror@plt+0x12ff4>
  414894:	adrp	x19, 45b000 <warn@@Base+0x19c10>
  414898:	add	x19, x19, #0x7dc
  41489c:	b	414d84 <ferror@plt+0x12ff4>
  4148a0:	adrp	x19, 455000 <warn@@Base+0x13c10>
  4148a4:	add	x19, x19, #0x9a6
  4148a8:	b	414d84 <ferror@plt+0x12ff4>
  4148ac:	adrp	x19, 455000 <warn@@Base+0x13c10>
  4148b0:	add	x19, x19, #0x9ad
  4148b4:	b	414d84 <ferror@plt+0x12ff4>
  4148b8:	adrp	x19, 455000 <warn@@Base+0x13c10>
  4148bc:	add	x19, x19, #0x9b5
  4148c0:	b	414d84 <ferror@plt+0x12ff4>
  4148c4:	adrp	x19, 455000 <warn@@Base+0x13c10>
  4148c8:	add	x19, x19, #0x9bb
  4148cc:	b	414d84 <ferror@plt+0x12ff4>
  4148d0:	adrp	x19, 456000 <warn@@Base+0x14c10>
  4148d4:	add	x19, x19, #0x25d
  4148d8:	b	414d84 <ferror@plt+0x12ff4>
  4148dc:	adrp	x19, 455000 <warn@@Base+0x13c10>
  4148e0:	add	x19, x19, #0x9c2
  4148e4:	b	414d84 <ferror@plt+0x12ff4>
  4148e8:	adrp	x19, 455000 <warn@@Base+0x13c10>
  4148ec:	add	x19, x19, #0x9c7
  4148f0:	b	414d84 <ferror@plt+0x12ff4>
  4148f4:	adrp	x19, 455000 <warn@@Base+0x13c10>
  4148f8:	add	x19, x19, #0x9ce
  4148fc:	b	414d84 <ferror@plt+0x12ff4>
  414900:	adrp	x19, 456000 <warn@@Base+0x14c10>
  414904:	add	x19, x19, #0x4df
  414908:	b	414d84 <ferror@plt+0x12ff4>
  41490c:	adrp	x19, 45c000 <warn@@Base+0x1ac10>
  414910:	add	x19, x19, #0x68b
  414914:	b	414d84 <ferror@plt+0x12ff4>
  414918:	adrp	x19, 456000 <warn@@Base+0x14c10>
  41491c:	add	x19, x19, #0x2d7
  414920:	b	414d84 <ferror@plt+0x12ff4>
  414924:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414928:	add	x19, x19, #0x9d4
  41492c:	b	414d84 <ferror@plt+0x12ff4>
  414930:	adrp	x19, 456000 <warn@@Base+0x14c10>
  414934:	add	x19, x19, #0x2c5
  414938:	b	414d84 <ferror@plt+0x12ff4>
  41493c:	adrp	x19, 454000 <warn@@Base+0x12c10>
  414940:	add	x19, x19, #0x57a
  414944:	b	414d84 <ferror@plt+0x12ff4>
  414948:	adrp	x19, 455000 <warn@@Base+0x13c10>
  41494c:	add	x19, x19, #0x9db
  414950:	b	414d84 <ferror@plt+0x12ff4>
  414954:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414958:	add	x19, x19, #0x9e3
  41495c:	b	414d84 <ferror@plt+0x12ff4>
  414960:	adrp	x19, 456000 <warn@@Base+0x14c10>
  414964:	add	x19, x19, #0x49a
  414968:	b	414d84 <ferror@plt+0x12ff4>
  41496c:	adrp	x19, 454000 <warn@@Base+0x12c10>
  414970:	add	x19, x19, #0xbd
  414974:	b	414d84 <ferror@plt+0x12ff4>
  414978:	adrp	x19, 454000 <warn@@Base+0x12c10>
  41497c:	add	x19, x19, #0xaf
  414980:	b	414d84 <ferror@plt+0x12ff4>
  414984:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414988:	add	x19, x19, #0xa02
  41498c:	b	414d84 <ferror@plt+0x12ff4>
  414990:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414994:	add	x19, x19, #0x9ea
  414998:	b	414d84 <ferror@plt+0x12ff4>
  41499c:	adrp	x19, 455000 <warn@@Base+0x13c10>
  4149a0:	add	x19, x19, #0x9f7
  4149a4:	b	414d84 <ferror@plt+0x12ff4>
  4149a8:	adrp	x19, 454000 <warn@@Base+0x12c10>
  4149ac:	add	x19, x19, #0x364
  4149b0:	b	414d84 <ferror@plt+0x12ff4>
  4149b4:	adrp	x19, 454000 <warn@@Base+0x12c10>
  4149b8:	add	x19, x19, #0xba
  4149bc:	b	414d84 <ferror@plt+0x12ff4>
  4149c0:	adrp	x19, 455000 <warn@@Base+0x13c10>
  4149c4:	add	x19, x19, #0x9ff
  4149c8:	b	414d84 <ferror@plt+0x12ff4>
  4149cc:	adrp	x19, 455000 <warn@@Base+0x13c10>
  4149d0:	add	x19, x19, #0xa0f
  4149d4:	b	414d84 <ferror@plt+0x12ff4>
  4149d8:	adrp	x19, 455000 <warn@@Base+0x13c10>
  4149dc:	add	x19, x19, #0xa99
  4149e0:	b	414d84 <ferror@plt+0x12ff4>
  4149e4:	adrp	x19, 455000 <warn@@Base+0x13c10>
  4149e8:	add	x19, x19, #0xaa3
  4149ec:	b	414d84 <ferror@plt+0x12ff4>
  4149f0:	adrp	x19, 455000 <warn@@Base+0x13c10>
  4149f4:	add	x19, x19, #0xaac
  4149f8:	b	414d84 <ferror@plt+0x12ff4>
  4149fc:	adrp	x19, 454000 <warn@@Base+0x12c10>
  414a00:	add	x19, x19, #0xe8
  414a04:	b	414d84 <ferror@plt+0x12ff4>
  414a08:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414a0c:	add	x19, x19, #0xab4
  414a10:	b	414d84 <ferror@plt+0x12ff4>
  414a14:	adrp	x19, 454000 <warn@@Base+0x12c10>
  414a18:	add	x19, x19, #0xef
  414a1c:	b	414d84 <ferror@plt+0x12ff4>
  414a20:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414a24:	add	x19, x19, #0xabe
  414a28:	b	414d84 <ferror@plt+0x12ff4>
  414a2c:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414a30:	add	x19, x19, #0xa8d
  414a34:	b	414d84 <ferror@plt+0x12ff4>
  414a38:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414a3c:	add	x19, x19, #0xa81
  414a40:	b	414d84 <ferror@plt+0x12ff4>
  414a44:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414a48:	add	x19, x19, #0xadc
  414a4c:	b	414d84 <ferror@plt+0x12ff4>
  414a50:	adrp	x19, 454000 <warn@@Base+0x12c10>
  414a54:	add	x19, x19, #0xfe
  414a58:	b	414d84 <ferror@plt+0x12ff4>
  414a5c:	adrp	x19, 454000 <warn@@Base+0x12c10>
  414a60:	add	x19, x19, #0x562
  414a64:	b	414d84 <ferror@plt+0x12ff4>
  414a68:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414a6c:	add	x19, x19, #0xa61
  414a70:	b	414d84 <ferror@plt+0x12ff4>
  414a74:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414a78:	add	x19, x19, #0x7f6
  414a7c:	b	414d84 <ferror@plt+0x12ff4>
  414a80:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414a84:	add	x19, x19, #0xa6a
  414a88:	b	414d84 <ferror@plt+0x12ff4>
  414a8c:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414a90:	add	x19, x19, #0xa71
  414a94:	b	414d84 <ferror@plt+0x12ff4>
  414a98:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414a9c:	add	x19, x19, #0xa79
  414aa0:	b	414d84 <ferror@plt+0x12ff4>
  414aa4:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414aa8:	add	x19, x19, #0xae9
  414aac:	b	414d84 <ferror@plt+0x12ff4>
  414ab0:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414ab4:	add	x19, x19, #0xaf8
  414ab8:	b	414d84 <ferror@plt+0x12ff4>
  414abc:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414ac0:	add	x19, x19, #0xb98
  414ac4:	b	414d84 <ferror@plt+0x12ff4>
  414ac8:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414acc:	add	x19, x19, #0xa1c
  414ad0:	b	414d84 <ferror@plt+0x12ff4>
  414ad4:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414ad8:	add	x19, x19, #0xa25
  414adc:	b	414d84 <ferror@plt+0x12ff4>
  414ae0:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414ae4:	add	x19, x19, #0xa2d
  414ae8:	b	414d84 <ferror@plt+0x12ff4>
  414aec:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414af0:	add	x19, x19, #0xa34
  414af4:	b	414d84 <ferror@plt+0x12ff4>
  414af8:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414afc:	add	x19, x19, #0xa3c
  414b00:	b	414d84 <ferror@plt+0x12ff4>
  414b04:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414b08:	add	x19, x19, #0xa46
  414b0c:	b	414d84 <ferror@plt+0x12ff4>
  414b10:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414b14:	add	x19, x19, #0xa4e
  414b18:	b	414d84 <ferror@plt+0x12ff4>
  414b1c:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414b20:	add	x19, x19, #0xa57
  414b24:	b	414d84 <ferror@plt+0x12ff4>
  414b28:	adrp	x19, 456000 <warn@@Base+0x14c10>
  414b2c:	add	x19, x19, #0x100
  414b30:	b	414d84 <ferror@plt+0x12ff4>
  414b34:	adrp	x19, 455000 <warn@@Base+0x13c10>
  414b38:	add	x19, x19, #0xac9
  414b3c:	b	414d84 <ferror@plt+0x12ff4>
  414b40:	and	x8, x20, #0xfffffffff0000000
  414b44:	mov	w9, #0x70000000            	// #1879048192
  414b48:	cmp	x8, x9
  414b4c:	b.ne	414b94 <ferror@plt+0x12e04>  // b.any
  414b50:	ldrh	w8, [x0, #82]
  414b54:	cmp	w8, #0x70
  414b58:	b.gt	414bf0 <ferror@plt+0x12e60>
  414b5c:	sub	w8, w8, #0x8
  414b60:	cmp	w8, #0x2a
  414b64:	b.hi	414d2c <ferror@plt+0x12f9c>  // b.pmore
  414b68:	adrp	x9, 445000 <warn@@Base+0x3c10>
  414b6c:	add	x9, x9, #0x6d5
  414b70:	adr	x10, 414b80 <ferror@plt+0x12df0>
  414b74:	ldrb	w11, [x9, x8]
  414b78:	add	x10, x10, x11, lsl #2
  414b7c:	br	x10
  414b80:	mov	x0, x20
  414b84:	bl	415474 <ferror@plt+0x136e4>
  414b88:	mov	x19, x0
  414b8c:	cbnz	x19, 414d84 <ferror@plt+0x12ff4>
  414b90:	b	414d54 <ferror@plt+0x12fc4>
  414b94:	mov	x9, #0xfffffffffffffff3    	// #-13
  414b98:	movk	x9, #0x9fff, lsl #16
  414b9c:	mov	w10, #0xeff4                	// #61428
  414ba0:	add	x9, x20, x9
  414ba4:	movk	w10, #0xfff, lsl #16
  414ba8:	cmp	x9, x10
  414bac:	b.cc	414bc8 <ferror@plt+0x12e38>  // b.lo, b.ul, b.last
  414bb0:	mov	w9, #0x60000000            	// #1610612736
  414bb4:	cmp	x8, x9
  414bb8:	b.ne	414c28 <ferror@plt+0x12e98>  // b.any
  414bbc:	ldrh	w8, [x0, #82]
  414bc0:	cmp	w8, #0xf
  414bc4:	b.ne	414c28 <ferror@plt+0x12e98>  // b.any
  414bc8:	ldrh	w8, [x0, #82]
  414bcc:	cmp	w8, #0x32
  414bd0:	b.eq	414c34 <ferror@plt+0x12ea4>  // b.none
  414bd4:	cmp	w8, #0xf
  414bd8:	b.ne	414c48 <ferror@plt+0x12eb8>  // b.any
  414bdc:	mov	x0, x20
  414be0:	bl	41597c <ferror@plt+0x13bec>
  414be4:	mov	x19, x0
  414be8:	cbnz	x19, 414d84 <ferror@plt+0x12ff4>
  414bec:	b	414c94 <ferror@plt+0x12f04>
  414bf0:	cmp	w8, #0x8b
  414bf4:	b.le	414c68 <ferror@plt+0x12ed8>
  414bf8:	cmp	w8, #0x8c
  414bfc:	b.eq	414cf0 <ferror@plt+0x12f60>  // b.none
  414c00:	mov	w9, #0x9026                	// #36902
  414c04:	cmp	w8, w9
  414c08:	b.eq	414d04 <ferror@plt+0x12f74>  // b.none
  414c0c:	cmp	w8, #0xb7
  414c10:	b.ne	414d2c <ferror@plt+0x12f9c>  // b.any
  414c14:	mov	x0, x20
  414c18:	bl	41544c <ferror@plt+0x136bc>
  414c1c:	mov	x19, x0
  414c20:	cbnz	x19, 414d84 <ferror@plt+0x12ff4>
  414c24:	b	414d54 <ferror@plt+0x12fc4>
  414c28:	adrp	x1, 455000 <warn@@Base+0x13c10>
  414c2c:	add	x1, x1, #0x271
  414c30:	b	414d5c <ferror@plt+0x12fcc>
  414c34:	mov	x0, x20
  414c38:	bl	415514 <ferror@plt+0x13784>
  414c3c:	mov	x19, x0
  414c40:	cbnz	x19, 414d84 <ferror@plt+0x12ff4>
  414c44:	b	414c94 <ferror@plt+0x12f04>
  414c48:	ldrb	w8, [x0, #31]
  414c4c:	cmp	w8, #0x6
  414c50:	b.ne	414c8c <ferror@plt+0x12efc>  // b.any
  414c54:	mov	x0, x20
  414c58:	bl	4157c0 <ferror@plt+0x13a30>
  414c5c:	mov	x19, x0
  414c60:	cbnz	x19, 414d84 <ferror@plt+0x12ff4>
  414c64:	b	414c94 <ferror@plt+0x12f04>
  414c68:	cmp	w8, #0x71
  414c6c:	b.eq	414d18 <ferror@plt+0x12f88>  // b.none
  414c70:	cmp	w8, #0x87
  414c74:	b.ne	414d2c <ferror@plt+0x12f9c>  // b.any
  414c78:	mov	x0, x20
  414c7c:	bl	4156e0 <ferror@plt+0x13950>
  414c80:	mov	x19, x0
  414c84:	cbnz	x19, 414d84 <ferror@plt+0x12ff4>
  414c88:	b	414d54 <ferror@plt+0x12fc4>
  414c8c:	mov	x19, xzr
  414c90:	cbnz	x19, 414d84 <ferror@plt+0x12ff4>
  414c94:	adrp	x1, 455000 <warn@@Base+0x13c10>
  414c98:	add	x1, x1, #0xb1e
  414c9c:	b	414d5c <ferror@plt+0x12fcc>
  414ca0:	mov	x0, x20
  414ca4:	bl	4154b8 <ferror@plt+0x13728>
  414ca8:	mov	x19, x0
  414cac:	cbnz	x19, 414d84 <ferror@plt+0x12ff4>
  414cb0:	b	414d54 <ferror@plt+0x12fc4>
  414cb4:	mov	x0, x20
  414cb8:	bl	4154e8 <ferror@plt+0x13758>
  414cbc:	mov	x19, x0
  414cc0:	cbnz	x19, 414d84 <ferror@plt+0x12ff4>
  414cc4:	b	414d54 <ferror@plt+0x12fc4>
  414cc8:	mov	x0, x20
  414ccc:	bl	41549c <ferror@plt+0x1370c>
  414cd0:	mov	x19, x0
  414cd4:	cbnz	x19, 414d84 <ferror@plt+0x12ff4>
  414cd8:	b	414d54 <ferror@plt+0x12fc4>
  414cdc:	mov	x0, x20
  414ce0:	bl	415514 <ferror@plt+0x13784>
  414ce4:	mov	x19, x0
  414ce8:	cbnz	x19, 414d84 <ferror@plt+0x12ff4>
  414cec:	b	414d54 <ferror@plt+0x12fc4>
  414cf0:	mov	x0, x20
  414cf4:	bl	415708 <ferror@plt+0x13978>
  414cf8:	mov	x19, x0
  414cfc:	cbnz	x19, 414d84 <ferror@plt+0x12ff4>
  414d00:	b	414d54 <ferror@plt+0x12fc4>
  414d04:	mov	x0, x20
  414d08:	bl	4156c8 <ferror@plt+0x13938>
  414d0c:	mov	x19, x0
  414d10:	cbnz	x19, 414d84 <ferror@plt+0x12ff4>
  414d14:	b	414d54 <ferror@plt+0x12fc4>
  414d18:	mov	x0, x20
  414d1c:	bl	4157a4 <ferror@plt+0x13a14>
  414d20:	mov	x19, x0
  414d24:	cbnz	x19, 414d84 <ferror@plt+0x12ff4>
  414d28:	b	414d54 <ferror@plt+0x12fc4>
  414d2c:	ldrb	w8, [x0, #31]
  414d30:	cmp	w8, #0x6
  414d34:	b.ne	414d4c <ferror@plt+0x12fbc>  // b.any
  414d38:	mov	x0, x20
  414d3c:	bl	4157c0 <ferror@plt+0x13a30>
  414d40:	mov	x19, x0
  414d44:	cbnz	x19, 414d84 <ferror@plt+0x12ff4>
  414d48:	b	414d54 <ferror@plt+0x12fc4>
  414d4c:	mov	x19, xzr
  414d50:	cbnz	x19, 414d84 <ferror@plt+0x12ff4>
  414d54:	adrp	x1, 455000 <warn@@Base+0x13c10>
  414d58:	add	x1, x1, #0xb06
  414d5c:	mov	w2, #0x5                   	// #5
  414d60:	mov	x0, xzr
  414d64:	bl	401cc0 <dcgettext@plt>
  414d68:	adrp	x19, 48d000 <stdout@@GLIBC_2.17+0x1180>
  414d6c:	add	x19, x19, #0xd2c
  414d70:	mov	x2, x0
  414d74:	mov	w1, #0x40                  	// #64
  414d78:	mov	x0, x19
  414d7c:	mov	x3, x20
  414d80:	bl	401a20 <snprintf@plt>
  414d84:	mov	x0, x19
  414d88:	ldp	x20, x19, [sp, #16]
  414d8c:	ldp	x29, x30, [sp], #32
  414d90:	ret
  414d94:	stp	x29, x30, [sp, #-96]!
  414d98:	stp	x28, x27, [sp, #16]
  414d9c:	stp	x26, x25, [sp, #32]
  414da0:	stp	x24, x23, [sp, #48]
  414da4:	stp	x22, x21, [sp, #64]
  414da8:	stp	x20, x19, [sp, #80]
  414dac:	mov	x29, sp
  414db0:	cbz	x0, 414ecc <ferror@plt+0x1313c>
  414db4:	adrp	x28, 445000 <warn@@Base+0x3c10>
  414db8:	adrp	x21, 455000 <warn@@Base+0x13c10>
  414dbc:	adrp	x22, 456000 <warn@@Base+0x14c10>
  414dc0:	adrp	x23, 455000 <warn@@Base+0x13c10>
  414dc4:	adrp	x24, 456000 <warn@@Base+0x14c10>
  414dc8:	adrp	x25, 456000 <warn@@Base+0x14c10>
  414dcc:	mov	x19, x0
  414dd0:	mov	w27, #0x1                   	// #1
  414dd4:	adrp	x26, 48b000 <warn@@Base+0x49c10>
  414dd8:	add	x28, x28, #0x700
  414ddc:	add	x21, x21, #0x750
  414de0:	add	x22, x22, #0x4df
  414de4:	add	x23, x23, #0x9db
  414de8:	add	x24, x24, #0x49a
  414dec:	add	x25, x25, #0x33e
  414df0:	b	414e14 <ferror@plt+0x13084>
  414df4:	adrp	x1, 453000 <warn@@Base+0x11c10>
  414df8:	mov	w2, #0x5                   	// #5
  414dfc:	mov	x0, xzr
  414e00:	add	x1, x1, #0x31a
  414e04:	bl	401cc0 <dcgettext@plt>
  414e08:	ldr	x1, [x26, #3712]
  414e0c:	bl	401950 <fputs@plt>
  414e10:	cbz	x19, 414ecc <ferror@plt+0x1313c>
  414e14:	neg	x8, x19
  414e18:	and	x20, x19, x8
  414e1c:	cbz	w27, 414e28 <ferror@plt+0x13098>
  414e20:	mov	w27, wzr
  414e24:	b	414e34 <ferror@plt+0x130a4>
  414e28:	ldr	x1, [x26, #3712]
  414e2c:	mov	w0, #0x20                  	// #32
  414e30:	bl	4019d0 <putc@plt>
  414e34:	sub	x8, x20, #0x1
  414e38:	cmp	x8, #0xf
  414e3c:	eor	x19, x20, x19
  414e40:	b.hi	414df4 <ferror@plt+0x13064>  // b.pmore
  414e44:	adr	x9, 414df4 <ferror@plt+0x13064>
  414e48:	ldrb	w10, [x28, x8]
  414e4c:	add	x9, x9, x10, lsl #2
  414e50:	br	x9
  414e54:	ldr	x3, [x26, #3712]
  414e58:	mov	w1, #0x6                   	// #6
  414e5c:	mov	w2, #0x1                   	// #1
  414e60:	mov	x0, x21
  414e64:	bl	401c60 <fwrite@plt>
  414e68:	b	414e10 <ferror@plt+0x13080>
  414e6c:	ldr	x3, [x26, #3712]
  414e70:	mov	w1, #0x8                   	// #8
  414e74:	mov	w2, #0x1                   	// #1
  414e78:	mov	x0, x22
  414e7c:	bl	401c60 <fwrite@plt>
  414e80:	b	414e10 <ferror@plt+0x13080>
  414e84:	ldr	x3, [x26, #3712]
  414e88:	mov	w1, #0x7                   	// #7
  414e8c:	mov	w2, #0x1                   	// #1
  414e90:	mov	x0, x23
  414e94:	bl	401c60 <fwrite@plt>
  414e98:	b	414e10 <ferror@plt+0x13080>
  414e9c:	ldr	x3, [x26, #3712]
  414ea0:	mov	w1, #0x8                   	// #8
  414ea4:	mov	w2, #0x1                   	// #1
  414ea8:	mov	x0, x24
  414eac:	bl	401c60 <fwrite@plt>
  414eb0:	b	414e10 <ferror@plt+0x13080>
  414eb4:	ldr	x3, [x26, #3712]
  414eb8:	mov	w1, #0xa                   	// #10
  414ebc:	mov	w2, #0x1                   	// #1
  414ec0:	mov	x0, x25
  414ec4:	bl	401c60 <fwrite@plt>
  414ec8:	b	414e10 <ferror@plt+0x13080>
  414ecc:	mov	w0, #0xa                   	// #10
  414ed0:	bl	401d40 <putchar@plt>
  414ed4:	ldp	x20, x19, [sp, #80]
  414ed8:	ldp	x22, x21, [sp, #64]
  414edc:	ldp	x24, x23, [sp, #48]
  414ee0:	ldp	x26, x25, [sp, #32]
  414ee4:	ldp	x28, x27, [sp, #16]
  414ee8:	ldp	x29, x30, [sp], #96
  414eec:	ret
  414ef0:	stp	x29, x30, [sp, #-16]!
  414ef4:	ldr	x8, [x0]
  414ef8:	mov	w9, #0x3                   	// #3
  414efc:	movk	w9, #0x7000, lsl #16
  414f00:	mov	x29, sp
  414f04:	orr	x8, x8, #0x2
  414f08:	cmp	x8, x9
  414f0c:	b.eq	414f1c <ferror@plt+0x1318c>  // b.none
  414f10:	ldr	x0, [x0, #8]
  414f14:	mov	w1, #0x4                   	// #4
  414f18:	bl	406f54 <ferror@plt+0x51c4>
  414f1c:	mov	w0, #0xa                   	// #10
  414f20:	bl	401d40 <putchar@plt>
  414f24:	ldp	x29, x30, [sp], #16
  414f28:	ret
  414f2c:	sub	sp, sp, #0xe0
  414f30:	stp	x29, x30, [sp, #144]
  414f34:	stp	x24, x23, [sp, #176]
  414f38:	stp	x22, x21, [sp, #192]
  414f3c:	stp	x20, x19, [sp, #208]
  414f40:	ldr	x8, [x0]
  414f44:	mov	x9, #0xffffffff8fffffff    	// #-1879048193
  414f48:	mov	x19, x0
  414f4c:	str	x25, [sp, #160]
  414f50:	add	x8, x8, x9
  414f54:	cmp	x8, #0x35
  414f58:	add	x29, sp, #0x90
  414f5c:	b.hi	4150bc <ferror@plt+0x1332c>  // b.pmore
  414f60:	adrp	x9, 445000 <warn@@Base+0x3c10>
  414f64:	add	x9, x9, #0x710
  414f68:	adr	x10, 414f78 <ferror@plt+0x131e8>
  414f6c:	ldrb	w11, [x9, x8]
  414f70:	add	x10, x10, x11, lsl #2
  414f74:	br	x10
  414f78:	ldr	x0, [x19, #8]
  414f7c:	mov	w1, #0x1                   	// #1
  414f80:	bl	406f54 <ferror@plt+0x51c4>
  414f84:	mov	w0, #0xa                   	// #10
  414f88:	bl	401d40 <putchar@plt>
  414f8c:	ldp	x20, x19, [sp, #208]
  414f90:	ldp	x22, x21, [sp, #192]
  414f94:	ldp	x24, x23, [sp, #176]
  414f98:	ldr	x25, [sp, #160]
  414f9c:	ldp	x29, x30, [sp, #144]
  414fa0:	add	sp, sp, #0xe0
  414fa4:	ret
  414fa8:	ldr	x8, [x19, #8]
  414fac:	add	x0, x29, #0x18
  414fb0:	str	x8, [x29, #24]
  414fb4:	bl	401af0 <gmtime@plt>
  414fb8:	cbz	x0, 4150e8 <ferror@plt+0x13358>
  414fbc:	ldp	w9, w8, [x0, #16]
  414fc0:	ldp	w6, w5, [x0, #8]
  414fc4:	ldp	w10, w7, [x0]
  414fc8:	adrp	x2, 456000 <warn@@Base+0x14c10>
  414fcc:	add	w3, w8, #0x76c
  414fd0:	add	w4, w9, #0x1
  414fd4:	add	x2, x2, #0x424
  414fd8:	add	x0, sp, #0x10
  414fdc:	mov	w1, #0x80                  	// #128
  414fe0:	str	w10, [sp]
  414fe4:	bl	401a20 <snprintf@plt>
  414fe8:	b	415108 <ferror@plt+0x13378>
  414fec:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  414ff0:	ldr	x8, [x20, #816]
  414ff4:	cbz	x8, 4150c8 <ferror@plt+0x13338>
  414ff8:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  414ffc:	ldr	x8, [x19, #8]
  415000:	ldr	x9, [x9, #824]
  415004:	cmp	x8, x9
  415008:	b.cs	4150c8 <ferror@plt+0x13338>  // b.hs, b.nlast
  41500c:	adrp	x1, 456000 <warn@@Base+0x14c10>
  415010:	add	x1, x1, #0x400
  415014:	mov	w2, #0x5                   	// #5
  415018:	mov	x0, xzr
  41501c:	bl	401cc0 <dcgettext@plt>
  415020:	ldr	x8, [x20, #816]
  415024:	ldr	x9, [x19, #8]
  415028:	add	x1, x8, x9
  41502c:	bl	401d10 <printf@plt>
  415030:	b	414f84 <ferror@plt+0x131f4>
  415034:	ldr	x8, [x19, #8]
  415038:	cbz	x8, 415128 <ferror@plt+0x13398>
  41503c:	adrp	x23, 466000 <warn@@Base+0x24c10>
  415040:	adrp	x24, 454000 <warn@@Base+0x12c10>
  415044:	adrp	x25, 447000 <warn@@Base+0x5c10>
  415048:	adrp	x20, 44f000 <warn@@Base+0xdc10>
  41504c:	mov	x21, xzr
  415050:	mov	w22, #0x1                   	// #1
  415054:	add	x23, x23, #0x215
  415058:	add	x24, x24, #0x5d
  41505c:	add	x25, x25, #0x640
  415060:	add	x20, x20, #0x72b
  415064:	mov	w8, #0x1                   	// #1
  415068:	b	415078 <ferror@plt+0x132e8>
  41506c:	add	x21, x21, #0x1
  415070:	cmp	x21, #0xf
  415074:	b.eq	414f84 <ferror@plt+0x131f4>  // b.none
  415078:	ldr	x9, [x19, #8]
  41507c:	lsl	w10, w22, w21
  415080:	sxtw	x10, w10
  415084:	tst	x9, x10
  415088:	b.eq	41506c <ferror@plt+0x132dc>  // b.none
  41508c:	ldr	x2, [x25, x21, lsl #3]
  415090:	cmp	w8, #0x0
  415094:	csel	x1, x24, x23, eq  // eq = none
  415098:	mov	x0, x20
  41509c:	bl	401d10 <printf@plt>
  4150a0:	mov	w8, wzr
  4150a4:	b	41506c <ferror@plt+0x132dc>
  4150a8:	ldr	x8, [x19, #8]
  4150ac:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  4150b0:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  4150b4:	str	x8, [x9, #808]
  4150b8:	str	x8, [x10, #800]
  4150bc:	ldr	x0, [x19, #8]
  4150c0:	mov	w1, #0x4                   	// #4
  4150c4:	b	414f80 <ferror@plt+0x131f0>
  4150c8:	ldr	x2, [x19, #8]
  4150cc:	adrp	x1, 451000 <warn@@Base+0xfc10>
  4150d0:	add	x1, x1, #0x7e
  4150d4:	add	x0, sp, #0x10
  4150d8:	bl	4019c0 <sprintf@plt>
  4150dc:	adrp	x1, 456000 <warn@@Base+0x14c10>
  4150e0:	add	x1, x1, #0x416
  4150e4:	b	415110 <ferror@plt+0x13380>
  4150e8:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4150ec:	add	x1, x1, #0x744
  4150f0:	mov	w2, #0x5                   	// #5
  4150f4:	bl	401cc0 <dcgettext@plt>
  4150f8:	mov	x2, x0
  4150fc:	add	x0, sp, #0x10
  415100:	mov	w1, #0x80                  	// #128
  415104:	bl	401a20 <snprintf@plt>
  415108:	adrp	x1, 456000 <warn@@Base+0x14c10>
  41510c:	add	x1, x1, #0x442
  415110:	mov	w2, #0x5                   	// #5
  415114:	mov	x0, xzr
  415118:	bl	401cc0 <dcgettext@plt>
  41511c:	add	x1, sp, #0x10
  415120:	bl	401d10 <printf@plt>
  415124:	b	414f84 <ferror@plt+0x131f4>
  415128:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  41512c:	add	x1, x1, #0x186
  415130:	mov	w2, #0x5                   	// #5
  415134:	mov	x0, xzr
  415138:	bl	401cc0 <dcgettext@plt>
  41513c:	bl	401d10 <printf@plt>
  415140:	b	414f84 <ferror@plt+0x131f4>
  415144:	stp	x29, x30, [sp, #-64]!
  415148:	str	x23, [sp, #16]
  41514c:	stp	x22, x21, [sp, #32]
  415150:	stp	x20, x19, [sp, #48]
  415154:	ldp	x8, x19, [x0]
  415158:	mov	w9, #0x1                   	// #1
  41515c:	movk	w9, #0x6000, lsl #16
  415160:	mov	x29, sp
  415164:	cmp	x8, x9
  415168:	b.ne	4151c4 <ferror@plt+0x13434>  // b.any
  41516c:	adrp	x21, 447000 <warn@@Base+0x5c10>
  415170:	mov	x20, xzr
  415174:	mov	w8, #0x1                   	// #1
  415178:	add	x21, x21, #0x6b8
  41517c:	adrp	x22, 48b000 <warn@@Base+0x49c10>
  415180:	b	4151a8 <ferror@plt+0x13418>
  415184:	add	x8, x21, x20
  415188:	ldr	x0, [x8, #8]
  41518c:	ldr	x1, [x22, #3712]
  415190:	bl	401950 <fputs@plt>
  415194:	mov	w8, wzr
  415198:	eor	x19, x23, x19
  41519c:	add	x20, x20, #0x10
  4151a0:	cmp	x20, #0x110
  4151a4:	b.eq	4151d0 <ferror@plt+0x13440>  // b.none
  4151a8:	ldr	x23, [x21, x20]
  4151ac:	tst	x23, x19
  4151b0:	b.eq	41519c <ferror@plt+0x1340c>  // b.none
  4151b4:	cbnz	w8, 415184 <ferror@plt+0x133f4>
  4151b8:	mov	w0, #0x20                  	// #32
  4151bc:	bl	401d40 <putchar@plt>
  4151c0:	b	415184 <ferror@plt+0x133f4>
  4151c4:	mov	w1, #0x4                   	// #4
  4151c8:	mov	x0, x19
  4151cc:	b	4151ec <ferror@plt+0x1345c>
  4151d0:	cbnz	w8, 4151d8 <ferror@plt+0x13448>
  4151d4:	cbz	x19, 4151f0 <ferror@plt+0x13460>
  4151d8:	cbnz	w8, 4151e4 <ferror@plt+0x13454>
  4151dc:	mov	w0, #0x20                  	// #32
  4151e0:	bl	401d40 <putchar@plt>
  4151e4:	mov	x0, x19
  4151e8:	mov	w1, wzr
  4151ec:	bl	406f54 <ferror@plt+0x51c4>
  4151f0:	mov	w0, #0xa                   	// #10
  4151f4:	bl	401d40 <putchar@plt>
  4151f8:	ldp	x20, x19, [sp, #48]
  4151fc:	ldp	x22, x21, [sp, #32]
  415200:	ldr	x23, [sp, #16]
  415204:	ldp	x29, x30, [sp], #64
  415208:	ret
  41520c:	stp	x29, x30, [sp, #-32]!
  415210:	ldr	x8, [x0]
  415214:	mov	w9, #0x15                  	// #21
  415218:	movk	w9, #0x6000, lsl #16
  41521c:	str	x19, [sp, #16]
  415220:	mov	x19, x0
  415224:	cmp	x8, x9
  415228:	mov	x29, sp
  41522c:	b.eq	41527c <ferror@plt+0x134ec>  // b.none
  415230:	mov	w9, #0x35                  	// #53
  415234:	movk	w9, #0x6000, lsl #16
  415238:	cmp	x8, x9
  41523c:	b.eq	415270 <ferror@plt+0x134e0>  // b.none
  415240:	mov	w9, #0x70000000            	// #1879048192
  415244:	cmp	x8, x9
  415248:	b.ne	415304 <ferror@plt+0x13574>  // b.any
  41524c:	ldr	x0, [x19, #8]
  415250:	mov	w1, #0x4                   	// #4
  415254:	bl	406f54 <ferror@plt+0x51c4>
  415258:	adrp	x0, 456000 <warn@@Base+0x14c10>
  41525c:	add	x0, x0, #0x562
  415260:	bl	401d10 <printf@plt>
  415264:	ldr	x8, [x19, #8]
  415268:	add	x0, x8, #0x18
  41526c:	b	415308 <ferror@plt+0x13578>
  415270:	ldr	x0, [x19, #8]
  415274:	bl	4159a8 <ferror@plt+0x13c18>
  415278:	b	415438 <ferror@plt+0x136a8>
  41527c:	ldr	x0, [x19, #8]
  415280:	mov	w1, #0x4                   	// #4
  415284:	bl	406f54 <ferror@plt+0x51c4>
  415288:	ldrb	w8, [x19, #8]
  41528c:	tbnz	w8, #0, 415314 <ferror@plt+0x13584>
  415290:	ldrb	w8, [x19, #8]
  415294:	tbnz	w8, #1, 415328 <ferror@plt+0x13598>
  415298:	ldrb	w8, [x19, #8]
  41529c:	tbnz	w8, #2, 41533c <ferror@plt+0x135ac>
  4152a0:	ldrb	w8, [x19, #8]
  4152a4:	tbnz	w8, #3, 415350 <ferror@plt+0x135c0>
  4152a8:	ldrb	w8, [x19, #8]
  4152ac:	tbnz	w8, #4, 415364 <ferror@plt+0x135d4>
  4152b0:	ldrb	w8, [x19, #8]
  4152b4:	tbnz	w8, #5, 415378 <ferror@plt+0x135e8>
  4152b8:	ldrb	w8, [x19, #8]
  4152bc:	tbnz	w8, #6, 41538c <ferror@plt+0x135fc>
  4152c0:	ldrb	w8, [x19, #8]
  4152c4:	tbnz	w8, #7, 4153a0 <ferror@plt+0x13610>
  4152c8:	ldrb	w8, [x19, #9]
  4152cc:	tbnz	w8, #1, 4153b4 <ferror@plt+0x13624>
  4152d0:	ldrb	w8, [x19, #9]
  4152d4:	tbnz	w8, #2, 4153c8 <ferror@plt+0x13638>
  4152d8:	ldrb	w8, [x19, #9]
  4152dc:	tbnz	w8, #3, 4153dc <ferror@plt+0x1364c>
  4152e0:	ldrb	w8, [x19, #9]
  4152e4:	tbnz	w8, #4, 4153f0 <ferror@plt+0x13660>
  4152e8:	ldrb	w8, [x19, #9]
  4152ec:	tbnz	w8, #5, 415404 <ferror@plt+0x13674>
  4152f0:	ldrb	w8, [x19, #9]
  4152f4:	tbnz	w8, #6, 415418 <ferror@plt+0x13688>
  4152f8:	ldrb	w8, [x19, #9]
  4152fc:	tbnz	w8, #7, 41542c <ferror@plt+0x1369c>
  415300:	b	415438 <ferror@plt+0x136a8>
  415304:	ldr	x0, [x19, #8]
  415308:	mov	w1, #0x4                   	// #4
  41530c:	bl	406f54 <ferror@plt+0x51c4>
  415310:	b	415438 <ferror@plt+0x136a8>
  415314:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415318:	add	x0, x0, #0x567
  41531c:	bl	401d10 <printf@plt>
  415320:	ldrb	w8, [x19, #8]
  415324:	tbz	w8, #1, 415298 <ferror@plt+0x13508>
  415328:	adrp	x0, 456000 <warn@@Base+0x14c10>
  41532c:	add	x0, x0, #0x573
  415330:	bl	401d10 <printf@plt>
  415334:	ldrb	w8, [x19, #8]
  415338:	tbz	w8, #2, 4152a0 <ferror@plt+0x13510>
  41533c:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415340:	add	x0, x0, #0x57d
  415344:	bl	401d10 <printf@plt>
  415348:	ldrb	w8, [x19, #8]
  41534c:	tbz	w8, #3, 4152a8 <ferror@plt+0x13518>
  415350:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415354:	add	x0, x0, #0x586
  415358:	bl	401d10 <printf@plt>
  41535c:	ldrb	w8, [x19, #8]
  415360:	tbz	w8, #4, 4152b0 <ferror@plt+0x13520>
  415364:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415368:	add	x0, x0, #0x591
  41536c:	bl	401d10 <printf@plt>
  415370:	ldrb	w8, [x19, #8]
  415374:	tbz	w8, #5, 4152b8 <ferror@plt+0x13528>
  415378:	adrp	x0, 456000 <warn@@Base+0x14c10>
  41537c:	add	x0, x0, #0x59a
  415380:	bl	401d10 <printf@plt>
  415384:	ldrb	w8, [x19, #8]
  415388:	tbz	w8, #6, 4152c0 <ferror@plt+0x13530>
  41538c:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415390:	add	x0, x0, #0x5a2
  415394:	bl	401d10 <printf@plt>
  415398:	ldrb	w8, [x19, #8]
  41539c:	tbz	w8, #7, 4152c8 <ferror@plt+0x13538>
  4153a0:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4153a4:	add	x0, x0, #0x5ae
  4153a8:	bl	401d10 <printf@plt>
  4153ac:	ldrb	w8, [x19, #9]
  4153b0:	tbz	w8, #1, 4152d0 <ferror@plt+0x13540>
  4153b4:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4153b8:	add	x0, x0, #0x5b4
  4153bc:	bl	401d10 <printf@plt>
  4153c0:	ldrb	w8, [x19, #9]
  4153c4:	tbz	w8, #2, 4152d8 <ferror@plt+0x13548>
  4153c8:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4153cc:	add	x0, x0, #0x5be
  4153d0:	bl	401d10 <printf@plt>
  4153d4:	ldrb	w8, [x19, #9]
  4153d8:	tbz	w8, #3, 4152e0 <ferror@plt+0x13550>
  4153dc:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4153e0:	add	x0, x0, #0x5ca
  4153e4:	bl	401d10 <printf@plt>
  4153e8:	ldrb	w8, [x19, #9]
  4153ec:	tbz	w8, #4, 4152e8 <ferror@plt+0x13558>
  4153f0:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4153f4:	add	x0, x0, #0x5d6
  4153f8:	bl	401d10 <printf@plt>
  4153fc:	ldrb	w8, [x19, #9]
  415400:	tbz	w8, #5, 4152f0 <ferror@plt+0x13560>
  415404:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415408:	add	x0, x0, #0x5e2
  41540c:	bl	401d10 <printf@plt>
  415410:	ldrb	w8, [x19, #9]
  415414:	tbz	w8, #6, 4152f8 <ferror@plt+0x13568>
  415418:	adrp	x0, 456000 <warn@@Base+0x14c10>
  41541c:	add	x0, x0, #0x5ee
  415420:	bl	401d10 <printf@plt>
  415424:	ldrb	w8, [x19, #9]
  415428:	tbz	w8, #7, 415438 <ferror@plt+0x136a8>
  41542c:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415430:	add	x0, x0, #0x5fa
  415434:	bl	401d10 <printf@plt>
  415438:	mov	w0, #0xa                   	// #10
  41543c:	bl	401d40 <putchar@plt>
  415440:	ldr	x19, [sp, #16]
  415444:	ldp	x29, x30, [sp], #32
  415448:	ret
  41544c:	mov	x8, #0xffffffff8fffffff    	// #-1879048193
  415450:	add	x8, x0, x8
  415454:	cmp	x8, #0x4
  415458:	b.hi	41546c <ferror@plt+0x136dc>  // b.pmore
  41545c:	adrp	x9, 448000 <warn@@Base+0x6c10>
  415460:	add	x9, x9, #0x418
  415464:	ldr	x0, [x9, x8, lsl #3]
  415468:	ret
  41546c:	mov	x0, xzr
  415470:	ret
  415474:	mov	x8, #0xffffffff8fffffff    	// #-1879048193
  415478:	add	x8, x0, x8
  41547c:	cmp	x8, #0x35
  415480:	b.hi	415494 <ferror@plt+0x13704>  // b.pmore
  415484:	adrp	x9, 448000 <warn@@Base+0x6c10>
  415488:	add	x9, x9, #0x440
  41548c:	ldr	x0, [x9, x8, lsl #3]
  415490:	ret
  415494:	mov	x0, xzr
  415498:	ret
  41549c:	mov	w9, #0x1                   	// #1
  4154a0:	adrp	x8, 459000 <warn@@Base+0x17c10>
  4154a4:	movk	w9, #0x7000, lsl #16
  4154a8:	add	x8, x8, #0x15
  4154ac:	cmp	x0, x9
  4154b0:	csel	x0, x8, xzr, eq  // eq = none
  4154b4:	ret
  4154b8:	mov	w9, #0x1                   	// #1
  4154bc:	adrp	x8, 455000 <warn@@Base+0x13c10>
  4154c0:	movk	w9, #0x7000, lsl #16
  4154c4:	add	x8, x8, #0xe34
  4154c8:	adrp	x10, 455000 <warn@@Base+0x13c10>
  4154cc:	mov	w11, #0x70000000            	// #1879048192
  4154d0:	cmp	x0, x9
  4154d4:	add	x10, x10, #0xe2c
  4154d8:	csel	x8, x8, xzr, eq  // eq = none
  4154dc:	cmp	x0, x11
  4154e0:	csel	x0, x10, x8, eq  // eq = none
  4154e4:	ret
  4154e8:	mov	x8, #0xffffffffffff0000    	// #-65536
  4154ec:	movk	x8, #0x9000, lsl #16
  4154f0:	add	x8, x0, x8
  4154f4:	cmp	x8, #0x3
  4154f8:	b.hi	41550c <ferror@plt+0x1377c>  // b.pmore
  4154fc:	adrp	x9, 448000 <warn@@Base+0x6c10>
  415500:	add	x9, x9, #0x5f0
  415504:	ldr	x0, [x9, x8, lsl #3]
  415508:	ret
  41550c:	mov	x0, xzr
  415510:	ret
  415514:	mov	x8, #0xfffffffffffffff3    	// #-13
  415518:	movk	x8, #0x9fff, lsl #16
  41551c:	add	x8, x0, x8
  415520:	cmp	x8, #0x42
  415524:	b.hi	41554c <ferror@plt+0x137bc>  // b.pmore
  415528:	adrp	x9, 445000 <warn@@Base+0x3c10>
  41552c:	add	x9, x9, #0x746
  415530:	adr	x10, 415540 <ferror@plt+0x137b0>
  415534:	ldrb	w11, [x9, x8]
  415538:	add	x10, x10, x11, lsl #2
  41553c:	br	x10
  415540:	adrp	x0, 455000 <warn@@Base+0x13c10>
  415544:	add	x0, x0, #0xe7a
  415548:	ret
  41554c:	mov	w8, #0x70000000            	// #1879048192
  415550:	cmp	x0, x8
  415554:	b.ne	415564 <ferror@plt+0x137d4>  // b.any
  415558:	adrp	x0, 455000 <warn@@Base+0x13c10>
  41555c:	add	x0, x0, #0xe68
  415560:	ret
  415564:	mov	x0, xzr
  415568:	ret
  41556c:	adrp	x0, 455000 <warn@@Base+0x13c10>
  415570:	add	x0, x0, #0xe86
  415574:	ret
  415578:	adrp	x0, 455000 <warn@@Base+0x13c10>
  41557c:	add	x0, x0, #0xe93
  415580:	ret
  415584:	adrp	x0, 455000 <warn@@Base+0x13c10>
  415588:	add	x0, x0, #0xea0
  41558c:	ret
  415590:	adrp	x0, 455000 <warn@@Base+0x13c10>
  415594:	add	x0, x0, #0xeb4
  415598:	ret
  41559c:	adrp	x0, 455000 <warn@@Base+0x13c10>
  4155a0:	add	x0, x0, #0xebe
  4155a4:	ret
  4155a8:	adrp	x0, 455000 <warn@@Base+0x13c10>
  4155ac:	add	x0, x0, #0xecf
  4155b0:	ret
  4155b4:	adrp	x0, 455000 <warn@@Base+0x13c10>
  4155b8:	add	x0, x0, #0xee0
  4155bc:	ret
  4155c0:	adrp	x0, 455000 <warn@@Base+0x13c10>
  4155c4:	add	x0, x0, #0xef1
  4155c8:	ret
  4155cc:	adrp	x0, 455000 <warn@@Base+0x13c10>
  4155d0:	add	x0, x0, #0xf04
  4155d4:	ret
  4155d8:	adrp	x0, 455000 <warn@@Base+0x13c10>
  4155dc:	add	x0, x0, #0xf15
  4155e0:	ret
  4155e4:	adrp	x0, 455000 <warn@@Base+0x13c10>
  4155e8:	add	x0, x0, #0xf24
  4155ec:	ret
  4155f0:	adrp	x0, 455000 <warn@@Base+0x13c10>
  4155f4:	add	x0, x0, #0xf2f
  4155f8:	ret
  4155fc:	adrp	x0, 455000 <warn@@Base+0x13c10>
  415600:	add	x0, x0, #0xf3d
  415604:	ret
  415608:	adrp	x0, 455000 <warn@@Base+0x13c10>
  41560c:	add	x0, x0, #0xf4a
  415610:	ret
  415614:	adrp	x0, 455000 <warn@@Base+0x13c10>
  415618:	add	x0, x0, #0xf5c
  41561c:	ret
  415620:	adrp	x0, 468000 <warn@@Base+0x26c10>
  415624:	add	x0, x0, #0x35c
  415628:	ret
  41562c:	adrp	x0, 455000 <warn@@Base+0x13c10>
  415630:	add	x0, x0, #0xf6f
  415634:	ret
  415638:	adrp	x0, 455000 <warn@@Base+0x13c10>
  41563c:	add	x0, x0, #0xf7a
  415640:	ret
  415644:	adrp	x0, 455000 <warn@@Base+0x13c10>
  415648:	add	x0, x0, #0xf8c
  41564c:	ret
  415650:	adrp	x0, 455000 <warn@@Base+0x13c10>
  415654:	add	x0, x0, #0xf9b
  415658:	ret
  41565c:	adrp	x0, 455000 <warn@@Base+0x13c10>
  415660:	add	x0, x0, #0xfad
  415664:	ret
  415668:	adrp	x0, 455000 <warn@@Base+0x13c10>
  41566c:	add	x0, x0, #0xfbc
  415670:	ret
  415674:	adrp	x0, 455000 <warn@@Base+0x13c10>
  415678:	add	x0, x0, #0xfce
  41567c:	ret
  415680:	adrp	x0, 455000 <warn@@Base+0x13c10>
  415684:	add	x0, x0, #0xfe0
  415688:	ret
  41568c:	adrp	x0, 455000 <warn@@Base+0x13c10>
  415690:	add	x0, x0, #0xff1
  415694:	ret
  415698:	adrp	x0, 456000 <warn@@Base+0x14c10>
  41569c:	add	x0, x0, #0x2
  4156a0:	ret
  4156a4:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4156a8:	add	x0, x0, #0x15
  4156ac:	ret
  4156b0:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4156b4:	add	x0, x0, #0x27
  4156b8:	ret
  4156bc:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4156c0:	add	x0, x0, #0x36
  4156c4:	ret
  4156c8:	adrp	x8, 456000 <warn@@Base+0x14c10>
  4156cc:	mov	w9, #0x70000000            	// #1879048192
  4156d0:	add	x8, x8, #0x41
  4156d4:	cmp	x0, x9
  4156d8:	csel	x0, x8, xzr, eq  // eq = none
  4156dc:	ret
  4156e0:	mov	x8, #0xffffffff8fffffff    	// #-1879048193
  4156e4:	add	x8, x0, x8
  4156e8:	cmp	x8, #0x5
  4156ec:	b.hi	415700 <ferror@plt+0x13970>  // b.pmore
  4156f0:	adrp	x9, 448000 <warn@@Base+0x6c10>
  4156f4:	add	x9, x9, #0x610
  4156f8:	ldr	x0, [x9, x8, lsl #3]
  4156fc:	ret
  415700:	mov	x0, xzr
  415704:	ret
  415708:	mov	x8, #0xffffffffffff0000    	// #-65536
  41570c:	movk	x8, #0x9000, lsl #16
  415710:	add	x8, x0, x8
  415714:	cmp	x8, #0x3
  415718:	b.hi	415740 <ferror@plt+0x139b0>  // b.pmore
  41571c:	adrp	x9, 445000 <warn@@Base+0x3c10>
  415720:	add	x9, x9, #0x789
  415724:	adr	x10, 415734 <ferror@plt+0x139a4>
  415728:	ldrb	w11, [x9, x8]
  41572c:	add	x10, x10, x11, lsl #2
  415730:	br	x10
  415734:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415738:	add	x0, x0, #0xd2
  41573c:	ret
  415740:	mov	w8, #0xd                   	// #13
  415744:	movk	w8, #0x6000, lsl #16
  415748:	cmp	x0, x8
  41574c:	b.eq	415784 <ferror@plt+0x139f4>  // b.none
  415750:	mov	w8, #0xf                   	// #15
  415754:	movk	w8, #0x6000, lsl #16
  415758:	cmp	x0, x8
  41575c:	b.ne	415790 <ferror@plt+0x13a00>  // b.any
  415760:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415764:	add	x0, x0, #0xc0
  415768:	ret
  41576c:	adrp	x0, 454000 <warn@@Base+0x12c10>
  415770:	add	x0, x0, #0x4d1
  415774:	ret
  415778:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41577c:	add	x0, x0, #0x4ec
  415780:	ret
  415784:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415788:	add	x0, x0, #0xae
  41578c:	ret
  415790:	mov	x0, xzr
  415794:	ret
  415798:	adrp	x0, 456000 <warn@@Base+0x14c10>
  41579c:	add	x0, x0, #0xe2
  4157a0:	ret
  4157a4:	mov	w9, #0x2                   	// #2
  4157a8:	adrp	x8, 456000 <warn@@Base+0x14c10>
  4157ac:	movk	w9, #0x7000, lsl #16
  4157b0:	add	x8, x8, #0xf2
  4157b4:	cmp	x0, x9
  4157b8:	csel	x0, x8, xzr, eq  // eq = none
  4157bc:	ret
  4157c0:	mov	w8, #0x70000000            	// #1879048192
  4157c4:	cmp	x0, x8
  4157c8:	b.gt	41580c <ferror@plt+0x13a7c>
  4157cc:	mov	x8, #0xfffffffffffffff3    	// #-13
  4157d0:	movk	x8, #0x9fff, lsl #16
  4157d4:	add	x8, x0, x8
  4157d8:	cmp	x8, #0x1e
  4157dc:	b.hi	415974 <ferror@plt+0x13be4>  // b.pmore
  4157e0:	adrp	x9, 445000 <warn@@Base+0x3c10>
  4157e4:	add	x9, x9, #0x78d
  4157e8:	adr	x10, 415800 <ferror@plt+0x13a70>
  4157ec:	ldrb	w11, [x9, x8]
  4157f0:	add	x10, x10, x11, lsl #2
  4157f4:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4157f8:	add	x0, x0, #0xfb
  4157fc:	br	x10
  415800:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415804:	add	x0, x0, #0x10a
  415808:	ret
  41580c:	mov	w8, #0xfffd                	// #65533
  415810:	movk	w8, #0x7fff, lsl #16
  415814:	cmp	x0, x8
  415818:	b.gt	415848 <ferror@plt+0x13ab8>
  41581c:	mov	w8, #0x1                   	// #1
  415820:	movk	w8, #0x7000, lsl #16
  415824:	cmp	x0, x8
  415828:	b.eq	41595c <ferror@plt+0x13bcc>  // b.none
  41582c:	mov	w8, #0xfffd                	// #65533
  415830:	movk	w8, #0x7fff, lsl #16
  415834:	cmp	x0, x8
  415838:	b.ne	415974 <ferror@plt+0x13be4>  // b.any
  41583c:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415840:	add	x0, x0, #0x100
  415844:	ret
  415848:	mov	w8, #0x7ffffffe            	// #2147483646
  41584c:	cmp	x0, x8
  415850:	b.eq	415968 <ferror@plt+0x13bd8>  // b.none
  415854:	mov	w8, #0x7fffffff            	// #2147483647
  415858:	cmp	x0, x8
  41585c:	b.ne	415974 <ferror@plt+0x13be4>  // b.any
  415860:	adrp	x0, 455000 <warn@@Base+0x13c10>
  415864:	add	x0, x0, #0x81d
  415868:	ret
  41586c:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415870:	add	x0, x0, #0x117
  415874:	ret
  415878:	adrp	x0, 456000 <warn@@Base+0x14c10>
  41587c:	add	x0, x0, #0x123
  415880:	ret
  415884:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415888:	add	x0, x0, #0x12c
  41588c:	ret
  415890:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415894:	add	x0, x0, #0x138
  415898:	ret
  41589c:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4158a0:	add	x0, x0, #0x143
  4158a4:	ret
  4158a8:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4158ac:	add	x0, x0, #0x150
  4158b0:	ret
  4158b4:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4158b8:	add	x0, x0, #0x15d
  4158bc:	ret
  4158c0:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4158c4:	add	x0, x0, #0x16c
  4158c8:	ret
  4158cc:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4158d0:	add	x0, x0, #0x179
  4158d4:	ret
  4158d8:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4158dc:	add	x0, x0, #0x188
  4158e0:	ret
  4158e4:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4158e8:	add	x0, x0, #0x195
  4158ec:	ret
  4158f0:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4158f4:	add	x0, x0, #0x1a1
  4158f8:	ret
  4158fc:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415900:	add	x0, x0, #0x1af
  415904:	ret
  415908:	adrp	x0, 456000 <warn@@Base+0x14c10>
  41590c:	add	x0, x0, #0x1bb
  415910:	ret
  415914:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415918:	add	x0, x0, #0x1cc
  41591c:	ret
  415920:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415924:	add	x0, x0, #0x1dc
  415928:	ret
  41592c:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415930:	add	x0, x0, #0x1e8
  415934:	ret
  415938:	adrp	x0, 456000 <warn@@Base+0x14c10>
  41593c:	add	x0, x0, #0x1f2
  415940:	ret
  415944:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415948:	add	x0, x0, #0x1fd
  41594c:	ret
  415950:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415954:	add	x0, x0, #0x209
  415958:	ret
  41595c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  415960:	add	x0, x0, #0x15
  415964:	ret
  415968:	adrp	x0, 455000 <warn@@Base+0x13c10>
  41596c:	add	x0, x0, #0xac9
  415970:	ret
  415974:	mov	x0, xzr
  415978:	ret
  41597c:	mov	x8, #0xffffffffffff0000    	// #-65536
  415980:	movk	x8, #0xa000, lsl #16
  415984:	add	x8, x0, x8
  415988:	cmp	x8, #0x17
  41598c:	b.hi	4159a0 <ferror@plt+0x13c10>  // b.pmore
  415990:	adrp	x9, 448000 <warn@@Base+0x6c10>
  415994:	add	x9, x9, #0x640
  415998:	ldr	x0, [x9, x8, lsl #3]
  41599c:	ret
  4159a0:	mov	x0, xzr
  4159a4:	ret
  4159a8:	sub	sp, sp, #0x20
  4159ac:	mov	x8, #0xc000                	// #49152
  4159b0:	movk	x8, #0xb414, lsl #16
  4159b4:	mov	x9, #0x42bd                	// #17085
  4159b8:	movk	x8, #0x6a98, lsl #32
  4159bc:	movk	x9, #0xe57a, lsl #16
  4159c0:	movk	x8, #0xff83, lsl #48
  4159c4:	movk	x9, #0x94d5, lsl #32
  4159c8:	add	x8, x0, x8
  4159cc:	movk	x9, #0xd6bf, lsl #48
  4159d0:	smulh	x9, x8, x9
  4159d4:	add	x8, x9, x8
  4159d8:	asr	x9, x8, #23
  4159dc:	add	x8, x9, x8, lsr #63
  4159e0:	add	x0, sp, #0x8
  4159e4:	stp	x29, x30, [sp, #16]
  4159e8:	add	x29, sp, #0x10
  4159ec:	str	x8, [sp, #8]
  4159f0:	bl	401af0 <gmtime@plt>
  4159f4:	ldp	w9, w8, [x0, #16]
  4159f8:	ldp	w4, w3, [x0, #8]
  4159fc:	ldp	w6, w5, [x0]
  415a00:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415a04:	add	w1, w8, #0x76c
  415a08:	add	w2, w9, #0x1
  415a0c:	add	x0, x0, #0x424
  415a10:	bl	401d10 <printf@plt>
  415a14:	ldp	x29, x30, [sp, #16]
  415a18:	add	sp, sp, #0x20
  415a1c:	ret
  415a20:	sub	sp, sp, #0xe0
  415a24:	stp	x29, x30, [sp, #128]
  415a28:	stp	x26, x25, [sp, #160]
  415a2c:	stp	x24, x23, [sp, #176]
  415a30:	stp	x22, x21, [sp, #192]
  415a34:	stp	x20, x19, [sp, #208]
  415a38:	add	x29, sp, #0x80
  415a3c:	mov	w20, w7
  415a40:	mov	x25, x6
  415a44:	mov	x23, x5
  415a48:	mov	x19, x2
  415a4c:	mov	x21, x1
  415a50:	mov	x24, x0
  415a54:	cmn	w7, #0x1
  415a58:	stp	x28, x27, [sp, #144]
  415a5c:	str	x4, [sp, #32]
  415a60:	str	x3, [sp, #56]
  415a64:	stur	x2, [x29, #-8]
  415a68:	b.ne	415a78 <ferror@plt+0x13ce8>  // b.any
  415a6c:	ldrh	w0, [x24, #82]
  415a70:	bl	41692c <ferror@plt+0x14b9c>
  415a74:	mov	w20, w0
  415a78:	sub	x3, x29, #0x10
  415a7c:	sub	x4, x29, #0x8
  415a80:	mov	x0, x24
  415a84:	mov	x1, x21
  415a88:	mov	x2, x19
  415a8c:	cbz	w20, 415a9c <ferror@plt+0x13d0c>
  415a90:	bl	403cec <ferror@plt+0x1f5c>
  415a94:	cbnz	w0, 415aa4 <ferror@plt+0x13d14>
  415a98:	b	416750 <ferror@plt+0x149c0>
  415a9c:	bl	403fec <ferror@plt+0x225c>
  415aa0:	cbz	w0, 416750 <ferror@plt+0x149c0>
  415aa4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  415aa8:	ldr	w9, [x8, #100]
  415aac:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  415ab0:	ldr	w8, [x8, #3272]
  415ab4:	str	w20, [sp, #52]
  415ab8:	cbz	w9, 415ad4 <ferror@plt+0x13d44>
  415abc:	cbz	w20, 415aec <ferror@plt+0x13d5c>
  415ac0:	adrp	x9, 456000 <warn@@Base+0x14c10>
  415ac4:	adrp	x10, 456000 <warn@@Base+0x14c10>
  415ac8:	add	x9, x9, #0x77c
  415acc:	add	x10, x10, #0x730
  415ad0:	b	415b10 <ferror@plt+0x13d80>
  415ad4:	cbz	w20, 415b00 <ferror@plt+0x13d70>
  415ad8:	adrp	x9, 456000 <warn@@Base+0x14c10>
  415adc:	adrp	x10, 456000 <warn@@Base+0x14c10>
  415ae0:	add	x9, x9, #0x89f
  415ae4:	add	x10, x10, #0x83c
  415ae8:	b	415b10 <ferror@plt+0x13d80>
  415aec:	adrp	x9, 456000 <warn@@Base+0x14c10>
  415af0:	adrp	x10, 456000 <warn@@Base+0x14c10>
  415af4:	add	x9, x9, #0x802
  415af8:	add	x10, x10, #0x7bf
  415afc:	b	415b10 <ferror@plt+0x13d80>
  415b00:	adrp	x9, 456000 <warn@@Base+0x14c10>
  415b04:	adrp	x10, 456000 <warn@@Base+0x14c10>
  415b08:	add	x9, x9, #0x94b
  415b0c:	add	x10, x10, #0x8f1
  415b10:	cmp	w8, #0x0
  415b14:	csel	x1, x10, x9, ne  // ne = any
  415b18:	mov	w2, #0x5                   	// #5
  415b1c:	mov	x0, xzr
  415b20:	bl	401cc0 <dcgettext@plt>
  415b24:	bl	401d10 <printf@plt>
  415b28:	ldur	x8, [x29, #-8]
  415b2c:	cbz	x8, 416748 <ferror@plt+0x149b8>
  415b30:	ldr	w8, [x29, #96]
  415b34:	mov	x22, xzr
  415b38:	str	x25, [sp, #8]
  415b3c:	str	x23, [sp, #24]
  415b40:	str	w8, [sp, #20]
  415b44:	ldp	x8, x9, [x29, #-16]
  415b48:	add	x20, x8, #0x10
  415b4c:	str	x9, [sp, #40]
  415b50:	b	415b7c <ferror@plt+0x13dec>
  415b54:	mov	w0, #0xa                   	// #10
  415b58:	bl	401d40 <putchar@plt>
  415b5c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  415b60:	ldr	w8, [x8, #100]
  415b64:	cbz	w8, 415bbc <ferror@plt+0x13e2c>
  415b68:	ldr	x8, [sp, #40]
  415b6c:	add	x22, x22, #0x1
  415b70:	add	x20, x20, #0x18
  415b74:	cmp	x22, x8
  415b78:	b.cs	416748 <ferror@plt+0x149b8>  // b.hs, b.nlast
  415b7c:	ldp	x19, x28, [x20, #-16]
  415b80:	mov	x0, x24
  415b84:	mov	x1, x28
  415b88:	bl	404a2c <ferror@plt+0x2c9c>
  415b8c:	mov	w21, w0
  415b90:	mov	x0, x28
  415b94:	bl	4058bc <ferror@plt+0x3b2c>
  415b98:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  415b9c:	ldr	w8, [x8, #100]
  415ba0:	mov	x26, x0
  415ba4:	cbz	w8, 415c08 <ferror@plt+0x13e78>
  415ba8:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415bac:	and	x1, x19, #0xffffffff
  415bb0:	and	x2, x28, #0xffffffff
  415bb4:	add	x0, x0, #0x994
  415bb8:	b	415c30 <ferror@plt+0x13ea0>
  415bbc:	ldrh	w8, [x24, #82]
  415bc0:	cmp	w8, #0x8
  415bc4:	b.ne	415b68 <ferror@plt+0x13dd8>  // b.any
  415bc8:	ubfx	x26, x28, #8, #8
  415bcc:	mov	x0, x26
  415bd0:	ubfx	x21, x28, #16, #8
  415bd4:	bl	4184a0 <ferror@plt+0x16710>
  415bd8:	mov	x27, x0
  415bdc:	mov	x0, x21
  415be0:	bl	4184a0 <ferror@plt+0x16710>
  415be4:	mov	x19, x0
  415be8:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415bec:	add	x0, x0, #0xb00
  415bf0:	bl	401d10 <printf@plt>
  415bf4:	cbz	x27, 415d14 <ferror@plt+0x13f84>
  415bf8:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415bfc:	add	x0, x0, #0x9e6
  415c00:	mov	x1, x27
  415c04:	b	415d2c <ferror@plt+0x13f9c>
  415c08:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  415c0c:	ldr	w8, [x8, #3272]
  415c10:	adrp	x9, 456000 <warn@@Base+0x14c10>
  415c14:	add	x9, x9, #0x9b8
  415c18:	mov	x1, x19
  415c1c:	cmp	w8, #0x0
  415c20:	adrp	x8, 456000 <warn@@Base+0x14c10>
  415c24:	add	x8, x8, #0x9a4
  415c28:	csel	x0, x9, x8, eq  // eq = none
  415c2c:	mov	x2, x28
  415c30:	bl	401d10 <printf@plt>
  415c34:	ldrh	w8, [x24, #82]
  415c38:	mov	w9, #0x1056                	// #4182
  415c3c:	mov	x27, xzr
  415c40:	cmp	w8, w9
  415c44:	b.gt	415c78 <ferror@plt+0x13ee8>
  415c48:	sub	w8, w8, #0x2
  415c4c:	cmp	w8, #0xfa
  415c50:	b.hi	416204 <ferror@plt+0x14474>  // b.pmore
  415c54:	adrp	x11, 445000 <warn@@Base+0x3c10>
  415c58:	add	x11, x11, #0x7ac
  415c5c:	adr	x9, 415c6c <ferror@plt+0x13edc>
  415c60:	ldrh	w10, [x11, x8, lsl #1]
  415c64:	add	x9, x9, x10, lsl #2
  415c68:	br	x9
  415c6c:	mov	x0, x21
  415c70:	bl	417750 <ferror@plt+0x159c0>
  415c74:	b	416200 <ferror@plt+0x14470>
  415c78:	mov	w9, #0x8216                	// #33302
  415c7c:	cmp	w8, w9
  415c80:	b.le	415ccc <ferror@plt+0x13f3c>
  415c84:	mov	w9, #0xad44                	// #44356
  415c88:	cmp	w8, w9
  415c8c:	b.le	415d78 <ferror@plt+0x13fe8>
  415c90:	mov	w9, #0xdeac                	// #57004
  415c94:	cmp	w8, w9
  415c98:	b.le	415df0 <ferror@plt+0x14060>
  415c9c:	mov	w9, #0xfeaf                	// #65199
  415ca0:	cmp	w8, w9
  415ca4:	b.gt	415ed4 <ferror@plt+0x14144>
  415ca8:	mov	w9, #0xdead                	// #57005
  415cac:	cmp	w8, w9
  415cb0:	b.eq	415f28 <ferror@plt+0x14198>  // b.none
  415cb4:	mov	w9, #0xf00d                	// #61453
  415cb8:	cmp	w8, w9
  415cbc:	b.ne	416204 <ferror@plt+0x14474>  // b.any
  415cc0:	mov	x0, x21
  415cc4:	bl	419bc4 <ferror@plt+0x17e34>
  415cc8:	b	416200 <ferror@plt+0x14470>
  415ccc:	mov	w9, #0x4687                	// #18055
  415cd0:	cmp	w8, w9
  415cd4:	b.gt	415db4 <ferror@plt+0x14024>
  415cd8:	mov	w9, #0x252f                	// #9519
  415cdc:	cmp	w8, w9
  415ce0:	b.gt	415e20 <ferror@plt+0x14090>
  415ce4:	mov	w9, #0x1057                	// #4183
  415ce8:	cmp	w8, w9
  415cec:	b.eq	415f34 <ferror@plt+0x141a4>  // b.none
  415cf0:	mov	w9, #0x1059                	// #4185
  415cf4:	cmp	w8, w9
  415cf8:	b.eq	416084 <ferror@plt+0x142f4>  // b.none
  415cfc:	mov	w9, #0x1223                	// #4643
  415d00:	cmp	w8, w9
  415d04:	b.ne	416204 <ferror@plt+0x14474>  // b.any
  415d08:	mov	x0, x21
  415d0c:	bl	419758 <ferror@plt+0x179c8>
  415d10:	b	416200 <ferror@plt+0x14470>
  415d14:	adrp	x1, 456000 <warn@@Base+0x14c10>
  415d18:	mov	w2, #0x5                   	// #5
  415d1c:	mov	x0, xzr
  415d20:	add	x1, x1, #0x9cc
  415d24:	bl	401cc0 <dcgettext@plt>
  415d28:	mov	x1, x26
  415d2c:	bl	401d10 <printf@plt>
  415d30:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415d34:	add	x0, x0, #0xb1c
  415d38:	bl	401d10 <printf@plt>
  415d3c:	cbz	x19, 415d50 <ferror@plt+0x13fc0>
  415d40:	adrp	x0, 456000 <warn@@Base+0x14c10>
  415d44:	add	x0, x0, #0x9e6
  415d48:	mov	x1, x19
  415d4c:	b	415d68 <ferror@plt+0x13fd8>
  415d50:	adrp	x1, 456000 <warn@@Base+0x14c10>
  415d54:	mov	w2, #0x5                   	// #5
  415d58:	mov	x0, xzr
  415d5c:	add	x1, x1, #0x9cc
  415d60:	bl	401cc0 <dcgettext@plt>
  415d64:	mov	x1, x21
  415d68:	bl	401d10 <printf@plt>
  415d6c:	mov	w0, #0xa                   	// #10
  415d70:	bl	401d40 <putchar@plt>
  415d74:	b	415b68 <ferror@plt+0x13dd8>
  415d78:	mov	w9, #0x907f                	// #36991
  415d7c:	cmp	w8, w9
  415d80:	b.gt	415e50 <ferror@plt+0x140c0>
  415d84:	mov	w9, #0x8217                	// #33303
  415d88:	cmp	w8, w9
  415d8c:	b.eq	415f40 <ferror@plt+0x141b0>  // b.none
  415d90:	mov	w9, #0x9026                	// #36902
  415d94:	cmp	w8, w9
  415d98:	b.eq	4161c0 <ferror@plt+0x14430>  // b.none
  415d9c:	mov	w9, #0x9041                	// #36929
  415da0:	cmp	w8, w9
  415da4:	b.ne	416204 <ferror@plt+0x14474>  // b.any
  415da8:	mov	x0, x21
  415dac:	bl	417450 <ferror@plt+0x156c0>
  415db0:	b	416200 <ferror@plt+0x14470>
  415db4:	mov	w9, #0x5aa4                	// #23204
  415db8:	cmp	w8, w9
  415dbc:	b.gt	415e80 <ferror@plt+0x140f0>
  415dc0:	mov	w9, #0x4688                	// #18056
  415dc4:	cmp	w8, w9
  415dc8:	b.eq	415f4c <ferror@plt+0x141bc>  // b.none
  415dcc:	mov	w9, #0x4def                	// #19951
  415dd0:	cmp	w8, w9
  415dd4:	b.eq	4161cc <ferror@plt+0x1443c>  // b.none
  415dd8:	mov	w9, #0x5441                	// #21569
  415ddc:	cmp	w8, w9
  415de0:	b.ne	416204 <ferror@plt+0x14474>  // b.any
  415de4:	mov	x0, x21
  415de8:	bl	418134 <ferror@plt+0x163a4>
  415dec:	b	416200 <ferror@plt+0x14470>
  415df0:	mov	w9, #0xad45                	// #44357
  415df4:	cmp	w8, w9
  415df8:	b.eq	4161d8 <ferror@plt+0x14448>  // b.none
  415dfc:	mov	w9, #0xbaab                	// #47787
  415e00:	cmp	w8, w9
  415e04:	b.eq	415f58 <ferror@plt+0x141c8>  // b.none
  415e08:	mov	w9, #0xbeef                	// #48879
  415e0c:	cmp	w8, w9
  415e10:	b.ne	416204 <ferror@plt+0x14474>  // b.any
  415e14:	mov	x0, x21
  415e18:	bl	4180d4 <ferror@plt+0x16344>
  415e1c:	b	416200 <ferror@plt+0x14470>
  415e20:	mov	w9, #0x2530                	// #9520
  415e24:	cmp	w8, w9
  415e28:	b.eq	4161e4 <ferror@plt+0x14454>  // b.none
  415e2c:	mov	w9, #0x3330                	// #13104
  415e30:	cmp	w8, w9
  415e34:	b.eq	415f64 <ferror@plt+0x141d4>  // b.none
  415e38:	mov	w9, #0x4157                	// #16727
  415e3c:	cmp	w8, w9
  415e40:	b.ne	416204 <ferror@plt+0x14474>  // b.any
  415e44:	mov	x0, x21
  415e48:	bl	41a144 <ferror@plt+0x183b4>
  415e4c:	b	416200 <ferror@plt+0x14470>
  415e50:	mov	w9, #0x9080                	// #36992
  415e54:	cmp	w8, w9
  415e58:	b.eq	415f70 <ferror@plt+0x141e0>  // b.none
  415e5c:	mov	w9, #0xa390                	// #41872
  415e60:	cmp	w8, w9
  415e64:	b.eq	415f7c <ferror@plt+0x141ec>  // b.none
  415e68:	mov	w9, #0xabc7                	// #43975
  415e6c:	cmp	w8, w9
  415e70:	b.ne	416204 <ferror@plt+0x14474>  // b.any
  415e74:	mov	x0, x21
  415e78:	bl	419868 <ferror@plt+0x17ad8>
  415e7c:	b	416200 <ferror@plt+0x14470>
  415e80:	mov	w9, #0x5aa5                	// #23205
  415e84:	cmp	w8, w9
  415e88:	b.eq	4161f0 <ferror@plt+0x14460>  // b.none
  415e8c:	mov	w9, #0x7650                	// #30288
  415e90:	cmp	w8, w9
  415e94:	b.eq	415f88 <ferror@plt+0x141f8>  // b.none
  415e98:	mov	w9, #0x7676                	// #30326
  415e9c:	cmp	w8, w9
  415ea0:	b.ne	416204 <ferror@plt+0x14474>  // b.any
  415ea4:	mov	x0, x21
  415ea8:	bl	418074 <ferror@plt+0x162e4>
  415eac:	b	416200 <ferror@plt+0x14470>
  415eb0:	mov	x0, x21
  415eb4:	bl	418520 <ferror@plt+0x16790>
  415eb8:	b	416200 <ferror@plt+0x14470>
  415ebc:	mov	x0, x21
  415ec0:	bl	418560 <ferror@plt+0x167d0>
  415ec4:	b	416200 <ferror@plt+0x14470>
  415ec8:	mov	x0, x21
  415ecc:	bl	418f58 <ferror@plt+0x171c8>
  415ed0:	b	416200 <ferror@plt+0x14470>
  415ed4:	mov	w9, #0xfeb0                	// #65200
  415ed8:	cmp	w8, w9
  415edc:	b.eq	415f94 <ferror@plt+0x14204>  // b.none
  415ee0:	mov	w9, #0xfeba                	// #65210
  415ee4:	cmp	w8, w9
  415ee8:	b.ne	416204 <ferror@plt+0x14474>  // b.any
  415eec:	mov	x0, x21
  415ef0:	bl	419798 <ferror@plt+0x17a08>
  415ef4:	b	416200 <ferror@plt+0x14470>
  415ef8:	mov	x0, x21
  415efc:	bl	417470 <ferror@plt+0x156e0>
  415f00:	b	416200 <ferror@plt+0x14470>
  415f04:	mov	x0, x21
  415f08:	bl	4184a0 <ferror@plt+0x16710>
  415f0c:	b	416200 <ferror@plt+0x14470>
  415f10:	mov	x0, x21
  415f14:	bl	4176b0 <ferror@plt+0x15920>
  415f18:	b	416200 <ferror@plt+0x14470>
  415f1c:	mov	x0, x21
  415f20:	bl	418838 <ferror@plt+0x16aa8>
  415f24:	b	416200 <ferror@plt+0x14470>
  415f28:	mov	x0, x21
  415f2c:	bl	4180f4 <ferror@plt+0x16364>
  415f30:	b	416200 <ferror@plt+0x14470>
  415f34:	mov	x0, x21
  415f38:	bl	417730 <ferror@plt+0x159a0>
  415f3c:	b	416200 <ferror@plt+0x14470>
  415f40:	mov	x0, x21
  415f44:	bl	419778 <ferror@plt+0x179e8>
  415f48:	b	416200 <ferror@plt+0x14470>
  415f4c:	mov	x0, x21
  415f50:	bl	419f28 <ferror@plt+0x18198>
  415f54:	b	416200 <ferror@plt+0x14470>
  415f58:	mov	x0, x21
  415f5c:	bl	419c04 <ferror@plt+0x17e74>
  415f60:	b	416200 <ferror@plt+0x14470>
  415f64:	mov	x0, x21
  415f68:	bl	418114 <ferror@plt+0x16384>
  415f6c:	b	416200 <ferror@plt+0x14470>
  415f70:	mov	x0, x21
  415f74:	bl	418034 <ferror@plt+0x162a4>
  415f78:	b	416200 <ferror@plt+0x14470>
  415f7c:	mov	x0, x21
  415f80:	bl	4191b8 <ferror@plt+0x17428>
  415f84:	b	416200 <ferror@plt+0x14470>
  415f88:	mov	x0, x21
  415f8c:	bl	418054 <ferror@plt+0x162c4>
  415f90:	b	416200 <ferror@plt+0x14470>
  415f94:	mov	x0, x21
  415f98:	bl	4198a8 <ferror@plt+0x17b18>
  415f9c:	b	416200 <ferror@plt+0x14470>
  415fa0:	mov	x0, x21
  415fa4:	bl	4176f0 <ferror@plt+0x15960>
  415fa8:	b	416200 <ferror@plt+0x14470>
  415fac:	mov	x0, x21
  415fb0:	bl	418d9c <ferror@plt+0x1700c>
  415fb4:	b	416200 <ferror@plt+0x14470>
  415fb8:	mov	x0, x21
  415fbc:	bl	419198 <ferror@plt+0x17408>
  415fc0:	b	416200 <ferror@plt+0x14470>
  415fc4:	mov	x0, x21
  415fc8:	bl	418540 <ferror@plt+0x167b0>
  415fcc:	b	416200 <ferror@plt+0x14470>
  415fd0:	mov	x0, x21
  415fd4:	bl	417710 <ferror@plt+0x15980>
  415fd8:	b	416200 <ferror@plt+0x14470>
  415fdc:	mov	x0, x21
  415fe0:	bl	418460 <ferror@plt+0x166d0>
  415fe4:	b	416200 <ferror@plt+0x14470>
  415fe8:	mov	x0, x21
  415fec:	bl	418480 <ferror@plt+0x166f0>
  415ff0:	b	416200 <ferror@plt+0x14470>
  415ff4:	mov	x0, x21
  415ff8:	bl	417bdc <ferror@plt+0x15e4c>
  415ffc:	b	416200 <ferror@plt+0x14470>
  416000:	mov	x0, x21
  416004:	bl	417bfc <ferror@plt+0x15e6c>
  416008:	b	416200 <ferror@plt+0x14470>
  41600c:	mov	x0, x21
  416010:	bl	41839c <ferror@plt+0x1660c>
  416014:	b	416200 <ferror@plt+0x14470>
  416018:	mov	x0, x21
  41601c:	bl	418500 <ferror@plt+0x16770>
  416020:	b	416200 <ferror@plt+0x14470>
  416024:	mov	x0, x21
  416028:	bl	4180b4 <ferror@plt+0x16324>
  41602c:	b	416200 <ferror@plt+0x14470>
  416030:	mov	x0, x21
  416034:	bl	418858 <ferror@plt+0x16ac8>
  416038:	b	416200 <ferror@plt+0x14470>
  41603c:	mov	x0, x21
  416040:	bl	419624 <ferror@plt+0x17894>
  416044:	b	416200 <ferror@plt+0x14470>
  416048:	mov	x0, x21
  41604c:	bl	418d7c <ferror@plt+0x16fec>
  416050:	b	416200 <ferror@plt+0x14470>
  416054:	mov	x0, x21
  416058:	bl	4183bc <ferror@plt+0x1662c>
  41605c:	b	416200 <ferror@plt+0x14470>
  416060:	mov	x0, x21
  416064:	bl	418818 <ferror@plt+0x16a88>
  416068:	b	416200 <ferror@plt+0x14470>
  41606c:	mov	x0, x24
  416070:	bl	405a34 <ferror@plt+0x3ca4>
  416074:	cbz	w0, 416084 <ferror@plt+0x142f4>
  416078:	mov	x0, x21
  41607c:	bl	4183fc <ferror@plt+0x1666c>
  416080:	b	416200 <ferror@plt+0x14470>
  416084:	mov	x0, x21
  416088:	bl	418420 <ferror@plt+0x16690>
  41608c:	b	416200 <ferror@plt+0x14470>
  416090:	mov	x0, x21
  416094:	bl	4198e8 <ferror@plt+0x17b58>
  416098:	b	416200 <ferror@plt+0x14470>
  41609c:	mov	x0, x21
  4160a0:	bl	41a188 <ferror@plt+0x183f8>
  4160a4:	b	416200 <ferror@plt+0x14470>
  4160a8:	mov	x0, x21
  4160ac:	bl	419604 <ferror@plt+0x17874>
  4160b0:	b	416200 <ferror@plt+0x14470>
  4160b4:	mov	x0, x21
  4160b8:	bl	41a168 <ferror@plt+0x183d8>
  4160bc:	b	416200 <ferror@plt+0x14470>
  4160c0:	mov	x0, x21
  4160c4:	bl	41950c <ferror@plt+0x1777c>
  4160c8:	b	416200 <ferror@plt+0x14470>
  4160cc:	mov	x0, x21
  4160d0:	bl	419888 <ferror@plt+0x17af8>
  4160d4:	b	416200 <ferror@plt+0x14470>
  4160d8:	mov	x0, x21
  4160dc:	bl	419f48 <ferror@plt+0x181b8>
  4160e0:	b	416200 <ferror@plt+0x14470>
  4160e4:	mov	x0, x21
  4160e8:	bl	41a1a8 <ferror@plt+0x18418>
  4160ec:	b	416200 <ferror@plt+0x14470>
  4160f0:	mov	x0, x21
  4160f4:	bl	418440 <ferror@plt+0x166b0>
  4160f8:	b	416200 <ferror@plt+0x14470>
  4160fc:	mov	x0, x21
  416100:	bl	419ee8 <ferror@plt+0x18158>
  416104:	b	416200 <ferror@plt+0x14470>
  416108:	mov	x0, x21
  41610c:	bl	419f08 <ferror@plt+0x18178>
  416110:	b	416200 <ferror@plt+0x14470>
  416114:	mov	x0, x21
  416118:	bl	419be4 <ferror@plt+0x17e54>
  41611c:	b	416200 <ferror@plt+0x14470>
  416120:	mov	x0, x21
  416124:	bl	416afc <ferror@plt+0x14d6c>
  416128:	b	416200 <ferror@plt+0x14470>
  41612c:	mov	x0, x21
  416130:	bl	41a124 <ferror@plt+0x18394>
  416134:	b	416200 <ferror@plt+0x14470>
  416138:	mov	x0, x21
  41613c:	bl	41a104 <ferror@plt+0x18374>
  416140:	b	416200 <ferror@plt+0x14470>
  416144:	mov	x0, x21
  416148:	bl	419c24 <ferror@plt+0x17e94>
  41614c:	b	416200 <ferror@plt+0x14470>
  416150:	mov	x0, x21
  416154:	bl	41a2d8 <ferror@plt+0x18548>
  416158:	b	416200 <ferror@plt+0x14470>
  41615c:	mov	x0, x21
  416160:	bl	419644 <ferror@plt+0x178b4>
  416164:	b	416200 <ferror@plt+0x14470>
  416168:	mov	x0, x21
  41616c:	bl	41837c <ferror@plt+0x165ec>
  416170:	b	416200 <ferror@plt+0x14470>
  416174:	mov	x0, x21
  416178:	bl	4183dc <ferror@plt+0x1664c>
  41617c:	b	416200 <ferror@plt+0x14470>
  416180:	mov	x0, x21
  416184:	bl	4184c0 <ferror@plt+0x16730>
  416188:	b	416200 <ferror@plt+0x14470>
  41618c:	mov	x0, x21
  416190:	bl	419738 <ferror@plt+0x179a8>
  416194:	b	416200 <ferror@plt+0x14470>
  416198:	ldurh	w8, [x24, #73]
  41619c:	mov	x0, x21
  4161a0:	lsl	x8, x8, #8
  4161a4:	cmp	x8, #0x320, lsl #12
  4161a8:	b.ne	4161fc <ferror@plt+0x1446c>  // b.any
  4161ac:	bl	41a298 <ferror@plt+0x18508>
  4161b0:	b	416200 <ferror@plt+0x14470>
  4161b4:	mov	x0, x21
  4161b8:	bl	41835c <ferror@plt+0x165cc>
  4161bc:	b	416200 <ferror@plt+0x14470>
  4161c0:	mov	x0, x21
  4161c4:	bl	4184e0 <ferror@plt+0x16750>
  4161c8:	b	416200 <ferror@plt+0x14470>
  4161cc:	mov	x0, x21
  4161d0:	bl	4176d0 <ferror@plt+0x15940>
  4161d4:	b	416200 <ferror@plt+0x14470>
  4161d8:	mov	x0, x21
  4161dc:	bl	41952c <ferror@plt+0x1779c>
  4161e0:	b	416200 <ferror@plt+0x14470>
  4161e4:	mov	x0, x21
  4161e8:	bl	4198c8 <ferror@plt+0x17b38>
  4161ec:	b	416200 <ferror@plt+0x14470>
  4161f0:	mov	x0, x21
  4161f4:	bl	418094 <ferror@plt+0x16304>
  4161f8:	b	416200 <ferror@plt+0x14470>
  4161fc:	bl	41a2b8 <ferror@plt+0x18528>
  416200:	mov	x27, x0
  416204:	cbz	x27, 416238 <ferror@plt+0x144a8>
  416208:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  41620c:	ldr	w8, [x8, #3272]
  416210:	adrp	x9, 456000 <warn@@Base+0x14c10>
  416214:	add	x9, x9, #0x9e0
  416218:	mov	x1, x27
  41621c:	cmp	w8, #0x0
  416220:	adrp	x8, 456000 <warn@@Base+0x14c10>
  416224:	add	x8, x8, #0x9e6
  416228:	csel	x0, x8, x9, eq  // eq = none
  41622c:	bl	401d10 <printf@plt>
  416230:	cbnz	x27, 416258 <ferror@plt+0x144c8>
  416234:	b	4162c8 <ferror@plt+0x14538>
  416238:	adrp	x1, 456000 <warn@@Base+0x14c10>
  41623c:	mov	w2, #0x5                   	// #5
  416240:	mov	x0, xzr
  416244:	add	x1, x1, #0x9cc
  416248:	bl	401cc0 <dcgettext@plt>
  41624c:	mov	x1, x21
  416250:	bl	401d10 <printf@plt>
  416254:	cbz	x27, 4162c8 <ferror@plt+0x14538>
  416258:	ldrh	w8, [x24, #82]
  41625c:	mov	w9, #0x9026                	// #36902
  416260:	cmp	w8, w9
  416264:	b.ne	4162c8 <ferror@plt+0x14538>  // b.any
  416268:	adrp	x1, 456000 <warn@@Base+0x14c10>
  41626c:	mov	x0, x27
  416270:	add	x1, x1, #0x9ef
  416274:	bl	401bf0 <strcmp@plt>
  416278:	ldr	w8, [sp, #52]
  41627c:	cbz	w8, 4162c8 <ferror@plt+0x14538>
  416280:	cbnz	w0, 4162c8 <ferror@plt+0x14538>
  416284:	ldr	x8, [x20]
  416288:	cmp	x8, #0x6
  41628c:	b.hi	4163e0 <ferror@plt+0x14650>  // b.pmore
  416290:	adrp	x9, 448000 <warn@@Base+0x6c10>
  416294:	add	x9, x9, #0x700
  416298:	ldr	x27, [x9, x8, lsl #3]
  41629c:	cmp	x8, #0x6
  4162a0:	b.ls	4163ec <ferror@plt+0x1465c>  // b.plast
  4162a4:	mov	w0, #0x20                  	// #32
  4162a8:	bl	401d40 <putchar@plt>
  4162ac:	adrp	x1, 456000 <warn@@Base+0x14c10>
  4162b0:	mov	w2, #0x5                   	// #5
  4162b4:	mov	x0, xzr
  4162b8:	add	x1, x1, #0xa13
  4162bc:	bl	401cc0 <dcgettext@plt>
  4162c0:	ldr	x1, [x20]
  4162c4:	b	41670c <ferror@plt+0x1497c>
  4162c8:	cbz	x26, 416378 <ferror@plt+0x145e8>
  4162cc:	ldr	x8, [sp, #56]
  4162d0:	cbz	x8, 4163c0 <ferror@plt+0x14630>
  4162d4:	ldr	x8, [sp, #32]
  4162d8:	cmp	x26, x8
  4162dc:	b.cs	4163c0 <ferror@plt+0x14630>  // b.hs, b.nlast
  4162e0:	ldr	x8, [sp, #56]
  4162e4:	ldr	w1, [sp, #20]
  4162e8:	sub	x6, x29, #0x14
  4162ec:	sub	x7, x29, #0x18
  4162f0:	add	x19, x8, x26, lsl #5
  4162f4:	mov	x0, x24
  4162f8:	mov	x2, x23
  4162fc:	mov	x3, x25
  416300:	mov	w4, w26
  416304:	mov	x5, x19
  416308:	bl	41a2f8 <ferror@plt+0x18568>
  41630c:	mov	x21, x0
  416310:	mov	w0, #0x20                  	// #32
  416314:	bl	401d40 <putchar@plt>
  416318:	mov	x9, x23
  41631c:	mov	x23, x19
  416320:	ldrb	w8, [x23, #24]!
  416324:	and	w8, w8, #0xf
  416328:	cmp	w8, #0xa
  41632c:	b.ne	4163fc <ferror@plt+0x1466c>  // b.any
  416330:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  416334:	ldr	w8, [x8, #100]
  416338:	mov	w10, #0xe                   	// #14
  41633c:	cmp	w8, #0x0
  416340:	mov	w8, #0x8                   	// #8
  416344:	csel	w19, w10, w8, eq  // eq = none
  416348:	cbz	x9, 416440 <ferror@plt+0x146b0>
  41634c:	ldr	x8, [sp, #56]
  416350:	add	x8, x8, x26, lsl #5
  416354:	ldr	x8, [x8, #16]
  416358:	cbz	x8, 416440 <ferror@plt+0x146b0>
  41635c:	adrp	x1, 465000 <warn@@Base+0x23c10>
  416360:	cmp	x8, x25
  416364:	add	x1, x1, #0x521
  416368:	b.cs	416448 <ferror@plt+0x146b8>  // b.hs, b.nlast
  41636c:	ldr	x9, [sp, #24]
  416370:	add	x1, x9, x8
  416374:	b	416448 <ferror@plt+0x146b8>
  416378:	ldr	w8, [sp, #52]
  41637c:	cbz	w8, 416710 <ferror@plt+0x14980>
  416380:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  416384:	ldr	w8, [x8, #100]
  416388:	ldr	x19, [x20]
  41638c:	mov	w9, #0x14                  	// #20
  416390:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416394:	cmp	w8, #0x0
  416398:	mov	w8, #0xc                   	// #12
  41639c:	csel	w1, w9, w8, eq  // eq = none
  4163a0:	mov	w2, #0x20                  	// #32
  4163a4:	add	x0, x0, #0xae9
  4163a8:	bl	401d10 <printf@plt>
  4163ac:	tbnz	x19, #63, 416430 <ferror@plt+0x146a0>
  4163b0:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4163b4:	add	x0, x0, #0xae5
  4163b8:	mov	x1, x19
  4163bc:	b	41670c <ferror@plt+0x1497c>
  4163c0:	adrp	x1, 456000 <warn@@Base+0x14c10>
  4163c4:	mov	w2, #0x5                   	// #5
  4163c8:	mov	x0, xzr
  4163cc:	add	x1, x1, #0xa29
  4163d0:	bl	401cc0 <dcgettext@plt>
  4163d4:	mov	x1, x26
  4163d8:	bl	44132c <error@@Base>
  4163dc:	b	416710 <ferror@plt+0x14980>
  4163e0:	mov	x27, xzr
  4163e4:	cmp	x8, #0x6
  4163e8:	b.hi	4162a4 <ferror@plt+0x14514>  // b.pmore
  4163ec:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4163f0:	add	x0, x0, #0x2de
  4163f4:	mov	x1, x27
  4163f8:	b	41670c <ferror@plt+0x1497c>
  4163fc:	ldr	x0, [x19]
  416400:	mov	w1, #0x6                   	// #6
  416404:	bl	406f54 <ferror@plt+0x51c4>
  416408:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  41640c:	ldr	w8, [x8, #100]
  416410:	adrp	x9, 453000 <warn@@Base+0x11c10>
  416414:	add	x9, x9, #0xe60
  416418:	cmp	w8, #0x0
  41641c:	adrp	x8, 454000 <warn@@Base+0x12c10>
  416420:	add	x8, x8, #0x5d
  416424:	csel	x0, x8, x9, eq  // eq = none
  416428:	bl	401d10 <printf@plt>
  41642c:	b	4164a4 <ferror@plt+0x14714>
  416430:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416434:	neg	x1, x19
  416438:	add	x0, x0, #0xaed
  41643c:	b	41670c <ferror@plt+0x1497c>
  416440:	adrp	x1, 465000 <warn@@Base+0x23c10>
  416444:	add	x1, x1, #0x521
  416448:	mov	w0, w19
  41644c:	bl	412810 <ferror@plt+0x10a80>
  416450:	mov	w25, w0
  416454:	cbz	x21, 41647c <ferror@plt+0x146ec>
  416458:	ldur	w8, [x29, #-20]
  41645c:	adrp	x9, 456000 <warn@@Base+0x14c10>
  416460:	add	x9, x9, #0xa4b
  416464:	mov	x1, x21
  416468:	cmp	w8, #0x2
  41646c:	adrp	x8, 456000 <warn@@Base+0x14c10>
  416470:	add	x8, x8, #0xa4c
  416474:	csel	x0, x9, x8, eq  // eq = none
  416478:	bl	401d10 <printf@plt>
  41647c:	orr	w8, w19, #0x1
  416480:	sub	w8, w8, w25
  416484:	cmp	w25, w19
  416488:	adrp	x0, 456000 <warn@@Base+0x14c10>
  41648c:	adrp	x2, 454000 <warn@@Base+0x12c10>
  416490:	csinc	w1, w8, wzr, ls  // ls = plast
  416494:	add	x0, x0, #0xa50
  416498:	add	x2, x2, #0x5d
  41649c:	bl	401d10 <printf@plt>
  4164a0:	ldr	x25, [sp, #8]
  4164a4:	ldr	x8, [sp, #56]
  4164a8:	add	x19, x8, x26, lsl #5
  4164ac:	ldr	x8, [x19, #16]!
  4164b0:	cbz	x8, 4164f8 <ferror@plt+0x14768>
  4164b4:	ldr	x23, [sp, #24]
  4164b8:	cbz	x23, 416558 <ferror@plt+0x147c8>
  4164bc:	cmp	x8, x25
  4164c0:	b.cs	416578 <ferror@plt+0x147e8>  // b.hs, b.nlast
  4164c4:	add	x1, x23, x8
  4164c8:	mov	w0, #0x16                  	// #22
  4164cc:	bl	412810 <ferror@plt+0x10a80>
  4164d0:	cbz	x21, 4166e4 <ferror@plt+0x14954>
  4164d4:	ldur	w8, [x29, #-20]
  4164d8:	adrp	x9, 456000 <warn@@Base+0x14c10>
  4164dc:	add	x9, x9, #0xa4b
  4164e0:	mov	x1, x21
  4164e4:	cmp	w8, #0x2
  4164e8:	adrp	x8, 456000 <warn@@Base+0x14c10>
  4164ec:	add	x8, x8, #0xa4c
  4164f0:	csel	x0, x9, x8, eq  // eq = none
  4164f4:	b	416570 <ferror@plt+0x147e0>
  4164f8:	ldrb	w8, [x23]
  4164fc:	adrp	x19, 456000 <warn@@Base+0x14c10>
  416500:	add	x19, x19, #0xa57
  416504:	and	w8, w8, #0xf
  416508:	cmp	w8, #0x3
  41650c:	b.ne	4166d4 <ferror@plt+0x14944>  // b.any
  416510:	ldr	x8, [sp, #56]
  416514:	add	x8, x8, x26, lsl #5
  416518:	ldr	w21, [x8, #28]
  41651c:	ldr	w8, [x24, #100]
  416520:	cmp	w21, w8
  416524:	b.cs	416598 <ferror@plt+0x14808>  // b.hs, b.nlast
  416528:	ldr	x9, [x24, #112]
  41652c:	cbz	x9, 4165b4 <ferror@plt+0x14824>
  416530:	ldr	x8, [x24, #128]
  416534:	cbz	x8, 4166a8 <ferror@plt+0x14918>
  416538:	mov	w10, #0x50                  	// #80
  41653c:	mul	x10, x21, x10
  416540:	ldr	w9, [x9, x10]
  416544:	ldr	x10, [x24, #136]
  416548:	cmp	x10, x9
  41654c:	b.ls	4166bc <ferror@plt+0x1492c>  // b.plast
  416550:	add	x19, x8, x9
  416554:	b	4166d4 <ferror@plt+0x14944>
  416558:	adrp	x1, 456000 <warn@@Base+0x14c10>
  41655c:	mov	w2, #0x5                   	// #5
  416560:	mov	x0, xzr
  416564:	add	x1, x1, #0xa9d
  416568:	bl	401cc0 <dcgettext@plt>
  41656c:	ldr	x1, [x19]
  416570:	bl	401d10 <printf@plt>
  416574:	b	4166e4 <ferror@plt+0x14954>
  416578:	adrp	x1, 456000 <warn@@Base+0x14c10>
  41657c:	mov	w2, #0x5                   	// #5
  416580:	mov	x0, xzr
  416584:	add	x1, x1, #0xab8
  416588:	bl	401cc0 <dcgettext@plt>
  41658c:	ldr	x1, [x19]
  416590:	bl	44132c <error@@Base>
  416594:	b	4166e4 <ferror@plt+0x14954>
  416598:	cmn	w21, #0xf
  41659c:	b.eq	4165c8 <ferror@plt+0x14838>  // b.none
  4165a0:	cmn	w21, #0xe
  4165a4:	b.ne	4165d4 <ferror@plt+0x14844>  // b.any
  4165a8:	adrp	x19, 452000 <warn@@Base+0x10c10>
  4165ac:	add	x19, x19, #0xbc3
  4165b0:	b	4166d4 <ferror@plt+0x14944>
  4165b4:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4165b8:	mov	w2, #0x5                   	// #5
  4165bc:	mov	x0, xzr
  4165c0:	add	x1, x1, #0x730
  4165c4:	b	4166cc <ferror@plt+0x1493c>
  4165c8:	adrp	x19, 45e000 <warn@@Base+0x1cc10>
  4165cc:	add	x19, x19, #0x824
  4165d0:	b	4166d4 <ferror@plt+0x14944>
  4165d4:	ldrh	w8, [x24, #82]
  4165d8:	cmn	w21, #0xfd
  4165dc:	b.ne	4165f0 <ferror@plt+0x14860>  // b.any
  4165e0:	adrp	x19, 456000 <warn@@Base+0x14c10>
  4165e4:	cmp	w8, #0x8
  4165e8:	add	x19, x19, #0xa5e
  4165ec:	b.eq	4166d4 <ferror@plt+0x14944>  // b.none
  4165f0:	cmn	w21, #0x100
  4165f4:	b.ne	416608 <ferror@plt+0x14878>  // b.any
  4165f8:	adrp	x19, 456000 <warn@@Base+0x14c10>
  4165fc:	cmp	w8, #0x8c
  416600:	add	x19, x19, #0xa5e
  416604:	b.eq	4166d4 <ferror@plt+0x14944>  // b.none
  416608:	cmn	w21, #0xfc
  41660c:	b.ne	416620 <ferror@plt+0x14890>  // b.any
  416610:	adrp	x19, 456000 <warn@@Base+0x14c10>
  416614:	cmp	w8, #0x8
  416618:	add	x19, x19, #0xa66
  41661c:	b.eq	4166d4 <ferror@plt+0x14944>  // b.none
  416620:	sub	w9, w8, #0xb4
  416624:	cmp	w9, #0x2
  416628:	b.cc	41663c <ferror@plt+0x148ac>  // b.lo, b.ul, b.last
  41662c:	cmp	w8, #0x32
  416630:	b.eq	416654 <ferror@plt+0x148c4>  // b.none
  416634:	cmp	w8, #0x3e
  416638:	b.ne	416670 <ferror@plt+0x148e0>  // b.any
  41663c:	adrp	x19, 456000 <warn@@Base+0x14c10>
  416640:	cmn	w21, #0xfe
  416644:	add	x19, x19, #0xa6d
  416648:	b.eq	4166d4 <ferror@plt+0x14944>  // b.none
  41664c:	cmp	w8, #0x32
  416650:	b.ne	416670 <ferror@plt+0x148e0>  // b.any
  416654:	cmn	w21, #0x100
  416658:	b.ne	416670 <ferror@plt+0x148e0>  // b.any
  41665c:	ldrb	w8, [x24, #31]
  416660:	adrp	x19, 456000 <warn@@Base+0x14c10>
  416664:	add	x19, x19, #0xa7a
  416668:	cmp	w8, #0x1
  41666c:	b.eq	4166d4 <ferror@plt+0x14944>  // b.none
  416670:	mov	x0, x24
  416674:	bl	413d90 <ferror@plt+0x12000>
  416678:	cmn	w21, #0xe0
  41667c:	b.ne	41668c <ferror@plt+0x148fc>  // b.any
  416680:	adrp	x19, 456000 <warn@@Base+0x14c10>
  416684:	add	x19, x19, #0xa83
  416688:	cbnz	w0, 4166d4 <ferror@plt+0x14944>
  41668c:	adrp	x1, 456000 <warn@@Base+0x14c10>
  416690:	add	x0, sp, #0x40
  416694:	add	x1, x1, #0xa8e
  416698:	mov	w2, w21
  41669c:	add	x19, sp, #0x40
  4166a0:	bl	4019c0 <sprintf@plt>
  4166a4:	b	4166d4 <ferror@plt+0x14944>
  4166a8:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4166ac:	mov	w2, #0x5                   	// #5
  4166b0:	mov	x0, xzr
  4166b4:	add	x1, x1, #0x737
  4166b8:	b	4166cc <ferror@plt+0x1493c>
  4166bc:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4166c0:	mov	w2, #0x5                   	// #5
  4166c4:	mov	x0, xzr
  4166c8:	add	x1, x1, #0x744
  4166cc:	bl	401cc0 <dcgettext@plt>
  4166d0:	mov	x19, x0
  4166d4:	mov	w0, #0x16                  	// #22
  4166d8:	mov	x1, x19
  4166dc:	bl	412810 <ferror@plt+0x10a80>
  4166e0:	ldr	x23, [sp, #24]
  4166e4:	ldr	w8, [sp, #52]
  4166e8:	cbz	w8, 416710 <ferror@plt+0x14980>
  4166ec:	ldr	x1, [x20]
  4166f0:	tbnz	x1, #63, 416700 <ferror@plt+0x14970>
  4166f4:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4166f8:	add	x0, x0, #0xae2
  4166fc:	b	41670c <ferror@plt+0x1497c>
  416700:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416704:	neg	x1, x1
  416708:	add	x0, x0, #0xadb
  41670c:	bl	401d10 <printf@plt>
  416710:	cbz	x27, 415b54 <ferror@plt+0x13dc4>
  416714:	ldrh	w8, [x24, #82]
  416718:	cmp	w8, #0x2b
  41671c:	b.ne	415b54 <ferror@plt+0x13dc4>  // b.any
  416720:	adrp	x1, 456000 <warn@@Base+0x14c10>
  416724:	mov	x0, x27
  416728:	add	x1, x1, #0xaf2
  41672c:	bl	401bf0 <strcmp@plt>
  416730:	cbnz	w0, 415b54 <ferror@plt+0x13dc4>
  416734:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416738:	sbfx	x1, x28, #8, #24
  41673c:	add	x0, x0, #0xae2
  416740:	bl	401d10 <printf@plt>
  416744:	b	415b54 <ferror@plt+0x13dc4>
  416748:	ldur	x0, [x29, #-16]
  41674c:	bl	401c10 <free@plt>
  416750:	ldp	x20, x19, [sp, #208]
  416754:	ldp	x22, x21, [sp, #192]
  416758:	ldp	x24, x23, [sp, #176]
  41675c:	ldp	x26, x25, [sp, #160]
  416760:	ldp	x28, x27, [sp, #144]
  416764:	ldp	x29, x30, [sp, #128]
  416768:	add	sp, sp, #0xe0
  41676c:	ret
  416770:	sub	sp, sp, #0xa0
  416774:	stp	x24, x23, [sp, #112]
  416778:	adrp	x24, 48d000 <stdout@@GLIBC_2.17+0x1180>
  41677c:	ldr	x8, [x24, #3352]
  416780:	movi	v0.2d, #0x0
  416784:	stp	x29, x30, [sp, #64]
  416788:	stp	x28, x27, [sp, #80]
  41678c:	cmp	x8, #0x1
  416790:	stp	x26, x25, [sp, #96]
  416794:	stp	x22, x21, [sp, #128]
  416798:	stp	x20, x19, [sp, #144]
  41679c:	add	x29, sp, #0x40
  4167a0:	str	xzr, [sp, #48]
  4167a4:	stp	q0, q0, [sp, #16]
  4167a8:	stp	xzr, xzr, [sp]
  4167ac:	b.lt	4168f4 <ferror@plt+0x14b64>  // b.tstop
  4167b0:	adrp	x25, 48c000 <stdout@@GLIBC_2.17+0x180>
  4167b4:	ldr	x27, [x25, #856]
  4167b8:	mov	x28, #0xffffffffffffffe3    	// #-29
  4167bc:	adrp	x23, 445000 <warn@@Base+0x3c10>
  4167c0:	mov	x19, x0
  4167c4:	mov	x22, xzr
  4167c8:	mov	x21, xzr
  4167cc:	mov	x26, xzr
  4167d0:	mov	w20, #0x1                   	// #1
  4167d4:	movk	x28, #0x9fff, lsl #16
  4167d8:	add	x23, x23, #0x9a2
  4167dc:	b	416814 <ferror@plt+0x14a84>
  4167e0:	ldr	x8, [x27, #8]
  4167e4:	mov	x1, sp
  4167e8:	mov	x0, x19
  4167ec:	str	x8, [sp, #8]
  4167f0:	bl	41aa58 <ferror@plt+0x18cc8>
  4167f4:	cmp	w0, #0x0
  4167f8:	csel	w20, wzr, w20, eq  // eq = none
  4167fc:	ldr	x8, [x25, #856]
  416800:	ldr	x9, [x24, #3352]
  416804:	add	x27, x27, #0x10
  416808:	add	x8, x8, x9, lsl #4
  41680c:	cmp	x27, x8
  416810:	b.cs	4168fc <ferror@plt+0x14b6c>  // b.hs, b.nlast
  416814:	ldr	x8, [x27]
  416818:	add	x9, x8, x28
  41681c:	cmp	x9, #0x2c
  416820:	b.hi	416840 <ferror@plt+0x14ab0>  // b.pmore
  416824:	adr	x8, 4167e0 <ferror@plt+0x14a50>
  416828:	ldrb	w10, [x23, x9]
  41682c:	add	x8, x8, x10, lsl #2
  416830:	br	x8
  416834:	ldr	x8, [x27, #8]
  416838:	str	x8, [sp, #16]
  41683c:	b	4167fc <ferror@plt+0x14a6c>
  416840:	cmp	x8, #0x1
  416844:	b.eq	4168e8 <ferror@plt+0x14b58>  // b.none
  416848:	cmp	x8, #0xa
  41684c:	b.ne	4167fc <ferror@plt+0x14a6c>  // b.any
  416850:	ldr	x21, [x27, #8]
  416854:	cbnz	x22, 4167fc <ferror@plt+0x14a6c>
  416858:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  41685c:	ldr	x8, [x8, #3304]
  416860:	adrp	x1, 465000 <warn@@Base+0x23c10>
  416864:	mov	w2, #0x5                   	// #5
  416868:	mov	x0, xzr
  41686c:	add	x1, x1, #0x4b1
  416870:	add	x22, x8, x26
  416874:	bl	401cc0 <dcgettext@plt>
  416878:	mov	x5, x0
  41687c:	mov	w3, #0x1                   	// #1
  416880:	mov	x0, xzr
  416884:	mov	x1, x19
  416888:	mov	x2, x22
  41688c:	mov	x4, x21
  416890:	bl	402054 <ferror@plt+0x2c4>
  416894:	mov	x22, x0
  416898:	b	4167fc <ferror@plt+0x14a6c>
  41689c:	ldr	x8, [x27, #8]
  4168a0:	str	x8, [sp]
  4168a4:	b	4167fc <ferror@plt+0x14a6c>
  4168a8:	ldr	x8, [x27, #8]
  4168ac:	str	x8, [sp, #40]
  4168b0:	b	4167fc <ferror@plt+0x14a6c>
  4168b4:	ldr	x8, [x27, #8]
  4168b8:	str	x8, [sp, #32]
  4168bc:	b	4167fc <ferror@plt+0x14a6c>
  4168c0:	ldr	x26, [x27, #8]
  4168c4:	b	4167fc <ferror@plt+0x14a6c>
  4168c8:	ldr	x8, [x27, #8]
  4168cc:	add	x1, sp, #0x10
  4168d0:	mov	x0, x19
  4168d4:	mov	x2, x22
  4168d8:	mov	w3, w21
  4168dc:	str	x8, [sp, #48]
  4168e0:	bl	41a82c <ferror@plt+0x18a9c>
  4168e4:	b	4167f4 <ferror@plt+0x14a64>
  4168e8:	ldr	x8, [x27, #8]
  4168ec:	str	x8, [sp, #24]
  4168f0:	b	4167fc <ferror@plt+0x14a6c>
  4168f4:	mov	x22, xzr
  4168f8:	mov	w20, #0x1                   	// #1
  4168fc:	cbz	x22, 416908 <ferror@plt+0x14b78>
  416900:	mov	x0, x22
  416904:	bl	401c10 <free@plt>
  416908:	mov	w0, w20
  41690c:	ldp	x20, x19, [sp, #144]
  416910:	ldp	x22, x21, [sp, #128]
  416914:	ldp	x24, x23, [sp, #112]
  416918:	ldp	x26, x25, [sp, #96]
  41691c:	ldp	x28, x27, [sp, #80]
  416920:	ldp	x29, x30, [sp, #64]
  416924:	add	sp, sp, #0xa0
  416928:	ret
  41692c:	mov	w8, #0x1058                	// #4184
  416930:	cmp	w0, w8
  416934:	mov	w8, wzr
  416938:	b.gt	41696c <ferror@plt+0x14bdc>
  41693c:	sub	w9, w0, #0x2
  416940:	cmp	w9, #0xfa
  416944:	b.hi	416ac4 <ferror@plt+0x14d34>  // b.pmore
  416948:	adrp	x10, 445000 <warn@@Base+0x3c10>
  41694c:	add	x10, x10, #0x9cf
  416950:	adr	x11, 416960 <ferror@plt+0x14bd0>
  416954:	ldrb	w12, [x10, x9]
  416958:	add	x11, x11, x12, lsl #2
  41695c:	br	x11
  416960:	mov	w8, #0x1                   	// #1
  416964:	mov	w0, w8
  416968:	ret
  41696c:	mov	w9, #0x9040                	// #36928
  416970:	cmp	w0, w9
  416974:	b.le	4169b0 <ferror@plt+0x14c20>
  416978:	mov	w9, #0xbeee                	// #48878
  41697c:	cmp	w0, w9
  416980:	b.gt	4169f0 <ferror@plt+0x14c60>
  416984:	mov	w9, #0xabc6                	// #43974
  416988:	cmp	w0, w9
  41698c:	b.gt	416a48 <ferror@plt+0x14cb8>
  416990:	mov	w9, #0x9041                	// #36929
  416994:	cmp	w0, w9
  416998:	b.eq	416964 <ferror@plt+0x14bd4>  // b.none
  41699c:	mov	w8, #0x9080                	// #36992
  4169a0:	cmp	w0, w8
  4169a4:	b.eq	416960 <ferror@plt+0x14bd0>  // b.none
  4169a8:	mov	w8, #0xa390                	// #41872
  4169ac:	b	416ac8 <ferror@plt+0x14d38>
  4169b0:	mov	w9, #0x5440                	// #21568
  4169b4:	cmp	w0, w9
  4169b8:	b.le	416a1c <ferror@plt+0x14c8c>
  4169bc:	mov	w9, #0x7675                	// #30325
  4169c0:	cmp	w0, w9
  4169c4:	b.gt	416a68 <ferror@plt+0x14cd8>
  4169c8:	mov	w9, #0x5441                	// #21569
  4169cc:	cmp	w0, w9
  4169d0:	b.eq	416960 <ferror@plt+0x14bd0>  // b.none
  4169d4:	mov	w9, #0x5aa5                	// #23205
  4169d8:	cmp	w0, w9
  4169dc:	b.eq	416964 <ferror@plt+0x14bd4>  // b.none
  4169e0:	mov	w9, #0x7650                	// #30288
  4169e4:	cmp	w0, w9
  4169e8:	b.eq	416964 <ferror@plt+0x14bd4>  // b.none
  4169ec:	b	416ad0 <ferror@plt+0x14d40>
  4169f0:	mov	w8, #0xfeaf                	// #65199
  4169f4:	cmp	w0, w8
  4169f8:	b.gt	416a88 <ferror@plt+0x14cf8>
  4169fc:	mov	w8, #0xbeef                	// #48879
  416a00:	cmp	w0, w8
  416a04:	b.eq	416960 <ferror@plt+0x14bd0>  // b.none
  416a08:	mov	w8, #0xdead                	// #57005
  416a0c:	cmp	w0, w8
  416a10:	b.eq	416960 <ferror@plt+0x14bd0>  // b.none
  416a14:	mov	w8, #0xf00d                	// #61453
  416a18:	b	416ac8 <ferror@plt+0x14d38>
  416a1c:	mov	w8, #0x252f                	// #9519
  416a20:	cmp	w0, w8
  416a24:	b.le	416ab0 <ferror@plt+0x14d20>
  416a28:	mov	w8, #0x2530                	// #9520
  416a2c:	cmp	w0, w8
  416a30:	b.eq	416960 <ferror@plt+0x14bd0>  // b.none
  416a34:	mov	w8, #0x3330                	// #13104
  416a38:	cmp	w0, w8
  416a3c:	b.eq	416960 <ferror@plt+0x14bd0>  // b.none
  416a40:	mov	w8, #0x4157                	// #16727
  416a44:	b	416ac8 <ferror@plt+0x14d38>
  416a48:	mov	w8, #0xabc7                	// #43975
  416a4c:	cmp	w0, w8
  416a50:	b.eq	416960 <ferror@plt+0x14bd0>  // b.none
  416a54:	mov	w8, #0xad45                	// #44357
  416a58:	cmp	w0, w8
  416a5c:	b.eq	416960 <ferror@plt+0x14bd0>  // b.none
  416a60:	mov	w8, #0xbaab                	// #47787
  416a64:	b	416ac8 <ferror@plt+0x14d38>
  416a68:	mov	w8, #0x7676                	// #30326
  416a6c:	cmp	w0, w8
  416a70:	b.eq	416960 <ferror@plt+0x14bd0>  // b.none
  416a74:	mov	w8, #0x8217                	// #33303
  416a78:	cmp	w0, w8
  416a7c:	b.eq	416960 <ferror@plt+0x14bd0>  // b.none
  416a80:	mov	w8, #0x9026                	// #36902
  416a84:	b	416ac8 <ferror@plt+0x14d38>
  416a88:	mov	w8, #0xffff0150            	// #-65200
  416a8c:	add	w8, w0, w8
  416a90:	cmp	w8, #0xb
  416a94:	b.hi	416ad0 <ferror@plt+0x14d40>  // b.pmore
  416a98:	mov	w9, #0x1                   	// #1
  416a9c:	lsl	w8, w9, w8
  416aa0:	mov	w9, #0xc01                 	// #3073
  416aa4:	tst	w8, w9
  416aa8:	b.ne	416960 <ferror@plt+0x14bd0>  // b.any
  416aac:	b	416ad0 <ferror@plt+0x14d40>
  416ab0:	mov	w8, #0x1059                	// #4185
  416ab4:	cmp	w0, w8
  416ab8:	b.eq	416960 <ferror@plt+0x14bd0>  // b.none
  416abc:	mov	w8, #0x1223                	// #4643
  416ac0:	b	416ac8 <ferror@plt+0x14d38>
  416ac4:	mov	w8, #0x1057                	// #4183
  416ac8:	cmp	w0, w8
  416acc:	b.eq	416960 <ferror@plt+0x14bd0>  // b.none
  416ad0:	stp	x29, x30, [sp, #-16]!
  416ad4:	adrp	x1, 456000 <warn@@Base+0x14c10>
  416ad8:	add	x1, x1, #0xb39
  416adc:	mov	w2, #0x5                   	// #5
  416ae0:	mov	x0, xzr
  416ae4:	mov	x29, sp
  416ae8:	bl	401cc0 <dcgettext@plt>
  416aec:	bl	4413f0 <warn@@Base>
  416af0:	ldp	x29, x30, [sp], #16
  416af4:	mov	w0, wzr
  416af8:	ret
  416afc:	cmp	x0, #0x408
  416b00:	b.hi	416c74 <ferror@plt+0x14ee4>  // b.pmore
  416b04:	adrp	x8, 445000 <warn@@Base+0x3c10>
  416b08:	add	x8, x8, #0xaca
  416b0c:	adr	x9, 416b24 <ferror@plt+0x14d94>
  416b10:	ldrh	w10, [x8, x0, lsl #1]
  416b14:	add	x9, x9, x10, lsl #2
  416b18:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416b1c:	add	x0, x0, #0xb74
  416b20:	br	x9
  416b24:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416b28:	add	x0, x0, #0xb83
  416b2c:	ret
  416b30:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416b34:	add	x0, x0, #0xb97
  416b38:	ret
  416b3c:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416b40:	add	x0, x0, #0xbab
  416b44:	ret
  416b48:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416b4c:	add	x0, x0, #0xbc0
  416b50:	ret
  416b54:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416b58:	add	x0, x0, #0xbd5
  416b5c:	ret
  416b60:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416b64:	add	x0, x0, #0xbf0
  416b68:	ret
  416b6c:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416b70:	add	x0, x0, #0xc0e
  416b74:	ret
  416b78:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416b7c:	add	x0, x0, #0xc29
  416b80:	ret
  416b84:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416b88:	add	x0, x0, #0xc44
  416b8c:	ret
  416b90:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416b94:	add	x0, x0, #0xc5f
  416b98:	ret
  416b9c:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416ba0:	add	x0, x0, #0xc7b
  416ba4:	ret
  416ba8:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416bac:	add	x0, x0, #0xc9a
  416bb0:	ret
  416bb4:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416bb8:	add	x0, x0, #0xcb8
  416bbc:	ret
  416bc0:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416bc4:	add	x0, x0, #0xcd8
  416bc8:	ret
  416bcc:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416bd0:	add	x0, x0, #0xcf9
  416bd4:	ret
  416bd8:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416bdc:	add	x0, x0, #0xd1a
  416be0:	ret
  416be4:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416be8:	add	x0, x0, #0xd3b
  416bec:	ret
  416bf0:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416bf4:	add	x0, x0, #0xd5d
  416bf8:	ret
  416bfc:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416c00:	add	x0, x0, #0xd73
  416c04:	ret
  416c08:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416c0c:	add	x0, x0, #0xd8a
  416c10:	ret
  416c14:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416c18:	add	x0, x0, #0xd9f
  416c1c:	ret
  416c20:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416c24:	add	x0, x0, #0xdb4
  416c28:	ret
  416c2c:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416c30:	add	x0, x0, #0xdcf
  416c34:	ret
  416c38:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416c3c:	add	x0, x0, #0xded
  416c40:	ret
  416c44:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416c48:	add	x0, x0, #0xe08
  416c4c:	ret
  416c50:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416c54:	add	x0, x0, #0xe24
  416c58:	ret
  416c5c:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416c60:	add	x0, x0, #0xe3f
  416c64:	ret
  416c68:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416c6c:	add	x0, x0, #0xe5e
  416c70:	ret
  416c74:	mov	x0, xzr
  416c78:	ret
  416c7c:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416c80:	add	x0, x0, #0xe7e
  416c84:	ret
  416c88:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416c8c:	add	x0, x0, #0xe9d
  416c90:	ret
  416c94:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416c98:	add	x0, x0, #0xebc
  416c9c:	ret
  416ca0:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416ca4:	add	x0, x0, #0xedc
  416ca8:	ret
  416cac:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416cb0:	add	x0, x0, #0xefb
  416cb4:	ret
  416cb8:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416cbc:	add	x0, x0, #0xf1a
  416cc0:	ret
  416cc4:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416cc8:	add	x0, x0, #0xf3a
  416ccc:	ret
  416cd0:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416cd4:	add	x0, x0, #0xf5d
  416cd8:	ret
  416cdc:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416ce0:	add	x0, x0, #0xf80
  416ce4:	ret
  416ce8:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416cec:	add	x0, x0, #0xfa6
  416cf0:	ret
  416cf4:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416cf8:	add	x0, x0, #0xfca
  416cfc:	ret
  416d00:	adrp	x0, 456000 <warn@@Base+0x14c10>
  416d04:	add	x0, x0, #0xfee
  416d08:	ret
  416d0c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416d10:	add	x0, x0, #0x15
  416d14:	ret
  416d18:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416d1c:	add	x0, x0, #0x3d
  416d20:	ret
  416d24:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416d28:	add	x0, x0, #0x67
  416d2c:	ret
  416d30:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416d34:	add	x0, x0, #0x8e
  416d38:	ret
  416d3c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416d40:	add	x0, x0, #0xb0
  416d44:	ret
  416d48:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416d4c:	add	x0, x0, #0xd2
  416d50:	ret
  416d54:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416d58:	add	x0, x0, #0xf7
  416d5c:	ret
  416d60:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416d64:	add	x0, x0, #0x11a
  416d68:	ret
  416d6c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416d70:	add	x0, x0, #0x13d
  416d74:	ret
  416d78:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416d7c:	add	x0, x0, #0x163
  416d80:	ret
  416d84:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416d88:	add	x0, x0, #0x188
  416d8c:	ret
  416d90:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416d94:	add	x0, x0, #0x1b0
  416d98:	ret
  416d9c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416da0:	add	x0, x0, #0x1d6
  416da4:	ret
  416da8:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416dac:	add	x0, x0, #0x1ff
  416db0:	ret
  416db4:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416db8:	add	x0, x0, #0x225
  416dbc:	ret
  416dc0:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416dc4:	add	x0, x0, #0x24e
  416dc8:	ret
  416dcc:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416dd0:	add	x0, x0, #0x274
  416dd4:	ret
  416dd8:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416ddc:	add	x0, x0, #0x29d
  416de0:	ret
  416de4:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416de8:	add	x0, x0, #0x2bd
  416dec:	ret
  416df0:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416df4:	add	x0, x0, #0x2de
  416df8:	ret
  416dfc:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416e00:	add	x0, x0, #0x2ff
  416e04:	ret
  416e08:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416e0c:	add	x0, x0, #0x322
  416e10:	ret
  416e14:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416e18:	add	x0, x0, #0x344
  416e1c:	ret
  416e20:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416e24:	add	x0, x0, #0x35f
  416e28:	ret
  416e2c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416e30:	add	x0, x0, #0x372
  416e34:	ret
  416e38:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416e3c:	add	x0, x0, #0x389
  416e40:	ret
  416e44:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416e48:	add	x0, x0, #0x3a1
  416e4c:	ret
  416e50:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416e54:	add	x0, x0, #0x3b8
  416e58:	ret
  416e5c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416e60:	add	x0, x0, #0x3d1
  416e64:	ret
  416e68:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416e6c:	add	x0, x0, #0x3ea
  416e70:	ret
  416e74:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416e78:	add	x0, x0, #0x402
  416e7c:	ret
  416e80:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416e84:	add	x0, x0, #0x418
  416e88:	ret
  416e8c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416e90:	add	x0, x0, #0x430
  416e94:	ret
  416e98:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416e9c:	add	x0, x0, #0x43f
  416ea0:	ret
  416ea4:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416ea8:	add	x0, x0, #0x44f
  416eac:	ret
  416eb0:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416eb4:	add	x0, x0, #0x45f
  416eb8:	ret
  416ebc:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416ec0:	add	x0, x0, #0x46f
  416ec4:	ret
  416ec8:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416ecc:	add	x0, x0, #0x480
  416ed0:	ret
  416ed4:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416ed8:	add	x0, x0, #0x491
  416edc:	ret
  416ee0:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416ee4:	add	x0, x0, #0x4a2
  416ee8:	ret
  416eec:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416ef0:	add	x0, x0, #0x4b9
  416ef4:	ret
  416ef8:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416efc:	add	x0, x0, #0x4d3
  416f00:	ret
  416f04:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416f08:	add	x0, x0, #0x4ea
  416f0c:	ret
  416f10:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416f14:	add	x0, x0, #0x504
  416f18:	ret
  416f1c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416f20:	add	x0, x0, #0x51b
  416f24:	ret
  416f28:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416f2c:	add	x0, x0, #0x535
  416f30:	ret
  416f34:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416f38:	add	x0, x0, #0x54c
  416f3c:	ret
  416f40:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416f44:	add	x0, x0, #0x563
  416f48:	ret
  416f4c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416f50:	add	x0, x0, #0x57a
  416f54:	ret
  416f58:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416f5c:	add	x0, x0, #0x591
  416f60:	ret
  416f64:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416f68:	add	x0, x0, #0x5a8
  416f6c:	ret
  416f70:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416f74:	add	x0, x0, #0x5c0
  416f78:	ret
  416f7c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416f80:	add	x0, x0, #0x5db
  416f84:	ret
  416f88:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416f8c:	add	x0, x0, #0x5f9
  416f90:	ret
  416f94:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416f98:	add	x0, x0, #0x613
  416f9c:	ret
  416fa0:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416fa4:	add	x0, x0, #0x62f
  416fa8:	ret
  416fac:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416fb0:	add	x0, x0, #0x641
  416fb4:	ret
  416fb8:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416fbc:	add	x0, x0, #0x654
  416fc0:	ret
  416fc4:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416fc8:	add	x0, x0, #0x665
  416fcc:	ret
  416fd0:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416fd4:	add	x0, x0, #0x676
  416fd8:	ret
  416fdc:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416fe0:	add	x0, x0, #0x693
  416fe4:	ret
  416fe8:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416fec:	add	x0, x0, #0x6b0
  416ff0:	ret
  416ff4:	adrp	x0, 457000 <warn@@Base+0x15c10>
  416ff8:	add	x0, x0, #0x6cd
  416ffc:	ret
  417000:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417004:	add	x0, x0, #0x6e4
  417008:	ret
  41700c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417010:	add	x0, x0, #0x6fe
  417014:	ret
  417018:	adrp	x0, 457000 <warn@@Base+0x15c10>
  41701c:	add	x0, x0, #0x715
  417020:	ret
  417024:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417028:	add	x0, x0, #0x72f
  41702c:	ret
  417030:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417034:	add	x0, x0, #0x746
  417038:	ret
  41703c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417040:	add	x0, x0, #0x760
  417044:	ret
  417048:	adrp	x0, 457000 <warn@@Base+0x15c10>
  41704c:	add	x0, x0, #0x777
  417050:	ret
  417054:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417058:	add	x0, x0, #0x795
  41705c:	ret
  417060:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417064:	add	x0, x0, #0x7ae
  417068:	ret
  41706c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417070:	add	x0, x0, #0x7ca
  417074:	ret
  417078:	adrp	x0, 457000 <warn@@Base+0x15c10>
  41707c:	add	x0, x0, #0x7e3
  417080:	ret
  417084:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417088:	add	x0, x0, #0x7ff
  41708c:	ret
  417090:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417094:	add	x0, x0, #0x818
  417098:	ret
  41709c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4170a0:	add	x0, x0, #0x834
  4170a4:	ret
  4170a8:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4170ac:	add	x0, x0, #0x84d
  4170b0:	ret
  4170b4:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4170b8:	add	x0, x0, #0x860
  4170bc:	ret
  4170c0:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4170c4:	add	x0, x0, #0x873
  4170c8:	ret
  4170cc:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4170d0:	add	x0, x0, #0x88b
  4170d4:	ret
  4170d8:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4170dc:	add	x0, x0, #0x8a6
  4170e0:	ret
  4170e4:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4170e8:	add	x0, x0, #0x8bd
  4170ec:	ret
  4170f0:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4170f4:	add	x0, x0, #0x8d8
  4170f8:	ret
  4170fc:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417100:	add	x0, x0, #0x8f4
  417104:	ret
  417108:	adrp	x0, 457000 <warn@@Base+0x15c10>
  41710c:	add	x0, x0, #0x90f
  417110:	ret
  417114:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417118:	add	x0, x0, #0x92a
  41711c:	ret
  417120:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417124:	add	x0, x0, #0x946
  417128:	ret
  41712c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417130:	add	x0, x0, #0x95e
  417134:	ret
  417138:	adrp	x0, 457000 <warn@@Base+0x15c10>
  41713c:	add	x0, x0, #0x979
  417140:	ret
  417144:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417148:	add	x0, x0, #0x994
  41714c:	ret
  417150:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417154:	add	x0, x0, #0x9af
  417158:	ret
  41715c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417160:	add	x0, x0, #0x9cb
  417164:	ret
  417168:	adrp	x0, 457000 <warn@@Base+0x15c10>
  41716c:	add	x0, x0, #0x9e3
  417170:	ret
  417174:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417178:	add	x0, x0, #0x9fe
  41717c:	ret
  417180:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417184:	add	x0, x0, #0xa18
  417188:	ret
  41718c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417190:	add	x0, x0, #0xa37
  417194:	ret
  417198:	adrp	x0, 457000 <warn@@Base+0x15c10>
  41719c:	add	x0, x0, #0xa56
  4171a0:	ret
  4171a4:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4171a8:	add	x0, x0, #0xa78
  4171ac:	ret
  4171b0:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4171b4:	add	x0, x0, #0xa97
  4171b8:	ret
  4171bc:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4171c0:	add	x0, x0, #0xab9
  4171c4:	ret
  4171c8:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4171cc:	add	x0, x0, #0xad9
  4171d0:	ret
  4171d4:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4171d8:	add	x0, x0, #0xaf9
  4171dc:	ret
  4171e0:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4171e4:	add	x0, x0, #0xb1c
  4171e8:	ret
  4171ec:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4171f0:	add	x0, x0, #0xb3e
  4171f4:	ret
  4171f8:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4171fc:	add	x0, x0, #0xb63
  417200:	ret
  417204:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417208:	add	x0, x0, #0xb86
  41720c:	ret
  417210:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417214:	add	x0, x0, #0xbac
  417218:	ret
  41721c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417220:	add	x0, x0, #0xbcf
  417224:	ret
  417228:	adrp	x0, 457000 <warn@@Base+0x15c10>
  41722c:	add	x0, x0, #0xbf5
  417230:	ret
  417234:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417238:	add	x0, x0, #0xc18
  41723c:	ret
  417240:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417244:	add	x0, x0, #0xc3e
  417248:	ret
  41724c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417250:	add	x0, x0, #0xc5f
  417254:	ret
  417258:	adrp	x0, 457000 <warn@@Base+0x15c10>
  41725c:	add	x0, x0, #0xc83
  417260:	ret
  417264:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417268:	add	x0, x0, #0xca7
  41726c:	ret
  417270:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417274:	add	x0, x0, #0xccd
  417278:	ret
  41727c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417280:	add	x0, x0, #0xcf0
  417284:	ret
  417288:	adrp	x0, 457000 <warn@@Base+0x15c10>
  41728c:	add	x0, x0, #0xd0e
  417290:	ret
  417294:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417298:	add	x0, x0, #0xd2c
  41729c:	ret
  4172a0:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4172a4:	add	x0, x0, #0xd4d
  4172a8:	ret
  4172ac:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4172b0:	add	x0, x0, #0xd6b
  4172b4:	ret
  4172b8:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4172bc:	add	x0, x0, #0xd8c
  4172c0:	ret
  4172c4:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4172c8:	add	x0, x0, #0xdab
  4172cc:	ret
  4172d0:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4172d4:	add	x0, x0, #0xdca
  4172d8:	ret
  4172dc:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4172e0:	add	x0, x0, #0xdec
  4172e4:	ret
  4172e8:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4172ec:	add	x0, x0, #0xe0d
  4172f0:	ret
  4172f4:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4172f8:	add	x0, x0, #0xe31
  4172fc:	ret
  417300:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417304:	add	x0, x0, #0xe53
  417308:	ret
  41730c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417310:	add	x0, x0, #0xe78
  417314:	ret
  417318:	adrp	x0, 457000 <warn@@Base+0x15c10>
  41731c:	add	x0, x0, #0xe9a
  417320:	ret
  417324:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417328:	add	x0, x0, #0xebf
  41732c:	ret
  417330:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417334:	add	x0, x0, #0xee1
  417338:	ret
  41733c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417340:	add	x0, x0, #0xf06
  417344:	ret
  417348:	adrp	x0, 457000 <warn@@Base+0x15c10>
  41734c:	add	x0, x0, #0xf22
  417350:	ret
  417354:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417358:	add	x0, x0, #0xf3f
  41735c:	ret
  417360:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417364:	add	x0, x0, #0xf5c
  417368:	ret
  41736c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417370:	add	x0, x0, #0xf78
  417374:	ret
  417378:	adrp	x0, 457000 <warn@@Base+0x15c10>
  41737c:	add	x0, x0, #0xf93
  417380:	ret
  417384:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417388:	add	x0, x0, #0xfac
  41738c:	ret
  417390:	adrp	x0, 457000 <warn@@Base+0x15c10>
  417394:	add	x0, x0, #0xfc8
  417398:	ret
  41739c:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4173a0:	add	x0, x0, #0xfde
  4173a4:	ret
  4173a8:	adrp	x0, 457000 <warn@@Base+0x15c10>
  4173ac:	add	x0, x0, #0xff4
  4173b0:	ret
  4173b4:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4173b8:	add	x0, x0, #0xb
  4173bc:	ret
  4173c0:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4173c4:	add	x0, x0, #0x2e
  4173c8:	ret
  4173cc:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4173d0:	add	x0, x0, #0x54
  4173d4:	ret
  4173d8:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4173dc:	add	x0, x0, #0x78
  4173e0:	ret
  4173e4:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4173e8:	add	x0, x0, #0x9f
  4173ec:	ret
  4173f0:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4173f4:	add	x0, x0, #0xae
  4173f8:	ret
  4173fc:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417400:	add	x0, x0, #0xc1
  417404:	ret
  417408:	adrp	x0, 458000 <warn@@Base+0x16c10>
  41740c:	add	x0, x0, #0xd5
  417410:	ret
  417414:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417418:	add	x0, x0, #0xe8
  41741c:	ret
  417420:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417424:	add	x0, x0, #0xff
  417428:	ret
  41742c:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417430:	add	x0, x0, #0x116
  417434:	ret
  417438:	adrp	x0, 458000 <warn@@Base+0x16c10>
  41743c:	add	x0, x0, #0x12c
  417440:	ret
  417444:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417448:	add	x0, x0, #0x13e
  41744c:	ret
  417450:	cmp	x0, #0x40
  417454:	b.hi	417468 <ferror@plt+0x156d8>  // b.pmore
  417458:	adrp	x8, 448000 <warn@@Base+0x6c10>
  41745c:	add	x8, x8, #0x738
  417460:	ldr	x0, [x8, x0, lsl #3]
  417464:	ret
  417468:	mov	x0, xzr
  41746c:	ret
  417470:	cmp	x0, #0xfb
  417474:	b.hi	41751c <ferror@plt+0x1578c>  // b.pmore
  417478:	adrp	x8, 446000 <warn@@Base+0x4c10>
  41747c:	add	x8, x8, #0x2dc
  417480:	adr	x9, 417498 <ferror@plt+0x15708>
  417484:	ldrb	w10, [x8, x0]
  417488:	add	x9, x9, x10, lsl #2
  41748c:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417490:	add	x0, x0, #0x427
  417494:	br	x9
  417498:	adrp	x0, 458000 <warn@@Base+0x16c10>
  41749c:	add	x0, x0, #0x432
  4174a0:	ret
  4174a4:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4174a8:	add	x0, x0, #0x43b
  4174ac:	ret
  4174b0:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4174b4:	add	x0, x0, #0x446
  4174b8:	ret
  4174bc:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4174c0:	add	x0, x0, #0x452
  4174c4:	ret
  4174c8:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4174cc:	add	x0, x0, #0x45e
  4174d0:	ret
  4174d4:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4174d8:	add	x0, x0, #0x469
  4174dc:	ret
  4174e0:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4174e4:	add	x0, x0, #0x478
  4174e8:	ret
  4174ec:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4174f0:	add	x0, x0, #0x488
  4174f4:	ret
  4174f8:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4174fc:	add	x0, x0, #0x497
  417500:	ret
  417504:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417508:	add	x0, x0, #0x4a4
  41750c:	ret
  417510:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417514:	add	x0, x0, #0x4b0
  417518:	ret
  41751c:	mov	x0, xzr
  417520:	ret
  417524:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417528:	add	x0, x0, #0x4bc
  41752c:	ret
  417530:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417534:	add	x0, x0, #0x4cc
  417538:	ret
  41753c:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417540:	add	x0, x0, #0x4d9
  417544:	ret
  417548:	adrp	x0, 458000 <warn@@Base+0x16c10>
  41754c:	add	x0, x0, #0x4e9
  417550:	ret
  417554:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417558:	add	x0, x0, #0x4f6
  41755c:	ret
  417560:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417564:	add	x0, x0, #0x503
  417568:	ret
  41756c:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417570:	add	x0, x0, #0x511
  417574:	ret
  417578:	adrp	x0, 458000 <warn@@Base+0x16c10>
  41757c:	add	x0, x0, #0x51a
  417580:	ret
  417584:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417588:	add	x0, x0, #0x525
  41758c:	ret
  417590:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417594:	add	x0, x0, #0x52d
  417598:	ret
  41759c:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4175a0:	add	x0, x0, #0x537
  4175a4:	ret
  4175a8:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4175ac:	add	x0, x0, #0x547
  4175b0:	ret
  4175b4:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4175b8:	add	x0, x0, #0x559
  4175bc:	ret
  4175c0:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4175c4:	add	x0, x0, #0x56b
  4175c8:	ret
  4175cc:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4175d0:	add	x0, x0, #0x57c
  4175d4:	ret
  4175d8:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4175dc:	add	x0, x0, #0x58d
  4175e0:	ret
  4175e4:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4175e8:	add	x0, x0, #0x5a0
  4175ec:	ret
  4175f0:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4175f4:	add	x0, x0, #0x5b3
  4175f8:	ret
  4175fc:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417600:	add	x0, x0, #0x5c5
  417604:	ret
  417608:	adrp	x0, 458000 <warn@@Base+0x16c10>
  41760c:	add	x0, x0, #0x5d6
  417610:	ret
  417614:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417618:	add	x0, x0, #0x5e6
  41761c:	ret
  417620:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417624:	add	x0, x0, #0x5f6
  417628:	ret
  41762c:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417630:	add	x0, x0, #0x609
  417634:	ret
  417638:	adrp	x0, 458000 <warn@@Base+0x16c10>
  41763c:	add	x0, x0, #0x61c
  417640:	ret
  417644:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417648:	add	x0, x0, #0x62e
  41764c:	ret
  417650:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417654:	add	x0, x0, #0x63b
  417658:	ret
  41765c:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417660:	add	x0, x0, #0x64d
  417664:	ret
  417668:	adrp	x0, 458000 <warn@@Base+0x16c10>
  41766c:	add	x0, x0, #0x661
  417670:	ret
  417674:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417678:	add	x0, x0, #0x670
  41767c:	ret
  417680:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417684:	add	x0, x0, #0x680
  417688:	ret
  41768c:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417690:	add	x0, x0, #0x68d
  417694:	ret
  417698:	adrp	x0, 458000 <warn@@Base+0x16c10>
  41769c:	add	x0, x0, #0x6a5
  4176a0:	ret
  4176a4:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4176a8:	add	x0, x0, #0x6b9
  4176ac:	ret
  4176b0:	cmp	x0, #0x15
  4176b4:	b.hi	4176c8 <ferror@plt+0x15938>  // b.pmore
  4176b8:	adrp	x8, 448000 <warn@@Base+0x6c10>
  4176bc:	add	x8, x8, #0x940
  4176c0:	ldr	x0, [x8, x0, lsl #3]
  4176c4:	ret
  4176c8:	mov	x0, xzr
  4176cc:	ret
  4176d0:	cmp	x0, #0x7
  4176d4:	b.hi	4176e8 <ferror@plt+0x15958>  // b.pmore
  4176d8:	adrp	x8, 448000 <warn@@Base+0x6c10>
  4176dc:	add	x8, x8, #0x9f0
  4176e0:	ldr	x0, [x8, x0, lsl #3]
  4176e4:	ret
  4176e8:	mov	x0, xzr
  4176ec:	ret
  4176f0:	cmp	x0, #0x2a
  4176f4:	b.hi	417708 <ferror@plt+0x15978>  // b.pmore
  4176f8:	adrp	x8, 448000 <warn@@Base+0x6c10>
  4176fc:	add	x8, x8, #0xa30
  417700:	ldr	x0, [x8, x0, lsl #3]
  417704:	ret
  417708:	mov	x0, xzr
  41770c:	ret
  417710:	cmp	x0, #0x7
  417714:	b.hi	417728 <ferror@plt+0x15998>  // b.pmore
  417718:	adrp	x8, 448000 <warn@@Base+0x6c10>
  41771c:	add	x8, x8, #0xb88
  417720:	ldr	x0, [x8, x0, lsl #3]
  417724:	ret
  417728:	mov	x0, xzr
  41772c:	ret
  417730:	cmp	x0, #0x24
  417734:	b.hi	417748 <ferror@plt+0x159b8>  // b.pmore
  417738:	adrp	x8, 448000 <warn@@Base+0x6c10>
  41773c:	add	x8, x8, #0xbc8
  417740:	ldr	x0, [x8, x0, lsl #3]
  417744:	ret
  417748:	mov	x0, xzr
  41774c:	ret
  417750:	cmp	x0, #0xfc
  417754:	b.hi	417b98 <ferror@plt+0x15e08>  // b.pmore
  417758:	adrp	x8, 446000 <warn@@Base+0x4c10>
  41775c:	add	x8, x8, #0x3d8
  417760:	adr	x9, 417778 <ferror@plt+0x159e8>
  417764:	ldrh	w10, [x8, x0, lsl #1]
  417768:	add	x9, x9, x10, lsl #2
  41776c:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417770:	add	x0, x0, #0xd47
  417774:	br	x9
  417778:	adrp	x0, 458000 <warn@@Base+0x16c10>
  41777c:	add	x0, x0, #0xd54
  417780:	ret
  417784:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417788:	add	x0, x0, #0xd5e
  41778c:	ret
  417790:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417794:	add	x0, x0, #0xd69
  417798:	ret
  41779c:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4177a0:	add	x0, x0, #0xd74
  4177a4:	ret
  4177a8:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4177ac:	add	x0, x0, #0xd82
  4177b0:	ret
  4177b4:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4177b8:	add	x0, x0, #0xd91
  4177bc:	ret
  4177c0:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4177c4:	add	x0, x0, #0xda0
  4177c8:	ret
  4177cc:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4177d0:	add	x0, x0, #0xdb0
  4177d4:	ret
  4177d8:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4177dc:	add	x0, x0, #0xdc0
  4177e0:	ret
  4177e4:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4177e8:	add	x0, x0, #0xdcd
  4177ec:	ret
  4177f0:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4177f4:	add	x0, x0, #0xdd8
  4177f8:	ret
  4177fc:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417800:	add	x0, x0, #0xde3
  417804:	ret
  417808:	adrp	x0, 458000 <warn@@Base+0x16c10>
  41780c:	add	x0, x0, #0xdf0
  417810:	ret
  417814:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417818:	add	x0, x0, #0xdfe
  41781c:	ret
  417820:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417824:	add	x0, x0, #0xe0c
  417828:	ret
  41782c:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417830:	add	x0, x0, #0xe1a
  417834:	ret
  417838:	adrp	x0, 458000 <warn@@Base+0x16c10>
  41783c:	add	x0, x0, #0xe27
  417840:	ret
  417844:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417848:	add	x0, x0, #0xe34
  41784c:	ret
  417850:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417854:	add	x0, x0, #0xe43
  417858:	ret
  41785c:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417860:	add	x0, x0, #0xe50
  417864:	ret
  417868:	adrp	x0, 458000 <warn@@Base+0x16c10>
  41786c:	add	x0, x0, #0xe61
  417870:	ret
  417874:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417878:	add	x0, x0, #0xe72
  41787c:	ret
  417880:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417884:	add	x0, x0, #0xe83
  417888:	ret
  41788c:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417890:	add	x0, x0, #0xe90
  417894:	ret
  417898:	adrp	x0, 458000 <warn@@Base+0x16c10>
  41789c:	add	x0, x0, #0xe9e
  4178a0:	ret
  4178a4:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4178a8:	add	x0, x0, #0xeae
  4178ac:	ret
  4178b0:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4178b4:	add	x0, x0, #0xebe
  4178b8:	ret
  4178bc:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4178c0:	add	x0, x0, #0xece
  4178c4:	ret
  4178c8:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4178cc:	add	x0, x0, #0xede
  4178d0:	ret
  4178d4:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4178d8:	add	x0, x0, #0xeee
  4178dc:	ret
  4178e0:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4178e4:	add	x0, x0, #0xef9
  4178e8:	ret
  4178ec:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4178f0:	add	x0, x0, #0xf04
  4178f4:	ret
  4178f8:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4178fc:	add	x0, x0, #0xaf2
  417900:	ret
  417904:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417908:	add	x0, x0, #0xf0f
  41790c:	ret
  417910:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417914:	add	x0, x0, #0xf1c
  417918:	ret
  41791c:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417920:	add	x0, x0, #0xf29
  417924:	ret
  417928:	adrp	x0, 458000 <warn@@Base+0x16c10>
  41792c:	add	x0, x0, #0xf36
  417930:	ret
  417934:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417938:	add	x0, x0, #0xf46
  41793c:	ret
  417940:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417944:	add	x0, x0, #0xf56
  417948:	ret
  41794c:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417950:	add	x0, x0, #0xf66
  417954:	ret
  417958:	adrp	x0, 458000 <warn@@Base+0x16c10>
  41795c:	add	x0, x0, #0xf76
  417960:	ret
  417964:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417968:	add	x0, x0, #0xf86
  41796c:	ret
  417970:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417974:	add	x0, x0, #0xf98
  417978:	ret
  41797c:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417980:	add	x0, x0, #0xfa2
  417984:	ret
  417988:	adrp	x0, 458000 <warn@@Base+0x16c10>
  41798c:	add	x0, x0, #0xfac
  417990:	ret
  417994:	adrp	x0, 458000 <warn@@Base+0x16c10>
  417998:	add	x0, x0, #0xfb6
  41799c:	ret
  4179a0:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4179a4:	add	x0, x0, #0xfc5
  4179a8:	ret
  4179ac:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4179b0:	add	x0, x0, #0xfd3
  4179b4:	ret
  4179b8:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4179bc:	add	x0, x0, #0xfe1
  4179c0:	ret
  4179c4:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4179c8:	add	x0, x0, #0xfef
  4179cc:	ret
  4179d0:	adrp	x0, 458000 <warn@@Base+0x16c10>
  4179d4:	add	x0, x0, #0xffb
  4179d8:	ret
  4179dc:	adrp	x0, 459000 <warn@@Base+0x17c10>
  4179e0:	add	x0, x0, #0x7
  4179e4:	ret
  4179e8:	adrp	x0, 459000 <warn@@Base+0x17c10>
  4179ec:	add	x0, x0, #0x13
  4179f0:	ret
  4179f4:	adrp	x0, 459000 <warn@@Base+0x17c10>
  4179f8:	add	x0, x0, #0x24
  4179fc:	ret
  417a00:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417a04:	add	x0, x0, #0x31
  417a08:	ret
  417a0c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417a10:	add	x0, x0, #0x3e
  417a14:	ret
  417a18:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417a1c:	add	x0, x0, #0x52
  417a20:	ret
  417a24:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417a28:	add	x0, x0, #0x66
  417a2c:	ret
  417a30:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417a34:	add	x0, x0, #0x79
  417a38:	ret
  417a3c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417a40:	add	x0, x0, #0x8d
  417a44:	ret
  417a48:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417a4c:	add	x0, x0, #0xa2
  417a50:	ret
  417a54:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417a58:	add	x0, x0, #0xb7
  417a5c:	ret
  417a60:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417a64:	add	x0, x0, #0xcb
  417a68:	ret
  417a6c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417a70:	add	x0, x0, #0xe0
  417a74:	ret
  417a78:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417a7c:	add	x0, x0, #0xf6
  417a80:	ret
  417a84:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417a88:	add	x0, x0, #0x10c
  417a8c:	ret
  417a90:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417a94:	add	x0, x0, #0x120
  417a98:	ret
  417a9c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417aa0:	add	x0, x0, #0x134
  417aa4:	ret
  417aa8:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417aac:	add	x0, x0, #0x148
  417ab0:	ret
  417ab4:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417ab8:	add	x0, x0, #0x15a
  417abc:	ret
  417ac0:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417ac4:	add	x0, x0, #0x16d
  417ac8:	ret
  417acc:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417ad0:	add	x0, x0, #0x180
  417ad4:	ret
  417ad8:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417adc:	add	x0, x0, #0x195
  417ae0:	ret
  417ae4:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417ae8:	add	x0, x0, #0x1aa
  417aec:	ret
  417af0:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417af4:	add	x0, x0, #0x1bf
  417af8:	ret
  417afc:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417b00:	add	x0, x0, #0x1d4
  417b04:	ret
  417b08:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417b0c:	add	x0, x0, #0x1e9
  417b10:	ret
  417b14:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417b18:	add	x0, x0, #0x1fe
  417b1c:	ret
  417b20:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417b24:	add	x0, x0, #0x212
  417b28:	ret
  417b2c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417b30:	add	x0, x0, #0x226
  417b34:	ret
  417b38:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417b3c:	add	x0, x0, #0x23c
  417b40:	ret
  417b44:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417b48:	add	x0, x0, #0x252
  417b4c:	ret
  417b50:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417b54:	add	x0, x0, #0x26b
  417b58:	ret
  417b5c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417b60:	add	x0, x0, #0x284
  417b64:	ret
  417b68:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417b6c:	add	x0, x0, #0x297
  417b70:	ret
  417b74:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417b78:	add	x0, x0, #0x2a3
  417b7c:	ret
  417b80:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417b84:	add	x0, x0, #0x2b2
  417b88:	ret
  417b8c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417b90:	add	x0, x0, #0x2c1
  417b94:	ret
  417b98:	mov	x0, xzr
  417b9c:	ret
  417ba0:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417ba4:	add	x0, x0, #0x2d1
  417ba8:	ret
  417bac:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417bb0:	add	x0, x0, #0x2e2
  417bb4:	ret
  417bb8:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417bbc:	add	x0, x0, #0x2f4
  417bc0:	ret
  417bc4:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417bc8:	add	x0, x0, #0x30a
  417bcc:	ret
  417bd0:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417bd4:	add	x0, x0, #0x31e
  417bd8:	ret
  417bdc:	cmp	x0, #0x11
  417be0:	b.hi	417bf4 <ferror@plt+0x15e64>  // b.pmore
  417be4:	adrp	x8, 448000 <warn@@Base+0x6c10>
  417be8:	add	x8, x8, #0xcf0
  417bec:	ldr	x0, [x8, x0, lsl #3]
  417bf0:	ret
  417bf4:	mov	x0, xzr
  417bf8:	ret
  417bfc:	cmp	x0, #0xe4
  417c00:	b.hi	417c30 <ferror@plt+0x15ea0>  // b.pmore
  417c04:	adrp	x8, 446000 <warn@@Base+0x4c10>
  417c08:	add	x8, x8, #0x5d2
  417c0c:	adr	x9, 417c24 <ferror@plt+0x15e94>
  417c10:	ldrh	w10, [x8, x0, lsl #1]
  417c14:	add	x9, x9, x10, lsl #2
  417c18:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417c1c:	add	x0, x0, #0x416
  417c20:	br	x9
  417c24:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417c28:	add	x0, x0, #0x422
  417c2c:	ret
  417c30:	mov	x0, xzr
  417c34:	ret
  417c38:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417c3c:	add	x0, x0, #0x42e
  417c40:	ret
  417c44:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417c48:	add	x0, x0, #0x43a
  417c4c:	ret
  417c50:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417c54:	add	x0, x0, #0x447
  417c58:	ret
  417c5c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417c60:	add	x0, x0, #0x453
  417c64:	ret
  417c68:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417c6c:	add	x0, x0, #0x45e
  417c70:	ret
  417c74:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417c78:	add	x0, x0, #0x469
  417c7c:	ret
  417c80:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417c84:	add	x0, x0, #0x475
  417c88:	ret
  417c8c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417c90:	add	x0, x0, #0x483
  417c94:	ret
  417c98:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417c9c:	add	x0, x0, #0x492
  417ca0:	ret
  417ca4:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417ca8:	add	x0, x0, #0x4a0
  417cac:	ret
  417cb0:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417cb4:	add	x0, x0, #0x4ad
  417cb8:	ret
  417cbc:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417cc0:	add	x0, x0, #0x4ba
  417cc4:	ret
  417cc8:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417ccc:	add	x0, x0, #0x4c8
  417cd0:	ret
  417cd4:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417cd8:	add	x0, x0, #0x4d4
  417cdc:	ret
  417ce0:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417ce4:	add	x0, x0, #0x4e2
  417ce8:	ret
  417cec:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417cf0:	add	x0, x0, #0x4f1
  417cf4:	ret
  417cf8:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417cfc:	add	x0, x0, #0x500
  417d00:	ret
  417d04:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417d08:	add	x0, x0, #0x50f
  417d0c:	ret
  417d10:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417d14:	add	x0, x0, #0x51d
  417d18:	ret
  417d1c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417d20:	add	x0, x0, #0x52a
  417d24:	ret
  417d28:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417d2c:	add	x0, x0, #0x535
  417d30:	ret
  417d34:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417d38:	add	x0, x0, #0x543
  417d3c:	ret
  417d40:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417d44:	add	x0, x0, #0x551
  417d48:	ret
  417d4c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417d50:	add	x0, x0, #0x55f
  417d54:	ret
  417d58:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417d5c:	add	x0, x0, #0x56c
  417d60:	ret
  417d64:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417d68:	add	x0, x0, #0x579
  417d6c:	ret
  417d70:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417d74:	add	x0, x0, #0x588
  417d78:	ret
  417d7c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417d80:	add	x0, x0, #0x595
  417d84:	ret
  417d88:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417d8c:	add	x0, x0, #0x5a3
  417d90:	ret
  417d94:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417d98:	add	x0, x0, #0x5b2
  417d9c:	ret
  417da0:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417da4:	add	x0, x0, #0x5c2
  417da8:	ret
  417dac:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417db0:	add	x0, x0, #0x5cf
  417db4:	ret
  417db8:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417dbc:	add	x0, x0, #0x5dd
  417dc0:	ret
  417dc4:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417dc8:	add	x0, x0, #0x5ec
  417dcc:	ret
  417dd0:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417dd4:	add	x0, x0, #0x5f8
  417dd8:	ret
  417ddc:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417de0:	add	x0, x0, #0x606
  417de4:	ret
  417de8:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417dec:	add	x0, x0, #0x616
  417df0:	ret
  417df4:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417df8:	add	x0, x0, #0x626
  417dfc:	ret
  417e00:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417e04:	add	x0, x0, #0x634
  417e08:	ret
  417e0c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417e10:	add	x0, x0, #0x644
  417e14:	ret
  417e18:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417e1c:	add	x0, x0, #0x654
  417e20:	ret
  417e24:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417e28:	add	x0, x0, #0x661
  417e2c:	ret
  417e30:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417e34:	add	x0, x0, #0x66d
  417e38:	ret
  417e3c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417e40:	add	x0, x0, #0x678
  417e44:	ret
  417e48:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417e4c:	add	x0, x0, #0x685
  417e50:	ret
  417e54:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417e58:	add	x0, x0, #0x692
  417e5c:	ret
  417e60:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417e64:	add	x0, x0, #0x69d
  417e68:	ret
  417e6c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417e70:	add	x0, x0, #0x6ac
  417e74:	ret
  417e78:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417e7c:	add	x0, x0, #0x6bc
  417e80:	ret
  417e84:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417e88:	add	x0, x0, #0x6cb
  417e8c:	ret
  417e90:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417e94:	add	x0, x0, #0x6d9
  417e98:	ret
  417e9c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417ea0:	add	x0, x0, #0x6e7
  417ea4:	ret
  417ea8:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417eac:	add	x0, x0, #0x6f6
  417eb0:	ret
  417eb4:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417eb8:	add	x0, x0, #0x707
  417ebc:	ret
  417ec0:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417ec4:	add	x0, x0, #0x718
  417ec8:	ret
  417ecc:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417ed0:	add	x0, x0, #0x726
  417ed4:	ret
  417ed8:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417edc:	add	x0, x0, #0x734
  417ee0:	ret
  417ee4:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417ee8:	add	x0, x0, #0x743
  417eec:	ret
  417ef0:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417ef4:	add	x0, x0, #0x751
  417ef8:	ret
  417efc:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417f00:	add	x0, x0, #0x75e
  417f04:	ret
  417f08:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417f0c:	add	x0, x0, #0x76c
  417f10:	ret
  417f14:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417f18:	add	x0, x0, #0x77d
  417f1c:	ret
  417f20:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417f24:	add	x0, x0, #0x789
  417f28:	ret
  417f2c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417f30:	add	x0, x0, #0x797
  417f34:	ret
  417f38:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417f3c:	add	x0, x0, #0x7a6
  417f40:	ret
  417f44:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417f48:	add	x0, x0, #0x7b4
  417f4c:	ret
  417f50:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417f54:	add	x0, x0, #0x7c2
  417f58:	ret
  417f5c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417f60:	add	x0, x0, #0x7d1
  417f64:	ret
  417f68:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417f6c:	add	x0, x0, #0x7df
  417f70:	ret
  417f74:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417f78:	add	x0, x0, #0x7ec
  417f7c:	ret
  417f80:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417f84:	add	x0, x0, #0x7f9
  417f88:	ret
  417f8c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417f90:	add	x0, x0, #0x807
  417f94:	ret
  417f98:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417f9c:	add	x0, x0, #0x815
  417fa0:	ret
  417fa4:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417fa8:	add	x0, x0, #0x822
  417fac:	ret
  417fb0:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417fb4:	add	x0, x0, #0x831
  417fb8:	ret
  417fbc:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417fc0:	add	x0, x0, #0x840
  417fc4:	ret
  417fc8:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417fcc:	add	x0, x0, #0x850
  417fd0:	ret
  417fd4:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417fd8:	add	x0, x0, #0x85f
  417fdc:	ret
  417fe0:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417fe4:	add	x0, x0, #0x86f
  417fe8:	ret
  417fec:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417ff0:	add	x0, x0, #0x87c
  417ff4:	ret
  417ff8:	adrp	x0, 459000 <warn@@Base+0x17c10>
  417ffc:	add	x0, x0, #0x889
  418000:	ret
  418004:	adrp	x0, 459000 <warn@@Base+0x17c10>
  418008:	add	x0, x0, #0x894
  41800c:	ret
  418010:	adrp	x0, 459000 <warn@@Base+0x17c10>
  418014:	add	x0, x0, #0x8a1
  418018:	ret
  41801c:	adrp	x0, 459000 <warn@@Base+0x17c10>
  418020:	add	x0, x0, #0x8ae
  418024:	ret
  418028:	adrp	x0, 459000 <warn@@Base+0x17c10>
  41802c:	add	x0, x0, #0x8bf
  418030:	ret
  418034:	cmp	x0, #0x33
  418038:	b.hi	41804c <ferror@plt+0x162bc>  // b.pmore
  41803c:	adrp	x8, 448000 <warn@@Base+0x6c10>
  418040:	add	x8, x8, #0xd80
  418044:	ldr	x0, [x8, x0, lsl #3]
  418048:	ret
  41804c:	mov	x0, xzr
  418050:	ret
  418054:	cmp	x0, #0x8
  418058:	b.hi	41806c <ferror@plt+0x162dc>  // b.pmore
  41805c:	adrp	x8, 448000 <warn@@Base+0x6c10>
  418060:	add	x8, x8, #0xf20
  418064:	ldr	x0, [x8, x0, lsl #3]
  418068:	ret
  41806c:	mov	x0, xzr
  418070:	ret
  418074:	cmp	x0, #0xc
  418078:	b.hi	41808c <ferror@plt+0x162fc>  // b.pmore
  41807c:	adrp	x8, 448000 <warn@@Base+0x6c10>
  418080:	add	x8, x8, #0xf68
  418084:	ldr	x0, [x8, x0, lsl #3]
  418088:	ret
  41808c:	mov	x0, xzr
  418090:	ret
  418094:	cmp	x0, #0x9
  418098:	b.hi	4180ac <ferror@plt+0x1631c>  // b.pmore
  41809c:	adrp	x8, 448000 <warn@@Base+0x6c10>
  4180a0:	add	x8, x8, #0xfd0
  4180a4:	ldr	x0, [x8, x0, lsl #3]
  4180a8:	ret
  4180ac:	mov	x0, xzr
  4180b0:	ret
  4180b4:	cmp	x0, #0xff
  4180b8:	b.hi	4180cc <ferror@plt+0x1633c>  // b.pmore
  4180bc:	adrp	x8, 449000 <warn@@Base+0x7c10>
  4180c0:	add	x8, x8, #0x20
  4180c4:	ldr	x0, [x8, x0, lsl #3]
  4180c8:	ret
  4180cc:	mov	x0, xzr
  4180d0:	ret
  4180d4:	cmp	x0, #0x22
  4180d8:	b.hi	4180ec <ferror@plt+0x1635c>  // b.pmore
  4180dc:	adrp	x8, 449000 <warn@@Base+0x7c10>
  4180e0:	add	x8, x8, #0x820
  4180e4:	ldr	x0, [x8, x0, lsl #3]
  4180e8:	ret
  4180ec:	mov	x0, xzr
  4180f0:	ret
  4180f4:	cmp	x0, #0x7
  4180f8:	b.hi	41810c <ferror@plt+0x1637c>  // b.pmore
  4180fc:	adrp	x8, 449000 <warn@@Base+0x7c10>
  418100:	add	x8, x8, #0x938
  418104:	ldr	x0, [x8, x0, lsl #3]
  418108:	ret
  41810c:	mov	x0, xzr
  418110:	ret
  418114:	cmp	x0, #0xc
  418118:	b.hi	41812c <ferror@plt+0x1639c>  // b.pmore
  41811c:	adrp	x8, 449000 <warn@@Base+0x7c10>
  418120:	add	x8, x8, #0x978
  418124:	ldr	x0, [x8, x0, lsl #3]
  418128:	ret
  41812c:	mov	x0, xzr
  418130:	ret
  418134:	cmp	x0, #0xc9
  418138:	b.hi	41833c <ferror@plt+0x165ac>  // b.pmore
  41813c:	adrp	x8, 446000 <warn@@Base+0x4c10>
  418140:	add	x8, x8, #0x79c
  418144:	adr	x9, 41815c <ferror@plt+0x163cc>
  418148:	ldrb	w10, [x8, x0]
  41814c:	add	x9, x9, x10, lsl #2
  418150:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418154:	add	x0, x0, #0x818
  418158:	br	x9
  41815c:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418160:	add	x0, x0, #0x823
  418164:	ret
  418168:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  41816c:	add	x0, x0, #0x82c
  418170:	ret
  418174:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418178:	add	x0, x0, #0x83a
  41817c:	ret
  418180:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418184:	add	x0, x0, #0x848
  418188:	ret
  41818c:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418190:	add	x0, x0, #0x853
  418194:	ret
  418198:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  41819c:	add	x0, x0, #0x85e
  4181a0:	ret
  4181a4:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  4181a8:	add	x0, x0, #0x86c
  4181ac:	ret
  4181b0:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  4181b4:	add	x0, x0, #0x87b
  4181b8:	ret
  4181bc:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  4181c0:	add	x0, x0, #0x889
  4181c4:	ret
  4181c8:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  4181cc:	add	x0, x0, #0x897
  4181d0:	ret
  4181d4:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  4181d8:	add	x0, x0, #0x8a5
  4181dc:	ret
  4181e0:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  4181e4:	add	x0, x0, #0x8b1
  4181e8:	ret
  4181ec:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  4181f0:	add	x0, x0, #0x8bd
  4181f4:	ret
  4181f8:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  4181fc:	add	x0, x0, #0x8c9
  418200:	ret
  418204:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418208:	add	x0, x0, #0x8d8
  41820c:	ret
  418210:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418214:	add	x0, x0, #0x8ed
  418218:	ret
  41821c:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418220:	add	x0, x0, #0x902
  418224:	ret
  418228:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  41822c:	add	x0, x0, #0x917
  418230:	ret
  418234:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418238:	add	x0, x0, #0x92c
  41823c:	ret
  418240:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418244:	add	x0, x0, #0x944
  418248:	ret
  41824c:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418250:	add	x0, x0, #0x95c
  418254:	ret
  418258:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  41825c:	add	x0, x0, #0x974
  418260:	ret
  418264:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418268:	add	x0, x0, #0x983
  41826c:	ret
  418270:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418274:	add	x0, x0, #0x992
  418278:	ret
  41827c:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418280:	add	x0, x0, #0x9a1
  418284:	ret
  418288:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  41828c:	add	x0, x0, #0x9b1
  418290:	ret
  418294:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418298:	add	x0, x0, #0x9c5
  41829c:	ret
  4182a0:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  4182a4:	add	x0, x0, #0x9d8
  4182a8:	ret
  4182ac:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  4182b0:	add	x0, x0, #0x9eb
  4182b4:	ret
  4182b8:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  4182bc:	add	x0, x0, #0x9fe
  4182c0:	ret
  4182c4:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  4182c8:	add	x0, x0, #0xa0e
  4182cc:	ret
  4182d0:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  4182d4:	add	x0, x0, #0xa1e
  4182d8:	ret
  4182dc:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  4182e0:	add	x0, x0, #0xa2e
  4182e4:	ret
  4182e8:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  4182ec:	add	x0, x0, #0xa40
  4182f0:	ret
  4182f4:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  4182f8:	add	x0, x0, #0xa52
  4182fc:	ret
  418300:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418304:	add	x0, x0, #0xa64
  418308:	ret
  41830c:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418310:	add	x0, x0, #0xa71
  418314:	ret
  418318:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  41831c:	add	x0, x0, #0xa85
  418320:	ret
  418324:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418328:	add	x0, x0, #0xa9b
  41832c:	ret
  418330:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418334:	add	x0, x0, #0xaae
  418338:	ret
  41833c:	mov	x0, xzr
  418340:	ret
  418344:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418348:	add	x0, x0, #0xabc
  41834c:	ret
  418350:	adrp	x0, 45a000 <warn@@Base+0x18c10>
  418354:	add	x0, x0, #0xad0
  418358:	ret
  41835c:	cmp	x0, #0x40
  418360:	b.hi	418374 <ferror@plt+0x165e4>  // b.pmore
  418364:	adrp	x8, 449000 <warn@@Base+0x7c10>
  418368:	add	x8, x8, #0x9e0
  41836c:	ldr	x0, [x8, x0, lsl #3]
  418370:	ret
  418374:	mov	x0, xzr
  418378:	ret
  41837c:	cmp	x0, #0xc
  418380:	b.hi	418394 <ferror@plt+0x16604>  // b.pmore
  418384:	adrp	x8, 449000 <warn@@Base+0x7c10>
  418388:	add	x8, x8, #0xbe8
  41838c:	ldr	x0, [x8, x0, lsl #3]
  418390:	ret
  418394:	mov	x0, xzr
  418398:	ret
  41839c:	cmp	x0, #0xc
  4183a0:	b.hi	4183b4 <ferror@plt+0x16624>  // b.pmore
  4183a4:	adrp	x8, 449000 <warn@@Base+0x7c10>
  4183a8:	add	x8, x8, #0xc50
  4183ac:	ldr	x0, [x8, x0, lsl #3]
  4183b0:	ret
  4183b4:	mov	x0, xzr
  4183b8:	ret
  4183bc:	cmp	x0, #0x24
  4183c0:	b.hi	4183d4 <ferror@plt+0x16644>  // b.pmore
  4183c4:	adrp	x8, 449000 <warn@@Base+0x7c10>
  4183c8:	add	x8, x8, #0xcb8
  4183cc:	ldr	x0, [x8, x0, lsl #3]
  4183d0:	ret
  4183d4:	mov	x0, xzr
  4183d8:	ret
  4183dc:	cmp	x0, #0x2
  4183e0:	b.hi	4183f4 <ferror@plt+0x16664>  // b.pmore
  4183e4:	adrp	x8, 449000 <warn@@Base+0x7c10>
  4183e8:	add	x8, x8, #0xde0
  4183ec:	ldr	x0, [x8, x0, lsl #3]
  4183f0:	ret
  4183f4:	mov	x0, xzr
  4183f8:	ret
  4183fc:	sub	x8, x0, #0x1
  418400:	cmp	x8, #0x14
  418404:	b.hi	418418 <ferror@plt+0x16688>  // b.pmore
  418408:	adrp	x9, 449000 <warn@@Base+0x7c10>
  41840c:	add	x9, x9, #0xdf8
  418410:	ldr	x0, [x9, x8, lsl #3]
  418414:	ret
  418418:	mov	x0, xzr
  41841c:	ret
  418420:	cmp	x0, #0xa
  418424:	b.hi	418438 <ferror@plt+0x166a8>  // b.pmore
  418428:	adrp	x8, 449000 <warn@@Base+0x7c10>
  41842c:	add	x8, x8, #0xea0
  418430:	ldr	x0, [x8, x0, lsl #3]
  418434:	ret
  418438:	mov	x0, xzr
  41843c:	ret
  418440:	cmp	x0, #0xdd
  418444:	b.hi	418458 <ferror@plt+0x166c8>  // b.pmore
  418448:	adrp	x8, 449000 <warn@@Base+0x7c10>
  41844c:	add	x8, x8, #0xef8
  418450:	ldr	x0, [x8, x0, lsl #3]
  418454:	ret
  418458:	mov	x0, xzr
  41845c:	ret
  418460:	cmp	x0, #0xff
  418464:	b.hi	418478 <ferror@plt+0x166e8>  // b.pmore
  418468:	adrp	x8, 44a000 <warn@@Base+0x8c10>
  41846c:	add	x8, x8, #0x5e8
  418470:	ldr	x0, [x8, x0, lsl #3]
  418474:	ret
  418478:	mov	x0, xzr
  41847c:	ret
  418480:	cmp	x0, #0xfe
  418484:	b.hi	418498 <ferror@plt+0x16708>  // b.pmore
  418488:	adrp	x8, 44a000 <warn@@Base+0x8c10>
  41848c:	add	x8, x8, #0xde8
  418490:	ldr	x0, [x8, x0, lsl #3]
  418494:	ret
  418498:	mov	x0, xzr
  41849c:	ret
  4184a0:	cmp	x0, #0xfe
  4184a4:	b.hi	4184b8 <ferror@plt+0x16728>  // b.pmore
  4184a8:	adrp	x8, 44b000 <warn@@Base+0x9c10>
  4184ac:	add	x8, x8, #0x5e0
  4184b0:	ldr	x0, [x8, x0, lsl #3]
  4184b4:	ret
  4184b8:	mov	x0, xzr
  4184bc:	ret
  4184c0:	cmp	x0, #0x39
  4184c4:	b.hi	4184d8 <ferror@plt+0x16748>  // b.pmore
  4184c8:	adrp	x8, 44b000 <warn@@Base+0x9c10>
  4184cc:	add	x8, x8, #0xdd8
  4184d0:	ldr	x0, [x8, x0, lsl #3]
  4184d4:	ret
  4184d8:	mov	x0, xzr
  4184dc:	ret
  4184e0:	cmp	x0, #0x29
  4184e4:	b.hi	4184f8 <ferror@plt+0x16768>  // b.pmore
  4184e8:	adrp	x8, 44b000 <warn@@Base+0x9c10>
  4184ec:	add	x8, x8, #0xfa8
  4184f0:	ldr	x0, [x8, x0, lsl #3]
  4184f4:	ret
  4184f8:	mov	x0, xzr
  4184fc:	ret
  418500:	cmp	x0, #0xff
  418504:	b.hi	418518 <ferror@plt+0x16788>  // b.pmore
  418508:	adrp	x8, 44c000 <warn@@Base+0xac10>
  41850c:	add	x8, x8, #0xf8
  418510:	ldr	x0, [x8, x0, lsl #3]
  418514:	ret
  418518:	mov	x0, xzr
  41851c:	ret
  418520:	cmp	x0, #0x69
  418524:	b.hi	418538 <ferror@plt+0x167a8>  // b.pmore
  418528:	adrp	x8, 44c000 <warn@@Base+0xac10>
  41852c:	add	x8, x8, #0x8f8
  418530:	ldr	x0, [x8, x0, lsl #3]
  418534:	ret
  418538:	mov	x0, xzr
  41853c:	ret
  418540:	cmp	x0, #0xf5
  418544:	b.hi	418558 <ferror@plt+0x167c8>  // b.pmore
  418548:	adrp	x8, 44c000 <warn@@Base+0xac10>
  41854c:	add	x8, x8, #0xc48
  418550:	ldr	x0, [x8, x0, lsl #3]
  418554:	ret
  418558:	mov	x0, xzr
  41855c:	ret
  418560:	cmp	x0, #0x8d
  418564:	b.hi	4185b8 <ferror@plt+0x16828>  // b.pmore
  418568:	adrp	x8, 446000 <warn@@Base+0x4c10>
  41856c:	add	x8, x8, #0x866
  418570:	adr	x9, 418588 <ferror@plt+0x167f8>
  418574:	ldrb	w10, [x8, x0]
  418578:	add	x9, x9, x10, lsl #2
  41857c:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418580:	add	x0, x0, #0x7e3
  418584:	br	x9
  418588:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  41858c:	add	x0, x0, #0x7ed
  418590:	ret
  418594:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418598:	add	x0, x0, #0x7f8
  41859c:	ret
  4185a0:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4185a4:	add	x0, x0, #0x806
  4185a8:	ret
  4185ac:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4185b0:	add	x0, x0, #0x814
  4185b4:	ret
  4185b8:	mov	x0, xzr
  4185bc:	ret
  4185c0:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4185c4:	add	x0, x0, #0x822
  4185c8:	ret
  4185cc:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4185d0:	add	x0, x0, #0x82e
  4185d4:	ret
  4185d8:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4185dc:	add	x0, x0, #0x83d
  4185e0:	ret
  4185e4:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4185e8:	add	x0, x0, #0x84c
  4185ec:	ret
  4185f0:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4185f4:	add	x0, x0, #0x85b
  4185f8:	ret
  4185fc:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418600:	add	x0, x0, #0x86a
  418604:	ret
  418608:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  41860c:	add	x0, x0, #0x875
  418610:	ret
  418614:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418618:	add	x0, x0, #0x883
  41861c:	ret
  418620:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418624:	add	x0, x0, #0x891
  418628:	ret
  41862c:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418630:	add	x0, x0, #0x89d
  418634:	ret
  418638:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  41863c:	add	x0, x0, #0x8ac
  418640:	ret
  418644:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418648:	add	x0, x0, #0x8bb
  41864c:	ret
  418650:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418654:	add	x0, x0, #0x8c6
  418658:	ret
  41865c:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418660:	add	x0, x0, #0x8d2
  418664:	ret
  418668:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  41866c:	add	x0, x0, #0x8e1
  418670:	ret
  418674:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418678:	add	x0, x0, #0x8f0
  41867c:	ret
  418680:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418684:	add	x0, x0, #0x8ff
  418688:	ret
  41868c:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418690:	add	x0, x0, #0x90e
  418694:	ret
  418698:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  41869c:	add	x0, x0, #0x91a
  4186a0:	ret
  4186a4:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4186a8:	add	x0, x0, #0x924
  4186ac:	ret
  4186b0:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4186b4:	add	x0, x0, #0x92f
  4186b8:	ret
  4186bc:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4186c0:	add	x0, x0, #0x93d
  4186c4:	ret
  4186c8:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4186cc:	add	x0, x0, #0x94b
  4186d0:	ret
  4186d4:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4186d8:	add	x0, x0, #0x959
  4186dc:	ret
  4186e0:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4186e4:	add	x0, x0, #0x967
  4186e8:	ret
  4186ec:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4186f0:	add	x0, x0, #0x975
  4186f4:	ret
  4186f8:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4186fc:	add	x0, x0, #0x982
  418700:	ret
  418704:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418708:	add	x0, x0, #0x98e
  41870c:	ret
  418710:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418714:	add	x0, x0, #0x998
  418718:	ret
  41871c:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418720:	add	x0, x0, #0x9a5
  418724:	ret
  418728:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  41872c:	add	x0, x0, #0x9b2
  418730:	ret
  418734:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418738:	add	x0, x0, #0x9bf
  41873c:	ret
  418740:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418744:	add	x0, x0, #0x9cc
  418748:	ret
  41874c:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418750:	add	x0, x0, #0x9da
  418754:	ret
  418758:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  41875c:	add	x0, x0, #0x9e9
  418760:	ret
  418764:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418768:	add	x0, x0, #0x9f4
  41876c:	ret
  418770:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418774:	add	x0, x0, #0xa02
  418778:	ret
  41877c:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418780:	add	x0, x0, #0xa0b
  418784:	ret
  418788:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  41878c:	add	x0, x0, #0xa16
  418790:	ret
  418794:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418798:	add	x0, x0, #0xa21
  41879c:	ret
  4187a0:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4187a4:	add	x0, x0, #0xa2c
  4187a8:	ret
  4187ac:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4187b0:	add	x0, x0, #0xa37
  4187b4:	ret
  4187b8:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4187bc:	add	x0, x0, #0xa42
  4187c0:	ret
  4187c4:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4187c8:	add	x0, x0, #0xa4e
  4187cc:	ret
  4187d0:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4187d4:	add	x0, x0, #0xa5a
  4187d8:	ret
  4187dc:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4187e0:	add	x0, x0, #0xa69
  4187e4:	ret
  4187e8:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4187ec:	add	x0, x0, #0xa76
  4187f0:	ret
  4187f4:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4187f8:	add	x0, x0, #0xa83
  4187fc:	ret
  418800:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418804:	add	x0, x0, #0xa8f
  418808:	ret
  41880c:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418810:	add	x0, x0, #0xa9a
  418814:	ret
  418818:	cmp	x0, #0x35
  41881c:	b.hi	418830 <ferror@plt+0x16aa0>  // b.pmore
  418820:	adrp	x8, 44d000 <warn@@Base+0xbc10>
  418824:	add	x8, x8, #0x3f8
  418828:	ldr	x0, [x8, x0, lsl #3]
  41882c:	ret
  418830:	mov	x0, xzr
  418834:	ret
  418838:	cmp	x0, #0x10
  41883c:	b.hi	418850 <ferror@plt+0x16ac0>  // b.pmore
  418840:	adrp	x8, 44d000 <warn@@Base+0xbc10>
  418844:	add	x8, x8, #0x5a8
  418848:	ldr	x0, [x8, x0, lsl #3]
  41884c:	ret
  418850:	mov	x0, xzr
  418854:	ret
  418858:	cmp	x0, #0xba
  41885c:	b.hi	41888c <ferror@plt+0x16afc>  // b.pmore
  418860:	adrp	x8, 446000 <warn@@Base+0x4c10>
  418864:	add	x8, x8, #0x8f4
  418868:	adr	x9, 418880 <ferror@plt+0x16af0>
  41886c:	ldrh	w10, [x8, x0, lsl #1]
  418870:	add	x9, x9, x10, lsl #2
  418874:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418878:	add	x0, x0, #0xee3
  41887c:	br	x9
  418880:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418884:	add	x0, x0, #0xeef
  418888:	ret
  41888c:	mov	x8, #0xffffffffffff0000    	// #-65536
  418890:	movk	x8, #0x9000, lsl #16
  418894:	add	x8, x0, x8
  418898:	cmp	x8, #0x17
  41889c:	b.hi	418d44 <ferror@plt+0x16fb4>  // b.pmore
  4188a0:	adrp	x9, 446000 <warn@@Base+0x4c10>
  4188a4:	add	x9, x9, #0xa6a
  4188a8:	adr	x10, 4188b8 <ferror@plt+0x16b28>
  4188ac:	ldrh	w11, [x9, x8, lsl #1]
  4188b0:	add	x10, x10, x11, lsl #2
  4188b4:	br	x10
  4188b8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4188bc:	add	x0, x0, #0x449
  4188c0:	ret
  4188c4:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4188c8:	add	x0, x0, #0xefc
  4188cc:	ret
  4188d0:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4188d4:	add	x0, x0, #0xf09
  4188d8:	ret
  4188dc:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4188e0:	add	x0, x0, #0xf16
  4188e4:	ret
  4188e8:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4188ec:	add	x0, x0, #0xf26
  4188f0:	ret
  4188f4:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  4188f8:	add	x0, x0, #0xf36
  4188fc:	ret
  418900:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418904:	add	x0, x0, #0xf46
  418908:	ret
  41890c:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418910:	add	x0, x0, #0xf56
  418914:	ret
  418918:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  41891c:	add	x0, x0, #0xf65
  418920:	ret
  418924:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418928:	add	x0, x0, #0xf75
  41892c:	ret
  418930:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418934:	add	x0, x0, #0xf87
  418938:	ret
  41893c:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418940:	add	x0, x0, #0xf99
  418944:	ret
  418948:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  41894c:	add	x0, x0, #0xfab
  418950:	ret
  418954:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418958:	add	x0, x0, #0xfbd
  41895c:	ret
  418960:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418964:	add	x0, x0, #0xfcc
  418968:	ret
  41896c:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418970:	add	x0, x0, #0xfdc
  418974:	ret
  418978:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  41897c:	add	x0, x0, #0xfec
  418980:	ret
  418984:	adrp	x0, 45f000 <warn@@Base+0x1dc10>
  418988:	add	x0, x0, #0xffd
  41898c:	ret
  418990:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418994:	add	x0, x0, #0x10
  418998:	ret
  41899c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4189a0:	add	x0, x0, #0x23
  4189a4:	ret
  4189a8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4189ac:	add	x0, x0, #0x32
  4189b0:	ret
  4189b4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4189b8:	add	x0, x0, #0x43
  4189bc:	ret
  4189c0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4189c4:	add	x0, x0, #0x54
  4189c8:	ret
  4189cc:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4189d0:	add	x0, x0, #0x65
  4189d4:	ret
  4189d8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4189dc:	add	x0, x0, #0x76
  4189e0:	ret
  4189e4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4189e8:	add	x0, x0, #0x86
  4189ec:	ret
  4189f0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4189f4:	add	x0, x0, #0x96
  4189f8:	ret
  4189fc:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418a00:	add	x0, x0, #0xa6
  418a04:	ret
  418a08:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418a0c:	add	x0, x0, #0xb6
  418a10:	ret
  418a14:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418a18:	add	x0, x0, #0xc8
  418a1c:	ret
  418a20:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418a24:	add	x0, x0, #0xda
  418a28:	ret
  418a2c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418a30:	add	x0, x0, #0xec
  418a34:	ret
  418a38:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418a3c:	add	x0, x0, #0xfe
  418a40:	ret
  418a44:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418a48:	add	x0, x0, #0x112
  418a4c:	ret
  418a50:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418a54:	add	x0, x0, #0x127
  418a58:	ret
  418a5c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418a60:	add	x0, x0, #0x13e
  418a64:	ret
  418a68:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418a6c:	add	x0, x0, #0x155
  418a70:	ret
  418a74:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418a78:	add	x0, x0, #0x16c
  418a7c:	ret
  418a80:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418a84:	add	x0, x0, #0x183
  418a88:	ret
  418a8c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418a90:	add	x0, x0, #0x196
  418a94:	ret
  418a98:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418a9c:	add	x0, x0, #0x1a9
  418aa0:	ret
  418aa4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418aa8:	add	x0, x0, #0x1bc
  418aac:	ret
  418ab0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418ab4:	add	x0, x0, #0x1cf
  418ab8:	ret
  418abc:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418ac0:	add	x0, x0, #0x1e2
  418ac4:	ret
  418ac8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418acc:	add	x0, x0, #0x1f5
  418ad0:	ret
  418ad4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418ad8:	add	x0, x0, #0x208
  418adc:	ret
  418ae0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418ae4:	add	x0, x0, #0x21b
  418ae8:	ret
  418aec:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418af0:	add	x0, x0, #0x22b
  418af4:	ret
  418af8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418afc:	add	x0, x0, #0x23b
  418b00:	ret
  418b04:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418b08:	add	x0, x0, #0x24b
  418b0c:	ret
  418b10:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418b14:	add	x0, x0, #0x25b
  418b18:	ret
  418b1c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418b20:	add	x0, x0, #0x26b
  418b24:	ret
  418b28:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418b2c:	add	x0, x0, #0x27b
  418b30:	ret
  418b34:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418b38:	add	x0, x0, #0x28b
  418b3c:	ret
  418b40:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418b44:	add	x0, x0, #0x29b
  418b48:	ret
  418b4c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418b50:	add	x0, x0, #0x2ac
  418b54:	ret
  418b58:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418b5c:	add	x0, x0, #0x2bb
  418b60:	ret
  418b64:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418b68:	add	x0, x0, #0x2cb
  418b6c:	ret
  418b70:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418b74:	add	x0, x0, #0x2da
  418b78:	ret
  418b7c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418b80:	add	x0, x0, #0x2e9
  418b84:	ret
  418b88:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418b8c:	add	x0, x0, #0x2f5
  418b90:	ret
  418b94:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418b98:	add	x0, x0, #0x305
  418b9c:	ret
  418ba0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418ba4:	add	x0, x0, #0x313
  418ba8:	ret
  418bac:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418bb0:	add	x0, x0, #0x322
  418bb4:	ret
  418bb8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418bbc:	add	x0, x0, #0x331
  418bc0:	ret
  418bc4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418bc8:	add	x0, x0, #0x341
  418bcc:	ret
  418bd0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418bd4:	add	x0, x0, #0x353
  418bd8:	ret
  418bdc:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418be0:	add	x0, x0, #0x365
  418be4:	ret
  418be8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418bec:	add	x0, x0, #0x37a
  418bf0:	ret
  418bf4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418bf8:	add	x0, x0, #0x38d
  418bfc:	ret
  418c00:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418c04:	add	x0, x0, #0x3a0
  418c08:	ret
  418c0c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418c10:	add	x0, x0, #0x3b6
  418c14:	ret
  418c18:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418c1c:	add	x0, x0, #0x3c6
  418c20:	ret
  418c24:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418c28:	add	x0, x0, #0x3d6
  418c2c:	ret
  418c30:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418c34:	add	x0, x0, #0x3e7
  418c38:	ret
  418c3c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418c40:	add	x0, x0, #0x3fa
  418c44:	ret
  418c48:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418c4c:	add	x0, x0, #0x40d
  418c50:	ret
  418c54:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418c58:	add	x0, x0, #0x420
  418c5c:	ret
  418c60:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418c64:	add	x0, x0, #0x433
  418c68:	ret
  418c6c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418c70:	add	x0, x0, #0x459
  418c74:	ret
  418c78:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418c7c:	add	x0, x0, #0x46d
  418c80:	ret
  418c84:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418c88:	add	x0, x0, #0x487
  418c8c:	ret
  418c90:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418c94:	add	x0, x0, #0x49f
  418c98:	ret
  418c9c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418ca0:	add	x0, x0, #0x4b7
  418ca4:	ret
  418ca8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418cac:	add	x0, x0, #0x4c7
  418cb0:	ret
  418cb4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418cb8:	add	x0, x0, #0x4d8
  418cbc:	ret
  418cc0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418cc4:	add	x0, x0, #0x4e9
  418cc8:	ret
  418ccc:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418cd0:	add	x0, x0, #0x4fa
  418cd4:	ret
  418cd8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418cdc:	add	x0, x0, #0x50b
  418ce0:	ret
  418ce4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418ce8:	add	x0, x0, #0x51f
  418cec:	ret
  418cf0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418cf4:	add	x0, x0, #0x532
  418cf8:	ret
  418cfc:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418d00:	add	x0, x0, #0x545
  418d04:	ret
  418d08:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418d0c:	add	x0, x0, #0x558
  418d10:	ret
  418d14:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418d18:	add	x0, x0, #0x56b
  418d1c:	ret
  418d20:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418d24:	add	x0, x0, #0x57e
  418d28:	ret
  418d2c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418d30:	add	x0, x0, #0x591
  418d34:	ret
  418d38:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418d3c:	add	x0, x0, #0x5a4
  418d40:	ret
  418d44:	mov	x0, xzr
  418d48:	ret
  418d4c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418d50:	add	x0, x0, #0x5b7
  418d54:	ret
  418d58:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418d5c:	add	x0, x0, #0x5cb
  418d60:	ret
  418d64:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418d68:	add	x0, x0, #0x5e3
  418d6c:	ret
  418d70:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418d74:	add	x0, x0, #0x5fb
  418d78:	ret
  418d7c:	cmp	x0, #0x1f
  418d80:	b.hi	418d94 <ferror@plt+0x17004>  // b.pmore
  418d84:	adrp	x8, 44d000 <warn@@Base+0xbc10>
  418d88:	add	x8, x8, #0x630
  418d8c:	ldr	x0, [x8, x0, lsl #3]
  418d90:	ret
  418d94:	mov	x0, xzr
  418d98:	ret
  418d9c:	cmp	x0, #0xe0
  418da0:	b.hi	418f50 <ferror@plt+0x171c0>  // b.pmore
  418da4:	adrp	x8, 446000 <warn@@Base+0x4c10>
  418da8:	add	x8, x8, #0xa9a
  418dac:	adr	x9, 418dc4 <ferror@plt+0x17034>
  418db0:	ldrb	w10, [x8, x0]
  418db4:	add	x9, x9, x10, lsl #2
  418db8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418dbc:	add	x0, x0, #0x807
  418dc0:	br	x9
  418dc4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418dc8:	add	x0, x0, #0x812
  418dcc:	ret
  418dd0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418dd4:	add	x0, x0, #0x81b
  418dd8:	ret
  418ddc:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418de0:	add	x0, x0, #0x826
  418de4:	ret
  418de8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418dec:	add	x0, x0, #0x835
  418df0:	ret
  418df4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418df8:	add	x0, x0, #0x845
  418dfc:	ret
  418e00:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418e04:	add	x0, x0, #0x854
  418e08:	ret
  418e0c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418e10:	add	x0, x0, #0x85f
  418e14:	ret
  418e18:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418e1c:	add	x0, x0, #0x86b
  418e20:	ret
  418e24:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418e28:	add	x0, x0, #0x876
  418e2c:	ret
  418e30:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418e34:	add	x0, x0, #0x881
  418e38:	ret
  418e3c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418e40:	add	x0, x0, #0x88e
  418e44:	ret
  418e48:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418e4c:	add	x0, x0, #0x899
  418e50:	ret
  418e54:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418e58:	add	x0, x0, #0x8a6
  418e5c:	ret
  418e60:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418e64:	add	x0, x0, #0x8b1
  418e68:	ret
  418e6c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418e70:	add	x0, x0, #0x8be
  418e74:	ret
  418e78:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418e7c:	add	x0, x0, #0x8c9
  418e80:	ret
  418e84:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418e88:	add	x0, x0, #0x8d6
  418e8c:	ret
  418e90:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418e94:	add	x0, x0, #0x8e3
  418e98:	ret
  418e9c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418ea0:	add	x0, x0, #0x8f0
  418ea4:	ret
  418ea8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418eac:	add	x0, x0, #0x8fd
  418eb0:	ret
  418eb4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418eb8:	add	x0, x0, #0x90d
  418ebc:	ret
  418ec0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418ec4:	add	x0, x0, #0x91d
  418ec8:	ret
  418ecc:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418ed0:	add	x0, x0, #0x92d
  418ed4:	ret
  418ed8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418edc:	add	x0, x0, #0x93d
  418ee0:	ret
  418ee4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418ee8:	add	x0, x0, #0x94d
  418eec:	ret
  418ef0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418ef4:	add	x0, x0, #0x95d
  418ef8:	ret
  418efc:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418f00:	add	x0, x0, #0x968
  418f04:	ret
  418f08:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418f0c:	add	x0, x0, #0x976
  418f10:	ret
  418f14:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418f18:	add	x0, x0, #0x982
  418f1c:	ret
  418f20:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418f24:	add	x0, x0, #0x991
  418f28:	ret
  418f2c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418f30:	add	x0, x0, #0x99c
  418f34:	ret
  418f38:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418f3c:	add	x0, x0, #0x9a7
  418f40:	ret
  418f44:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418f48:	add	x0, x0, #0x9b3
  418f4c:	ret
  418f50:	mov	x0, xzr
  418f54:	ret
  418f58:	cmp	x0, #0xfb
  418f5c:	b.hi	419178 <ferror@plt+0x173e8>  // b.pmore
  418f60:	adrp	x8, 446000 <warn@@Base+0x4c10>
  418f64:	add	x8, x8, #0xb7b
  418f68:	adr	x9, 418f80 <ferror@plt+0x171f0>
  418f6c:	ldrb	w10, [x8, x0]
  418f70:	add	x9, x9, x10, lsl #2
  418f74:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418f78:	add	x0, x0, #0x9c2
  418f7c:	br	x9
  418f80:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418f84:	add	x0, x0, #0x9d0
  418f88:	ret
  418f8c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418f90:	add	x0, x0, #0x9dc
  418f94:	ret
  418f98:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418f9c:	add	x0, x0, #0x9ea
  418fa0:	ret
  418fa4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418fa8:	add	x0, x0, #0x9f9
  418fac:	ret
  418fb0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418fb4:	add	x0, x0, #0xa08
  418fb8:	ret
  418fbc:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418fc0:	add	x0, x0, #0xa16
  418fc4:	ret
  418fc8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418fcc:	add	x0, x0, #0xa28
  418fd0:	ret
  418fd4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418fd8:	add	x0, x0, #0xa3b
  418fdc:	ret
  418fe0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418fe4:	add	x0, x0, #0xa4d
  418fe8:	ret
  418fec:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418ff0:	add	x0, x0, #0xa5f
  418ff4:	ret
  418ff8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  418ffc:	add	x0, x0, #0xa6b
  419000:	ret
  419004:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419008:	add	x0, x0, #0xa78
  41900c:	ret
  419010:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419014:	add	x0, x0, #0xa84
  419018:	ret
  41901c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419020:	add	x0, x0, #0xa92
  419024:	ret
  419028:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  41902c:	add	x0, x0, #0xa9d
  419030:	ret
  419034:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419038:	add	x0, x0, #0xaaa
  41903c:	ret
  419040:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419044:	add	x0, x0, #0xabc
  419048:	ret
  41904c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419050:	add	x0, x0, #0xace
  419054:	ret
  419058:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  41905c:	add	x0, x0, #0xadf
  419060:	ret
  419064:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419068:	add	x0, x0, #0xaee
  41906c:	ret
  419070:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419074:	add	x0, x0, #0xafd
  419078:	ret
  41907c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419080:	add	x0, x0, #0xb0f
  419084:	ret
  419088:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  41908c:	add	x0, x0, #0xb21
  419090:	ret
  419094:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419098:	add	x0, x0, #0xb32
  41909c:	ret
  4190a0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4190a4:	add	x0, x0, #0xb40
  4190a8:	ret
  4190ac:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4190b0:	add	x0, x0, #0xb52
  4190b4:	ret
  4190b8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4190bc:	add	x0, x0, #0xb63
  4190c0:	ret
  4190c4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4190c8:	add	x0, x0, #0xb72
  4190cc:	ret
  4190d0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4190d4:	add	x0, x0, #0xb86
  4190d8:	ret
  4190dc:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4190e0:	add	x0, x0, #0xb97
  4190e4:	ret
  4190e8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4190ec:	add	x0, x0, #0xba9
  4190f0:	ret
  4190f4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4190f8:	add	x0, x0, #0xbbb
  4190fc:	ret
  419100:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419104:	add	x0, x0, #0xbcb
  419108:	ret
  41910c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419110:	add	x0, x0, #0xbdb
  419114:	ret
  419118:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  41911c:	add	x0, x0, #0xbf4
  419120:	ret
  419124:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419128:	add	x0, x0, #0xc0a
  41912c:	ret
  419130:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419134:	add	x0, x0, #0xc1b
  419138:	ret
  41913c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419140:	add	x0, x0, #0xc2e
  419144:	ret
  419148:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  41914c:	add	x0, x0, #0xc42
  419150:	ret
  419154:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419158:	add	x0, x0, #0xc54
  41915c:	ret
  419160:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419164:	add	x0, x0, #0xc67
  419168:	ret
  41916c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419170:	add	x0, x0, #0xc7a
  419174:	ret
  419178:	mov	x0, xzr
  41917c:	ret
  419180:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419184:	add	x0, x0, #0xc91
  419188:	ret
  41918c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419190:	add	x0, x0, #0xca8
  419194:	ret
  419198:	cmp	x0, #0xb
  41919c:	b.hi	4191b0 <ferror@plt+0x17420>  // b.pmore
  4191a0:	adrp	x8, 44d000 <warn@@Base+0xbc10>
  4191a4:	add	x8, x8, #0x730
  4191a8:	ldr	x0, [x8, x0, lsl #3]
  4191ac:	ret
  4191b0:	mov	x0, xzr
  4191b4:	ret
  4191b8:	cmp	x0, #0xfb
  4191bc:	b.hi	4194e0 <ferror@plt+0x17750>  // b.pmore
  4191c0:	adrp	x8, 446000 <warn@@Base+0x4c10>
  4191c4:	add	x8, x8, #0xc77
  4191c8:	adr	x9, 4191e0 <ferror@plt+0x17450>
  4191cc:	ldrb	w10, [x8, x0]
  4191d0:	add	x9, x9, x10, lsl #2
  4191d4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4191d8:	add	x0, x0, #0xd5d
  4191dc:	br	x9
  4191e0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4191e4:	add	x0, x0, #0xd68
  4191e8:	ret
  4191ec:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4191f0:	add	x0, x0, #0xd70
  4191f4:	ret
  4191f8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4191fc:	add	x0, x0, #0xd79
  419200:	ret
  419204:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419208:	add	x0, x0, #0xd82
  41920c:	ret
  419210:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419214:	add	x0, x0, #0xd8b
  419218:	ret
  41921c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419220:	add	x0, x0, #0xd96
  419224:	ret
  419228:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  41922c:	add	x0, x0, #0xda2
  419230:	ret
  419234:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419238:	add	x0, x0, #0xdae
  41923c:	ret
  419240:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419244:	add	x0, x0, #0xdba
  419248:	ret
  41924c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419250:	add	x0, x0, #0xdc5
  419254:	ret
  419258:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  41925c:	add	x0, x0, #0xdd4
  419260:	ret
  419264:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419268:	add	x0, x0, #0xde3
  41926c:	ret
  419270:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419274:	add	x0, x0, #0xdf2
  419278:	ret
  41927c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419280:	add	x0, x0, #0xe01
  419284:	ret
  419288:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  41928c:	add	x0, x0, #0xe0d
  419290:	ret
  419294:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419298:	add	x0, x0, #0xe19
  41929c:	ret
  4192a0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4192a4:	add	x0, x0, #0xe41
  4192a8:	ret
  4192ac:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4192b0:	add	x0, x0, #0xe4f
  4192b4:	ret
  4192b8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4192bc:	add	x0, x0, #0xe7b
  4192c0:	ret
  4192c4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4192c8:	add	x0, x0, #0xe89
  4192cc:	ret
  4192d0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4192d4:	add	x0, x0, #0xe98
  4192d8:	ret
  4192dc:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4192e0:	add	x0, x0, #0xea7
  4192e4:	ret
  4192e8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4192ec:	add	x0, x0, #0xeb0
  4192f0:	ret
  4192f4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4192f8:	add	x0, x0, #0xebb
  4192fc:	ret
  419300:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419304:	add	x0, x0, #0xec7
  419308:	ret
  41930c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419310:	add	x0, x0, #0xed3
  419314:	ret
  419318:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  41931c:	add	x0, x0, #0xee0
  419320:	ret
  419324:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419328:	add	x0, x0, #0xeef
  41932c:	ret
  419330:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419334:	add	x0, x0, #0xefe
  419338:	ret
  41933c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419340:	add	x0, x0, #0xf0d
  419344:	ret
  419348:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  41934c:	add	x0, x0, #0xf1c
  419350:	ret
  419354:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419358:	add	x0, x0, #0xf2b
  41935c:	ret
  419360:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419364:	add	x0, x0, #0xf3a
  419368:	ret
  41936c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419370:	add	x0, x0, #0xf4a
  419374:	ret
  419378:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  41937c:	add	x0, x0, #0xf59
  419380:	ret
  419384:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419388:	add	x0, x0, #0xf68
  41938c:	ret
  419390:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  419394:	add	x0, x0, #0xf77
  419398:	ret
  41939c:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4193a0:	add	x0, x0, #0xf86
  4193a4:	ret
  4193a8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4193ac:	add	x0, x0, #0xf97
  4193b0:	ret
  4193b4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4193b8:	add	x0, x0, #0xfa8
  4193bc:	ret
  4193c0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4193c4:	add	x0, x0, #0xfb7
  4193c8:	ret
  4193cc:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4193d0:	add	x0, x0, #0xfc6
  4193d4:	ret
  4193d8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4193dc:	add	x0, x0, #0xfd8
  4193e0:	ret
  4193e4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4193e8:	add	x0, x0, #0xfea
  4193ec:	ret
  4193f0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4193f4:	add	x0, x0, #0xffc
  4193f8:	ret
  4193fc:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419400:	add	x0, x0, #0xc
  419404:	ret
  419408:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  41940c:	add	x0, x0, #0x1c
  419410:	ret
  419414:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419418:	add	x0, x0, #0x2b
  41941c:	ret
  419420:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419424:	add	x0, x0, #0x3a
  419428:	ret
  41942c:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419430:	add	x0, x0, #0x4a
  419434:	ret
  419438:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  41943c:	add	x0, x0, #0x59
  419440:	ret
  419444:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419448:	add	x0, x0, #0x68
  41944c:	ret
  419450:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419454:	add	x0, x0, #0x78
  419458:	ret
  41945c:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419460:	add	x0, x0, #0x88
  419464:	ret
  419468:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  41946c:	add	x0, x0, #0x99
  419470:	ret
  419474:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419478:	add	x0, x0, #0xaa
  41947c:	ret
  419480:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419484:	add	x0, x0, #0xba
  419488:	ret
  41948c:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419490:	add	x0, x0, #0xc3
  419494:	ret
  419498:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  41949c:	add	x0, x0, #0xde
  4194a0:	ret
  4194a4:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4194a8:	add	x0, x0, #0xf0
  4194ac:	ret
  4194b0:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4194b4:	add	x0, x0, #0xe24
  4194b8:	ret
  4194bc:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4194c0:	add	x0, x0, #0xe32
  4194c4:	ret
  4194c8:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4194cc:	add	x0, x0, #0xe5e
  4194d0:	ret
  4194d4:	adrp	x0, 460000 <warn@@Base+0x1ec10>
  4194d8:	add	x0, x0, #0xe6c
  4194dc:	ret
  4194e0:	mov	x0, xzr
  4194e4:	ret
  4194e8:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4194ec:	add	x0, x0, #0x100
  4194f0:	ret
  4194f4:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4194f8:	add	x0, x0, #0x114
  4194fc:	ret
  419500:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419504:	add	x0, x0, #0xcf
  419508:	ret
  41950c:	cmp	x0, #0x15
  419510:	b.hi	419524 <ferror@plt+0x17794>  // b.pmore
  419514:	adrp	x8, 44d000 <warn@@Base+0xbc10>
  419518:	add	x8, x8, #0x790
  41951c:	ldr	x0, [x8, x0, lsl #3]
  419520:	ret
  419524:	mov	x0, xzr
  419528:	ret
  41952c:	cmp	x0, #0x81
  419530:	b.hi	4195d8 <ferror@plt+0x17848>  // b.pmore
  419534:	adrp	x8, 446000 <warn@@Base+0x4c10>
  419538:	add	x8, x8, #0xd73
  41953c:	adr	x9, 419554 <ferror@plt+0x177c4>
  419540:	ldrb	w10, [x8, x0]
  419544:	add	x9, x9, x10, lsl #2
  419548:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  41954c:	add	x0, x0, #0x26a
  419550:	br	x9
  419554:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419558:	add	x0, x0, #0x27b
  41955c:	ret
  419560:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419564:	add	x0, x0, #0x28a
  419568:	ret
  41956c:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419570:	add	x0, x0, #0x299
  419574:	ret
  419578:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  41957c:	add	x0, x0, #0x2a7
  419580:	ret
  419584:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419588:	add	x0, x0, #0x2b8
  41958c:	ret
  419590:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419594:	add	x0, x0, #0x2c9
  419598:	ret
  41959c:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4195a0:	add	x0, x0, #0x2d9
  4195a4:	ret
  4195a8:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4195ac:	add	x0, x0, #0x2fb
  4195b0:	ret
  4195b4:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4195b8:	add	x0, x0, #0x30e
  4195bc:	ret
  4195c0:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4195c4:	add	x0, x0, #0x31f
  4195c8:	ret
  4195cc:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4195d0:	add	x0, x0, #0x330
  4195d4:	ret
  4195d8:	mov	x0, xzr
  4195dc:	ret
  4195e0:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4195e4:	add	x0, x0, #0x33f
  4195e8:	ret
  4195ec:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4195f0:	add	x0, x0, #0x359
  4195f4:	ret
  4195f8:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4195fc:	add	x0, x0, #0x2ec
  419600:	ret
  419604:	cmp	x0, #0x14
  419608:	b.hi	41961c <ferror@plt+0x1788c>  // b.pmore
  41960c:	adrp	x8, 44d000 <warn@@Base+0xbc10>
  419610:	add	x8, x8, #0x840
  419614:	ldr	x0, [x8, x0, lsl #3]
  419618:	ret
  41961c:	mov	x0, xzr
  419620:	ret
  419624:	cmp	x0, #0x18
  419628:	b.hi	41963c <ferror@plt+0x178ac>  // b.pmore
  41962c:	adrp	x8, 44d000 <warn@@Base+0xbc10>
  419630:	add	x8, x8, #0x8e8
  419634:	ldr	x0, [x8, x0, lsl #3]
  419638:	ret
  41963c:	mov	x0, xzr
  419640:	ret
  419644:	cmp	x0, #0xd
  419648:	b.hi	419678 <ferror@plt+0x178e8>  // b.pmore
  41964c:	adrp	x8, 446000 <warn@@Base+0x4c10>
  419650:	add	x8, x8, #0xdf5
  419654:	adr	x9, 41966c <ferror@plt+0x178dc>
  419658:	ldrb	w10, [x8, x0]
  41965c:	add	x9, x9, x10, lsl #2
  419660:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419664:	add	x0, x0, #0x53b
  419668:	br	x9
  41966c:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419670:	add	x0, x0, #0x549
  419674:	ret
  419678:	cmp	x0, #0xc8
  41967c:	b.eq	419724 <ferror@plt+0x17994>  // b.none
  419680:	cmp	x0, #0xc9
  419684:	b.ne	419730 <ferror@plt+0x179a0>  // b.any
  419688:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  41968c:	add	x0, x0, #0x62c
  419690:	ret
  419694:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419698:	add	x0, x0, #0x554
  41969c:	ret
  4196a0:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4196a4:	add	x0, x0, #0x560
  4196a8:	ret
  4196ac:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4196b0:	add	x0, x0, #0x56c
  4196b4:	ret
  4196b8:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4196bc:	add	x0, x0, #0x57d
  4196c0:	ret
  4196c4:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4196c8:	add	x0, x0, #0x58f
  4196cc:	ret
  4196d0:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4196d4:	add	x0, x0, #0x5a1
  4196d8:	ret
  4196dc:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4196e0:	add	x0, x0, #0x5af
  4196e4:	ret
  4196e8:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4196ec:	add	x0, x0, #0x5bd
  4196f0:	ret
  4196f4:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4196f8:	add	x0, x0, #0x5cb
  4196fc:	ret
  419700:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419704:	add	x0, x0, #0x5d9
  419708:	ret
  41970c:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419710:	add	x0, x0, #0x5ed
  419714:	ret
  419718:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  41971c:	add	x0, x0, #0x601
  419720:	ret
  419724:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419728:	add	x0, x0, #0x615
  41972c:	ret
  419730:	mov	x0, xzr
  419734:	ret
  419738:	cmp	x0, #0xd
  41973c:	b.hi	419750 <ferror@plt+0x179c0>  // b.pmore
  419740:	adrp	x8, 44d000 <warn@@Base+0xbc10>
  419744:	add	x8, x8, #0x9b0
  419748:	ldr	x0, [x8, x0, lsl #3]
  41974c:	ret
  419750:	mov	x0, xzr
  419754:	ret
  419758:	cmp	x0, #0xd
  41975c:	b.hi	419770 <ferror@plt+0x179e0>  // b.pmore
  419760:	adrp	x8, 44d000 <warn@@Base+0xbc10>
  419764:	add	x8, x8, #0xa20
  419768:	ldr	x0, [x8, x0, lsl #3]
  41976c:	ret
  419770:	mov	x0, xzr
  419774:	ret
  419778:	cmp	x0, #0xe
  41977c:	b.hi	419790 <ferror@plt+0x17a00>  // b.pmore
  419780:	adrp	x8, 44d000 <warn@@Base+0xbc10>
  419784:	add	x8, x8, #0xa90
  419788:	ldr	x0, [x8, x0, lsl #3]
  41978c:	ret
  419790:	mov	x0, xzr
  419794:	ret
  419798:	cmp	x0, #0xa
  41979c:	b.hi	4197cc <ferror@plt+0x17a3c>  // b.pmore
  4197a0:	adrp	x8, 446000 <warn@@Base+0x4c10>
  4197a4:	add	x8, x8, #0xe03
  4197a8:	adr	x9, 4197c0 <ferror@plt+0x17a30>
  4197ac:	ldrb	w10, [x8, x0]
  4197b0:	add	x9, x9, x10, lsl #2
  4197b4:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4197b8:	add	x0, x0, #0x8d5
  4197bc:	br	x9
  4197c0:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4197c4:	add	x0, x0, #0x8e3
  4197c8:	ret
  4197cc:	cmp	x0, #0xc8
  4197d0:	b.eq	419854 <ferror@plt+0x17ac4>  // b.none
  4197d4:	cmp	x0, #0xc9
  4197d8:	b.ne	419860 <ferror@plt+0x17ad0>  // b.any
  4197dc:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4197e0:	add	x0, x0, #0x98f
  4197e4:	ret
  4197e8:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4197ec:	add	x0, x0, #0x8ef
  4197f0:	ret
  4197f4:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  4197f8:	add	x0, x0, #0x8fb
  4197fc:	ret
  419800:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419804:	add	x0, x0, #0x907
  419808:	ret
  41980c:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419810:	add	x0, x0, #0x915
  419814:	ret
  419818:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  41981c:	add	x0, x0, #0x923
  419820:	ret
  419824:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419828:	add	x0, x0, #0x931
  41982c:	ret
  419830:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419834:	add	x0, x0, #0x944
  419838:	ret
  41983c:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419840:	add	x0, x0, #0x957
  419844:	ret
  419848:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  41984c:	add	x0, x0, #0x966
  419850:	ret
  419854:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419858:	add	x0, x0, #0x978
  41985c:	ret
  419860:	mov	x0, xzr
  419864:	ret
  419868:	cmp	x0, #0x38
  41986c:	b.hi	419880 <ferror@plt+0x17af0>  // b.pmore
  419870:	adrp	x8, 44d000 <warn@@Base+0xbc10>
  419874:	add	x8, x8, #0xb08
  419878:	ldr	x0, [x8, x0, lsl #3]
  41987c:	ret
  419880:	mov	x0, xzr
  419884:	ret
  419888:	cmp	x0, #0x11
  41988c:	b.hi	4198a0 <ferror@plt+0x17b10>  // b.pmore
  419890:	adrp	x8, 44d000 <warn@@Base+0xbc10>
  419894:	add	x8, x8, #0xcd0
  419898:	ldr	x0, [x8, x0, lsl #3]
  41989c:	ret
  4198a0:	mov	x0, xzr
  4198a4:	ret
  4198a8:	cmp	x0, #0xc
  4198ac:	b.hi	4198c0 <ferror@plt+0x17b30>  // b.pmore
  4198b0:	adrp	x8, 44d000 <warn@@Base+0xbc10>
  4198b4:	add	x8, x8, #0xd60
  4198b8:	ldr	x0, [x8, x0, lsl #3]
  4198bc:	ret
  4198c0:	mov	x0, xzr
  4198c4:	ret
  4198c8:	cmp	x0, #0x6
  4198cc:	b.hi	4198e0 <ferror@plt+0x17b50>  // b.pmore
  4198d0:	adrp	x8, 44d000 <warn@@Base+0xbc10>
  4198d4:	add	x8, x8, #0xdc8
  4198d8:	ldr	x0, [x8, x0, lsl #3]
  4198dc:	ret
  4198e0:	mov	x0, xzr
  4198e4:	ret
  4198e8:	cmp	x0, #0xf3
  4198ec:	b.hi	419bbc <ferror@plt+0x17e2c>  // b.pmore
  4198f0:	adrp	x8, 446000 <warn@@Base+0x4c10>
  4198f4:	add	x8, x8, #0xe0e
  4198f8:	adr	x9, 419910 <ferror@plt+0x17b80>
  4198fc:	ldrb	w10, [x8, x0]
  419900:	add	x9, x9, x10, lsl #2
  419904:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419908:	add	x0, x0, #0xf73
  41990c:	br	x9
  419910:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419914:	add	x0, x0, #0xf82
  419918:	ret
  41991c:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419920:	add	x0, x0, #0xf92
  419924:	ret
  419928:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  41992c:	add	x0, x0, #0xfa1
  419930:	ret
  419934:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419938:	add	x0, x0, #0xfb0
  41993c:	ret
  419940:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419944:	add	x0, x0, #0xfc4
  419948:	ret
  41994c:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419950:	add	x0, x0, #0xfd2
  419954:	ret
  419958:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  41995c:	add	x0, x0, #0xfe1
  419960:	ret
  419964:	adrp	x0, 461000 <warn@@Base+0x1fc10>
  419968:	add	x0, x0, #0xff0
  41996c:	ret
  419970:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419974:	add	x0, x0, #0x6
  419978:	ret
  41997c:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419980:	add	x0, x0, #0x1c
  419984:	ret
  419988:	adrp	x0, 462000 <warn@@Base+0x20c10>
  41998c:	add	x0, x0, #0x2b
  419990:	ret
  419994:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419998:	add	x0, x0, #0x3a
  41999c:	ret
  4199a0:	adrp	x0, 462000 <warn@@Base+0x20c10>
  4199a4:	add	x0, x0, #0x49
  4199a8:	ret
  4199ac:	adrp	x0, 462000 <warn@@Base+0x20c10>
  4199b0:	add	x0, x0, #0x5f
  4199b4:	ret
  4199b8:	adrp	x0, 462000 <warn@@Base+0x20c10>
  4199bc:	add	x0, x0, #0x75
  4199c0:	ret
  4199c4:	adrp	x0, 462000 <warn@@Base+0x20c10>
  4199c8:	add	x0, x0, #0x88
  4199cc:	ret
  4199d0:	adrp	x0, 462000 <warn@@Base+0x20c10>
  4199d4:	add	x0, x0, #0x99
  4199d8:	ret
  4199dc:	adrp	x0, 462000 <warn@@Base+0x20c10>
  4199e0:	add	x0, x0, #0xab
  4199e4:	ret
  4199e8:	adrp	x0, 462000 <warn@@Base+0x20c10>
  4199ec:	add	x0, x0, #0xbd
  4199f0:	ret
  4199f4:	adrp	x0, 462000 <warn@@Base+0x20c10>
  4199f8:	add	x0, x0, #0xcc
  4199fc:	ret
  419a00:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419a04:	add	x0, x0, #0xdb
  419a08:	ret
  419a0c:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419a10:	add	x0, x0, #0xe8
  419a14:	ret
  419a18:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419a1c:	add	x0, x0, #0xf5
  419a20:	ret
  419a24:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419a28:	add	x0, x0, #0x105
  419a2c:	ret
  419a30:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419a34:	add	x0, x0, #0x11d
  419a38:	ret
  419a3c:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419a40:	add	x0, x0, #0x133
  419a44:	ret
  419a48:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419a4c:	add	x0, x0, #0x149
  419a50:	ret
  419a54:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419a58:	add	x0, x0, #0x15f
  419a5c:	ret
  419a60:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419a64:	add	x0, x0, #0x17a
  419a68:	ret
  419a6c:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419a70:	add	x0, x0, #0x193
  419a74:	ret
  419a78:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419a7c:	add	x0, x0, #0x1ac
  419a80:	ret
  419a84:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419a88:	add	x0, x0, #0x1be
  419a8c:	ret
  419a90:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419a94:	add	x0, x0, #0x1ce
  419a98:	ret
  419a9c:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419aa0:	add	x0, x0, #0x2ca
  419aa4:	ret
  419aa8:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419aac:	add	x0, x0, #0x2d7
  419ab0:	ret
  419ab4:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419ab8:	add	x0, x0, #0x2e2
  419abc:	ret
  419ac0:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419ac4:	add	x0, x0, #0x2f7
  419ac8:	ret
  419acc:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419ad0:	add	x0, x0, #0x1de
  419ad4:	ret
  419ad8:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419adc:	add	x0, x0, #0x1ea
  419ae0:	ret
  419ae4:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419ae8:	add	x0, x0, #0x1f7
  419aec:	ret
  419af0:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419af4:	add	x0, x0, #0x202
  419af8:	ret
  419afc:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419b00:	add	x0, x0, #0x20d
  419b04:	ret
  419b08:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419b0c:	add	x0, x0, #0x219
  419b10:	ret
  419b14:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419b18:	add	x0, x0, #0x224
  419b1c:	ret
  419b20:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419b24:	add	x0, x0, #0x22f
  419b28:	ret
  419b2c:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419b30:	add	x0, x0, #0x23d
  419b34:	ret
  419b38:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419b3c:	add	x0, x0, #0x24b
  419b40:	ret
  419b44:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419b48:	add	x0, x0, #0x256
  419b4c:	ret
  419b50:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419b54:	add	x0, x0, #0x260
  419b58:	ret
  419b5c:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419b60:	add	x0, x0, #0x26b
  419b64:	ret
  419b68:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419b6c:	add	x0, x0, #0x277
  419b70:	ret
  419b74:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419b78:	add	x0, x0, #0x282
  419b7c:	ret
  419b80:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419b84:	add	x0, x0, #0x28d
  419b88:	ret
  419b8c:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419b90:	add	x0, x0, #0x298
  419b94:	ret
  419b98:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419b9c:	add	x0, x0, #0x2a4
  419ba0:	ret
  419ba4:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419ba8:	add	x0, x0, #0x2b0
  419bac:	ret
  419bb0:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419bb4:	add	x0, x0, #0x2be
  419bb8:	ret
  419bbc:	mov	x0, xzr
  419bc0:	ret
  419bc4:	cmp	x0, #0x15
  419bc8:	b.hi	419bdc <ferror@plt+0x17e4c>  // b.pmore
  419bcc:	adrp	x8, 44d000 <warn@@Base+0xbc10>
  419bd0:	add	x8, x8, #0xe00
  419bd4:	ldr	x0, [x8, x0, lsl #3]
  419bd8:	ret
  419bdc:	mov	x0, xzr
  419be0:	ret
  419be4:	cmp	x0, #0x1f
  419be8:	b.hi	419bfc <ferror@plt+0x17e6c>  // b.pmore
  419bec:	adrp	x8, 44d000 <warn@@Base+0xbc10>
  419bf0:	add	x8, x8, #0xeb0
  419bf4:	ldr	x0, [x8, x0, lsl #3]
  419bf8:	ret
  419bfc:	mov	x0, xzr
  419c00:	ret
  419c04:	cmp	x0, #0x20
  419c08:	b.hi	419c1c <ferror@plt+0x17e8c>  // b.pmore
  419c0c:	adrp	x8, 44d000 <warn@@Base+0xbc10>
  419c10:	add	x8, x8, #0xfb0
  419c14:	ldr	x0, [x8, x0, lsl #3]
  419c18:	ret
  419c1c:	mov	x0, xzr
  419c20:	ret
  419c24:	cmp	x0, #0x96
  419c28:	b.hi	419d24 <ferror@plt+0x17f94>  // b.pmore
  419c2c:	adrp	x8, 446000 <warn@@Base+0x4c10>
  419c30:	add	x8, x8, #0xf02
  419c34:	adr	x9, 419c4c <ferror@plt+0x17ebc>
  419c38:	ldrb	w10, [x8, x0]
  419c3c:	add	x9, x9, x10, lsl #2
  419c40:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419c44:	add	x0, x0, #0x8d2
  419c48:	br	x9
  419c4c:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419c50:	add	x0, x0, #0x8de
  419c54:	ret
  419c58:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419c5c:	add	x0, x0, #0x8eb
  419c60:	ret
  419c64:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419c68:	add	x0, x0, #0x8f9
  419c6c:	ret
  419c70:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419c74:	add	x0, x0, #0x906
  419c78:	ret
  419c7c:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419c80:	add	x0, x0, #0x914
  419c84:	ret
  419c88:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419c8c:	add	x0, x0, #0x922
  419c90:	ret
  419c94:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419c98:	add	x0, x0, #0x92e
  419c9c:	ret
  419ca0:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419ca4:	add	x0, x0, #0x93b
  419ca8:	ret
  419cac:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419cb0:	add	x0, x0, #0x948
  419cb4:	ret
  419cb8:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419cbc:	add	x0, x0, #0x95c
  419cc0:	ret
  419cc4:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419cc8:	add	x0, x0, #0x970
  419ccc:	ret
  419cd0:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419cd4:	add	x0, x0, #0x983
  419cd8:	ret
  419cdc:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419ce0:	add	x0, x0, #0x992
  419ce4:	ret
  419ce8:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419cec:	add	x0, x0, #0x9a1
  419cf0:	ret
  419cf4:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419cf8:	add	x0, x0, #0x9af
  419cfc:	ret
  419d00:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419d04:	add	x0, x0, #0x9bd
  419d08:	ret
  419d0c:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419d10:	add	x0, x0, #0x9ce
  419d14:	ret
  419d18:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419d1c:	add	x0, x0, #0x9df
  419d20:	ret
  419d24:	mov	x0, xzr
  419d28:	ret
  419d2c:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419d30:	add	x0, x0, #0x9f2
  419d34:	ret
  419d38:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419d3c:	add	x0, x0, #0xa02
  419d40:	ret
  419d44:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419d48:	add	x0, x0, #0xa10
  419d4c:	ret
  419d50:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419d54:	add	x0, x0, #0xa20
  419d58:	ret
  419d5c:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419d60:	add	x0, x0, #0xa2d
  419d64:	ret
  419d68:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419d6c:	add	x0, x0, #0xa3b
  419d70:	ret
  419d74:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419d78:	add	x0, x0, #0xa48
  419d7c:	ret
  419d80:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419d84:	add	x0, x0, #0xa56
  419d88:	ret
  419d8c:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419d90:	add	x0, x0, #0xa64
  419d94:	ret
  419d98:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419d9c:	add	x0, x0, #0xa70
  419da0:	ret
  419da4:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419da8:	add	x0, x0, #0xa7d
  419dac:	ret
  419db0:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419db4:	add	x0, x0, #0xa8a
  419db8:	ret
  419dbc:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419dc0:	add	x0, x0, #0xa9e
  419dc4:	ret
  419dc8:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419dcc:	add	x0, x0, #0xab2
  419dd0:	ret
  419dd4:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419dd8:	add	x0, x0, #0xac5
  419ddc:	ret
  419de0:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419de4:	add	x0, x0, #0xad4
  419de8:	ret
  419dec:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419df0:	add	x0, x0, #0xae3
  419df4:	ret
  419df8:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419dfc:	add	x0, x0, #0xaf1
  419e00:	ret
  419e04:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419e08:	add	x0, x0, #0xaff
  419e0c:	ret
  419e10:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419e14:	add	x0, x0, #0xb10
  419e18:	ret
  419e1c:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419e20:	add	x0, x0, #0xb21
  419e24:	ret
  419e28:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419e2c:	add	x0, x0, #0xb2c
  419e30:	ret
  419e34:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419e38:	add	x0, x0, #0xb39
  419e3c:	ret
  419e40:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419e44:	add	x0, x0, #0xb46
  419e48:	ret
  419e4c:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419e50:	add	x0, x0, #0xb53
  419e54:	ret
  419e58:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419e5c:	add	x0, x0, #0xb60
  419e60:	ret
  419e64:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419e68:	add	x0, x0, #0xb6d
  419e6c:	ret
  419e70:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419e74:	add	x0, x0, #0xb7b
  419e78:	ret
  419e7c:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419e80:	add	x0, x0, #0xb89
  419e84:	ret
  419e88:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419e8c:	add	x0, x0, #0xb9a
  419e90:	ret
  419e94:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419e98:	add	x0, x0, #0xbaa
  419e9c:	ret
  419ea0:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419ea4:	add	x0, x0, #0xbb7
  419ea8:	ret
  419eac:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419eb0:	add	x0, x0, #0xbc3
  419eb4:	ret
  419eb8:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419ebc:	add	x0, x0, #0xbd0
  419ec0:	ret
  419ec4:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419ec8:	add	x0, x0, #0xbdd
  419ecc:	ret
  419ed0:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419ed4:	add	x0, x0, #0xbea
  419ed8:	ret
  419edc:	adrp	x0, 462000 <warn@@Base+0x20c10>
  419ee0:	add	x0, x0, #0xbfa
  419ee4:	ret
  419ee8:	cmp	x0, #0x96
  419eec:	b.hi	419f00 <ferror@plt+0x18170>  // b.pmore
  419ef0:	adrp	x8, 44e000 <warn@@Base+0xcc10>
  419ef4:	add	x8, x8, #0xb8
  419ef8:	ldr	x0, [x8, x0, lsl #3]
  419efc:	ret
  419f00:	mov	x0, xzr
  419f04:	ret
  419f08:	cmp	x0, #0x3d
  419f0c:	b.hi	419f20 <ferror@plt+0x18190>  // b.pmore
  419f10:	adrp	x8, 44e000 <warn@@Base+0xcc10>
  419f14:	add	x8, x8, #0x570
  419f18:	ldr	x0, [x8, x0, lsl #3]
  419f1c:	ret
  419f20:	mov	x0, xzr
  419f24:	ret
  419f28:	cmp	x0, #0x8
  419f2c:	b.hi	419f40 <ferror@plt+0x181b0>  // b.pmore
  419f30:	adrp	x8, 44e000 <warn@@Base+0xcc10>
  419f34:	add	x8, x8, #0x760
  419f38:	ldr	x0, [x8, x0, lsl #3]
  419f3c:	ret
  419f40:	mov	x0, xzr
  419f44:	ret
  419f48:	cmp	x0, #0xff
  419f4c:	b.hi	41a0fc <ferror@plt+0x1836c>  // b.pmore
  419f50:	adrp	x8, 446000 <warn@@Base+0x4c10>
  419f54:	add	x8, x8, #0xf99
  419f58:	adr	x9, 419f70 <ferror@plt+0x181e0>
  419f5c:	ldrb	w10, [x8, x0]
  419f60:	add	x9, x9, x10, lsl #2
  419f64:	adrp	x0, 463000 <warn@@Base+0x21c10>
  419f68:	add	x0, x0, #0x351
  419f6c:	br	x9
  419f70:	adrp	x0, 463000 <warn@@Base+0x21c10>
  419f74:	add	x0, x0, #0x35e
  419f78:	ret
  419f7c:	adrp	x0, 463000 <warn@@Base+0x21c10>
  419f80:	add	x0, x0, #0x36c
  419f84:	ret
  419f88:	adrp	x0, 463000 <warn@@Base+0x21c10>
  419f8c:	add	x0, x0, #0x37a
  419f90:	ret
  419f94:	adrp	x0, 463000 <warn@@Base+0x21c10>
  419f98:	add	x0, x0, #0x387
  419f9c:	ret
  419fa0:	adrp	x0, 463000 <warn@@Base+0x21c10>
  419fa4:	add	x0, x0, #0x397
  419fa8:	ret
  419fac:	adrp	x0, 463000 <warn@@Base+0x21c10>
  419fb0:	add	x0, x0, #0x3a7
  419fb4:	ret
  419fb8:	adrp	x0, 463000 <warn@@Base+0x21c10>
  419fbc:	add	x0, x0, #0x3b7
  419fc0:	ret
  419fc4:	adrp	x0, 463000 <warn@@Base+0x21c10>
  419fc8:	add	x0, x0, #0x3c6
  419fcc:	ret
  419fd0:	adrp	x0, 463000 <warn@@Base+0x21c10>
  419fd4:	add	x0, x0, #0x3d6
  419fd8:	ret
  419fdc:	adrp	x0, 463000 <warn@@Base+0x21c10>
  419fe0:	add	x0, x0, #0x3e6
  419fe4:	ret
  419fe8:	adrp	x0, 463000 <warn@@Base+0x21c10>
  419fec:	add	x0, x0, #0x3f6
  419ff0:	ret
  419ff4:	adrp	x0, 463000 <warn@@Base+0x21c10>
  419ff8:	add	x0, x0, #0x408
  419ffc:	ret
  41a000:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a004:	add	x0, x0, #0x41a
  41a008:	ret
  41a00c:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a010:	add	x0, x0, #0x42c
  41a014:	ret
  41a018:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a01c:	add	x0, x0, #0x43c
  41a020:	ret
  41a024:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a028:	add	x0, x0, #0x44e
  41a02c:	ret
  41a030:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a034:	add	x0, x0, #0x460
  41a038:	ret
  41a03c:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a040:	add	x0, x0, #0x472
  41a044:	ret
  41a048:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a04c:	add	x0, x0, #0x484
  41a050:	ret
  41a054:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a058:	add	x0, x0, #0x496
  41a05c:	ret
  41a060:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a064:	add	x0, x0, #0x4a8
  41a068:	ret
  41a06c:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a070:	add	x0, x0, #0x4be
  41a074:	ret
  41a078:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a07c:	add	x0, x0, #0x4d4
  41a080:	ret
  41a084:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a088:	add	x0, x0, #0x4ea
  41a08c:	ret
  41a090:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a094:	add	x0, x0, #0x4fd
  41a098:	ret
  41a09c:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a0a0:	add	x0, x0, #0x50c
  41a0a4:	ret
  41a0a8:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a0ac:	add	x0, x0, #0x519
  41a0b0:	ret
  41a0b4:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a0b8:	add	x0, x0, #0x52b
  41a0bc:	ret
  41a0c0:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a0c4:	add	x0, x0, #0x53a
  41a0c8:	ret
  41a0cc:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a0d0:	add	x0, x0, #0x54a
  41a0d4:	ret
  41a0d8:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a0dc:	add	x0, x0, #0x55a
  41a0e0:	ret
  41a0e4:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a0e8:	add	x0, x0, #0x568
  41a0ec:	ret
  41a0f0:	adrp	x0, 463000 <warn@@Base+0x21c10>
  41a0f4:	add	x0, x0, #0x577
  41a0f8:	ret
  41a0fc:	mov	x0, xzr
  41a100:	ret
  41a104:	cmp	x0, #0x81
  41a108:	b.hi	41a11c <ferror@plt+0x1838c>  // b.pmore
  41a10c:	adrp	x8, 44e000 <warn@@Base+0xcc10>
  41a110:	add	x8, x8, #0x7a8
  41a114:	ldr	x0, [x8, x0, lsl #3]
  41a118:	ret
  41a11c:	mov	x0, xzr
  41a120:	ret
  41a124:	cmp	x0, #0x81
  41a128:	b.hi	41a13c <ferror@plt+0x183ac>  // b.pmore
  41a12c:	adrp	x8, 44e000 <warn@@Base+0xcc10>
  41a130:	add	x8, x8, #0xbb8
  41a134:	ldr	x0, [x8, x0, lsl #3]
  41a138:	ret
  41a13c:	mov	x0, xzr
  41a140:	ret
  41a144:	adrp	x8, 464000 <warn@@Base+0x22c10>
  41a148:	add	x8, x8, #0x9bf
  41a14c:	cmp	x0, #0x1
  41a150:	adrp	x9, 464000 <warn@@Base+0x22c10>
  41a154:	add	x9, x9, #0x9b1
  41a158:	csel	x8, x8, xzr, eq  // eq = none
  41a15c:	cmp	x0, #0x0
  41a160:	csel	x0, x9, x8, eq  // eq = none
  41a164:	ret
  41a168:	cmp	x0, #0x13
  41a16c:	b.hi	41a180 <ferror@plt+0x183f0>  // b.pmore
  41a170:	adrp	x8, 44e000 <warn@@Base+0xcc10>
  41a174:	add	x8, x8, #0xfc8
  41a178:	ldr	x0, [x8, x0, lsl #3]
  41a17c:	ret
  41a180:	mov	x0, xzr
  41a184:	ret
  41a188:	cmp	x0, #0x4d
  41a18c:	b.hi	41a1a0 <ferror@plt+0x18410>  // b.pmore
  41a190:	adrp	x8, 44f000 <warn@@Base+0xdc10>
  41a194:	add	x8, x8, #0x68
  41a198:	ldr	x0, [x8, x0, lsl #3]
  41a19c:	ret
  41a1a0:	mov	x0, xzr
  41a1a4:	ret
  41a1a8:	cmp	x0, #0x46
  41a1ac:	b.hi	41a1dc <ferror@plt+0x1844c>  // b.pmore
  41a1b0:	adrp	x8, 447000 <warn@@Base+0x5c10>
  41a1b4:	add	x8, x8, #0x99
  41a1b8:	adr	x9, 41a1d0 <ferror@plt+0x18440>
  41a1bc:	ldrb	w10, [x8, x0]
  41a1c0:	add	x9, x9, x10, lsl #2
  41a1c4:	adrp	x0, 464000 <warn@@Base+0x22c10>
  41a1c8:	add	x0, x0, #0xed9
  41a1cc:	br	x9
  41a1d0:	adrp	x0, 464000 <warn@@Base+0x22c10>
  41a1d4:	add	x0, x0, #0xee4
  41a1d8:	ret
  41a1dc:	mov	x0, xzr
  41a1e0:	ret
  41a1e4:	adrp	x0, 464000 <warn@@Base+0x22c10>
  41a1e8:	add	x0, x0, #0xef2
  41a1ec:	ret
  41a1f0:	adrp	x0, 464000 <warn@@Base+0x22c10>
  41a1f4:	add	x0, x0, #0xf04
  41a1f8:	ret
  41a1fc:	adrp	x0, 464000 <warn@@Base+0x22c10>
  41a200:	add	x0, x0, #0xf17
  41a204:	ret
  41a208:	adrp	x0, 464000 <warn@@Base+0x22c10>
  41a20c:	add	x0, x0, #0xf21
  41a210:	ret
  41a214:	adrp	x0, 464000 <warn@@Base+0x22c10>
  41a218:	add	x0, x0, #0xf2f
  41a21c:	ret
  41a220:	adrp	x0, 464000 <warn@@Base+0x22c10>
  41a224:	add	x0, x0, #0xf42
  41a228:	ret
  41a22c:	adrp	x0, 464000 <warn@@Base+0x22c10>
  41a230:	add	x0, x0, #0xf52
  41a234:	ret
  41a238:	adrp	x0, 464000 <warn@@Base+0x22c10>
  41a23c:	add	x0, x0, #0xf61
  41a240:	ret
  41a244:	adrp	x0, 464000 <warn@@Base+0x22c10>
  41a248:	add	x0, x0, #0xf6d
  41a24c:	ret
  41a250:	adrp	x0, 464000 <warn@@Base+0x22c10>
  41a254:	add	x0, x0, #0xf83
  41a258:	ret
  41a25c:	adrp	x0, 464000 <warn@@Base+0x22c10>
  41a260:	add	x0, x0, #0xf93
  41a264:	ret
  41a268:	adrp	x0, 464000 <warn@@Base+0x22c10>
  41a26c:	add	x0, x0, #0xfa4
  41a270:	ret
  41a274:	adrp	x0, 464000 <warn@@Base+0x22c10>
  41a278:	add	x0, x0, #0xfb5
  41a27c:	ret
  41a280:	adrp	x0, 464000 <warn@@Base+0x22c10>
  41a284:	add	x0, x0, #0xfcb
  41a288:	ret
  41a28c:	adrp	x0, 464000 <warn@@Base+0x22c10>
  41a290:	add	x0, x0, #0xfe1
  41a294:	ret
  41a298:	cmp	x0, #0x1f
  41a29c:	b.hi	41a2b0 <ferror@plt+0x18520>  // b.pmore
  41a2a0:	adrp	x8, 44f000 <warn@@Base+0xdc10>
  41a2a4:	add	x8, x8, #0x2d8
  41a2a8:	ldr	x0, [x8, x0, lsl #3]
  41a2ac:	ret
  41a2b0:	mov	x0, xzr
  41a2b4:	ret
  41a2b8:	cmp	x0, #0x1a
  41a2bc:	b.hi	41a2d0 <ferror@plt+0x18540>  // b.pmore
  41a2c0:	adrp	x8, 44f000 <warn@@Base+0xdc10>
  41a2c4:	add	x8, x8, #0x3d8
  41a2c8:	ldr	x0, [x8, x0, lsl #3]
  41a2cc:	ret
  41a2d0:	mov	x0, xzr
  41a2d4:	ret
  41a2d8:	cmp	x0, #0xc
  41a2dc:	b.hi	41a2f0 <ferror@plt+0x18560>  // b.pmore
  41a2e0:	adrp	x8, 44f000 <warn@@Base+0xdc10>
  41a2e4:	add	x8, x8, #0x4b0
  41a2e8:	ldr	x0, [x8, x0, lsl #3]
  41a2ec:	ret
  41a2f0:	mov	x0, xzr
  41a2f4:	ret
  41a2f8:	sub	sp, sp, #0xe0
  41a2fc:	stp	x24, x23, [sp, #176]
  41a300:	mov	x23, x0
  41a304:	mov	x0, xzr
  41a308:	stp	x29, x30, [sp, #128]
  41a30c:	stp	x28, x27, [sp, #144]
  41a310:	stp	x26, x25, [sp, #160]
  41a314:	stp	x22, x21, [sp, #192]
  41a318:	stp	x20, x19, [sp, #208]
  41a31c:	add	x29, sp, #0x80
  41a320:	cbz	w1, 41a738 <ferror@plt+0x189a8>
  41a324:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  41a328:	ldr	x1, [x8, #536]
  41a32c:	cbz	x1, 41a738 <ferror@plt+0x189a8>
  41a330:	mov	w8, w4
  41a334:	lsl	x19, x8, #1
  41a338:	mov	x22, x2
  41a33c:	add	x2, x19, #0x2
  41a340:	mov	x0, x23
  41a344:	mov	x21, x7
  41a348:	mov	x24, x6
  41a34c:	mov	x20, x5
  41a350:	mov	x28, x3
  41a354:	bl	41461c <ferror@plt+0x1288c>
  41a358:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41a35c:	add	x19, x0, x19
  41a360:	add	x1, x1, #0x466
  41a364:	mov	w2, #0x5                   	// #5
  41a368:	mov	x0, xzr
  41a36c:	bl	401cc0 <dcgettext@plt>
  41a370:	mov	x5, x0
  41a374:	sub	x0, x29, #0x4
  41a378:	mov	w3, #0x2                   	// #2
  41a37c:	mov	w4, #0x1                   	// #1
  41a380:	mov	x1, x23
  41a384:	mov	x2, x19
  41a388:	bl	402054 <ferror@plt+0x2c4>
  41a38c:	cbz	x0, 41a738 <ferror@plt+0x189a8>
  41a390:	adrp	x25, 490000 <stdout@@GLIBC_2.17+0x4180>
  41a394:	ldr	x8, [x25, #3328]
  41a398:	sub	x0, x29, #0x4
  41a39c:	mov	w1, #0x2                   	// #2
  41a3a0:	blr	x8
  41a3a4:	mov	x19, x0
  41a3a8:	ands	w26, w19, #0xffff
  41a3ac:	b.eq	41a734 <ferror@plt+0x189a4>  // b.none
  41a3b0:	tst	w19, #0x8000
  41a3b4:	mov	w8, #0x1                   	// #1
  41a3b8:	cinc	w8, w8, eq  // eq = none
  41a3bc:	str	w8, [x24]
  41a3c0:	ldr	w8, [x20, #28]
  41a3c4:	cbz	w8, 41a528 <ferror@plt+0x18798>
  41a3c8:	mov	w8, #0x8001                	// #32769
  41a3cc:	cmp	w26, w8
  41a3d0:	mov	w11, wzr
  41a3d4:	b.eq	41a52c <ferror@plt+0x1879c>  // b.none
  41a3d8:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  41a3dc:	ldr	x1, [x8, #440]
  41a3e0:	cbz	x1, 41a52c <ferror@plt+0x1879c>
  41a3e4:	mov	w2, #0x14                  	// #20
  41a3e8:	mov	x0, x23
  41a3ec:	str	x20, [sp, #56]
  41a3f0:	stp	x28, x24, [sp, #24]
  41a3f4:	str	x22, [sp, #16]
  41a3f8:	str	x21, [sp, #40]
  41a3fc:	bl	41461c <ferror@plt+0x1288c>
  41a400:	sub	x8, x29, #0x18
  41a404:	orr	x9, x8, #0x4
  41a408:	stur	x9, [x29, #-48]
  41a40c:	add	x9, x8, #0xc
  41a410:	mov	w11, wzr
  41a414:	and	w20, w19, #0x7fff
  41a418:	stur	x9, [x29, #-56]
  41a41c:	add	x9, x8, #0x10
  41a420:	orr	x22, x8, #0x2
  41a424:	str	x19, [sp, #48]
  41a428:	str	x9, [sp, #64]
  41a42c:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41a430:	mov	x24, x0
  41a434:	mov	w2, #0x5                   	// #5
  41a438:	mov	x0, xzr
  41a43c:	add	x1, x1, #0x473
  41a440:	mov	w21, w11
  41a444:	bl	401cc0 <dcgettext@plt>
  41a448:	mov	x5, x0
  41a44c:	sub	x0, x29, #0x18
  41a450:	mov	w3, #0x14                  	// #20
  41a454:	mov	w4, #0x1                   	// #1
  41a458:	mov	x1, x23
  41a45c:	mov	x2, x24
  41a460:	bl	402054 <ferror@plt+0x2c4>
  41a464:	cbz	x0, 41a4bc <ferror@plt+0x1872c>
  41a468:	ldr	x8, [x25, #3328]
  41a46c:	ldur	x0, [x29, #-48]
  41a470:	mov	w1, #0x2                   	// #2
  41a474:	blr	x8
  41a478:	ldr	x8, [x25, #3328]
  41a47c:	mov	x28, x0
  41a480:	ldur	x0, [x29, #-56]
  41a484:	mov	w1, #0x4                   	// #4
  41a488:	blr	x8
  41a48c:	ldr	x8, [x25, #3328]
  41a490:	mov	x27, x0
  41a494:	ldr	x0, [sp, #64]
  41a498:	mov	w1, #0x4                   	// #4
  41a49c:	blr	x8
  41a4a0:	ldr	x8, [x25, #3328]
  41a4a4:	mov	x19, x0
  41a4a8:	mov	w1, #0x2                   	// #2
  41a4ac:	mov	x0, x22
  41a4b0:	blr	x8
  41a4b4:	and	w8, w0, #0xffff
  41a4b8:	b	41a4cc <ferror@plt+0x1873c>
  41a4bc:	mov	w8, wzr
  41a4c0:	mov	w28, wzr
  41a4c4:	mov	x27, xzr
  41a4c8:	mov	x19, xzr
  41a4cc:	and	w10, w28, #0x7fff
  41a4d0:	and	w9, w28, #0xffff
  41a4d4:	mov	w11, w21
  41a4d8:	cmp	w10, w21, uxth
  41a4dc:	csel	w11, w10, w21, hi  // hi = pmore
  41a4e0:	cmp	w9, w20
  41a4e4:	b.eq	41a4f0 <ferror@plt+0x18760>  // b.none
  41a4e8:	add	x0, x19, x24
  41a4ec:	cbnz	x19, 41a42c <ferror@plt+0x1869c>
  41a4f0:	cmp	w9, w20
  41a4f4:	b.ne	41a758 <ferror@plt+0x189c8>  // b.any
  41a4f8:	ldr	x21, [sp, #40]
  41a4fc:	ldp	x22, x28, [sp, #16]
  41a500:	cmp	w8, #0x1
  41a504:	b.ne	41a770 <ferror@plt+0x189e0>  // b.any
  41a508:	cmp	w9, #0x1
  41a50c:	b.ne	41a770 <ferror@plt+0x189e0>  // b.any
  41a510:	ldr	x24, [sp, #32]
  41a514:	ldr	x19, [sp, #48]
  41a518:	mov	w20, wzr
  41a51c:	mov	x0, xzr
  41a520:	cbnz	w20, 41a52c <ferror@plt+0x1879c>
  41a524:	b	41a738 <ferror@plt+0x189a8>
  41a528:	mov	w11, wzr
  41a52c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  41a530:	ldr	x1, [x8, #424]
  41a534:	cbz	x1, 41a734 <ferror@plt+0x189a4>
  41a538:	str	x0, [sp]
  41a53c:	mov	w2, #0x10                  	// #16
  41a540:	mov	x0, x23
  41a544:	str	w11, [sp, #12]
  41a548:	stp	x21, x19, [sp, #40]
  41a54c:	stp	x28, x24, [sp, #24]
  41a550:	str	x22, [sp, #16]
  41a554:	bl	41461c <ferror@plt+0x1288c>
  41a558:	sub	x8, x29, #0x18
  41a55c:	sub	x9, x29, #0x28
  41a560:	adrp	x21, 465000 <warn@@Base+0x23c10>
  41a564:	mov	x27, x0
  41a568:	add	x10, x8, #0x8
  41a56c:	add	x8, x8, #0xc
  41a570:	orr	x19, x9, #0x6
  41a574:	add	x22, x9, #0xc
  41a578:	add	x24, x9, #0x8
  41a57c:	add	x21, x21, #0x49c
  41a580:	stp	x8, x10, [sp, #56]
  41a584:	b	41a5a4 <ferror@plt+0x18814>
  41a588:	ldp	x20, x27, [x29, #-56]
  41a58c:	cmp	w26, w8
  41a590:	cset	w8, ne  // ne = any
  41a594:	csel	x9, xzr, x20, eq  // eq = none
  41a598:	add	x27, x9, x27
  41a59c:	cbz	x20, 41a6a4 <ferror@plt+0x18914>
  41a5a0:	cbz	w8, 41a6a4 <ferror@plt+0x18914>
  41a5a4:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41a5a8:	mov	w2, #0x5                   	// #5
  41a5ac:	mov	x0, xzr
  41a5b0:	add	x1, x1, #0x48f
  41a5b4:	bl	401cc0 <dcgettext@plt>
  41a5b8:	mov	x5, x0
  41a5bc:	sub	x0, x29, #0x18
  41a5c0:	mov	w3, #0x10                  	// #16
  41a5c4:	mov	w4, #0x1                   	// #1
  41a5c8:	mov	x1, x23
  41a5cc:	mov	x2, x27
  41a5d0:	bl	402054 <ferror@plt+0x2c4>
  41a5d4:	cbz	x0, 41a698 <ferror@plt+0x18908>
  41a5d8:	ldr	x8, [x25, #3328]
  41a5dc:	ldr	x0, [sp, #64]
  41a5e0:	mov	w1, #0x4                   	// #4
  41a5e4:	blr	x8
  41a5e8:	ldr	x8, [x25, #3328]
  41a5ec:	mov	x20, x0
  41a5f0:	ldr	x0, [sp, #56]
  41a5f4:	mov	w1, #0x4                   	// #4
  41a5f8:	blr	x8
  41a5fc:	stp	x0, x27, [x29, #-56]
  41a600:	add	x27, x20, x27
  41a604:	b	41a624 <ferror@plt+0x18894>
  41a608:	mov	x20, xzr
  41a60c:	mov	w28, wzr
  41a610:	and	w8, w28, #0xffff
  41a614:	cbz	x20, 41a588 <ferror@plt+0x187f8>
  41a618:	cmp	w26, w8
  41a61c:	add	x27, x20, x27
  41a620:	b.eq	41a588 <ferror@plt+0x187f8>  // b.none
  41a624:	mov	w2, #0x5                   	// #5
  41a628:	mov	x0, xzr
  41a62c:	mov	x1, x21
  41a630:	bl	401cc0 <dcgettext@plt>
  41a634:	mov	x5, x0
  41a638:	sub	x0, x29, #0x28
  41a63c:	mov	w3, #0x10                  	// #16
  41a640:	mov	w4, #0x1                   	// #1
  41a644:	mov	x1, x23
  41a648:	mov	x2, x27
  41a64c:	bl	402054 <ferror@plt+0x2c4>
  41a650:	cbz	x0, 41a608 <ferror@plt+0x18878>
  41a654:	ldr	x8, [x25, #3328]
  41a658:	mov	w1, #0x2                   	// #2
  41a65c:	mov	x0, x19
  41a660:	blr	x8
  41a664:	ldr	x8, [x25, #3328]
  41a668:	mov	x28, x0
  41a66c:	mov	w1, #0x4                   	// #4
  41a670:	mov	x0, x22
  41a674:	blr	x8
  41a678:	ldr	x8, [x25, #3328]
  41a67c:	mov	x20, x0
  41a680:	mov	w1, #0x4                   	// #4
  41a684:	mov	x0, x24
  41a688:	blr	x8
  41a68c:	and	w8, w28, #0xffff
  41a690:	cbnz	x20, 41a618 <ferror@plt+0x18888>
  41a694:	b	41a588 <ferror@plt+0x187f8>
  41a698:	mov	w8, wzr
  41a69c:	mov	w28, wzr
  41a6a0:	cbnz	x20, 41a5a0 <ferror@plt+0x18810>
  41a6a4:	ldr	x9, [sp, #48]
  41a6a8:	ldr	w11, [sp, #12]
  41a6ac:	and	w8, w28, #0xffff
  41a6b0:	cmp	w8, w9, uxth
  41a6b4:	b.ne	41a6e8 <ferror@plt+0x18958>  // b.any
  41a6b8:	ldr	x8, [sp, #32]
  41a6bc:	str	wzr, [x8]
  41a6c0:	ldr	x8, [sp, #24]
  41a6c4:	cmp	x0, x8
  41a6c8:	ldr	x8, [sp, #40]
  41a6cc:	strh	w28, [x8]
  41a6d0:	b.cs	41a718 <ferror@plt+0x18988>  // b.hs, b.nlast
  41a6d4:	ldr	x9, [sp, #16]
  41a6d8:	mov	w8, wzr
  41a6dc:	add	x0, x9, x0
  41a6e0:	cbnz	w8, 41a734 <ferror@plt+0x189a4>
  41a6e4:	b	41a738 <ferror@plt+0x189a8>
  41a6e8:	tst	w11, #0xffff
  41a6ec:	and	w9, w9, #0x7fff
  41a6f0:	cset	w8, eq  // eq = none
  41a6f4:	cmp	w9, #0x1
  41a6f8:	cset	w10, eq  // eq = none
  41a6fc:	and	w10, w10, w8
  41a700:	mov	w8, #0x1                   	// #1
  41a704:	tbnz	w10, #0, 41a7dc <ferror@plt+0x18a4c>
  41a708:	ldr	x0, [sp]
  41a70c:	and	w10, w11, #0xffff
  41a710:	cmp	w9, w10
  41a714:	b.ls	41a730 <ferror@plt+0x189a0>  // b.plast
  41a718:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41a71c:	add	x1, x1, #0x744
  41a720:	mov	w2, #0x5                   	// #5
  41a724:	mov	x0, xzr
  41a728:	bl	401cc0 <dcgettext@plt>
  41a72c:	mov	w8, wzr
  41a730:	cbz	w8, 41a738 <ferror@plt+0x189a8>
  41a734:	mov	x0, xzr
  41a738:	ldp	x20, x19, [sp, #208]
  41a73c:	ldp	x22, x21, [sp, #192]
  41a740:	ldp	x24, x23, [sp, #176]
  41a744:	ldp	x26, x25, [sp, #160]
  41a748:	ldp	x28, x27, [sp, #144]
  41a74c:	ldp	x29, x30, [sp, #128]
  41a750:	add	sp, sp, #0xe0
  41a754:	ret
  41a758:	ldp	x24, x21, [sp, #32]
  41a75c:	ldp	x22, x28, [sp, #16]
  41a760:	ldr	x19, [sp, #48]
  41a764:	mov	w20, #0x1                   	// #1
  41a768:	cbnz	w20, 41a52c <ferror@plt+0x1879c>
  41a76c:	b	41a738 <ferror@plt+0x189a8>
  41a770:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41a774:	add	x1, x1, #0x47f
  41a778:	mov	w2, #0x5                   	// #5
  41a77c:	mov	x0, xzr
  41a780:	str	w11, [sp, #12]
  41a784:	add	x19, x27, x24
  41a788:	bl	401cc0 <dcgettext@plt>
  41a78c:	mov	x5, x0
  41a790:	sub	x0, x29, #0x18
  41a794:	mov	w3, #0x8                   	// #8
  41a798:	mov	w4, #0x1                   	// #1
  41a79c:	mov	x1, x23
  41a7a0:	mov	x2, x19
  41a7a4:	mov	w20, #0x1                   	// #1
  41a7a8:	bl	402054 <ferror@plt+0x2c4>
  41a7ac:	cbz	x0, 41a7e8 <ferror@plt+0x18a58>
  41a7b0:	ldr	x8, [x25, #3328]
  41a7b4:	sub	x0, x29, #0x18
  41a7b8:	mov	w1, #0x4                   	// #4
  41a7bc:	blr	x8
  41a7c0:	ldp	x19, x8, [sp, #48]
  41a7c4:	ldr	x24, [sp, #32]
  41a7c8:	ldr	x8, [x8, #16]
  41a7cc:	cmp	x8, x0
  41a7d0:	b.ne	41a7f4 <ferror@plt+0x18a64>  // b.any
  41a7d4:	mov	w20, #0x1                   	// #1
  41a7d8:	b	41a820 <ferror@plt+0x18a90>
  41a7dc:	ldr	x0, [sp]
  41a7e0:	cbnz	w8, 41a734 <ferror@plt+0x189a4>
  41a7e4:	b	41a738 <ferror@plt+0x189a8>
  41a7e8:	ldr	x24, [sp, #32]
  41a7ec:	ldr	x19, [sp, #48]
  41a7f0:	b	41a820 <ferror@plt+0x18a90>
  41a7f4:	cmp	x0, x28
  41a7f8:	b.cs	41a808 <ferror@plt+0x18a78>  // b.hs, b.nlast
  41a7fc:	mov	w20, wzr
  41a800:	add	x0, x22, x0
  41a804:	b	41a820 <ferror@plt+0x18a90>
  41a808:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41a80c:	add	x1, x1, #0x744
  41a810:	mov	w2, #0x5                   	// #5
  41a814:	mov	x0, xzr
  41a818:	bl	401cc0 <dcgettext@plt>
  41a81c:	mov	w20, wzr
  41a820:	ldr	w11, [sp, #12]
  41a824:	cbz	w20, 41a738 <ferror@plt+0x189a8>
  41a828:	b	41a52c <ferror@plt+0x1879c>
  41a82c:	sub	sp, sp, #0x70
  41a830:	stp	x29, x30, [sp, #16]
  41a834:	stp	x28, x27, [sp, #32]
  41a838:	stp	x26, x25, [sp, #48]
  41a83c:	stp	x24, x23, [sp, #64]
  41a840:	stp	x22, x21, [sp, #80]
  41a844:	stp	x20, x19, [sp, #96]
  41a848:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  41a84c:	ldr	x8, [x8, #3304]
  41a850:	ldp	x10, x9, [x1, #24]
  41a854:	mov	x19, x1
  41a858:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41a85c:	mov	x21, x2
  41a860:	mov	x20, x0
  41a864:	add	x1, x1, #0x4c8
  41a868:	mov	w2, #0x5                   	// #5
  41a86c:	mov	x0, xzr
  41a870:	add	x29, sp, #0x10
  41a874:	mov	w22, w3
  41a878:	add	x23, x9, x8
  41a87c:	lsl	x24, x10, #5
  41a880:	bl	401cc0 <dcgettext@plt>
  41a884:	mov	x5, x0
  41a888:	mov	w3, #0x1                   	// #1
  41a88c:	mov	x0, xzr
  41a890:	mov	x1, x20
  41a894:	mov	x2, x23
  41a898:	mov	x4, x24
  41a89c:	bl	402054 <ferror@plt+0x2c4>
  41a8a0:	str	x0, [sp, #8]
  41a8a4:	cbz	x0, 41aa38 <ferror@plt+0x18ca8>
  41a8a8:	ldr	x8, [x19, #8]
  41a8ac:	cmp	x8, w22, uxtw
  41a8b0:	b.cs	41a8bc <ferror@plt+0x18b2c>  // b.hs, b.nlast
  41a8b4:	add	x21, x21, x8
  41a8b8:	b	41a8e0 <ferror@plt+0x18b50>
  41a8bc:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41a8c0:	add	x1, x1, #0x4e5
  41a8c4:	mov	w2, #0x5                   	// #5
  41a8c8:	mov	x0, xzr
  41a8cc:	bl	401cc0 <dcgettext@plt>
  41a8d0:	ldr	x1, [x19, #8]
  41a8d4:	bl	4413f0 <warn@@Base>
  41a8d8:	adrp	x21, 465000 <warn@@Base+0x23c10>
  41a8dc:	add	x21, x21, #0x520
  41a8e0:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41a8e4:	add	x1, x1, #0x524
  41a8e8:	mov	w2, #0x5                   	// #5
  41a8ec:	mov	x0, xzr
  41a8f0:	bl	401cc0 <dcgettext@plt>
  41a8f4:	ldr	w1, [x19, #16]
  41a8f8:	ldr	x3, [x19]
  41a8fc:	mov	x2, x21
  41a900:	bl	401d10 <printf@plt>
  41a904:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41a908:	add	x1, x1, #0x55b
  41a90c:	mov	w2, #0x5                   	// #5
  41a910:	mov	x0, xzr
  41a914:	bl	401cc0 <dcgettext@plt>
  41a918:	bl	401d10 <printf@plt>
  41a91c:	ldr	x8, [x19, #24]
  41a920:	cmp	x8, #0x1
  41a924:	b.lt	41aa2c <ferror@plt+0x18c9c>  // b.tstop
  41a928:	ldr	x27, [sp, #8]
  41a92c:	adrp	x21, 453000 <warn@@Base+0x11c10>
  41a930:	adrp	x22, 451000 <warn@@Base+0xfc10>
  41a934:	adrp	x24, 465000 <warn@@Base+0x23c10>
  41a938:	adrp	x25, 468000 <warn@@Base+0x26c10>
  41a93c:	mov	x20, xzr
  41a940:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4180>
  41a944:	add	x21, x21, #0xf06
  41a948:	adrp	x26, 48b000 <warn@@Base+0x49c10>
  41a94c:	add	x22, x22, #0x7e
  41a950:	add	x24, x24, #0x5c9
  41a954:	add	x25, x25, #0x77b
  41a958:	b	41a9b8 <ferror@plt+0x18c28>
  41a95c:	mov	x1, x0
  41a960:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41a964:	add	x0, x0, #0x5c1
  41a968:	bl	401d10 <printf@plt>
  41a96c:	ldr	x8, [x23, #3328]
  41a970:	add	x0, x27, #0x18
  41a974:	mov	w1, #0x4                   	// #4
  41a978:	blr	x8
  41a97c:	mov	x1, x0
  41a980:	mov	x0, x24
  41a984:	bl	401d10 <printf@plt>
  41a988:	ldr	x8, [x23, #3328]
  41a98c:	add	x0, x27, #0x1c
  41a990:	mov	w1, #0x4                   	// #4
  41a994:	blr	x8
  41a998:	mov	x1, x0
  41a99c:	mov	x0, x25
  41a9a0:	bl	401d10 <printf@plt>
  41a9a4:	ldr	x8, [x19, #24]
  41a9a8:	add	x20, x20, #0x1
  41a9ac:	add	x27, x27, #0x20
  41a9b0:	cmp	x20, x8
  41a9b4:	b.ge	41aa2c <ferror@plt+0x18c9c>  // b.tcont
  41a9b8:	ldr	x8, [x23, #3328]
  41a9bc:	add	x0, x27, #0xc
  41a9c0:	mov	w1, #0x4                   	// #4
  41a9c4:	blr	x8
  41a9c8:	mov	x1, x0
  41a9cc:	mov	x0, x21
  41a9d0:	bl	401d10 <printf@plt>
  41a9d4:	ldr	x8, [x23, #3328]
  41a9d8:	ldr	x28, [x26, #3712]
  41a9dc:	mov	w1, #0x8                   	// #8
  41a9e0:	mov	x0, x27
  41a9e4:	blr	x8
  41a9e8:	mov	x2, x0
  41a9ec:	mov	x0, x28
  41a9f0:	mov	x1, x22
  41a9f4:	bl	401d70 <fprintf@plt>
  41a9f8:	ldr	x8, [x23, #3328]
  41a9fc:	add	x0, x27, #0x8
  41aa00:	mov	w1, #0x4                   	// #4
  41aa04:	blr	x8
  41aa08:	mov	x28, x0
  41aa0c:	and	x0, x0, #0xffffffff
  41aa10:	bl	418858 <ferror@plt+0x16ac8>
  41aa14:	cbnz	x0, 41a95c <ferror@plt+0x18bcc>
  41aa18:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41aa1c:	add	x0, x0, #0x5a2
  41aa20:	mov	w1, w28
  41aa24:	bl	401d10 <printf@plt>
  41aa28:	b	41a96c <ferror@plt+0x18bdc>
  41aa2c:	ldr	x0, [sp, #8]
  41aa30:	bl	401c10 <free@plt>
  41aa34:	mov	w0, #0x1                   	// #1
  41aa38:	ldp	x20, x19, [sp, #96]
  41aa3c:	ldp	x22, x21, [sp, #80]
  41aa40:	ldp	x24, x23, [sp, #64]
  41aa44:	ldp	x26, x25, [sp, #48]
  41aa48:	ldp	x28, x27, [sp, #32]
  41aa4c:	ldp	x29, x30, [sp, #16]
  41aa50:	add	sp, sp, #0x70
  41aa54:	ret
  41aa58:	sub	sp, sp, #0x70
  41aa5c:	stp	x29, x30, [sp, #16]
  41aa60:	stp	x28, x27, [sp, #32]
  41aa64:	stp	x26, x25, [sp, #48]
  41aa68:	stp	x24, x23, [sp, #64]
  41aa6c:	stp	x22, x21, [sp, #80]
  41aa70:	stp	x20, x19, [sp, #96]
  41aa74:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  41aa78:	ldp	x10, x9, [x1]
  41aa7c:	ldr	x8, [x8, #3304]
  41aa80:	mov	x19, x1
  41aa84:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41aa88:	mov	x20, x0
  41aa8c:	add	x10, x10, x10, lsl #2
  41aa90:	add	x1, x1, #0x5ce
  41aa94:	mov	w2, #0x5                   	// #5
  41aa98:	mov	x0, xzr
  41aa9c:	add	x29, sp, #0x10
  41aaa0:	add	x21, x9, x8
  41aaa4:	lsl	x22, x10, #3
  41aaa8:	bl	401cc0 <dcgettext@plt>
  41aaac:	mov	x5, x0
  41aab0:	mov	w3, #0x1                   	// #1
  41aab4:	mov	x0, xzr
  41aab8:	mov	x1, x20
  41aabc:	mov	x2, x21
  41aac0:	mov	x4, x22
  41aac4:	bl	402054 <ferror@plt+0x2c4>
  41aac8:	str	x0, [sp, #8]
  41aacc:	cbz	x0, 41ac28 <ferror@plt+0x18e98>
  41aad0:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41aad4:	add	x1, x1, #0x5f0
  41aad8:	mov	w2, #0x5                   	// #5
  41aadc:	mov	x0, xzr
  41aae0:	bl	401cc0 <dcgettext@plt>
  41aae4:	bl	401d10 <printf@plt>
  41aae8:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41aaec:	add	x1, x1, #0x5ff
  41aaf0:	mov	w2, #0x5                   	// #5
  41aaf4:	mov	x0, xzr
  41aaf8:	bl	401cc0 <dcgettext@plt>
  41aafc:	bl	401d10 <printf@plt>
  41ab00:	ldr	x8, [x19]
  41ab04:	cmp	x8, #0x1
  41ab08:	b.lt	41ac1c <ferror@plt+0x18e8c>  // b.tstop
  41ab0c:	ldr	x26, [sp, #8]
  41ab10:	adrp	x21, 453000 <warn@@Base+0x11c10>
  41ab14:	adrp	x22, 472000 <warn@@Base+0x30c10>
  41ab18:	adrp	x23, 465000 <warn@@Base+0x23c10>
  41ab1c:	adrp	x24, 46a000 <warn@@Base+0x28c10>
  41ab20:	adrp	x25, 465000 <warn@@Base+0x23c10>
  41ab24:	mov	x28, xzr
  41ab28:	adrp	x20, 490000 <stdout@@GLIBC_2.17+0x4180>
  41ab2c:	add	x21, x21, #0xf06
  41ab30:	add	x22, x22, #0xc54
  41ab34:	add	x23, x23, #0x64b
  41ab38:	add	x24, x24, #0x344
  41ab3c:	add	x25, x25, #0x668
  41ab40:	b	41abb4 <ferror@plt+0x18e24>
  41ab44:	mov	x1, x0
  41ab48:	mov	x0, x25
  41ab4c:	bl	401d10 <printf@plt>
  41ab50:	ldr	x8, [x20, #3328]
  41ab54:	add	x0, x26, #0x10
  41ab58:	mov	w1, #0x8                   	// #8
  41ab5c:	blr	x8
  41ab60:	mov	w1, #0x5                   	// #5
  41ab64:	bl	406f54 <ferror@plt+0x51c4>
  41ab68:	ldr	x8, [x20, #3328]
  41ab6c:	add	x0, x26, #0x20
  41ab70:	mov	w1, #0x4                   	// #4
  41ab74:	blr	x8
  41ab78:	mov	x1, x0
  41ab7c:	mov	x0, x21
  41ab80:	bl	401d10 <printf@plt>
  41ab84:	ldr	x8, [x20, #3328]
  41ab88:	add	x0, x26, #0x18
  41ab8c:	mov	w1, #0x8                   	// #8
  41ab90:	blr	x8
  41ab94:	mov	x1, x0
  41ab98:	mov	x0, x24
  41ab9c:	bl	401d10 <printf@plt>
  41aba0:	ldr	x8, [x19]
  41aba4:	add	x28, x28, #0x1
  41aba8:	add	x26, x26, #0x28
  41abac:	cmp	x28, x8
  41abb0:	b.ge	41ac1c <ferror@plt+0x18e8c>  // b.tcont
  41abb4:	ldr	x8, [x20, #3328]
  41abb8:	add	x0, x26, #0xc
  41abbc:	mov	w1, #0x4                   	// #4
  41abc0:	blr	x8
  41abc4:	mov	x1, x0
  41abc8:	mov	x0, x21
  41abcc:	bl	401d10 <printf@plt>
  41abd0:	ldr	x8, [x20, #3328]
  41abd4:	mov	w1, #0x8                   	// #8
  41abd8:	mov	x0, x26
  41abdc:	blr	x8
  41abe0:	mov	x1, x0
  41abe4:	mov	x0, x22
  41abe8:	bl	401d10 <printf@plt>
  41abec:	ldr	x8, [x20, #3328]
  41abf0:	add	x0, x26, #0x8
  41abf4:	mov	w1, #0x4                   	// #4
  41abf8:	blr	x8
  41abfc:	mov	x27, x0
  41ac00:	and	x0, x0, #0xffffffff
  41ac04:	bl	418858 <ferror@plt+0x16ac8>
  41ac08:	cbnz	x0, 41ab44 <ferror@plt+0x18db4>
  41ac0c:	mov	x0, x23
  41ac10:	mov	w1, w27
  41ac14:	bl	401d10 <printf@plt>
  41ac18:	b	41ab50 <ferror@plt+0x18dc0>
  41ac1c:	ldr	x0, [sp, #8]
  41ac20:	bl	401c10 <free@plt>
  41ac24:	mov	w0, #0x1                   	// #1
  41ac28:	ldp	x20, x19, [sp, #96]
  41ac2c:	ldp	x22, x21, [sp, #80]
  41ac30:	ldp	x24, x23, [sp, #64]
  41ac34:	ldp	x26, x25, [sp, #48]
  41ac38:	ldp	x28, x27, [sp, #32]
  41ac3c:	ldp	x29, x30, [sp, #16]
  41ac40:	add	sp, sp, #0x70
  41ac44:	ret
  41ac48:	sub	sp, sp, #0xa0
  41ac4c:	stp	x29, x30, [sp, #64]
  41ac50:	stp	x28, x27, [sp, #80]
  41ac54:	stp	x26, x25, [sp, #96]
  41ac58:	stp	x24, x23, [sp, #112]
  41ac5c:	stp	x22, x21, [sp, #128]
  41ac60:	stp	x20, x19, [sp, #144]
  41ac64:	ldrh	w8, [x0, #82]
  41ac68:	mov	x19, x0
  41ac6c:	add	x29, sp, #0x40
  41ac70:	cmp	w8, #0x28
  41ac74:	b.eq	41ac80 <ferror@plt+0x18ef0>  // b.none
  41ac78:	cmp	w8, #0x8c
  41ac7c:	b.ne	41adc4 <ferror@plt+0x19034>  // b.any
  41ac80:	ldr	x8, [x19, #128]
  41ac84:	cbz	x8, 41ade0 <ferror@plt+0x19050>
  41ac88:	movi	v0.2d, #0x0
  41ac8c:	str	xzr, [sp, #48]
  41ac90:	stp	q0, q0, [sp, #16]
  41ac94:	str	q0, [sp]
  41ac98:	str	x19, [sp]
  41ac9c:	ldr	w8, [x19, #100]
  41aca0:	mov	w27, #0x1                   	// #1
  41aca4:	movk	w27, #0x7000, lsl #16
  41aca8:	cbz	w8, 41ade8 <ferror@plt+0x19058>
  41acac:	ldr	x21, [x19, #112]
  41acb0:	mov	x9, sp
  41acb4:	mov	x24, xzr
  41acb8:	mov	x28, xzr
  41acbc:	mov	w20, #0x1                   	// #1
  41acc0:	add	x22, x9, #0x10
  41acc4:	b	41ace4 <ferror@plt+0x18f54>
  41acc8:	cmp	w9, w27
  41accc:	csel	x28, x21, x28, eq  // eq = none
  41acd0:	ldr	w8, [x19, #100]
  41acd4:	add	x24, x24, #0x1
  41acd8:	add	x21, x21, #0x50
  41acdc:	cmp	x24, x8
  41ace0:	b.cs	41adf0 <ferror@plt+0x19060>  // b.hs, b.nlast
  41ace4:	ldr	w9, [x21, #4]
  41ace8:	cmp	w9, #0x2
  41acec:	b.ne	41acc8 <ferror@plt+0x18f38>  // b.any
  41acf0:	ldr	w10, [x21, #40]
  41acf4:	cmp	w10, w8
  41acf8:	b.cs	41acc8 <ferror@plt+0x18f38>  // b.hs, b.nlast
  41acfc:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  41ad00:	ldr	w8, [x8, #100]
  41ad04:	cbz	w8, 41ad1c <ferror@plt+0x18f8c>
  41ad08:	mov	x0, x19
  41ad0c:	mov	x1, x21
  41ad10:	mov	x2, x22
  41ad14:	bl	404294 <ferror@plt+0x2504>
  41ad18:	b	41ad2c <ferror@plt+0x18f9c>
  41ad1c:	mov	x0, x19
  41ad20:	mov	x1, x21
  41ad24:	mov	x2, x22
  41ad28:	bl	404654 <ferror@plt+0x28c4>
  41ad2c:	str	x0, [sp, #8]
  41ad30:	ldr	x8, [sp, #40]
  41ad34:	ldr	x23, [x19, #112]
  41ad38:	ldr	w25, [x21, #40]
  41ad3c:	cbz	x8, 41ad64 <ferror@plt+0x18fd4>
  41ad40:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41ad44:	mov	w2, #0x5                   	// #5
  41ad48:	mov	x0, xzr
  41ad4c:	add	x1, x1, #0x70c
  41ad50:	bl	401cc0 <dcgettext@plt>
  41ad54:	bl	44132c <error@@Base>
  41ad58:	ldr	x0, [sp, #40]
  41ad5c:	bl	401c10 <free@plt>
  41ad60:	mov	w20, wzr
  41ad64:	mov	w8, #0x50                  	// #80
  41ad68:	madd	x23, x25, x8, x23
  41ad6c:	ldr	x25, [x23, #32]!
  41ad70:	adrp	x1, 455000 <warn@@Base+0x13c10>
  41ad74:	mov	w2, #0x5                   	// #5
  41ad78:	mov	x0, xzr
  41ad7c:	ldur	x26, [x23, #-8]
  41ad80:	add	x1, x1, #0x525
  41ad84:	bl	401cc0 <dcgettext@plt>
  41ad88:	mov	x5, x0
  41ad8c:	mov	w3, #0x1                   	// #1
  41ad90:	mov	x0, xzr
  41ad94:	mov	x1, x19
  41ad98:	mov	x2, x26
  41ad9c:	mov	x4, x25
  41ada0:	bl	402054 <ferror@plt+0x2c4>
  41ada4:	str	x0, [sp, #40]
  41ada8:	cbz	x0, 41adb8 <ferror@plt+0x19028>
  41adac:	ldr	x8, [x23]
  41adb0:	str	x8, [sp, #48]
  41adb4:	b	41acd0 <ferror@plt+0x18f40>
  41adb8:	mov	x8, xzr
  41adbc:	str	xzr, [sp, #48]
  41adc0:	b	41acd0 <ferror@plt+0x18f40>
  41adc4:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41adc8:	add	x1, x1, #0x6c1
  41adcc:	mov	w2, #0x5                   	// #5
  41add0:	mov	x0, xzr
  41add4:	bl	401cc0 <dcgettext@plt>
  41add8:	ldrh	w1, [x19, #82]
  41addc:	bl	44132c <error@@Base>
  41ade0:	mov	w20, wzr
  41ade4:	b	41aedc <ferror@plt+0x1914c>
  41ade8:	mov	x28, xzr
  41adec:	mov	w20, #0x1                   	// #1
  41adf0:	cbz	x28, 41aeac <ferror@plt+0x1911c>
  41adf4:	ldr	w8, [x19, #100]
  41adf8:	cbz	w8, 41aec4 <ferror@plt+0x19134>
  41adfc:	ldr	x21, [x19, #112]
  41ae00:	adrp	x22, 465000 <warn@@Base+0x23c10>
  41ae04:	adrp	x23, 465000 <warn@@Base+0x23c10>
  41ae08:	adrp	x24, 48c000 <stdout@@GLIBC_2.17+0x180>
  41ae0c:	mov	x28, xzr
  41ae10:	add	x22, x22, #0x760
  41ae14:	add	x23, x23, #0x79a
  41ae18:	add	x24, x24, #0x68
  41ae1c:	b	41ae34 <ferror@plt+0x190a4>
  41ae20:	ldr	w8, [x19, #100]
  41ae24:	add	x28, x28, #0x1
  41ae28:	add	x21, x21, #0x50
  41ae2c:	cmp	x28, x8
  41ae30:	b.cs	41aec4 <ferror@plt+0x19134>  // b.hs, b.nlast
  41ae34:	ldr	w8, [x21, #4]
  41ae38:	cmp	w8, w27
  41ae3c:	b.ne	41ae20 <ferror@plt+0x19090>  // b.any
  41ae40:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  41ae44:	ldr	w8, [x8, #3276]
  41ae48:	ldr	x9, [x21, #32]
  41ae4c:	mov	w4, #0x5                   	// #5
  41ae50:	mov	x0, xzr
  41ae54:	lsl	w8, w8, #1
  41ae58:	udiv	x25, x9, x8
  41ae5c:	mov	x1, x22
  41ae60:	mov	x2, x23
  41ae64:	mov	x3, x25
  41ae68:	bl	401c70 <dcngettext@plt>
  41ae6c:	mov	x26, x0
  41ae70:	mov	x0, x19
  41ae74:	mov	x1, x21
  41ae78:	bl	40344c <ferror@plt+0x16bc>
  41ae7c:	ldr	x2, [x21, #24]
  41ae80:	mov	x0, x26
  41ae84:	mov	x1, x24
  41ae88:	mov	x3, x25
  41ae8c:	bl	401d10 <printf@plt>
  41ae90:	mov	x1, sp
  41ae94:	mov	x0, x19
  41ae98:	mov	x2, x21
  41ae9c:	bl	41baa8 <ferror@plt+0x19d18>
  41aea0:	cmp	w0, #0x0
  41aea4:	csel	w20, wzr, w20, eq  // eq = none
  41aea8:	b	41ae20 <ferror@plt+0x19090>
  41aeac:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41aeb0:	add	x1, x1, #0x733
  41aeb4:	mov	w2, #0x5                   	// #5
  41aeb8:	mov	x0, xzr
  41aebc:	bl	401cc0 <dcgettext@plt>
  41aec0:	bl	401d10 <printf@plt>
  41aec4:	ldr	x0, [sp, #8]
  41aec8:	cbz	x0, 41aed0 <ferror@plt+0x19140>
  41aecc:	bl	401c10 <free@plt>
  41aed0:	ldr	x0, [sp, #40]
  41aed4:	cbz	x0, 41aedc <ferror@plt+0x1914c>
  41aed8:	bl	401c10 <free@plt>
  41aedc:	mov	w0, w20
  41aee0:	ldp	x20, x19, [sp, #144]
  41aee4:	ldp	x22, x21, [sp, #128]
  41aee8:	ldp	x24, x23, [sp, #112]
  41aeec:	ldp	x26, x25, [sp, #96]
  41aef0:	ldp	x28, x27, [sp, #80]
  41aef4:	ldp	x29, x30, [sp, #64]
  41aef8:	add	sp, sp, #0xa0
  41aefc:	ret
  41af00:	sub	sp, sp, #0xd0
  41af04:	movi	v0.2d, #0x0
  41af08:	stp	x29, x30, [sp, #112]
  41af0c:	stp	x28, x27, [sp, #128]
  41af10:	stp	x26, x25, [sp, #144]
  41af14:	stp	x24, x23, [sp, #160]
  41af18:	stp	x22, x21, [sp, #176]
  41af1c:	stp	x20, x19, [sp, #192]
  41af20:	stp	q0, q0, [sp, #80]
  41af24:	stp	q0, q0, [sp, #48]
  41af28:	stp	q0, q0, [sp, #16]
  41af2c:	ldr	w8, [x0, #100]
  41af30:	mov	w23, #0x1                   	// #1
  41af34:	mov	x19, x0
  41af38:	movk	w23, #0x7000, lsl #16
  41af3c:	mov	x21, xzr
  41af40:	add	x29, sp, #0x70
  41af44:	cbz	w8, 41b064 <ferror@plt+0x192d4>
  41af48:	ldr	x20, [x19, #112]
  41af4c:	add	x9, sp, #0x10
  41af50:	adrp	x22, 455000 <warn@@Base+0x13c10>
  41af54:	mov	x27, xzr
  41af58:	mov	w10, #0x1                   	// #1
  41af5c:	add	x26, x9, #0x38
  41af60:	add	x22, x22, #0x525
  41af64:	str	x10, [sp, #8]
  41af68:	b	41af88 <ferror@plt+0x191f8>
  41af6c:	cmp	w9, w23
  41af70:	cinc	x21, x21, eq  // eq = none
  41af74:	ldr	w8, [x19, #100]
  41af78:	add	x27, x27, #0x1
  41af7c:	add	x20, x20, #0x50
  41af80:	cmp	x27, x8
  41af84:	b.cs	41b06c <ferror@plt+0x192dc>  // b.hs, b.nlast
  41af88:	ldr	w9, [x20, #4]
  41af8c:	cmp	w9, #0x2
  41af90:	b.ne	41af6c <ferror@plt+0x191dc>  // b.any
  41af94:	ldr	w10, [x20, #40]
  41af98:	cmp	w10, w8
  41af9c:	b.cs	41af6c <ferror@plt+0x191dc>  // b.hs, b.nlast
  41afa0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  41afa4:	ldr	w8, [x8, #100]
  41afa8:	cbz	w8, 41afc0 <ferror@plt+0x19230>
  41afac:	mov	x0, x19
  41afb0:	mov	x1, x20
  41afb4:	mov	x2, x26
  41afb8:	bl	404294 <ferror@plt+0x2504>
  41afbc:	b	41afd0 <ferror@plt+0x19240>
  41afc0:	mov	x0, x19
  41afc4:	mov	x1, x20
  41afc8:	mov	x2, x26
  41afcc:	bl	404654 <ferror@plt+0x28c4>
  41afd0:	str	x0, [sp, #64]
  41afd4:	ldr	x8, [sp, #96]
  41afd8:	ldr	x24, [x19, #112]
  41afdc:	ldr	w25, [x20, #40]
  41afe0:	cbz	x8, 41b008 <ferror@plt+0x19278>
  41afe4:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41afe8:	mov	w2, #0x5                   	// #5
  41afec:	mov	x0, xzr
  41aff0:	add	x1, x1, #0xf72
  41aff4:	bl	401cc0 <dcgettext@plt>
  41aff8:	bl	44132c <error@@Base>
  41affc:	ldr	x0, [sp, #96]
  41b000:	bl	401c10 <free@plt>
  41b004:	str	xzr, [sp, #8]
  41b008:	mov	w8, #0x50                  	// #80
  41b00c:	madd	x28, x25, x8, x24
  41b010:	ldr	x24, [x28, #32]!
  41b014:	mov	w2, #0x5                   	// #5
  41b018:	mov	x0, xzr
  41b01c:	mov	x1, x22
  41b020:	ldur	x25, [x28, #-8]
  41b024:	bl	401cc0 <dcgettext@plt>
  41b028:	mov	x5, x0
  41b02c:	mov	w3, #0x1                   	// #1
  41b030:	mov	x0, xzr
  41b034:	mov	x1, x19
  41b038:	mov	x2, x25
  41b03c:	mov	x4, x24
  41b040:	bl	402054 <ferror@plt+0x2c4>
  41b044:	str	x0, [sp, #96]
  41b048:	cbz	x0, 41b058 <ferror@plt+0x192c8>
  41b04c:	ldr	x8, [x28]
  41b050:	str	x8, [sp, #104]
  41b054:	b	41af74 <ferror@plt+0x191e4>
  41b058:	mov	x8, xzr
  41b05c:	str	xzr, [sp, #104]
  41b060:	b	41af74 <ferror@plt+0x191e4>
  41b064:	mov	w8, #0x1                   	// #1
  41b068:	str	x8, [sp, #8]
  41b06c:	cbz	x21, 41b6b8 <ferror@plt+0x19928>
  41b070:	adrp	x23, 44f000 <warn@@Base+0xdc10>
  41b074:	adrp	x27, 465000 <warn@@Base+0x23c10>
  41b078:	mov	w22, #0x1                   	// #1
  41b07c:	mov	x24, xzr
  41b080:	mov	w25, #0x50                  	// #80
  41b084:	add	x23, x23, #0x730
  41b088:	add	x27, x27, #0xfdb
  41b08c:	movk	w22, #0x7000, lsl #16
  41b090:	b	41b0a0 <ferror@plt+0x19310>
  41b094:	str	xzr, [sp, #16]
  41b098:	str	xzr, [sp, #32]
  41b09c:	cbz	x21, 41b6d0 <ferror@plt+0x19940>
  41b0a0:	ldr	w26, [x19, #100]
  41b0a4:	ldr	x8, [x19, #112]
  41b0a8:	cmp	x24, x26
  41b0ac:	madd	x28, x24, x25, x8
  41b0b0:	b.cs	41b108 <ferror@plt+0x19378>  // b.hs, b.nlast
  41b0b4:	madd	x9, x24, x25, x8
  41b0b8:	ldr	w9, [x9, #4]
  41b0bc:	cmp	w9, w22
  41b0c0:	b.ne	41b0cc <ferror@plt+0x1933c>  // b.any
  41b0c4:	mov	x20, x28
  41b0c8:	b	41b10c <ferror@plt+0x1937c>
  41b0cc:	madd	x8, x24, x25, x8
  41b0d0:	add	x8, x8, #0x50
  41b0d4:	add	x9, x24, #0x1
  41b0d8:	ldr	w26, [x19, #100]
  41b0dc:	mov	x24, x9
  41b0e0:	mov	x28, x8
  41b0e4:	cmp	x9, x26
  41b0e8:	b.cs	41b108 <ferror@plt+0x19378>  // b.hs, b.nlast
  41b0ec:	ldr	w9, [x28, #4]
  41b0f0:	add	x8, x28, #0x50
  41b0f4:	cmp	w9, w22
  41b0f8:	add	x9, x24, #0x1
  41b0fc:	b.ne	41b0d8 <ferror@plt+0x19348>  // b.any
  41b100:	sub	x20, x8, #0x50
  41b104:	b	41b10c <ferror@plt+0x1937c>
  41b108:	mov	x20, xzr
  41b10c:	cbz	x20, 41b70c <ferror@plt+0x1997c>
  41b110:	ldrb	w8, [x20, #9]
  41b114:	tbnz	w8, #1, 41b138 <ferror@plt+0x193a8>
  41b118:	ldr	x8, [x19, #128]
  41b11c:	cbz	x8, 41b1e4 <ferror@plt+0x19454>
  41b120:	ldr	w9, [x20]
  41b124:	ldr	x10, [x19, #136]
  41b128:	cmp	x10, x9
  41b12c:	b.ls	41b1f8 <ferror@plt+0x19468>  // b.plast
  41b130:	add	x0, x8, x9
  41b134:	b	41b20c <ferror@plt+0x1947c>
  41b138:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  41b13c:	ldr	x8, [x8, #864]
  41b140:	cbz	x8, 41b434 <ferror@plt+0x196a4>
  41b144:	ldr	x8, [x8, x24, lsl #3]
  41b148:	cbz	x8, 41b434 <ferror@plt+0x196a4>
  41b14c:	ldr	x22, [x8]
  41b150:	cmp	x22, #0x0
  41b154:	cset	w26, eq  // eq = none
  41b158:	cbz	x22, 41b1d8 <ferror@plt+0x19448>
  41b15c:	ldr	x8, [x19, #112]
  41b160:	ldr	w9, [x22, #8]
  41b164:	madd	x28, x9, x25, x8
  41b168:	cbz	x8, 41b18c <ferror@plt+0x193fc>
  41b16c:	ldr	x8, [x19, #128]
  41b170:	cbz	x8, 41b19c <ferror@plt+0x1940c>
  41b174:	ldr	w9, [x28]
  41b178:	ldr	x10, [x19, #136]
  41b17c:	cmp	x10, x9
  41b180:	b.ls	41b1b0 <ferror@plt+0x19420>  // b.plast
  41b184:	add	x0, x8, x9
  41b188:	b	41b1c4 <ferror@plt+0x19434>
  41b18c:	mov	w2, #0x5                   	// #5
  41b190:	mov	x0, xzr
  41b194:	mov	x1, x23
  41b198:	b	41b1c0 <ferror@plt+0x19430>
  41b19c:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b1a0:	mov	w2, #0x5                   	// #5
  41b1a4:	mov	x0, xzr
  41b1a8:	add	x1, x1, #0x737
  41b1ac:	b	41b1c0 <ferror@plt+0x19430>
  41b1b0:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b1b4:	mov	w2, #0x5                   	// #5
  41b1b8:	mov	x0, xzr
  41b1bc:	add	x1, x1, #0x744
  41b1c0:	bl	401cc0 <dcgettext@plt>
  41b1c4:	mov	x1, x27
  41b1c8:	bl	401bf0 <strcmp@plt>
  41b1cc:	cbz	w0, 41b1d8 <ferror@plt+0x19448>
  41b1d0:	ldr	x22, [x22]
  41b1d4:	b	41b150 <ferror@plt+0x193c0>
  41b1d8:	tbz	w26, #0, 41b270 <ferror@plt+0x194e0>
  41b1dc:	ldr	w26, [x19, #100]
  41b1e0:	b	41b434 <ferror@plt+0x196a4>
  41b1e4:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b1e8:	mov	w2, #0x5                   	// #5
  41b1ec:	mov	x0, xzr
  41b1f0:	add	x1, x1, #0x737
  41b1f4:	b	41b208 <ferror@plt+0x19478>
  41b1f8:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b1fc:	mov	w2, #0x5                   	// #5
  41b200:	mov	x0, xzr
  41b204:	add	x1, x1, #0x744
  41b208:	bl	401cc0 <dcgettext@plt>
  41b20c:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41b210:	mov	w2, #0x16                  	// #22
  41b214:	add	x1, x1, #0xfee
  41b218:	bl	401a90 <strncmp@plt>
  41b21c:	ldr	x8, [x19, #128]
  41b220:	cbz	w0, 41b240 <ferror@plt+0x194b0>
  41b224:	cbz	x8, 41b25c <ferror@plt+0x194cc>
  41b228:	ldr	w9, [x20]
  41b22c:	ldr	x10, [x19, #136]
  41b230:	cmp	x10, x9
  41b234:	b.ls	41b278 <ferror@plt+0x194e8>  // b.plast
  41b238:	add	x0, x8, x9
  41b23c:	b	41b28c <ferror@plt+0x194fc>
  41b240:	cbz	x8, 41b2c8 <ferror@plt+0x19538>
  41b244:	ldr	w9, [x20]
  41b248:	ldr	x10, [x19, #136]
  41b24c:	cmp	x10, x9
  41b250:	b.ls	41b2dc <ferror@plt+0x1954c>  // b.plast
  41b254:	add	x0, x8, x9
  41b258:	b	41b2f0 <ferror@plt+0x19560>
  41b25c:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b260:	mov	w2, #0x5                   	// #5
  41b264:	mov	x0, xzr
  41b268:	add	x1, x1, #0x737
  41b26c:	b	41b288 <ferror@plt+0x194f8>
  41b270:	mov	x26, x24
  41b274:	b	41b434 <ferror@plt+0x196a4>
  41b278:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b27c:	mov	w2, #0x5                   	// #5
  41b280:	mov	x0, xzr
  41b284:	add	x1, x1, #0x744
  41b288:	bl	401cc0 <dcgettext@plt>
  41b28c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41b290:	mov	w2, #0xd                   	// #13
  41b294:	add	x1, x1, #0x1d
  41b298:	bl	401a90 <strncmp@plt>
  41b29c:	adrp	x22, 466000 <warn@@Base+0x24c10>
  41b2a0:	add	x22, x22, #0x215
  41b2a4:	cbnz	w0, 41b424 <ferror@plt+0x19694>
  41b2a8:	ldr	x8, [x19, #128]
  41b2ac:	cbz	x8, 41b3f8 <ferror@plt+0x19668>
  41b2b0:	ldr	w9, [x20]
  41b2b4:	ldr	x10, [x19, #136]
  41b2b8:	cmp	x10, x9
  41b2bc:	b.ls	41b40c <ferror@plt+0x1967c>  // b.plast
  41b2c0:	add	x0, x8, x9
  41b2c4:	b	41b420 <ferror@plt+0x19690>
  41b2c8:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b2cc:	mov	w2, #0x5                   	// #5
  41b2d0:	mov	x0, xzr
  41b2d4:	add	x1, x1, #0x737
  41b2d8:	b	41b2ec <ferror@plt+0x1955c>
  41b2dc:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b2e0:	mov	w2, #0x5                   	// #5
  41b2e4:	mov	x0, xzr
  41b2e8:	add	x1, x1, #0x744
  41b2ec:	bl	401cc0 <dcgettext@plt>
  41b2f0:	ldr	w8, [x19, #100]
  41b2f4:	ldr	x28, [x19, #112]
  41b2f8:	mov	x26, xzr
  41b2fc:	cbz	w8, 41b434 <ferror@plt+0x196a4>
  41b300:	add	x22, x0, #0x16
  41b304:	b	41b33c <ferror@plt+0x195ac>
  41b308:	mov	w2, #0x5                   	// #5
  41b30c:	mov	x0, xzr
  41b310:	mov	x1, x23
  41b314:	bl	401cc0 <dcgettext@plt>
  41b318:	add	x0, x0, #0x17
  41b31c:	mov	x1, x22
  41b320:	bl	401bf0 <strcmp@plt>
  41b324:	cbz	w0, 41b434 <ferror@plt+0x196a4>
  41b328:	ldr	w8, [x19, #100]
  41b32c:	add	x26, x26, #0x1
  41b330:	add	x28, x28, #0x50
  41b334:	cmp	x26, x8
  41b338:	b.cs	41b434 <ferror@plt+0x196a4>  // b.hs, b.nlast
  41b33c:	cbz	x28, 41b360 <ferror@plt+0x195d0>
  41b340:	ldr	x8, [x19, #128]
  41b344:	cbz	x8, 41b370 <ferror@plt+0x195e0>
  41b348:	ldr	w9, [x28]
  41b34c:	ldr	x10, [x19, #136]
  41b350:	cmp	x10, x9
  41b354:	b.ls	41b384 <ferror@plt+0x195f4>  // b.plast
  41b358:	add	x0, x8, x9
  41b35c:	b	41b398 <ferror@plt+0x19608>
  41b360:	mov	w2, #0x5                   	// #5
  41b364:	mov	x0, xzr
  41b368:	mov	x1, x23
  41b36c:	b	41b394 <ferror@plt+0x19604>
  41b370:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b374:	mov	w2, #0x5                   	// #5
  41b378:	mov	x0, xzr
  41b37c:	add	x1, x1, #0x737
  41b380:	b	41b394 <ferror@plt+0x19604>
  41b384:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b388:	mov	w2, #0x5                   	// #5
  41b38c:	mov	x0, xzr
  41b390:	add	x1, x1, #0x744
  41b394:	bl	401cc0 <dcgettext@plt>
  41b398:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41b39c:	mov	w2, #0x17                  	// #23
  41b3a0:	add	x1, x1, #0x5
  41b3a4:	bl	401a90 <strncmp@plt>
  41b3a8:	cbnz	w0, 41b328 <ferror@plt+0x19598>
  41b3ac:	cbz	x28, 41b308 <ferror@plt+0x19578>
  41b3b0:	ldr	x8, [x19, #128]
  41b3b4:	cbz	x8, 41b3d0 <ferror@plt+0x19640>
  41b3b8:	ldr	w9, [x28]
  41b3bc:	ldr	x10, [x19, #136]
  41b3c0:	cmp	x10, x9
  41b3c4:	b.ls	41b3e4 <ferror@plt+0x19654>  // b.plast
  41b3c8:	add	x0, x8, x9
  41b3cc:	b	41b318 <ferror@plt+0x19588>
  41b3d0:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b3d4:	mov	w2, #0x5                   	// #5
  41b3d8:	mov	x0, xzr
  41b3dc:	add	x1, x1, #0x737
  41b3e0:	b	41b314 <ferror@plt+0x19584>
  41b3e4:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b3e8:	mov	w2, #0x5                   	// #5
  41b3ec:	mov	x0, xzr
  41b3f0:	add	x1, x1, #0x744
  41b3f4:	b	41b314 <ferror@plt+0x19584>
  41b3f8:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b3fc:	mov	w2, #0x5                   	// #5
  41b400:	mov	x0, xzr
  41b404:	add	x1, x1, #0x737
  41b408:	b	41b41c <ferror@plt+0x1968c>
  41b40c:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b410:	mov	w2, #0x5                   	// #5
  41b414:	mov	x0, xzr
  41b418:	add	x1, x1, #0x744
  41b41c:	bl	401cc0 <dcgettext@plt>
  41b420:	add	x22, x0, #0xd
  41b424:	ldr	w8, [x19, #100]
  41b428:	ldr	x28, [x19, #112]
  41b42c:	mov	x26, xzr
  41b430:	cbnz	w8, 41b4c0 <ferror@plt+0x19730>
  41b434:	ldr	w8, [x19, #100]
  41b438:	add	x24, x24, #0x1
  41b43c:	sub	x21, x21, #0x1
  41b440:	cmp	x26, x8
  41b444:	b.ne	41b578 <ferror@plt+0x197e8>  // b.any
  41b448:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41b44c:	mov	w2, #0x5                   	// #5
  41b450:	mov	x0, xzr
  41b454:	add	x1, x1, #0x2b
  41b458:	bl	401cc0 <dcgettext@plt>
  41b45c:	bl	401d10 <printf@plt>
  41b460:	ldr	x8, [x19, #128]
  41b464:	cbz	x8, 41b5c4 <ferror@plt+0x19834>
  41b468:	mov	x0, x19
  41b46c:	mov	x1, x20
  41b470:	bl	40344c <ferror@plt+0x16bc>
  41b474:	adrp	x0, 456000 <warn@@Base+0x14c10>
  41b478:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  41b47c:	add	x0, x0, #0x68b
  41b480:	add	x1, x1, #0x68
  41b484:	bl	401d10 <printf@plt>
  41b488:	b	41b5d4 <ferror@plt+0x19844>
  41b48c:	mov	w2, #0x5                   	// #5
  41b490:	mov	x0, xzr
  41b494:	mov	x1, x23
  41b498:	bl	401cc0 <dcgettext@plt>
  41b49c:	add	x0, x0, #0x12
  41b4a0:	mov	x1, x22
  41b4a4:	bl	401bf0 <strcmp@plt>
  41b4a8:	cbz	w0, 41b434 <ferror@plt+0x196a4>
  41b4ac:	ldr	w8, [x19, #100]
  41b4b0:	add	x26, x26, #0x1
  41b4b4:	add	x28, x28, #0x50
  41b4b8:	cmp	x26, x8
  41b4bc:	b.cs	41b434 <ferror@plt+0x196a4>  // b.hs, b.nlast
  41b4c0:	cbz	x28, 41b4e4 <ferror@plt+0x19754>
  41b4c4:	ldr	x8, [x19, #128]
  41b4c8:	cbz	x8, 41b4f4 <ferror@plt+0x19764>
  41b4cc:	ldr	w9, [x28]
  41b4d0:	ldr	x10, [x19, #136]
  41b4d4:	cmp	x10, x9
  41b4d8:	b.ls	41b508 <ferror@plt+0x19778>  // b.plast
  41b4dc:	add	x0, x8, x9
  41b4e0:	b	41b51c <ferror@plt+0x1978c>
  41b4e4:	mov	w2, #0x5                   	// #5
  41b4e8:	mov	x0, xzr
  41b4ec:	mov	x1, x23
  41b4f0:	b	41b518 <ferror@plt+0x19788>
  41b4f4:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b4f8:	mov	w2, #0x5                   	// #5
  41b4fc:	mov	x0, xzr
  41b500:	add	x1, x1, #0x737
  41b504:	b	41b518 <ferror@plt+0x19788>
  41b508:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b50c:	mov	w2, #0x5                   	// #5
  41b510:	mov	x0, xzr
  41b514:	add	x1, x1, #0x744
  41b518:	bl	401cc0 <dcgettext@plt>
  41b51c:	mov	w2, #0x12                  	// #18
  41b520:	mov	x1, x27
  41b524:	bl	401a90 <strncmp@plt>
  41b528:	cbnz	w0, 41b4ac <ferror@plt+0x1971c>
  41b52c:	cbz	x28, 41b48c <ferror@plt+0x196fc>
  41b530:	ldr	x8, [x19, #128]
  41b534:	cbz	x8, 41b550 <ferror@plt+0x197c0>
  41b538:	ldr	w9, [x28]
  41b53c:	ldr	x10, [x19, #136]
  41b540:	cmp	x10, x9
  41b544:	b.ls	41b564 <ferror@plt+0x197d4>  // b.plast
  41b548:	add	x0, x8, x9
  41b54c:	b	41b49c <ferror@plt+0x1970c>
  41b550:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b554:	mov	w2, #0x5                   	// #5
  41b558:	mov	x0, xzr
  41b55c:	add	x1, x1, #0x737
  41b560:	b	41b498 <ferror@plt+0x19708>
  41b564:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b568:	mov	w2, #0x5                   	// #5
  41b56c:	mov	x0, xzr
  41b570:	add	x1, x1, #0x744
  41b574:	b	41b498 <ferror@plt+0x19708>
  41b578:	ldr	x8, [x28, #16]
  41b57c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41b580:	mov	w2, #0x5                   	// #5
  41b584:	mov	x0, xzr
  41b588:	str	x8, [sp, #48]
  41b58c:	ldp	x22, x26, [x28, #24]
  41b590:	add	x1, x1, #0x54
  41b594:	bl	401cc0 <dcgettext@plt>
  41b598:	mov	x5, x0
  41b59c:	mov	w3, #0x1                   	// #1
  41b5a0:	mov	x0, xzr
  41b5a4:	mov	x1, x19
  41b5a8:	mov	x2, x22
  41b5ac:	mov	x4, x26
  41b5b0:	bl	402054 <ferror@plt+0x2c4>
  41b5b4:	str	x0, [sp, #32]
  41b5b8:	cbz	x0, 41b5e4 <ferror@plt+0x19854>
  41b5bc:	ldr	x8, [x28, #32]
  41b5c0:	b	41b5e8 <ferror@plt+0x19858>
  41b5c4:	ldr	w1, [x20]
  41b5c8:	adrp	x0, 473000 <warn@@Base+0x31c10>
  41b5cc:	add	x0, x0, #0xbdc
  41b5d0:	bl	401d10 <printf@plt>
  41b5d4:	mov	w22, #0x1                   	// #1
  41b5d8:	movk	w22, #0x7000, lsl #16
  41b5dc:	cbnz	x21, 41b0a0 <ferror@plt+0x19310>
  41b5e0:	b	41b6d0 <ferror@plt+0x19940>
  41b5e4:	mov	x8, xzr
  41b5e8:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41b5ec:	mov	w2, #0x5                   	// #5
  41b5f0:	mov	x0, xzr
  41b5f4:	add	x1, x1, #0x60
  41b5f8:	str	x8, [sp, #40]
  41b5fc:	bl	401cc0 <dcgettext@plt>
  41b600:	bl	401d10 <printf@plt>
  41b604:	ldr	x8, [x19, #128]
  41b608:	mov	w22, #0x1                   	// #1
  41b60c:	movk	w22, #0x7000, lsl #16
  41b610:	cbz	x8, 41b638 <ferror@plt+0x198a8>
  41b614:	mov	x0, x19
  41b618:	mov	x1, x20
  41b61c:	bl	40344c <ferror@plt+0x16bc>
  41b620:	adrp	x0, 456000 <warn@@Base+0x14c10>
  41b624:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  41b628:	add	x0, x0, #0x68b
  41b62c:	add	x1, x1, #0x68
  41b630:	bl	401d10 <printf@plt>
  41b634:	b	41b648 <ferror@plt+0x198b8>
  41b638:	ldr	w1, [x20]
  41b63c:	adrp	x0, 473000 <warn@@Base+0x31c10>
  41b640:	add	x0, x0, #0xbdc
  41b644:	bl	401d10 <printf@plt>
  41b648:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41b64c:	mov	w2, #0x5                   	// #5
  41b650:	mov	x0, xzr
  41b654:	add	x1, x1, #0x7ae
  41b658:	bl	401cc0 <dcgettext@plt>
  41b65c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  41b660:	ldr	w8, [x8, #3276]
  41b664:	ldp	x1, x9, [x20, #24]
  41b668:	add	w8, w8, w8, lsl #1
  41b66c:	udiv	x2, x9, x8
  41b670:	bl	401d10 <printf@plt>
  41b674:	add	x1, sp, #0x10
  41b678:	mov	x0, x19
  41b67c:	mov	x2, x20
  41b680:	bl	41da84 <ferror@plt+0x1bcf4>
  41b684:	cbz	w0, 41b69c <ferror@plt+0x1990c>
  41b688:	ldr	x8, [sp, #24]
  41b68c:	cbz	x8, 41b69c <ferror@plt+0x1990c>
  41b690:	add	x1, sp, #0x10
  41b694:	mov	x0, x19
  41b698:	bl	41dee0 <ferror@plt+0x1c150>
  41b69c:	ldr	x0, [sp, #16]
  41b6a0:	cbz	x0, 41b6a8 <ferror@plt+0x19918>
  41b6a4:	bl	401c10 <free@plt>
  41b6a8:	ldr	x0, [sp, #32]
  41b6ac:	cbz	x0, 41b094 <ferror@plt+0x19304>
  41b6b0:	bl	401c10 <free@plt>
  41b6b4:	b	41b094 <ferror@plt+0x19304>
  41b6b8:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41b6bc:	add	x1, x1, #0x733
  41b6c0:	mov	w2, #0x5                   	// #5
  41b6c4:	mov	x0, xzr
  41b6c8:	bl	401cc0 <dcgettext@plt>
  41b6cc:	bl	401d10 <printf@plt>
  41b6d0:	ldr	x0, [sp, #64]
  41b6d4:	cbz	x0, 41b6dc <ferror@plt+0x1994c>
  41b6d8:	bl	401c10 <free@plt>
  41b6dc:	ldr	x0, [sp, #96]
  41b6e0:	cbz	x0, 41b6e8 <ferror@plt+0x19958>
  41b6e4:	bl	401c10 <free@plt>
  41b6e8:	ldp	x20, x19, [sp, #192]
  41b6ec:	ldp	x22, x21, [sp, #176]
  41b6f0:	ldp	x24, x23, [sp, #160]
  41b6f4:	ldp	x26, x25, [sp, #144]
  41b6f8:	ldp	x28, x27, [sp, #128]
  41b6fc:	ldp	x29, x30, [sp, #112]
  41b700:	ldr	x0, [sp, #8]
  41b704:	add	sp, sp, #0xd0
  41b708:	ret
  41b70c:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41b710:	adrp	x1, 451000 <warn@@Base+0xfc10>
  41b714:	adrp	x3, 465000 <warn@@Base+0x23c10>
  41b718:	add	x0, x0, #0xfa0
  41b71c:	add	x1, x1, #0xe8
  41b720:	add	x3, x3, #0xfaf
  41b724:	mov	w2, #0x1e9d                	// #7837
  41b728:	bl	401d20 <__assert_fail@plt>
  41b72c:	sub	sp, sp, #0xb0
  41b730:	stp	x29, x30, [sp, #80]
  41b734:	stp	x28, x27, [sp, #96]
  41b738:	stp	x26, x25, [sp, #112]
  41b73c:	stp	x24, x23, [sp, #128]
  41b740:	stp	x22, x21, [sp, #144]
  41b744:	stp	x20, x19, [sp, #160]
  41b748:	ldr	x8, [x0, #128]
  41b74c:	add	x29, sp, #0x50
  41b750:	cbz	x8, 41b8f8 <ferror@plt+0x19b68>
  41b754:	movi	v0.2d, #0x0
  41b758:	str	xzr, [sp, #64]
  41b75c:	stp	q0, q0, [sp, #32]
  41b760:	stp	q0, q0, [sp]
  41b764:	ldr	w8, [x0, #100]
  41b768:	mov	x19, x0
  41b76c:	cbz	w8, 41b900 <ferror@plt+0x19b70>
  41b770:	ldr	x21, [x19, #112]
  41b774:	mov	x9, sp
  41b778:	adrp	x26, 466000 <warn@@Base+0x24c10>
  41b77c:	mov	x22, xzr
  41b780:	mov	x27, xzr
  41b784:	mov	w20, #0x1                   	// #1
  41b788:	add	x25, x9, #0x20
  41b78c:	add	x26, x26, #0x1f3
  41b790:	b	41b7cc <ferror@plt+0x19a3c>
  41b794:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b798:	mov	w2, #0x5                   	// #5
  41b79c:	mov	x0, xzr
  41b7a0:	add	x1, x1, #0x730
  41b7a4:	bl	401cc0 <dcgettext@plt>
  41b7a8:	mov	x1, x26
  41b7ac:	bl	401bf0 <strcmp@plt>
  41b7b0:	cmp	w0, #0x0
  41b7b4:	csel	x27, x21, x27, eq  // eq = none
  41b7b8:	ldr	w8, [x19, #100]
  41b7bc:	add	x22, x22, #0x1
  41b7c0:	add	x21, x21, #0x50
  41b7c4:	cmp	x22, x8
  41b7c8:	b.cs	41b908 <ferror@plt+0x19b78>  // b.hs, b.nlast
  41b7cc:	ldr	w9, [x21, #4]
  41b7d0:	cmp	w9, #0x2
  41b7d4:	b.ne	41b804 <ferror@plt+0x19a74>  // b.any
  41b7d8:	ldr	w9, [x21, #40]
  41b7dc:	cmp	w9, w8
  41b7e0:	b.cs	41b804 <ferror@plt+0x19a74>  // b.hs, b.nlast
  41b7e4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  41b7e8:	ldr	w8, [x8, #100]
  41b7ec:	cbz	w8, 41b850 <ferror@plt+0x19ac0>
  41b7f0:	mov	x0, x19
  41b7f4:	mov	x1, x21
  41b7f8:	mov	x2, x25
  41b7fc:	bl	404294 <ferror@plt+0x2504>
  41b800:	b	41b860 <ferror@plt+0x19ad0>
  41b804:	cbz	x21, 41b794 <ferror@plt+0x19a04>
  41b808:	ldr	x8, [x19, #128]
  41b80c:	cbz	x8, 41b828 <ferror@plt+0x19a98>
  41b810:	ldr	w9, [x21]
  41b814:	ldr	x10, [x19, #136]
  41b818:	cmp	x10, x9
  41b81c:	b.ls	41b83c <ferror@plt+0x19aac>  // b.plast
  41b820:	add	x0, x8, x9
  41b824:	b	41b7a8 <ferror@plt+0x19a18>
  41b828:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b82c:	mov	w2, #0x5                   	// #5
  41b830:	mov	x0, xzr
  41b834:	add	x1, x1, #0x737
  41b838:	b	41b7a4 <ferror@plt+0x19a14>
  41b83c:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b840:	mov	w2, #0x5                   	// #5
  41b844:	mov	x0, xzr
  41b848:	add	x1, x1, #0x744
  41b84c:	b	41b7a4 <ferror@plt+0x19a14>
  41b850:	mov	x0, x19
  41b854:	mov	x1, x21
  41b858:	mov	x2, x25
  41b85c:	bl	404654 <ferror@plt+0x28c4>
  41b860:	str	x0, [sp, #24]
  41b864:	ldr	x8, [sp, #56]
  41b868:	ldr	x23, [x19, #112]
  41b86c:	ldr	w24, [x21, #40]
  41b870:	cbz	x8, 41b898 <ferror@plt+0x19b08>
  41b874:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41b878:	mov	w2, #0x5                   	// #5
  41b87c:	mov	x0, xzr
  41b880:	add	x1, x1, #0xf72
  41b884:	bl	401cc0 <dcgettext@plt>
  41b888:	bl	44132c <error@@Base>
  41b88c:	ldr	x0, [sp, #56]
  41b890:	bl	401c10 <free@plt>
  41b894:	mov	w20, wzr
  41b898:	mov	w8, #0x50                  	// #80
  41b89c:	madd	x24, x24, x8, x23
  41b8a0:	ldr	x28, [x24, #32]!
  41b8a4:	adrp	x1, 455000 <warn@@Base+0x13c10>
  41b8a8:	mov	w2, #0x5                   	// #5
  41b8ac:	mov	x0, xzr
  41b8b0:	ldur	x23, [x24, #-8]
  41b8b4:	add	x1, x1, #0x525
  41b8b8:	bl	401cc0 <dcgettext@plt>
  41b8bc:	mov	x5, x0
  41b8c0:	mov	w3, #0x1                   	// #1
  41b8c4:	mov	x0, xzr
  41b8c8:	mov	x1, x19
  41b8cc:	mov	x2, x23
  41b8d0:	mov	x4, x28
  41b8d4:	bl	402054 <ferror@plt+0x2c4>
  41b8d8:	str	x0, [sp, #56]
  41b8dc:	cbz	x0, 41b8ec <ferror@plt+0x19b5c>
  41b8e0:	ldr	x8, [x24]
  41b8e4:	str	x8, [sp, #64]
  41b8e8:	b	41b7b8 <ferror@plt+0x19a28>
  41b8ec:	mov	x8, xzr
  41b8f0:	str	xzr, [sp, #64]
  41b8f4:	b	41b7b8 <ferror@plt+0x19a28>
  41b8f8:	mov	w20, wzr
  41b8fc:	b	41ba84 <ferror@plt+0x19cf4>
  41b900:	mov	x27, xzr
  41b904:	mov	w20, #0x1                   	// #1
  41b908:	cbz	x27, 41b918 <ferror@plt+0x19b88>
  41b90c:	ldr	w8, [x19, #100]
  41b910:	cbnz	w8, 41b938 <ferror@plt+0x19ba8>
  41b914:	b	41ba6c <ferror@plt+0x19cdc>
  41b918:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41b91c:	add	x1, x1, #0x733
  41b920:	mov	w2, #0x5                   	// #5
  41b924:	mov	x0, xzr
  41b928:	bl	401cc0 <dcgettext@plt>
  41b92c:	bl	401d10 <printf@plt>
  41b930:	ldr	w8, [x19, #100]
  41b934:	cbz	w8, 41ba6c <ferror@plt+0x19cdc>
  41b938:	ldr	x21, [x19, #112]
  41b93c:	adrp	x23, 466000 <warn@@Base+0x24c10>
  41b940:	adrp	x24, 465000 <warn@@Base+0x23c10>
  41b944:	adrp	x25, 465000 <warn@@Base+0x23c10>
  41b948:	adrp	x26, 48c000 <stdout@@GLIBC_2.17+0x180>
  41b94c:	mov	x22, xzr
  41b950:	add	x23, x23, #0x1f3
  41b954:	add	x24, x24, #0x760
  41b958:	add	x25, x25, #0x79a
  41b95c:	add	x26, x26, #0x68
  41b960:	b	41b97c <ferror@plt+0x19bec>
  41b964:	str	xzr, [sp]
  41b968:	ldr	w8, [x19, #100]
  41b96c:	add	x22, x22, #0x1
  41b970:	add	x21, x21, #0x50
  41b974:	cmp	x22, x8
  41b978:	b.cs	41ba6c <ferror@plt+0x19cdc>  // b.hs, b.nlast
  41b97c:	cbz	x21, 41b9a0 <ferror@plt+0x19c10>
  41b980:	ldr	x8, [x19, #128]
  41b984:	cbz	x8, 41b9b4 <ferror@plt+0x19c24>
  41b988:	ldr	w9, [x21]
  41b98c:	ldr	x10, [x19, #136]
  41b990:	cmp	x10, x9
  41b994:	b.ls	41b9c8 <ferror@plt+0x19c38>  // b.plast
  41b998:	add	x0, x8, x9
  41b99c:	b	41b9dc <ferror@plt+0x19c4c>
  41b9a0:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b9a4:	mov	w2, #0x5                   	// #5
  41b9a8:	mov	x0, xzr
  41b9ac:	add	x1, x1, #0x730
  41b9b0:	b	41b9d8 <ferror@plt+0x19c48>
  41b9b4:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b9b8:	mov	w2, #0x5                   	// #5
  41b9bc:	mov	x0, xzr
  41b9c0:	add	x1, x1, #0x737
  41b9c4:	b	41b9d8 <ferror@plt+0x19c48>
  41b9c8:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41b9cc:	mov	w2, #0x5                   	// #5
  41b9d0:	mov	x0, xzr
  41b9d4:	add	x1, x1, #0x744
  41b9d8:	bl	401cc0 <dcgettext@plt>
  41b9dc:	mov	x1, x23
  41b9e0:	bl	401bf0 <strcmp@plt>
  41b9e4:	cbnz	w0, 41b968 <ferror@plt+0x19bd8>
  41b9e8:	ldr	x8, [x21, #32]
  41b9ec:	mov	w4, #0x5                   	// #5
  41b9f0:	mov	x0, xzr
  41b9f4:	mov	x1, x24
  41b9f8:	lsr	x28, x8, #4
  41b9fc:	mov	x2, x25
  41ba00:	mov	x3, x28
  41ba04:	bl	401c70 <dcngettext@plt>
  41ba08:	mov	x27, x0
  41ba0c:	mov	x0, x19
  41ba10:	mov	x1, x21
  41ba14:	bl	40344c <ferror@plt+0x16bc>
  41ba18:	ldr	x2, [x21, #24]
  41ba1c:	mov	x0, x27
  41ba20:	mov	x1, x26
  41ba24:	mov	x3, x28
  41ba28:	bl	401d10 <printf@plt>
  41ba2c:	mov	x1, sp
  41ba30:	mov	x0, x19
  41ba34:	mov	x2, x21
  41ba38:	bl	41e288 <ferror@plt+0x1c4f8>
  41ba3c:	cmp	w0, #0x0
  41ba40:	csel	w20, wzr, w20, eq  // eq = none
  41ba44:	cbz	w20, 41ba5c <ferror@plt+0x19ccc>
  41ba48:	ldr	x8, [sp, #8]
  41ba4c:	cbz	x8, 41ba5c <ferror@plt+0x19ccc>
  41ba50:	mov	x1, sp
  41ba54:	mov	x0, x19
  41ba58:	bl	41e788 <ferror@plt+0x1c9f8>
  41ba5c:	ldr	x0, [sp]
  41ba60:	cbz	x0, 41b964 <ferror@plt+0x19bd4>
  41ba64:	bl	401c10 <free@plt>
  41ba68:	b	41b964 <ferror@plt+0x19bd4>
  41ba6c:	ldr	x0, [sp, #24]
  41ba70:	cbz	x0, 41ba78 <ferror@plt+0x19ce8>
  41ba74:	bl	401c10 <free@plt>
  41ba78:	ldr	x0, [sp, #56]
  41ba7c:	cbz	x0, 41ba84 <ferror@plt+0x19cf4>
  41ba80:	bl	401c10 <free@plt>
  41ba84:	mov	w0, w20
  41ba88:	ldp	x20, x19, [sp, #160]
  41ba8c:	ldp	x22, x21, [sp, #144]
  41ba90:	ldp	x24, x23, [sp, #128]
  41ba94:	ldp	x26, x25, [sp, #112]
  41ba98:	ldp	x28, x27, [sp, #96]
  41ba9c:	ldp	x29, x30, [sp, #80]
  41baa0:	add	sp, sp, #0xb0
  41baa4:	ret
  41baa8:	sub	sp, sp, #0xf0
  41baac:	stp	x29, x30, [sp, #144]
  41bab0:	add	x29, sp, #0x90
  41bab4:	movi	v0.2d, #0x0
  41bab8:	stp	x28, x27, [sp, #160]
  41babc:	stp	x26, x25, [sp, #176]
  41bac0:	stp	x24, x23, [sp, #192]
  41bac4:	stp	x22, x21, [sp, #208]
  41bac8:	stp	x20, x19, [sp, #224]
  41bacc:	stp	q0, q0, [x29, #-48]
  41bad0:	stur	q0, [x29, #-16]
  41bad4:	stp	q0, q0, [sp, #48]
  41bad8:	str	q0, [sp, #80]
  41badc:	ldr	x8, [x1, #16]
  41bae0:	ldr	x23, [x2, #32]
  41bae4:	mov	x21, x0
  41bae8:	mov	x20, x2
  41baec:	lsl	x0, x8, #5
  41baf0:	mov	x19, x1
  41baf4:	lsr	x22, x23, #3
  41baf8:	bl	4446ec <warn@@Base+0x32fc>
  41bafc:	ldr	x8, [x19, #16]
  41bb00:	str	x0, [x19, #24]
  41bb04:	cbz	x8, 41bb64 <ferror@plt+0x19dd4>
  41bb08:	mov	x8, xzr
  41bb0c:	mov	x1, xzr
  41bb10:	mov	x9, xzr
  41bb14:	b	41bb2c <ferror@plt+0x19d9c>
  41bb18:	ldr	x10, [x19, #16]
  41bb1c:	add	x9, x9, #0x1
  41bb20:	add	x8, x8, #0x20
  41bb24:	cmp	x9, x10
  41bb28:	b.cs	41bb68 <ferror@plt+0x19dd8>  // b.hs, b.nlast
  41bb2c:	ldr	x10, [x19, #8]
  41bb30:	ldr	x11, [x10, x8]
  41bb34:	cbz	x11, 41bb18 <ferror@plt+0x19d88>
  41bb38:	add	x10, x10, x8
  41bb3c:	ldrb	w11, [x10, #24]
  41bb40:	and	w11, w11, #0xf
  41bb44:	cmp	w11, #0x2
  41bb48:	b.ne	41bb18 <ferror@plt+0x19d88>  // b.any
  41bb4c:	ldr	x11, [x19, #24]
  41bb50:	ldp	q1, q0, [x10]
  41bb54:	add	x10, x11, x1, lsl #5
  41bb58:	add	x1, x1, #0x1
  41bb5c:	stp	q1, q0, [x10]
  41bb60:	b	41bb18 <ferror@plt+0x19d88>
  41bb64:	mov	x1, xzr
  41bb68:	ldr	x0, [x19, #24]
  41bb6c:	adrp	x3, 41b000 <ferror@plt+0x19270>
  41bb70:	add	x3, x3, #0xe98
  41bb74:	mov	w2, #0x20                  	// #32
  41bb78:	str	x1, [x19, #32]
  41bb7c:	bl	4019f0 <qsort@plt>
  41bb80:	cbz	w22, 41be50 <ferror@plt+0x1a0c0>
  41bb84:	ubfx	x8, x23, #3, #32
  41bb88:	adrp	x28, 468000 <warn@@Base+0x26c10>
  41bb8c:	mov	x22, xzr
  41bb90:	mov	w25, #0x1                   	// #1
  41bb94:	adrp	x24, 48b000 <warn@@Base+0x49c10>
  41bb98:	add	x28, x28, #0x754
  41bb9c:	lsl	x23, x8, #3
  41bba0:	b	41bbb0 <ferror@plt+0x19e20>
  41bba4:	add	x22, x22, #0x8
  41bba8:	cmp	x23, x22
  41bbac:	b.eq	41be54 <ferror@plt+0x1a0c4>  // b.none
  41bbb0:	ldr	x1, [x24, #3712]
  41bbb4:	mov	w0, #0xa                   	// #10
  41bbb8:	bl	4019e0 <fputc@plt>
  41bbbc:	and	x27, x22, #0xffffffff
  41bbc0:	sub	x2, x29, #0x30
  41bbc4:	add	x5, sp, #0x2c
  41bbc8:	add	x6, sp, #0x18
  41bbcc:	mov	x0, x21
  41bbd0:	mov	x1, x19
  41bbd4:	mov	x3, x20
  41bbd8:	mov	x4, x27
  41bbdc:	mov	x7, xzr
  41bbe0:	bl	41beb0 <ferror@plt+0x1a120>
  41bbe4:	cbz	w0, 41bca8 <ferror@plt+0x19f18>
  41bbe8:	add	w4, w22, #0x4
  41bbec:	sub	x2, x29, #0x30
  41bbf0:	add	x5, sp, #0x28
  41bbf4:	add	x6, sp, #0x8
  41bbf8:	mov	x0, x21
  41bbfc:	mov	x1, x19
  41bc00:	mov	x3, x20
  41bc04:	mov	x7, xzr
  41bc08:	bl	41beb0 <ferror@plt+0x1a120>
  41bc0c:	cbz	w0, 41bca8 <ferror@plt+0x19f18>
  41bc10:	ldr	w26, [sp, #44]
  41bc14:	tbz	w26, #31, 41bc38 <ferror@plt+0x19ea8>
  41bc18:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41bc1c:	mov	w2, #0x5                   	// #5
  41bc20:	mov	x0, xzr
  41bc24:	add	x1, x1, #0x7d6
  41bc28:	bl	401cc0 <dcgettext@plt>
  41bc2c:	mov	w1, w26
  41bc30:	bl	4413f0 <warn@@Base>
  41bc34:	mov	w25, wzr
  41bc38:	ldr	x8, [x20, #16]
  41bc3c:	mov	x0, x21
  41bc40:	mov	x1, x26
  41bc44:	add	x2, x8, x27
  41bc48:	bl	41c418 <ferror@plt+0x1a688>
  41bc4c:	ldp	x3, x4, [sp, #24]
  41bc50:	mov	x2, x0
  41bc54:	mov	x0, x21
  41bc58:	mov	x1, x19
  41bc5c:	bl	41c440 <ferror@plt+0x1a6b0>
  41bc60:	ldr	x3, [x24, #3712]
  41bc64:	mov	w1, #0x2                   	// #2
  41bc68:	mov	w2, #0x1                   	// #1
  41bc6c:	mov	x0, x28
  41bc70:	bl	401c60 <fwrite@plt>
  41bc74:	ldr	w26, [sp, #40]
  41bc78:	cmp	w26, #0x1
  41bc7c:	b.ne	41bcc8 <ferror@plt+0x19f38>  // b.any
  41bc80:	mov	w0, #0x1                   	// #1
  41bc84:	mov	w1, #0x4                   	// #4
  41bc88:	bl	406f54 <ferror@plt+0x51c4>
  41bc8c:	ldr	x3, [x24, #3712]
  41bc90:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41bc94:	mov	w1, #0xe                   	// #14
  41bc98:	mov	w2, #0x1                   	// #1
  41bc9c:	add	x0, x0, #0x7f5
  41bca0:	bl	401c60 <fwrite@plt>
  41bca4:	b	41be38 <ferror@plt+0x1a0a8>
  41bca8:	ldr	x0, [x19, #24]
  41bcac:	bl	401c10 <free@plt>
  41bcb0:	sub	x0, x29, #0x30
  41bcb4:	bl	41c3e4 <ferror@plt+0x1a654>
  41bcb8:	add	x0, sp, #0x30
  41bcbc:	bl	41c3e4 <ferror@plt+0x1a654>
  41bcc0:	mov	w8, #0x1                   	// #1
  41bcc4:	b	41be3c <ferror@plt+0x1a0ac>
  41bcc8:	tbnz	w26, #31, 41bdc4 <ferror@plt+0x1a034>
  41bccc:	ldr	x1, [x24, #3712]
  41bcd0:	mov	w0, #0x40                  	// #64
  41bcd4:	bl	4019e0 <fputc@plt>
  41bcd8:	ldr	x8, [x20, #16]
  41bcdc:	orr	x9, x27, #0x4
  41bce0:	mov	x0, x21
  41bce4:	mov	x1, x26
  41bce8:	add	x2, x9, x8
  41bcec:	bl	41c418 <ferror@plt+0x1a688>
  41bcf0:	mov	w1, #0x4                   	// #4
  41bcf4:	mov	x27, x0
  41bcf8:	bl	406f54 <ferror@plt+0x51c4>
  41bcfc:	mov	w0, #0xa                   	// #10
  41bd00:	bl	401d40 <putchar@plt>
  41bd04:	ldrh	w8, [sp, #8]
  41bd08:	cbz	w8, 41bd74 <ferror@plt+0x19fe4>
  41bd0c:	ldr	w9, [x21, #100]
  41bd10:	cmp	w9, w8
  41bd14:	b.ls	41bd74 <ferror@plt+0x19fe4>  // b.plast
  41bd18:	ldr	x9, [x21, #112]
  41bd1c:	ldr	x28, [sp, #16]
  41bd20:	mov	w10, #0x50                  	// #80
  41bd24:	umaddl	x26, w8, w10, x9
  41bd28:	tbnz	x28, #63, 41bd38 <ferror@plt+0x19fa8>
  41bd2c:	ldr	x8, [x26, #32]
  41bd30:	cmp	x28, x8
  41bd34:	b.ls	41bd90 <ferror@plt+0x1a000>  // b.plast
  41bd38:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41bd3c:	mov	w2, #0x5                   	// #5
  41bd40:	mov	x0, xzr
  41bd44:	add	x1, x1, #0x804
  41bd48:	bl	401cc0 <dcgettext@plt>
  41bd4c:	mov	x25, x0
  41bd50:	mov	x0, x21
  41bd54:	mov	x1, x26
  41bd58:	bl	40344c <ferror@plt+0x16bc>
  41bd5c:	adrp	x2, 48c000 <stdout@@GLIBC_2.17+0x180>
  41bd60:	mov	x0, x25
  41bd64:	mov	x1, x28
  41bd68:	add	x2, x2, #0x68
  41bd6c:	bl	4413f0 <warn@@Base>
  41bd70:	b	41be24 <ferror@plt+0x1a094>
  41bd74:	mov	x0, x21
  41bd78:	mov	x1, x27
  41bd7c:	bl	41c988 <ferror@plt+0x1abf8>
  41bd80:	mov	x26, x0
  41bd84:	cbz	x0, 41be00 <ferror@plt+0x1a070>
  41bd88:	ldr	x8, [x26, #16]
  41bd8c:	sub	x28, x27, x8
  41bd90:	cbz	x26, 41be08 <ferror@plt+0x1a078>
  41bd94:	add	x6, sp, #0x30
  41bd98:	mov	x0, x21
  41bd9c:	mov	x1, x19
  41bda0:	mov	w2, wzr
  41bda4:	mov	w3, wzr
  41bda8:	mov	x4, x28
  41bdac:	mov	x5, x26
  41bdb0:	bl	41c4f0 <ferror@plt+0x1a760>
  41bdb4:	cmp	w0, #0x0
  41bdb8:	mov	w8, wzr
  41bdbc:	csel	w25, wzr, w25, eq  // eq = none
  41bdc0:	b	41be2c <ferror@plt+0x1a09c>
  41bdc4:	mov	w1, #0x4                   	// #4
  41bdc8:	mov	x0, x26
  41bdcc:	bl	406f54 <ferror@plt+0x51c4>
  41bdd0:	ldr	x1, [x24, #3712]
  41bdd4:	mov	w0, #0xa                   	// #10
  41bdd8:	bl	4019e0 <fputc@plt>
  41bddc:	mov	w3, #0x4                   	// #4
  41bde0:	mov	x0, x21
  41bde4:	mov	x1, x19
  41bde8:	mov	w2, w26
  41bdec:	mov	x4, xzr
  41bdf0:	mov	x5, xzr
  41bdf4:	mov	x6, xzr
  41bdf8:	bl	41c4f0 <ferror@plt+0x1a760>
  41bdfc:	b	41be38 <ferror@plt+0x1a0a8>
  41be00:	mov	x28, xzr
  41be04:	cbnz	x26, 41bd94 <ferror@plt+0x1a004>
  41be08:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41be0c:	mov	w2, #0x5                   	// #5
  41be10:	mov	x0, xzr
  41be14:	add	x1, x1, #0x842
  41be18:	bl	401cc0 <dcgettext@plt>
  41be1c:	mov	x1, x27
  41be20:	bl	4413f0 <warn@@Base>
  41be24:	mov	w25, wzr
  41be28:	mov	w8, #0x7                   	// #7
  41be2c:	adrp	x28, 468000 <warn@@Base+0x26c10>
  41be30:	add	x28, x28, #0x754
  41be34:	cbnz	w8, 41be3c <ferror@plt+0x1a0ac>
  41be38:	mov	w8, wzr
  41be3c:	cmp	w8, #0x7
  41be40:	b.eq	41bba4 <ferror@plt+0x19e14>  // b.none
  41be44:	cbz	w8, 41bba4 <ferror@plt+0x19e14>
  41be48:	mov	w25, wzr
  41be4c:	b	41be74 <ferror@plt+0x1a0e4>
  41be50:	mov	w25, #0x1                   	// #1
  41be54:	mov	w0, #0xa                   	// #10
  41be58:	bl	401d40 <putchar@plt>
  41be5c:	ldr	x0, [x19, #24]
  41be60:	bl	401c10 <free@plt>
  41be64:	sub	x0, x29, #0x30
  41be68:	bl	41c3e4 <ferror@plt+0x1a654>
  41be6c:	add	x0, sp, #0x30
  41be70:	bl	41c3e4 <ferror@plt+0x1a654>
  41be74:	mov	w0, w25
  41be78:	ldp	x20, x19, [sp, #224]
  41be7c:	ldp	x22, x21, [sp, #208]
  41be80:	ldp	x24, x23, [sp, #192]
  41be84:	ldp	x26, x25, [sp, #176]
  41be88:	ldp	x28, x27, [sp, #160]
  41be8c:	ldp	x29, x30, [sp, #144]
  41be90:	add	sp, sp, #0xf0
  41be94:	ret
  41be98:	ldr	x8, [x0]
  41be9c:	ldr	x9, [x1]
  41bea0:	cmp	x8, x9
  41bea4:	csetm	w8, cc  // cc = lo, ul, last
  41bea8:	csinc	w0, w8, wzr, ls  // ls = plast
  41beac:	ret
  41beb0:	sub	sp, sp, #0xa0
  41beb4:	stp	x26, x25, [sp, #96]
  41beb8:	mov	x25, x0
  41bebc:	mov	w0, wzr
  41bec0:	stp	x29, x30, [sp, #64]
  41bec4:	stp	x28, x27, [sp, #80]
  41bec8:	stp	x24, x23, [sp, #112]
  41becc:	stp	x22, x21, [sp, #128]
  41bed0:	stp	x20, x19, [sp, #144]
  41bed4:	add	x29, sp, #0x40
  41bed8:	cbz	x2, 41c3c4 <ferror@plt+0x1a634>
  41bedc:	mov	x26, x3
  41bee0:	cbz	x3, 41c3c4 <ferror@plt+0x1a634>
  41bee4:	mov	x21, x7
  41bee8:	mov	x22, x6
  41beec:	mov	x24, x5
  41bef0:	mov	x23, x4
  41bef4:	mov	x20, x2
  41bef8:	mov	x27, x1
  41befc:	strh	wzr, [x6]
  41bf00:	str	xzr, [x6, #8]
  41bf04:	cbz	x7, 41bf10 <ferror@plt+0x1a180>
  41bf08:	mov	x8, #0xffffffffffffffff    	// #-1
  41bf0c:	str	x8, [x21]
  41bf10:	ldr	x8, [x20, #8]
  41bf14:	cmp	x8, x26
  41bf18:	b.eq	41c01c <ferror@plt+0x1a28c>  // b.none
  41bf1c:	mov	x0, x20
  41bf20:	stur	x23, [x29, #-8]
  41bf24:	mov	x23, x22
  41bf28:	mov	x22, x21
  41bf2c:	bl	41c3e4 <ferror@plt+0x1a654>
  41bf30:	str	x26, [x20, #8]
  41bf34:	mov	x21, x27
  41bf38:	ldr	x27, [x27]
  41bf3c:	ldp	x28, x19, [x26, #24]
  41bf40:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41bf44:	add	x1, x1, #0x879
  41bf48:	mov	w2, #0x5                   	// #5
  41bf4c:	mov	x0, xzr
  41bf50:	bl	401cc0 <dcgettext@plt>
  41bf54:	mov	x5, x0
  41bf58:	mov	w3, #0x1                   	// #1
  41bf5c:	mov	x0, xzr
  41bf60:	mov	x1, x27
  41bf64:	mov	x2, x28
  41bf68:	mov	x4, x19
  41bf6c:	bl	402054 <ferror@plt+0x2c4>
  41bf70:	mov	x3, x20
  41bf74:	mov	x4, x20
  41bf78:	str	x0, [x20]
  41bf7c:	str	xzr, [x3, #16]!
  41bf80:	str	xzr, [x4, #24]!
  41bf84:	ldr	w11, [x25, #100]
  41bf88:	cbz	w11, 41c004 <ferror@plt+0x1a274>
  41bf8c:	ldr	x9, [x25, #112]
  41bf90:	mov	w10, #0x50                  	// #80
  41bf94:	mov	x8, x9
  41bf98:	b	41bfb0 <ferror@plt+0x1a220>
  41bf9c:	ldr	w11, [x25, #100]
  41bfa0:	add	x8, x8, #0x50
  41bfa4:	madd	x12, x11, x10, x9
  41bfa8:	cmp	x8, x12
  41bfac:	b.cs	41c004 <ferror@plt+0x1a274>  // b.hs, b.nlast
  41bfb0:	ldr	w12, [x8, #44]
  41bfb4:	cmp	w12, w11
  41bfb8:	b.cs	41bf9c <ferror@plt+0x1a20c>  // b.hs, b.nlast
  41bfbc:	madd	x11, x12, x10, x9
  41bfc0:	cmp	x11, x26
  41bfc4:	b.ne	41bf9c <ferror@plt+0x1a20c>  // b.any
  41bfc8:	ldr	w11, [x8, #4]
  41bfcc:	cmp	w11, #0x9
  41bfd0:	b.eq	41bfdc <ferror@plt+0x1a24c>  // b.none
  41bfd4:	cmp	w11, #0x4
  41bfd8:	b.ne	41bf9c <ferror@plt+0x1a20c>  // b.any
  41bfdc:	str	w11, [x20, #32]
  41bfe0:	ldr	x0, [x21]
  41bfe4:	ldp	x1, x2, [x8, #24]
  41bfe8:	cmp	w11, #0x9
  41bfec:	b.ne	41bffc <ferror@plt+0x1a26c>  // b.any
  41bff0:	bl	403fec <ferror@plt+0x225c>
  41bff4:	cbnz	w0, 41c004 <ferror@plt+0x1a274>
  41bff8:	b	41c3c4 <ferror@plt+0x1a634>
  41bffc:	bl	403cec <ferror@plt+0x1f5c>
  41c000:	cbz	w0, 41c3c4 <ferror@plt+0x1a634>
  41c004:	ldr	x8, [x20, #16]
  41c008:	mov	x27, x21
  41c00c:	mov	x21, x22
  41c010:	mov	x22, x23
  41c014:	ldur	x23, [x29, #-8]
  41c018:	str	x8, [x20, #40]
  41c01c:	ldr	x8, [x20]
  41c020:	cbz	x8, 41c3a4 <ferror@plt+0x1a614>
  41c024:	ldr	x9, [x26, #32]
  41c028:	mov	w0, wzr
  41c02c:	subs	x9, x9, #0x4
  41c030:	b.cc	41c3c4 <ferror@plt+0x1a634>  // b.lo, b.ul, b.last
  41c034:	tbnz	x23, #63, 41c3c4 <ferror@plt+0x1a634>
  41c038:	cmp	x9, x23
  41c03c:	b.cc	41c3c4 <ferror@plt+0x1a634>  // b.lo, b.ul, b.last
  41c040:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  41c044:	ldr	x9, [x9, #3328]
  41c048:	add	x0, x8, x23
  41c04c:	mov	w1, #0x4                   	// #4
  41c050:	blr	x9
  41c054:	ldr	x8, [x20, #16]
  41c058:	mov	x26, x0
  41c05c:	cbz	x8, 41c3bc <ferror@plt+0x1a62c>
  41c060:	stur	x24, [x29, #-16]
  41c064:	ldp	x8, x9, [x20, #16]
  41c068:	ldr	x19, [x20, #40]
  41c06c:	mov	w10, #0x18                  	// #24
  41c070:	madd	x9, x9, x10, x8
  41c074:	cmp	x19, x9
  41c078:	b.eq	41c3ac <ferror@plt+0x1a61c>  // b.none
  41c07c:	str	x21, [sp, #32]
  41c080:	adrp	x21, 465000 <warn@@Base+0x23c10>
  41c084:	adrp	x24, 465000 <warn@@Base+0x23c10>
  41c088:	stur	x27, [x29, #-24]
  41c08c:	mov	w28, wzr
  41c090:	mov	w27, #0x18                  	// #24
  41c094:	add	x21, x21, #0x8b5
  41c098:	add	x24, x24, #0x885
  41c09c:	ldr	x9, [x19]
  41c0a0:	cmp	x9, x23
  41c0a4:	cset	w9, ls  // ls = plast
  41c0a8:	cmp	w28, #0x0
  41c0ac:	cset	w10, ne  // ne = any
  41c0b0:	orr	w9, w10, w9
  41c0b4:	cmp	w9, #0x0
  41c0b8:	csel	x19, x19, x8, ne  // ne = any
  41c0bc:	ldr	x8, [x19]
  41c0c0:	csinc	w28, w28, wzr, ne  // ne = any
  41c0c4:	cmp	x8, x23
  41c0c8:	b.ls	41c0d8 <ferror@plt+0x1a348>  // b.plast
  41c0cc:	mov	w8, #0x1                   	// #1
  41c0d0:	tbz	w8, #0, 41c318 <ferror@plt+0x1a588>
  41c0d4:	b	41c3ac <ferror@plt+0x1a61c>
  41c0d8:	tst	x8, #0x3
  41c0dc:	b.eq	41c104 <ferror@plt+0x1a374>  // b.none
  41c0e0:	mov	w2, #0x5                   	// #5
  41c0e4:	mov	x0, xzr
  41c0e8:	mov	x1, x24
  41c0ec:	bl	401cc0 <dcgettext@plt>
  41c0f0:	ldr	x1, [x19]
  41c0f4:	bl	4413f0 <warn@@Base>
  41c0f8:	mov	w8, wzr
  41c0fc:	tbz	w8, #0, 41c318 <ferror@plt+0x1a588>
  41c100:	b	41c3ac <ferror@plt+0x1a61c>
  41c104:	cmp	x8, x23
  41c108:	b.cs	41c118 <ferror@plt+0x1a388>  // b.hs, b.nlast
  41c10c:	mov	w8, wzr
  41c110:	tbz	w8, #0, 41c318 <ferror@plt+0x1a588>
  41c114:	b	41c3ac <ferror@plt+0x1a61c>
  41c118:	ldur	x9, [x29, #-24]
  41c11c:	stur	x26, [x29, #-8]
  41c120:	ldr	x26, [x9, #8]
  41c124:	cbz	x26, 41c30c <ferror@plt+0x1a57c>
  41c128:	ldr	w9, [x20, #32]
  41c12c:	cmp	w9, #0x4
  41c130:	b.eq	41c158 <ferror@plt+0x1a3c8>  // b.none
  41c134:	cmp	w9, #0x9
  41c138:	b.ne	41c204 <ferror@plt+0x1a474>  // b.any
  41c13c:	ldur	x9, [x29, #-8]
  41c140:	mov	x24, x21
  41c144:	and	w9, w9, #0x7fffffff
  41c148:	orr	x10, x9, #0xffffffff80000000
  41c14c:	tst	x9, #0x40000000
  41c150:	csel	x9, x9, x10, eq  // eq = none
  41c154:	b	41c160 <ferror@plt+0x1a3d0>
  41c158:	ldr	x9, [x19, #16]
  41c15c:	mov	x24, x21
  41c160:	ldur	x21, [x29, #-24]
  41c164:	ldr	x10, [x19, #8]
  41c168:	ldr	x11, [x21, #16]
  41c16c:	lsr	x14, x10, #8
  41c170:	cmp	x14, x11
  41c174:	b.cs	41c22c <ferror@plt+0x1a49c>  // b.hs, b.nlast
  41c178:	ldr	x12, [x20, #8]
  41c17c:	lsl	x11, x14, #5
  41c180:	ldr	x13, [x26, x11]
  41c184:	ldrh	w11, [x25, #82]
  41c188:	ldr	x12, [x12, #16]
  41c18c:	add	x9, x13, x9
  41c190:	sub	x8, x9, x8
  41c194:	cmp	w11, #0x8c
  41c198:	sub	x8, x8, x12
  41c19c:	b.eq	41c26c <ferror@plt+0x1a4dc>  // b.none
  41c1a0:	cmp	w11, #0x28
  41c1a4:	mov	x21, x24
  41c1a8:	b.ne	41c2d4 <ferror@plt+0x1a544>  // b.any
  41c1ac:	and	x0, x10, #0xff
  41c1b0:	stp	x8, x9, [sp, #8]
  41c1b4:	str	x14, [sp, #24]
  41c1b8:	bl	418500 <ferror@plt+0x16770>
  41c1bc:	adrp	x24, 465000 <warn@@Base+0x23c10>
  41c1c0:	add	x24, x24, #0x885
  41c1c4:	cbz	x0, 41c2f4 <ferror@plt+0x1a564>
  41c1c8:	adrp	x1, 45e000 <warn@@Base+0x1cc10>
  41c1cc:	add	x1, x1, #0x218
  41c1d0:	str	x0, [sp]
  41c1d4:	bl	401bf0 <strcmp@plt>
  41c1d8:	cbz	w0, 41c30c <ferror@plt+0x1a57c>
  41c1dc:	ldr	x0, [sp]
  41c1e0:	adrp	x1, 45e000 <warn@@Base+0x1cc10>
  41c1e4:	add	x1, x1, #0x491
  41c1e8:	bl	401bf0 <strcmp@plt>
  41c1ec:	cbz	w0, 41c360 <ferror@plt+0x1a5d0>
  41c1f0:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c1f4:	mov	w2, #0x5                   	// #5
  41c1f8:	mov	x0, xzr
  41c1fc:	add	x1, x1, #0x942
  41c200:	b	41c2c4 <ferror@plt+0x1a534>
  41c204:	mov	w2, #0x5                   	// #5
  41c208:	mov	x0, xzr
  41c20c:	mov	x1, x21
  41c210:	bl	401cc0 <dcgettext@plt>
  41c214:	ldr	w1, [x20, #32]
  41c218:	bl	44132c <error@@Base>
  41c21c:	ldur	x26, [x29, #-8]
  41c220:	mov	w8, #0x1                   	// #1
  41c224:	tbz	w8, #0, 41c318 <ferror@plt+0x1a588>
  41c228:	b	41c3ac <ferror@plt+0x1a61c>
  41c22c:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c230:	mov	w2, #0x5                   	// #5
  41c234:	mov	x0, xzr
  41c238:	add	x1, x1, #0x8e5
  41c23c:	bl	401cc0 <dcgettext@plt>
  41c240:	ldr	x8, [x19, #8]
  41c244:	ldr	x2, [x21, #16]
  41c248:	lsr	x1, x8, #8
  41c24c:	bl	44132c <error@@Base>
  41c250:	ldur	x26, [x29, #-8]
  41c254:	mov	x21, x24
  41c258:	adrp	x24, 465000 <warn@@Base+0x23c10>
  41c25c:	mov	w8, #0x1                   	// #1
  41c260:	add	x24, x24, #0x885
  41c264:	tbz	w8, #0, 41c318 <ferror@plt+0x1a588>
  41c268:	b	41c3ac <ferror@plt+0x1a61c>
  41c26c:	and	x0, x10, #0xff
  41c270:	stp	x8, x9, [sp, #8]
  41c274:	str	x14, [sp, #24]
  41c278:	bl	419f48 <ferror@plt+0x181b8>
  41c27c:	mov	x21, x24
  41c280:	cbz	x0, 41c330 <ferror@plt+0x1a5a0>
  41c284:	adrp	x1, 463000 <warn@@Base+0x21c10>
  41c288:	add	x1, x1, #0x351
  41c28c:	str	x0, [sp]
  41c290:	bl	401bf0 <strcmp@plt>
  41c294:	adrp	x24, 465000 <warn@@Base+0x23c10>
  41c298:	add	x24, x24, #0x885
  41c29c:	cbz	w0, 41c30c <ferror@plt+0x1a57c>
  41c2a0:	ldr	x0, [sp]
  41c2a4:	adrp	x1, 463000 <warn@@Base+0x21c10>
  41c2a8:	add	x1, x1, #0x4fd
  41c2ac:	bl	401bf0 <strcmp@plt>
  41c2b0:	cbz	w0, 41c368 <ferror@plt+0x1a5d8>
  41c2b4:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c2b8:	mov	w2, #0x5                   	// #5
  41c2bc:	mov	x0, xzr
  41c2c0:	add	x1, x1, #0x99a
  41c2c4:	bl	401cc0 <dcgettext@plt>
  41c2c8:	ldr	x1, [sp]
  41c2cc:	bl	4413f0 <warn@@Base>
  41c2d0:	b	41c30c <ferror@plt+0x1a57c>
  41c2d4:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c2d8:	mov	w2, #0x5                   	// #5
  41c2dc:	mov	x0, xzr
  41c2e0:	add	x1, x1, #0x9c8
  41c2e4:	bl	401cc0 <dcgettext@plt>
  41c2e8:	bl	4413f0 <warn@@Base>
  41c2ec:	mov	w8, #0x1                   	// #1
  41c2f0:	b	41c34c <ferror@plt+0x1a5bc>
  41c2f4:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c2f8:	mov	w2, #0x5                   	// #5
  41c2fc:	add	x1, x1, #0x918
  41c300:	bl	401cc0 <dcgettext@plt>
  41c304:	ldrb	w1, [x19, #8]
  41c308:	bl	4413f0 <warn@@Base>
  41c30c:	ldur	x26, [x29, #-8]
  41c310:	mov	w8, wzr
  41c314:	tbnz	w8, #0, 41c3ac <ferror@plt+0x1a61c>
  41c318:	ldp	x8, x9, [x20, #16]
  41c31c:	add	x19, x19, #0x18
  41c320:	madd	x9, x9, x27, x8
  41c324:	cmp	x19, x9
  41c328:	b.ne	41c09c <ferror@plt+0x1a30c>  // b.any
  41c32c:	b	41c3ac <ferror@plt+0x1a61c>
  41c330:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c334:	mov	w2, #0x5                   	// #5
  41c338:	add	x1, x1, #0x96e
  41c33c:	bl	401cc0 <dcgettext@plt>
  41c340:	ldrb	w1, [x19, #8]
  41c344:	bl	4413f0 <warn@@Base>
  41c348:	mov	w8, wzr
  41c34c:	ldur	x26, [x29, #-8]
  41c350:	adrp	x24, 465000 <warn@@Base+0x23c10>
  41c354:	add	x24, x24, #0x885
  41c358:	tbz	w8, #0, 41c318 <ferror@plt+0x1a588>
  41c35c:	b	41c3ac <ferror@plt+0x1a61c>
  41c360:	ldr	x10, [sp, #8]
  41c364:	b	41c370 <ferror@plt+0x1a5e0>
  41c368:	ldr	x10, [sp, #8]
  41c36c:	lsr	x10, x10, #1
  41c370:	ldr	x8, [sp, #24]
  41c374:	add	x8, x26, x8, lsl #5
  41c378:	ldr	w9, [x8, #28]
  41c37c:	ldur	x26, [x29, #-8]
  41c380:	strh	w9, [x22]
  41c384:	ldr	x9, [sp, #16]
  41c388:	bfxil	w26, w10, #0, #31
  41c38c:	str	x9, [x22, #8]
  41c390:	ldr	x9, [sp, #32]
  41c394:	cbz	x9, 41c0cc <ferror@plt+0x1a33c>
  41c398:	ldr	x8, [x8, #16]
  41c39c:	str	x8, [x9]
  41c3a0:	b	41c0cc <ferror@plt+0x1a33c>
  41c3a4:	mov	w0, wzr
  41c3a8:	b	41c3c4 <ferror@plt+0x1a634>
  41c3ac:	ldur	x8, [x29, #-16]
  41c3b0:	str	w26, [x8]
  41c3b4:	str	x19, [x20, #40]
  41c3b8:	b	41c3c0 <ferror@plt+0x1a630>
  41c3bc:	str	w26, [x24]
  41c3c0:	mov	w0, #0x1                   	// #1
  41c3c4:	ldp	x20, x19, [sp, #144]
  41c3c8:	ldp	x22, x21, [sp, #128]
  41c3cc:	ldp	x24, x23, [sp, #112]
  41c3d0:	ldp	x26, x25, [sp, #96]
  41c3d4:	ldp	x28, x27, [sp, #80]
  41c3d8:	ldp	x29, x30, [sp, #64]
  41c3dc:	add	sp, sp, #0xa0
  41c3e0:	ret
  41c3e4:	stp	x29, x30, [sp, #-32]!
  41c3e8:	str	x19, [sp, #16]
  41c3ec:	mov	x19, x0
  41c3f0:	ldr	x0, [x0]
  41c3f4:	mov	x29, sp
  41c3f8:	cbz	x0, 41c400 <ferror@plt+0x1a670>
  41c3fc:	bl	401c10 <free@plt>
  41c400:	ldr	x0, [x19, #16]
  41c404:	cbz	x0, 41c40c <ferror@plt+0x1a67c>
  41c408:	bl	401c10 <free@plt>
  41c40c:	ldr	x19, [sp, #16]
  41c410:	ldp	x29, x30, [sp], #32
  41c414:	ret
  41c418:	ldrh	w9, [x0, #82]
  41c41c:	and	x8, x1, #0x7fffffff
  41c420:	orr	x10, x1, #0xffffffff80000000
  41c424:	tst	x1, #0x40000000
  41c428:	csel	x8, x8, x10, eq  // eq = none
  41c42c:	cmp	w9, #0x8c
  41c430:	cset	w9, eq  // eq = none
  41c434:	lsl	x8, x8, x9
  41c438:	add	x0, x8, x2
  41c43c:	ret
  41c440:	sub	sp, sp, #0x40
  41c444:	stp	x29, x30, [sp, #32]
  41c448:	stp	x20, x19, [sp, #48]
  41c44c:	mov	x5, x3
  41c450:	mov	x19, x2
  41c454:	ldp	x8, x2, [x1, #24]
  41c458:	ldp	x3, x9, [x1, #40]
  41c45c:	add	x29, sp, #0x20
  41c460:	tst	x5, #0xffff
  41c464:	csel	x6, x19, x4, eq  // eq = none
  41c468:	add	x10, sp, #0x10
  41c46c:	sub	x7, x29, #0x8
  41c470:	mov	x1, x8
  41c474:	mov	x4, x9
  41c478:	str	x10, [sp]
  41c47c:	bl	41c9f4 <ferror@plt+0x1ac64>
  41c480:	mov	w1, #0x4                   	// #4
  41c484:	mov	x0, x19
  41c488:	bl	406f54 <ferror@plt+0x51c4>
  41c48c:	ldur	x19, [x29, #-8]
  41c490:	cbz	x19, 41c4dc <ferror@plt+0x1a74c>
  41c494:	adrp	x20, 48b000 <warn@@Base+0x49c10>
  41c498:	ldr	x3, [x20, #3712]
  41c49c:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41c4a0:	add	x0, x0, #0x9fb
  41c4a4:	mov	w1, #0x2                   	// #2
  41c4a8:	mov	w2, #0x1                   	// #1
  41c4ac:	bl	401c60 <fwrite@plt>
  41c4b0:	ldr	x1, [x20, #3712]
  41c4b4:	mov	x0, x19
  41c4b8:	bl	401950 <fputs@plt>
  41c4bc:	ldr	x1, [sp, #16]
  41c4c0:	cbz	x1, 41c4d0 <ferror@plt+0x1a740>
  41c4c4:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41c4c8:	add	x0, x0, #0x9fe
  41c4cc:	bl	401d10 <printf@plt>
  41c4d0:	ldr	x1, [x20, #3712]
  41c4d4:	mov	w0, #0x3e                  	// #62
  41c4d8:	bl	4019e0 <fputc@plt>
  41c4dc:	mov	x0, x19
  41c4e0:	ldp	x20, x19, [sp, #48]
  41c4e4:	ldp	x29, x30, [sp, #32]
  41c4e8:	add	sp, sp, #0x40
  41c4ec:	ret
  41c4f0:	sub	sp, sp, #0x80
  41c4f4:	stp	x29, x30, [sp, #32]
  41c4f8:	stp	x24, x23, [sp, #80]
  41c4fc:	stp	x22, x21, [sp, #96]
  41c500:	stp	x20, x19, [sp, #112]
  41c504:	add	x29, sp, #0x20
  41c508:	mov	x19, x6
  41c50c:	mov	x20, x5
  41c510:	mov	x21, x4
  41c514:	mov	x23, x1
  41c518:	mov	x22, x0
  41c51c:	mov	x8, #0xffffffffffffffff    	// #-1
  41c520:	str	x27, [sp, #48]
  41c524:	stp	x26, x25, [sp, #64]
  41c528:	str	w2, [x29, #28]
  41c52c:	str	x8, [sp, #8]
  41c530:	cbz	w3, 41c624 <ferror@plt+0x1a894>
  41c534:	mov	w24, w3
  41c538:	strh	wzr, [sp, #16]
  41c53c:	str	xzr, [sp, #24]
  41c540:	ldr	w27, [x29, #28]
  41c544:	tbnz	w27, #31, 41c658 <ferror@plt+0x1a8c8>
  41c548:	ldr	x8, [x20, #16]
  41c54c:	mov	x0, x22
  41c550:	mov	x1, x27
  41c554:	add	x2, x8, x21
  41c558:	bl	41c418 <ferror@plt+0x1a688>
  41c55c:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c560:	mov	x25, x0
  41c564:	add	x1, x1, #0xa05
  41c568:	mov	w2, #0x5                   	// #5
  41c56c:	mov	x0, xzr
  41c570:	bl	401cc0 <dcgettext@plt>
  41c574:	bl	401d10 <printf@plt>
  41c578:	adrp	x26, 48b000 <warn@@Base+0x49c10>
  41c57c:	cbnz	x25, 41c588 <ferror@plt+0x1a7f8>
  41c580:	ldrh	w8, [sp, #16]
  41c584:	cbz	w8, 41c874 <ferror@plt+0x1aae4>
  41c588:	ldp	x3, x4, [sp, #16]
  41c58c:	mov	x0, x22
  41c590:	mov	x1, x23
  41c594:	mov	x2, x25
  41c598:	bl	41c440 <ferror@plt+0x1a6b0>
  41c59c:	mov	x25, x0
  41c5a0:	ldr	x1, [x26, #3712]
  41c5a4:	mov	w0, #0xa                   	// #10
  41c5a8:	bl	4019e0 <fputc@plt>
  41c5ac:	cbz	x25, 41c610 <ferror@plt+0x1a880>
  41c5b0:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c5b4:	add	x1, x1, #0xa1d
  41c5b8:	mov	w2, #0x14                  	// #20
  41c5bc:	mov	x0, x25
  41c5c0:	bl	401a90 <strncmp@plt>
  41c5c4:	cbz	w0, 41c6d0 <ferror@plt+0x1a940>
  41c5c8:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c5cc:	add	x1, x1, #0xa32
  41c5d0:	mov	w2, #0x14                  	// #20
  41c5d4:	mov	x0, x25
  41c5d8:	bl	401a90 <strncmp@plt>
  41c5dc:	cbz	w0, 41c6d0 <ferror@plt+0x1a940>
  41c5e0:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c5e4:	add	x1, x1, #0xa47
  41c5e8:	mov	w2, #0x14                  	// #20
  41c5ec:	mov	x0, x25
  41c5f0:	bl	401a90 <strncmp@plt>
  41c5f4:	cbz	w0, 41c6d0 <ferror@plt+0x1a940>
  41c5f8:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c5fc:	add	x1, x1, #0xa5c
  41c600:	mov	w2, #0x19                  	// #25
  41c604:	mov	x0, x25
  41c608:	bl	401a90 <strncmp@plt>
  41c60c:	cbz	w0, 41c6d0 <ferror@plt+0x1a940>
  41c610:	mov	w4, wzr
  41c614:	mov	w8, wzr
  41c618:	mov	w25, #0x1                   	// #1
  41c61c:	tbnz	w8, #0, 41c744 <ferror@plt+0x1a9b4>
  41c620:	b	41c81c <ferror@plt+0x1aa8c>
  41c624:	add	x5, x29, #0x1c
  41c628:	add	x6, sp, #0x10
  41c62c:	add	x7, sp, #0x8
  41c630:	mov	x0, x22
  41c634:	mov	x1, x23
  41c638:	mov	x2, x19
  41c63c:	mov	x3, x20
  41c640:	mov	x4, x21
  41c644:	bl	41beb0 <ferror@plt+0x1a120>
  41c648:	cbz	w0, 41c818 <ferror@plt+0x1aa88>
  41c64c:	mov	w24, #0x4                   	// #4
  41c650:	ldr	w27, [x29, #28]
  41c654:	tbz	w27, #31, 41c548 <ferror@plt+0x1a7b8>
  41c658:	tst	w27, #0x70000000
  41c65c:	mov	w25, #0x1                   	// #1
  41c660:	b.eq	41c690 <ferror@plt+0x1a900>  // b.none
  41c664:	ldrh	w8, [x22, #82]
  41c668:	cmp	w8, #0x28
  41c66c:	b.ne	41c690 <ferror@plt+0x1a900>  // b.any
  41c670:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c674:	add	x1, x1, #0xa76
  41c678:	mov	w2, #0x5                   	// #5
  41c67c:	mov	x0, xzr
  41c680:	bl	401cc0 <dcgettext@plt>
  41c684:	mov	w1, w27
  41c688:	bl	4413f0 <warn@@Base>
  41c68c:	mov	w25, wzr
  41c690:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c694:	add	x1, x1, #0xaa2
  41c698:	mov	w2, #0x5                   	// #5
  41c69c:	mov	x0, xzr
  41c6a0:	ubfx	w26, w27, #24, #7
  41c6a4:	bl	401cc0 <dcgettext@plt>
  41c6a8:	mov	w1, w26
  41c6ac:	bl	401d10 <printf@plt>
  41c6b0:	cbz	w26, 41c71c <ferror@plt+0x1a98c>
  41c6b4:	cmp	w26, #0x2
  41c6b8:	b.hi	41c750 <ferror@plt+0x1a9c0>  // b.pmore
  41c6bc:	ubfx	w4, w27, #16, #8
  41c6c0:	lsl	w8, w27, #16
  41c6c4:	sub	w24, w24, #0x2
  41c6c8:	str	w8, [x29, #28]
  41c6cc:	b	41c754 <ferror@plt+0x1a9c4>
  41c6d0:	add	x21, x21, #0x4
  41c6d4:	add	x5, x29, #0x1c
  41c6d8:	add	x6, sp, #0x10
  41c6dc:	mov	x0, x22
  41c6e0:	mov	x1, x23
  41c6e4:	mov	x2, x19
  41c6e8:	mov	x3, x20
  41c6ec:	mov	x4, x21
  41c6f0:	mov	x7, xzr
  41c6f4:	bl	41beb0 <ferror@plt+0x1a120>
  41c6f8:	cbz	w0, 41c730 <ferror@plt+0x1a9a0>
  41c6fc:	ldr	w9, [x29, #28]
  41c700:	mov	w8, #0x1                   	// #1
  41c704:	mov	w24, #0x3                   	// #3
  41c708:	lsr	w4, w9, #24
  41c70c:	lsl	w9, w9, #8
  41c710:	str	w9, [x29, #28]
  41c714:	tbnz	w8, #0, 41c744 <ferror@plt+0x1a9b4>
  41c718:	b	41c81c <ferror@plt+0x1aa8c>
  41c71c:	lsl	w8, w27, #8
  41c720:	mov	w4, wzr
  41c724:	str	w8, [x29, #28]
  41c728:	sub	w24, w24, #0x1
  41c72c:	b	41c754 <ferror@plt+0x1a9c4>
  41c730:	mov	w24, wzr
  41c734:	mov	w8, wzr
  41c738:	mov	w25, wzr
  41c73c:	mov	w4, #0x1                   	// #1
  41c740:	tbz	w8, #0, 41c81c <ferror@plt+0x1aa8c>
  41c744:	mov	w25, #0x1                   	// #1
  41c748:	mov	w26, #0xffffffff            	// #-1
  41c74c:	b	41c754 <ferror@plt+0x1a9c4>
  41c750:	mov	w4, wzr
  41c754:	ldrh	w8, [x22, #82]
  41c758:	cmp	w8, #0x8c
  41c75c:	b.eq	41c794 <ferror@plt+0x1aa04>  // b.none
  41c760:	cmp	w8, #0x28
  41c764:	b.ne	41c7c8 <ferror@plt+0x1aa38>  // b.any
  41c768:	cmp	w26, #0x2
  41c76c:	b.gt	41c7e8 <ferror@plt+0x1aa58>
  41c770:	ldr	w2, [x29, #28]
  41c774:	mov	x0, x22
  41c778:	mov	x1, x23
  41c77c:	mov	w3, w24
  41c780:	mov	x5, x21
  41c784:	mov	x6, x20
  41c788:	mov	x7, x19
  41c78c:	bl	41cb28 <ferror@plt+0x1ad98>
  41c790:	b	41c7bc <ferror@plt+0x1aa2c>
  41c794:	cmp	w26, #0x2
  41c798:	b.gt	41c840 <ferror@plt+0x1aab0>
  41c79c:	ldr	w2, [x29, #28]
  41c7a0:	mov	x0, x22
  41c7a4:	mov	x1, x23
  41c7a8:	mov	w3, w24
  41c7ac:	mov	x5, x21
  41c7b0:	mov	x6, x20
  41c7b4:	mov	x7, x19
  41c7b8:	bl	41d420 <ferror@plt+0x1b690>
  41c7bc:	cmp	w0, #0x0
  41c7c0:	csel	w25, wzr, w25, eq  // eq = none
  41c7c4:	b	41c81c <ferror@plt+0x1aa8c>
  41c7c8:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c7cc:	add	x1, x1, #0xb7f
  41c7d0:	mov	w2, #0x5                   	// #5
  41c7d4:	mov	x0, xzr
  41c7d8:	bl	401cc0 <dcgettext@plt>
  41c7dc:	ldrh	w1, [x22, #82]
  41c7e0:	bl	44132c <error@@Base>
  41c7e4:	b	41c818 <ferror@plt+0x1aa88>
  41c7e8:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c7ec:	add	x1, x1, #0xabd
  41c7f0:	mov	w2, #0x5                   	// #5
  41c7f4:	mov	x0, xzr
  41c7f8:	bl	401cc0 <dcgettext@plt>
  41c7fc:	bl	4413f0 <warn@@Base>
  41c800:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c804:	add	x1, x1, #0xaea
  41c808:	mov	w2, #0x5                   	// #5
  41c80c:	mov	x0, xzr
  41c810:	bl	401cc0 <dcgettext@plt>
  41c814:	bl	401d10 <printf@plt>
  41c818:	mov	w25, wzr
  41c81c:	mov	w0, w25
  41c820:	ldp	x20, x19, [sp, #112]
  41c824:	ldp	x22, x21, [sp, #96]
  41c828:	ldp	x24, x23, [sp, #80]
  41c82c:	ldp	x26, x25, [sp, #64]
  41c830:	ldr	x27, [sp, #48]
  41c834:	ldp	x29, x30, [sp, #32]
  41c838:	add	sp, sp, #0x80
  41c83c:	ret
  41c840:	cmp	w26, #0x4
  41c844:	b.gt	41c8e0 <ferror@plt+0x1ab50>
  41c848:	ldr	w19, [x29, #28]
  41c84c:	mvn	w8, w19
  41c850:	tst	w8, #0xfe0000
  41c854:	b.ne	41c900 <ferror@plt+0x1ab70>  // b.any
  41c858:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c85c:	add	x1, x1, #0xaf8
  41c860:	mov	w2, #0x5                   	// #5
  41c864:	mov	x0, xzr
  41c868:	bl	401cc0 <dcgettext@plt>
  41c86c:	bl	401d10 <printf@plt>
  41c870:	b	41c920 <ferror@plt+0x1ab90>
  41c874:	ldr	x8, [sp, #24]
  41c878:	cbnz	x8, 41c588 <ferror@plt+0x1a7f8>
  41c87c:	ldr	x27, [sp, #8]
  41c880:	cmn	x27, #0x1
  41c884:	b.eq	41c588 <ferror@plt+0x1a7f8>  // b.none
  41c888:	ldr	x8, [x23, #48]
  41c88c:	cmp	x27, x8
  41c890:	b.cs	41c588 <ferror@plt+0x1a7f8>  // b.hs, b.nlast
  41c894:	ldr	x25, [x23, #40]
  41c898:	mov	w1, #0x4                   	// #4
  41c89c:	mov	x0, xzr
  41c8a0:	bl	406f54 <ferror@plt+0x51c4>
  41c8a4:	cbz	x25, 41c5a0 <ferror@plt+0x1a810>
  41c8a8:	ldr	x3, [x26, #3712]
  41c8ac:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41c8b0:	add	x0, x0, #0x9fb
  41c8b4:	mov	w1, #0x2                   	// #2
  41c8b8:	mov	w2, #0x1                   	// #1
  41c8bc:	add	x25, x25, x27
  41c8c0:	bl	401c60 <fwrite@plt>
  41c8c4:	ldr	x1, [x26, #3712]
  41c8c8:	mov	x0, x25
  41c8cc:	bl	401950 <fputs@plt>
  41c8d0:	ldr	x1, [x26, #3712]
  41c8d4:	mov	w0, #0x3e                  	// #62
  41c8d8:	bl	4019e0 <fputc@plt>
  41c8dc:	b	41c5a0 <ferror@plt+0x1a810>
  41c8e0:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c8e4:	add	x1, x1, #0xb6c
  41c8e8:	mov	w2, #0x5                   	// #5
  41c8ec:	mov	x0, xzr
  41c8f0:	bl	401cc0 <dcgettext@plt>
  41c8f4:	mov	w1, w26
  41c8f8:	bl	401d10 <printf@plt>
  41c8fc:	b	41c81c <ferror@plt+0x1aa8c>
  41c900:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c904:	add	x1, x1, #0xb1c
  41c908:	mov	w2, #0x5                   	// #5
  41c90c:	mov	x0, xzr
  41c910:	bl	401cc0 <dcgettext@plt>
  41c914:	ubfx	x8, x19, #14, #18
  41c918:	and	w1, w8, #0x1fc
  41c91c:	bl	401d10 <printf@plt>
  41c920:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c924:	add	x1, x1, #0xb32
  41c928:	mov	w2, #0x5                   	// #5
  41c92c:	mov	x0, xzr
  41c930:	bl	401cc0 <dcgettext@plt>
  41c934:	bl	401d10 <printf@plt>
  41c938:	cmp	w26, #0x4
  41c93c:	b.ne	41c94c <ferror@plt+0x1abbc>  // b.any
  41c940:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41c944:	add	x0, x0, #0xb49
  41c948:	bl	401d10 <printf@plt>
  41c94c:	ubfx	w0, w19, #4, #13
  41c950:	bl	41da08 <ferror@plt+0x1bc78>
  41c954:	mov	w0, #0xa                   	// #10
  41c958:	bl	401d40 <putchar@plt>
  41c95c:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41c960:	add	x1, x1, #0xb55
  41c964:	mov	w2, #0x5                   	// #5
  41c968:	mov	x0, xzr
  41c96c:	bl	401cc0 <dcgettext@plt>
  41c970:	adrp	x9, 447000 <warn@@Base+0x5c10>
  41c974:	and	x8, x19, #0xf
  41c978:	add	x9, x9, #0x860
  41c97c:	ldr	x1, [x9, x8, lsl #3]
  41c980:	bl	401d10 <printf@plt>
  41c984:	b	41c81c <ferror@plt+0x1aa8c>
  41c988:	ldr	x8, [x0, #112]
  41c98c:	cbz	x8, 41c9ec <ferror@plt+0x1ac5c>
  41c990:	ldr	w9, [x0, #100]
  41c994:	cbz	w9, 41c9ec <ferror@plt+0x1ac5c>
  41c998:	mov	x9, xzr
  41c99c:	b	41c9bc <ferror@plt+0x1ac2c>
  41c9a0:	mov	w10, #0x1                   	// #1
  41c9a4:	tbz	w10, #0, 41c9e4 <ferror@plt+0x1ac54>
  41c9a8:	ldr	w10, [x0, #100]
  41c9ac:	add	x9, x9, #0x1
  41c9b0:	add	x8, x8, #0x50
  41c9b4:	cmp	x9, x10
  41c9b8:	b.cs	41c9ec <ferror@plt+0x1ac5c>  // b.hs, b.nlast
  41c9bc:	ldr	x10, [x8, #16]
  41c9c0:	cmp	x10, x1
  41c9c4:	b.hi	41c9a0 <ferror@plt+0x1ac10>  // b.pmore
  41c9c8:	ldr	x11, [x8, #32]
  41c9cc:	add	x10, x11, x10
  41c9d0:	cmp	x10, x1
  41c9d4:	b.ls	41c9a0 <ferror@plt+0x1ac10>  // b.plast
  41c9d8:	mov	w10, wzr
  41c9dc:	mov	x2, x8
  41c9e0:	tbnz	w10, #0, 41c9a8 <ferror@plt+0x1ac18>
  41c9e4:	mov	x0, x2
  41c9e8:	ret
  41c9ec:	mov	x0, xzr
  41c9f0:	ret
  41c9f4:	stp	x29, x30, [sp, #-48]!
  41c9f8:	stp	x20, x19, [sp, #32]
  41c9fc:	ldrh	w9, [x0, #82]
  41ca00:	mov	x29, sp
  41ca04:	ldr	x20, [x29, #48]
  41ca08:	and	x8, x6, #0xfffffffffffffffe
  41ca0c:	cmp	w9, #0x28
  41ca10:	str	x21, [sp, #16]
  41ca14:	mov	x19, x7
  41ca18:	mov	x7, xzr
  41ca1c:	add	x10, x1, x2, lsl #5
  41ca20:	and	w11, w5, #0xffff
  41ca24:	csel	x8, x8, x6, eq  // eq = none
  41ca28:	mov	w21, #0x100000              	// #1048576
  41ca2c:	cmp	x1, x10
  41ca30:	b.cs	41cad4 <ferror@plt+0x1ad44>  // b.hs, b.nlast
  41ca34:	sub	x12, x10, x1
  41ca38:	asr	x12, x12, #5
  41ca3c:	cmp	x12, #0x0
  41ca40:	cinc	x12, x12, lt  // lt = tstop
  41ca44:	asr	x14, x12, #1
  41ca48:	add	x12, x1, x14, lsl #5
  41ca4c:	ldr	x13, [x12]
  41ca50:	ldr	x15, [x12, #16]
  41ca54:	cmp	w9, #0x28
  41ca58:	and	x16, x13, #0xfffffffffffffffe
  41ca5c:	csel	x13, x16, x13, eq  // eq = none
  41ca60:	cbz	x15, 41caa0 <ferror@plt+0x1ad10>
  41ca64:	cmp	x8, x13
  41ca68:	cbz	w11, 41ca84 <ferror@plt+0x1acf4>
  41ca6c:	b.cc	41caa0 <ferror@plt+0x1ad10>  // b.lo, b.ul, b.last
  41ca70:	add	x14, x1, x14, lsl #5
  41ca74:	ldr	w14, [x14, #28]
  41ca78:	cmp	w11, w14
  41ca7c:	b.eq	41ca88 <ferror@plt+0x1acf8>  // b.none
  41ca80:	b	41caa0 <ferror@plt+0x1ad10>
  41ca84:	b.cc	41caa0 <ferror@plt+0x1ad10>  // b.lo, b.ul, b.last
  41ca88:	sub	x14, x8, x13
  41ca8c:	cmp	x14, x21
  41ca90:	b.cs	41caa0 <ferror@plt+0x1ad10>  // b.hs, b.nlast
  41ca94:	cbz	x14, 41cac0 <ferror@plt+0x1ad30>
  41ca98:	mov	x21, x14
  41ca9c:	mov	x7, x12
  41caa0:	add	x14, x12, #0x20
  41caa4:	cmp	x8, x13
  41caa8:	csel	x1, x1, x14, cc  // cc = lo, ul, last
  41caac:	csel	x10, x12, x10, cc  // cc = lo, ul, last
  41cab0:	mov	w13, #0x1                   	// #1
  41cab4:	mov	x12, x7
  41cab8:	tbnz	w13, #0, 41ca2c <ferror@plt+0x1ac9c>
  41cabc:	b	41cad8 <ferror@plt+0x1ad48>
  41cac0:	mov	x21, xzr
  41cac4:	mov	w13, wzr
  41cac8:	mov	x7, x12
  41cacc:	tbnz	w13, #0, 41ca2c <ferror@plt+0x1ac9c>
  41cad0:	b	41cad8 <ferror@plt+0x1ad48>
  41cad4:	mov	x12, x7
  41cad8:	cbz	x12, 41caf0 <ferror@plt+0x1ad60>
  41cadc:	ldr	x8, [x12, #16]
  41cae0:	cmp	x8, x4
  41cae4:	b.cs	41caf8 <ferror@plt+0x1ad68>  // b.hs, b.nlast
  41cae8:	add	x0, x3, x8
  41caec:	b	41cb0c <ferror@plt+0x1ad7c>
  41caf0:	mov	x0, xzr
  41caf4:	b	41cb10 <ferror@plt+0x1ad80>
  41caf8:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41cafc:	add	x1, x1, #0x744
  41cb00:	mov	w2, #0x5                   	// #5
  41cb04:	mov	x0, xzr
  41cb08:	bl	401cc0 <dcgettext@plt>
  41cb0c:	mov	x8, x21
  41cb10:	str	x0, [x19]
  41cb14:	str	x8, [x20]
  41cb18:	ldp	x20, x19, [sp, #32]
  41cb1c:	ldr	x21, [sp, #16]
  41cb20:	ldp	x29, x30, [sp], #48
  41cb24:	ret
  41cb28:	sub	sp, sp, #0xa0
  41cb2c:	stp	x20, x19, [sp, #144]
  41cb30:	adrp	x19, 465000 <warn@@Base+0x23c10>
  41cb34:	stp	x29, x30, [sp, #64]
  41cb38:	stp	x28, x27, [sp, #80]
  41cb3c:	stp	x26, x25, [sp, #96]
  41cb40:	stp	x24, x23, [sp, #112]
  41cb44:	stp	x22, x21, [sp, #128]
  41cb48:	add	x29, sp, #0x40
  41cb4c:	mov	x23, x7
  41cb50:	mov	x24, x6
  41cb54:	mov	x21, x5
  41cb58:	mov	w22, w4
  41cb5c:	mov	w26, w3
  41cb60:	mov	x27, x1
  41cb64:	mov	x20, x0
  41cb68:	add	x19, x19, #0xbc8
  41cb6c:	mov	w8, #0x1                   	// #1
  41cb70:	stur	w2, [x29, #-4]
  41cb74:	str	w8, [sp, #4]
  41cb78:	stp	x1, x0, [sp, #8]
  41cb7c:	b	41cb88 <ferror@plt+0x1adf8>
  41cb80:	mov	w8, #0x3                   	// #3
  41cb84:	cbnz	w8, 41d3d0 <ferror@plt+0x1b640>
  41cb88:	cbz	w22, 41cbc4 <ferror@plt+0x1ae34>
  41cb8c:	cbnz	w26, 41cbc4 <ferror@plt+0x1ae34>
  41cb90:	add	x21, x21, #0x4
  41cb94:	sub	x5, x29, #0x4
  41cb98:	sub	x6, x29, #0x18
  41cb9c:	mov	x0, x20
  41cba0:	mov	x1, x27
  41cba4:	mov	x2, x23
  41cba8:	mov	x3, x24
  41cbac:	mov	x4, x21
  41cbb0:	mov	x7, xzr
  41cbb4:	bl	41beb0 <ferror@plt+0x1a120>
  41cbb8:	cbz	w0, 41d328 <ferror@plt+0x1b598>
  41cbbc:	sub	w22, w22, #0x1
  41cbc0:	mov	w26, #0x4                   	// #4
  41cbc4:	cbz	w26, 41cb80 <ferror@plt+0x1adf0>
  41cbc8:	ldur	w28, [x29, #-4]
  41cbcc:	mov	x0, x19
  41cbd0:	sub	w26, w26, #0x1
  41cbd4:	lsr	w25, w28, #24
  41cbd8:	lsl	w8, w28, #8
  41cbdc:	mov	w1, w25
  41cbe0:	stur	w8, [x29, #-4]
  41cbe4:	bl	401d10 <printf@plt>
  41cbe8:	and	w8, w25, #0xc0
  41cbec:	cmp	w8, #0x40
  41cbf0:	b.eq	41cc10 <ferror@plt+0x1ae80>  // b.none
  41cbf4:	cbnz	w8, 41cc28 <ferror@plt+0x1ae98>
  41cbf8:	ubfiz	w8, w25, #2, #6
  41cbfc:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41cc00:	add	w1, w8, #0x4
  41cc04:	add	x0, x0, #0xbd2
  41cc08:	bl	401d10 <printf@plt>
  41cc0c:	b	41d284 <ferror@plt+0x1b4f4>
  41cc10:	ubfiz	w8, w25, #2, #6
  41cc14:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41cc18:	add	w1, w8, #0x4
  41cc1c:	add	x0, x0, #0xbe6
  41cc20:	bl	401d10 <printf@plt>
  41cc24:	b	41d284 <ferror@plt+0x1b4f4>
  41cc28:	and	w8, w25, #0xf0
  41cc2c:	cmp	w8, #0xa0
  41cc30:	b.eq	41cce8 <ferror@plt+0x1af58>  // b.none
  41cc34:	cmp	w8, #0x90
  41cc38:	b.eq	41ccc8 <ferror@plt+0x1af38>  // b.none
  41cc3c:	cmp	w8, #0x80
  41cc40:	b.ne	41cd88 <ferror@plt+0x1aff8>  // b.any
  41cc44:	cbz	w22, 41cc80 <ferror@plt+0x1aef0>
  41cc48:	cbnz	w26, 41cc80 <ferror@plt+0x1aef0>
  41cc4c:	add	x21, x21, #0x4
  41cc50:	sub	x5, x29, #0x4
  41cc54:	sub	x6, x29, #0x18
  41cc58:	mov	x0, x20
  41cc5c:	mov	x1, x27
  41cc60:	mov	x2, x23
  41cc64:	mov	x3, x24
  41cc68:	mov	x4, x21
  41cc6c:	mov	x7, xzr
  41cc70:	bl	41beb0 <ferror@plt+0x1a120>
  41cc74:	cbz	w0, 41d328 <ferror@plt+0x1b598>
  41cc78:	sub	w22, w22, #0x1
  41cc7c:	mov	w26, #0x4                   	// #4
  41cc80:	cbz	w26, 41cdd0 <ferror@plt+0x1b040>
  41cc84:	ldur	w8, [x29, #-4]
  41cc88:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41cc8c:	add	x0, x0, #0xbca
  41cc90:	sub	w26, w26, #0x1
  41cc94:	lsr	w28, w8, #24
  41cc98:	lsl	w8, w8, #8
  41cc9c:	mov	w1, w28
  41cca0:	stur	w8, [x29, #-4]
  41cca4:	bl	401d10 <printf@plt>
  41cca8:	cmp	w25, #0x80
  41ccac:	b.ne	41cdf0 <ferror@plt+0x1b060>  // b.any
  41ccb0:	cbnz	w28, 41cdf0 <ferror@plt+0x1b060>
  41ccb4:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41ccb8:	mov	w2, #0x5                   	// #5
  41ccbc:	mov	x0, xzr
  41ccc0:	add	x1, x1, #0xc0e
  41ccc4:	b	41cdb0 <ferror@plt+0x1b020>
  41ccc8:	orr	w8, w25, #0x2
  41cccc:	cmp	w8, #0x9f
  41ccd0:	b.ne	41cdbc <ferror@plt+0x1b02c>  // b.any
  41ccd4:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41ccd8:	mov	w2, #0x5                   	// #5
  41ccdc:	mov	x0, xzr
  41cce0:	add	x1, x1, #0xc1f
  41cce4:	b	41cdb0 <ferror@plt+0x1b020>
  41cce8:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41ccec:	add	x0, x0, #0xc3e
  41ccf0:	mov	x27, x24
  41ccf4:	mov	x24, x23
  41ccf8:	ubfx	w19, w28, #24, #3
  41ccfc:	bl	401d10 <printf@plt>
  41cd00:	mov	w20, #0x1                   	// #1
  41cd04:	mov	w23, #0xffffffff            	// #-1
  41cd08:	b	41cd34 <ferror@plt+0x1afa4>
  41cd0c:	adrp	x0, 454000 <warn@@Base+0x12c10>
  41cd10:	add	x0, x0, #0x81
  41cd14:	bl	401d10 <printf@plt>
  41cd18:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41cd1c:	add	x0, x0, #0xc3a
  41cd20:	mov	w1, w25
  41cd24:	bl	401d10 <printf@plt>
  41cd28:	add	w23, w23, #0x1
  41cd2c:	cmp	w19, w23
  41cd30:	b.eq	41cd44 <ferror@plt+0x1afb4>  // b.none
  41cd34:	add	w25, w23, #0x5
  41cd38:	cbz	w20, 41cd0c <ferror@plt+0x1af7c>
  41cd3c:	mov	w20, wzr
  41cd40:	b	41cd18 <ferror@plt+0x1af88>
  41cd44:	mov	x23, x24
  41cd48:	mov	x24, x27
  41cd4c:	ldr	x27, [sp, #8]
  41cd50:	adrp	x19, 465000 <warn@@Base+0x23c10>
  41cd54:	add	x19, x19, #0xbc8
  41cd58:	tbz	w28, #27, 41cd78 <ferror@plt+0x1afe8>
  41cd5c:	cbnz	w20, 41cd6c <ferror@plt+0x1afdc>
  41cd60:	adrp	x0, 454000 <warn@@Base+0x12c10>
  41cd64:	add	x0, x0, #0x81
  41cd68:	bl	401d10 <printf@plt>
  41cd6c:	adrp	x0, 46f000 <warn@@Base+0x2dc10>
  41cd70:	add	x0, x0, #0xee4
  41cd74:	bl	401d10 <printf@plt>
  41cd78:	mov	w0, #0x7d                  	// #125
  41cd7c:	bl	401d40 <putchar@plt>
  41cd80:	ldr	x20, [sp, #16]
  41cd84:	b	41d284 <ferror@plt+0x1b4f4>
  41cd88:	cmp	w25, #0xb2
  41cd8c:	b.eq	41cf14 <ferror@plt+0x1b184>  // b.none
  41cd90:	cmp	w25, #0xb1
  41cd94:	b.eq	41ce4c <ferror@plt+0x1b0bc>  // b.none
  41cd98:	cmp	w25, #0xb0
  41cd9c:	b.ne	41cff0 <ferror@plt+0x1b260>  // b.any
  41cda0:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41cda4:	mov	w2, #0x5                   	// #5
  41cda8:	mov	x0, xzr
  41cdac:	add	x1, x1, #0xc49
  41cdb0:	bl	401cc0 <dcgettext@plt>
  41cdb4:	bl	401d10 <printf@plt>
  41cdb8:	b	41d284 <ferror@plt+0x1b4f4>
  41cdbc:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41cdc0:	ubfx	w1, w28, #24, #4
  41cdc4:	add	x0, x0, #0xc2f
  41cdc8:	bl	401d10 <printf@plt>
  41cdcc:	b	41d284 <ferror@plt+0x1b4f4>
  41cdd0:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41cdd4:	mov	w2, #0x5                   	// #5
  41cdd8:	mov	x0, xzr
  41cddc:	add	x1, x1, #0xbfa
  41cde0:	bl	401cc0 <dcgettext@plt>
  41cde4:	bl	401d10 <printf@plt>
  41cde8:	mov	w8, #0x1                   	// #1
  41cdec:	b	41cb84 <ferror@plt+0x1adf4>
  41cdf0:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41cdf4:	add	x0, x0, #0xc43
  41cdf8:	bfi	w28, w25, #8, #4
  41cdfc:	bl	401d10 <printf@plt>
  41ce00:	mov	w19, #0x1                   	// #1
  41ce04:	mov	w25, #0x4                   	// #4
  41ce08:	b	41ce34 <ferror@plt+0x1b0a4>
  41ce0c:	adrp	x0, 454000 <warn@@Base+0x12c10>
  41ce10:	add	x0, x0, #0x81
  41ce14:	bl	401d10 <printf@plt>
  41ce18:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41ce1c:	add	x0, x0, #0xc3a
  41ce20:	mov	w1, w25
  41ce24:	bl	401d10 <printf@plt>
  41ce28:	add	w25, w25, #0x1
  41ce2c:	cmp	w25, #0x10
  41ce30:	b.eq	41d150 <ferror@plt+0x1b3c0>  // b.none
  41ce34:	sub	w8, w25, #0x4
  41ce38:	lsr	w8, w28, w8
  41ce3c:	tbz	w8, #0, 41ce28 <ferror@plt+0x1b098>
  41ce40:	cbz	w19, 41ce0c <ferror@plt+0x1b07c>
  41ce44:	mov	w19, wzr
  41ce48:	b	41ce18 <ferror@plt+0x1b088>
  41ce4c:	cbz	w22, 41ce88 <ferror@plt+0x1b0f8>
  41ce50:	cbnz	w26, 41ce88 <ferror@plt+0x1b0f8>
  41ce54:	add	x21, x21, #0x4
  41ce58:	sub	x5, x29, #0x4
  41ce5c:	sub	x6, x29, #0x18
  41ce60:	mov	x0, x20
  41ce64:	mov	x1, x27
  41ce68:	mov	x2, x23
  41ce6c:	mov	x3, x24
  41ce70:	mov	x4, x21
  41ce74:	mov	x7, xzr
  41ce78:	bl	41beb0 <ferror@plt+0x1a120>
  41ce7c:	cbz	w0, 41d328 <ferror@plt+0x1b598>
  41ce80:	sub	w22, w22, #0x1
  41ce84:	mov	w26, #0x4                   	// #4
  41ce88:	cbz	w26, 41d330 <ferror@plt+0x1b5a0>
  41ce8c:	ldur	w19, [x29, #-4]
  41ce90:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41ce94:	add	x0, x0, #0xbca
  41ce98:	sub	w26, w26, #0x1
  41ce9c:	lsr	w25, w19, #24
  41cea0:	lsl	w8, w19, #8
  41cea4:	mov	w1, w25
  41cea8:	stur	w8, [x29, #-4]
  41ceac:	bl	401d10 <printf@plt>
  41ceb0:	lsr	w8, w19, #28
  41ceb4:	cbnz	w8, 41d358 <ferror@plt+0x1b5c8>
  41ceb8:	cbz	w25, 41d358 <ferror@plt+0x1b5c8>
  41cebc:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41cec0:	add	x0, x0, #0xc43
  41cec4:	ubfx	w28, w19, #24, #4
  41cec8:	bl	401d10 <printf@plt>
  41cecc:	mov	w25, wzr
  41ced0:	mov	w19, #0x1                   	// #1
  41ced4:	b	41cf00 <ferror@plt+0x1b170>
  41ced8:	adrp	x0, 454000 <warn@@Base+0x12c10>
  41cedc:	add	x0, x0, #0x81
  41cee0:	bl	401d10 <printf@plt>
  41cee4:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41cee8:	add	x0, x0, #0xc3a
  41ceec:	mov	w1, w25
  41cef0:	bl	401d10 <printf@plt>
  41cef4:	add	w25, w25, #0x1
  41cef8:	cmp	w25, #0xc
  41cefc:	b.eq	41d150 <ferror@plt+0x1b3c0>  // b.none
  41cf00:	lsr	w8, w28, w25
  41cf04:	tbz	w8, #0, 41cef4 <ferror@plt+0x1b164>
  41cf08:	cbz	w19, 41ced8 <ferror@plt+0x1b148>
  41cf0c:	mov	w19, wzr
  41cf10:	b	41cee4 <ferror@plt+0x1b154>
  41cf14:	mov	x25, xzr
  41cf18:	cbz	w22, 41cf54 <ferror@plt+0x1b1c4>
  41cf1c:	cbnz	w26, 41cf54 <ferror@plt+0x1b1c4>
  41cf20:	add	x21, x21, #0x4
  41cf24:	sub	x5, x29, #0x4
  41cf28:	sub	x6, x29, #0x18
  41cf2c:	mov	x0, x20
  41cf30:	mov	x1, x27
  41cf34:	mov	x2, x23
  41cf38:	mov	x3, x24
  41cf3c:	mov	x4, x21
  41cf40:	mov	x7, xzr
  41cf44:	bl	41beb0 <ferror@plt+0x1a120>
  41cf48:	cbz	w0, 41d250 <ferror@plt+0x1b4c0>
  41cf4c:	sub	w22, w22, #0x1
  41cf50:	mov	w26, #0x4                   	// #4
  41cf54:	cbz	w26, 41d0c4 <ferror@plt+0x1b334>
  41cf58:	ldur	w8, [x29, #-4]
  41cf5c:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41cf60:	add	x28, sp, #0x1c
  41cf64:	add	x0, x0, #0xbca
  41cf68:	lsr	w1, w8, #24
  41cf6c:	lsl	w8, w8, #8
  41cf70:	sub	w26, w26, #0x1
  41cf74:	strb	w1, [x28, x25]
  41cf78:	stur	w8, [x29, #-4]
  41cf7c:	bl	401d10 <printf@plt>
  41cf80:	ldrsb	w8, [x28, x25]
  41cf84:	add	x9, sp, #0x1c
  41cf88:	tbz	w8, #31, 41d0e8 <ferror@plt+0x1b358>
  41cf8c:	add	x25, x25, #0x1
  41cf90:	cmp	w25, #0x9
  41cf94:	b.ne	41cf18 <ferror@plt+0x1b188>  // b.any
  41cf98:	mov	w19, #0x9                   	// #9
  41cf9c:	mov	w25, #0x9                   	// #9
  41cfa0:	cmp	w19, #0x9
  41cfa4:	b.eq	41d0f4 <ferror@plt+0x1b364>  // b.none
  41cfa8:	add	x8, x9, x25
  41cfac:	add	x1, x8, #0x1
  41cfb0:	add	x0, sp, #0x1c
  41cfb4:	add	x3, sp, #0x18
  41cfb8:	mov	w2, wzr
  41cfbc:	mov	x4, xzr
  41cfc0:	bl	42b410 <ferror@plt+0x29680>
  41cfc4:	ldr	w8, [sp, #24]
  41cfc8:	add	w9, w19, #0x1
  41cfcc:	cmp	w8, w9
  41cfd0:	b.ne	41d400 <ferror@plt+0x1b670>  // b.any
  41cfd4:	lsl	x8, x0, #2
  41cfd8:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41cfdc:	add	x1, x8, #0x204
  41cfe0:	add	x0, x0, #0xd2c
  41cfe4:	bl	401d10 <printf@plt>
  41cfe8:	mov	w8, wzr
  41cfec:	b	41d278 <ferror@plt+0x1b4e8>
  41cff0:	sub	w8, w25, #0xb3
  41cff4:	cmp	w8, #0x16
  41cff8:	b.hi	41d118 <ferror@plt+0x1b388>  // b.pmore
  41cffc:	mov	w9, #0x1                   	// #1
  41d000:	lsl	w8, w9, w8
  41d004:	mov	w9, #0x1                   	// #1
  41d008:	movk	w9, #0x60, lsl #16
  41d00c:	tst	w8, w9
  41d010:	b.eq	41d118 <ferror@plt+0x1b388>  // b.none
  41d014:	cbz	w22, 41d050 <ferror@plt+0x1b2c0>
  41d018:	cbnz	w26, 41d050 <ferror@plt+0x1b2c0>
  41d01c:	add	x21, x21, #0x4
  41d020:	sub	x5, x29, #0x4
  41d024:	sub	x6, x29, #0x18
  41d028:	mov	x0, x20
  41d02c:	mov	x1, x27
  41d030:	mov	x2, x23
  41d034:	mov	x3, x24
  41d038:	mov	x4, x21
  41d03c:	mov	x7, xzr
  41d040:	bl	41beb0 <ferror@plt+0x1a120>
  41d044:	cbz	w0, 41d250 <ferror@plt+0x1b4c0>
  41d048:	sub	w22, w22, #0x1
  41d04c:	mov	w26, #0x4                   	// #4
  41d050:	cbz	w26, 41d25c <ferror@plt+0x1b4cc>
  41d054:	ldur	w20, [x29, #-4]
  41d058:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d05c:	add	x0, x0, #0xbca
  41d060:	sub	w26, w26, #0x1
  41d064:	lsr	w1, w20, #24
  41d068:	lsl	w8, w20, #8
  41d06c:	stur	w8, [x29, #-4]
  41d070:	bl	401d10 <printf@plt>
  41d074:	mov	w9, #0x10                  	// #16
  41d078:	lsr	w8, w20, #28
  41d07c:	bfxil	w9, w20, #28, #4
  41d080:	cmp	w25, #0xc8
  41d084:	csel	w25, w9, w8, eq  // eq = none
  41d088:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d08c:	add	x0, x0, #0xd3c
  41d090:	mov	w1, w25
  41d094:	ubfx	w19, w20, #24, #4
  41d098:	bl	401d10 <printf@plt>
  41d09c:	cbz	w19, 41d0b0 <ferror@plt+0x1b320>
  41d0a0:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d0a4:	add	w1, w25, w19
  41d0a8:	add	x0, x0, #0xd45
  41d0ac:	bl	401d10 <printf@plt>
  41d0b0:	mov	w0, #0x7d                  	// #125
  41d0b4:	bl	401d40 <putchar@plt>
  41d0b8:	ldr	x20, [sp, #16]
  41d0bc:	mov	w8, wzr
  41d0c0:	b	41d278 <ferror@plt+0x1b4e8>
  41d0c4:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41d0c8:	mov	w2, #0x5                   	// #5
  41d0cc:	mov	x0, xzr
  41d0d0:	add	x1, x1, #0xbfa
  41d0d4:	bl	401cc0 <dcgettext@plt>
  41d0d8:	bl	401d10 <printf@plt>
  41d0dc:	mov	w8, #0x1                   	// #1
  41d0e0:	cbnz	w8, 41cb84 <ferror@plt+0x1adf4>
  41d0e4:	b	41d284 <ferror@plt+0x1b4f4>
  41d0e8:	mov	w19, w25
  41d0ec:	cmp	w19, #0x9
  41d0f0:	b.ne	41cfa8 <ferror@plt+0x1b218>  // b.any
  41d0f4:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41d0f8:	mov	w2, #0x5                   	// #5
  41d0fc:	mov	x0, xzr
  41d100:	add	x1, x1, #0xc5d
  41d104:	bl	401cc0 <dcgettext@plt>
  41d108:	bl	44132c <error@@Base>
  41d10c:	mov	w8, wzr
  41d110:	str	wzr, [sp, #4]
  41d114:	b	41d278 <ferror@plt+0x1b4e8>
  41d118:	and	w8, w25, #0xf8
  41d11c:	cmp	w8, #0xd0
  41d120:	b.eq	41d12c <ferror@plt+0x1b39c>  // b.none
  41d124:	cmp	w8, #0xb8
  41d128:	b.ne	41d164 <ferror@plt+0x1b3d4>  // b.any
  41d12c:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d130:	add	x0, x0, #0xd4a
  41d134:	ubfx	w19, w28, #24, #3
  41d138:	bl	401d10 <printf@plt>
  41d13c:	cbz	w19, 41d150 <ferror@plt+0x1b3c0>
  41d140:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d144:	orr	w1, w19, #0x8
  41d148:	add	x0, x0, #0xd45
  41d14c:	bl	401d10 <printf@plt>
  41d150:	mov	w0, #0x7d                  	// #125
  41d154:	bl	401d40 <putchar@plt>
  41d158:	adrp	x19, 465000 <warn@@Base+0x23c10>
  41d15c:	add	x19, x19, #0xbc8
  41d160:	b	41d284 <ferror@plt+0x1b4f4>
  41d164:	mov	w8, #0x40000000            	// #1073741824
  41d168:	add	w8, w28, w8
  41d16c:	lsr	w8, w8, #25
  41d170:	cmp	w8, #0x2
  41d174:	b.hi	41d19c <ferror@plt+0x1b40c>  // b.pmore
  41d178:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d17c:	add	x0, x0, #0xd52
  41d180:	ubfx	w19, w28, #24, #3
  41d184:	bl	401d10 <printf@plt>
  41d188:	cbz	w19, 41d150 <ferror@plt+0x1b3c0>
  41d18c:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d190:	add	w1, w19, #0xa
  41d194:	add	x0, x0, #0xd61
  41d198:	b	41d14c <ferror@plt+0x1b3bc>
  41d19c:	cmp	w25, #0xc7
  41d1a0:	b.eq	41d294 <ferror@plt+0x1b504>  // b.none
  41d1a4:	cmp	w25, #0xc6
  41d1a8:	b.ne	41d3b0 <ferror@plt+0x1b620>  // b.any
  41d1ac:	adrp	x19, 465000 <warn@@Base+0x23c10>
  41d1b0:	add	x19, x19, #0xbc8
  41d1b4:	cbz	w22, 41d1f0 <ferror@plt+0x1b460>
  41d1b8:	cbnz	w26, 41d1f0 <ferror@plt+0x1b460>
  41d1bc:	add	x21, x21, #0x4
  41d1c0:	sub	x5, x29, #0x4
  41d1c4:	sub	x6, x29, #0x18
  41d1c8:	mov	x0, x20
  41d1cc:	mov	x1, x27
  41d1d0:	mov	x2, x23
  41d1d4:	mov	x3, x24
  41d1d8:	mov	x4, x21
  41d1dc:	mov	x7, xzr
  41d1e0:	bl	41beb0 <ferror@plt+0x1a120>
  41d1e4:	cbz	w0, 41d250 <ferror@plt+0x1b4c0>
  41d1e8:	sub	w22, w22, #0x1
  41d1ec:	mov	w26, #0x4                   	// #4
  41d1f0:	cbz	w26, 41d25c <ferror@plt+0x1b4cc>
  41d1f4:	ldur	w19, [x29, #-4]
  41d1f8:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d1fc:	add	x0, x0, #0xbca
  41d200:	sub	w26, w26, #0x1
  41d204:	lsr	w1, w19, #24
  41d208:	lsl	w8, w19, #8
  41d20c:	stur	w8, [x29, #-4]
  41d210:	bl	401d10 <printf@plt>
  41d214:	lsr	w25, w19, #28
  41d218:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d21c:	add	x0, x0, #0xd67
  41d220:	mov	w1, w25
  41d224:	ubfx	w19, w19, #24, #4
  41d228:	bl	401d10 <printf@plt>
  41d22c:	cbz	w19, 41d240 <ferror@plt+0x1b4b0>
  41d230:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d234:	add	w1, w19, w25
  41d238:	add	x0, x0, #0xd61
  41d23c:	bl	401d10 <printf@plt>
  41d240:	mov	w0, #0x7d                  	// #125
  41d244:	bl	401d40 <putchar@plt>
  41d248:	mov	w8, wzr
  41d24c:	b	41d278 <ferror@plt+0x1b4e8>
  41d250:	mov	w8, #0x1                   	// #1
  41d254:	cbnz	w8, 41cb84 <ferror@plt+0x1adf4>
  41d258:	b	41d284 <ferror@plt+0x1b4f4>
  41d25c:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41d260:	mov	w2, #0x5                   	// #5
  41d264:	mov	x0, xzr
  41d268:	add	x1, x1, #0xbfa
  41d26c:	bl	401cc0 <dcgettext@plt>
  41d270:	bl	401d10 <printf@plt>
  41d274:	mov	w8, #0x1                   	// #1
  41d278:	adrp	x19, 465000 <warn@@Base+0x23c10>
  41d27c:	add	x19, x19, #0xbc8
  41d280:	cbnz	w8, 41cb84 <ferror@plt+0x1adf4>
  41d284:	mov	w0, #0xa                   	// #10
  41d288:	bl	401d40 <putchar@plt>
  41d28c:	mov	w8, wzr
  41d290:	b	41cb84 <ferror@plt+0x1adf4>
  41d294:	cbz	w22, 41d2d8 <ferror@plt+0x1b548>
  41d298:	adrp	x19, 465000 <warn@@Base+0x23c10>
  41d29c:	add	x19, x19, #0xbc8
  41d2a0:	cbnz	w26, 41d2d8 <ferror@plt+0x1b548>
  41d2a4:	add	x21, x21, #0x4
  41d2a8:	sub	x5, x29, #0x4
  41d2ac:	sub	x6, x29, #0x18
  41d2b0:	mov	x0, x20
  41d2b4:	mov	x1, x27
  41d2b8:	mov	x2, x23
  41d2bc:	mov	x3, x24
  41d2c0:	mov	x4, x21
  41d2c4:	mov	x7, xzr
  41d2c8:	bl	41beb0 <ferror@plt+0x1a120>
  41d2cc:	cbz	w0, 41d328 <ferror@plt+0x1b598>
  41d2d0:	sub	w22, w22, #0x1
  41d2d4:	mov	w26, #0x4                   	// #4
  41d2d8:	cbz	w26, 41d330 <ferror@plt+0x1b5a0>
  41d2dc:	ldur	w19, [x29, #-4]
  41d2e0:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d2e4:	add	x0, x0, #0xbca
  41d2e8:	sub	w26, w26, #0x1
  41d2ec:	lsr	w25, w19, #24
  41d2f0:	lsl	w8, w19, #8
  41d2f4:	mov	w1, w25
  41d2f8:	stur	w8, [x29, #-4]
  41d2fc:	bl	401d10 <printf@plt>
  41d300:	lsr	w8, w19, #28
  41d304:	cbnz	w8, 41d358 <ferror@plt+0x1b5c8>
  41d308:	cbz	w25, 41d358 <ferror@plt+0x1b5c8>
  41d30c:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d310:	add	x0, x0, #0xc43
  41d314:	ubfx	w28, w19, #24, #4
  41d318:	bl	401d10 <printf@plt>
  41d31c:	mov	w25, wzr
  41d320:	mov	w19, #0x1                   	// #1
  41d324:	b	41d394 <ferror@plt+0x1b604>
  41d328:	mov	w8, #0x1                   	// #1
  41d32c:	b	41cb84 <ferror@plt+0x1adf4>
  41d330:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41d334:	mov	w2, #0x5                   	// #5
  41d338:	mov	x0, xzr
  41d33c:	add	x1, x1, #0xbfa
  41d340:	bl	401cc0 <dcgettext@plt>
  41d344:	bl	401d10 <printf@plt>
  41d348:	adrp	x19, 465000 <warn@@Base+0x23c10>
  41d34c:	mov	w8, #0x1                   	// #1
  41d350:	add	x19, x19, #0xbc8
  41d354:	b	41cb84 <ferror@plt+0x1adf4>
  41d358:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41d35c:	mov	w2, #0x5                   	// #5
  41d360:	mov	x0, xzr
  41d364:	add	x1, x1, #0xc55
  41d368:	bl	401cc0 <dcgettext@plt>
  41d36c:	bl	401d10 <printf@plt>
  41d370:	b	41d158 <ferror@plt+0x1b3c8>
  41d374:	mov	w19, wzr
  41d378:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d37c:	add	x0, x0, #0xd71
  41d380:	mov	w1, w25
  41d384:	bl	401d10 <printf@plt>
  41d388:	add	w25, w25, #0x1
  41d38c:	cmp	w25, #0x4
  41d390:	b.eq	41d150 <ferror@plt+0x1b3c0>  // b.none
  41d394:	lsr	w8, w28, w25
  41d398:	tbz	w8, #0, 41d388 <ferror@plt+0x1b5f8>
  41d39c:	cbnz	w19, 41d374 <ferror@plt+0x1b5e4>
  41d3a0:	adrp	x0, 454000 <warn@@Base+0x12c10>
  41d3a4:	add	x0, x0, #0x81
  41d3a8:	bl	401d10 <printf@plt>
  41d3ac:	b	41d378 <ferror@plt+0x1b5e8>
  41d3b0:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41d3b4:	mov	w2, #0x5                   	// #5
  41d3b8:	mov	x0, xzr
  41d3bc:	add	x1, x1, #0xd78
  41d3c0:	bl	401cc0 <dcgettext@plt>
  41d3c4:	bl	401d10 <printf@plt>
  41d3c8:	str	wzr, [sp, #4]
  41d3cc:	b	41d158 <ferror@plt+0x1b3c8>
  41d3d0:	ldr	w0, [sp, #4]
  41d3d4:	cmp	w8, #0x3
  41d3d8:	b.eq	41d3e0 <ferror@plt+0x1b650>  // b.none
  41d3dc:	mov	w0, wzr
  41d3e0:	ldp	x20, x19, [sp, #144]
  41d3e4:	ldp	x22, x21, [sp, #128]
  41d3e8:	ldp	x24, x23, [sp, #112]
  41d3ec:	ldp	x26, x25, [sp, #96]
  41d3f0:	ldp	x28, x27, [sp, #80]
  41d3f4:	ldp	x29, x30, [sp, #64]
  41d3f8:	add	sp, sp, #0xa0
  41d3fc:	ret
  41d400:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d404:	adrp	x1, 451000 <warn@@Base+0xfc10>
  41d408:	adrp	x3, 465000 <warn@@Base+0x23c10>
  41d40c:	add	x0, x0, #0xc73
  41d410:	add	x1, x1, #0xe8
  41d414:	add	x3, x3, #0xc80
  41d418:	mov	w2, #0x225b                	// #8795
  41d41c:	bl	401d20 <__assert_fail@plt>
  41d420:	sub	sp, sp, #0x130
  41d424:	stp	x26, x25, [sp, #240]
  41d428:	adrp	x25, 465000 <warn@@Base+0x23c10>
  41d42c:	stp	x29, x30, [sp, #208]
  41d430:	stp	x28, x27, [sp, #224]
  41d434:	stp	x24, x23, [sp, #256]
  41d438:	stp	x22, x21, [sp, #272]
  41d43c:	stp	x20, x19, [sp, #288]
  41d440:	add	x29, sp, #0xd0
  41d444:	mov	x23, x6
  41d448:	mov	x21, x5
  41d44c:	mov	w22, w4
  41d450:	mov	w27, w3
  41d454:	mov	x20, x1
  41d458:	mov	x28, x0
  41d45c:	add	x25, x25, #0xbc8
  41d460:	stp	x1, x7, [sp, #24]
  41d464:	stur	w2, [x29, #-12]
  41d468:	stp	x6, x0, [sp, #8]
  41d46c:	b	41d478 <ferror@plt+0x1b6e8>
  41d470:	mov	w8, #0x3                   	// #3
  41d474:	cbnz	w8, 41d9b4 <ferror@plt+0x1bc24>
  41d478:	cbz	w22, 41d4b4 <ferror@plt+0x1b724>
  41d47c:	cbnz	w27, 41d4b4 <ferror@plt+0x1b724>
  41d480:	ldr	x2, [sp, #32]
  41d484:	add	x21, x21, #0x4
  41d488:	sub	x5, x29, #0xc
  41d48c:	sub	x6, x29, #0x20
  41d490:	mov	x0, x28
  41d494:	mov	x1, x20
  41d498:	mov	x3, x23
  41d49c:	mov	x4, x21
  41d4a0:	mov	x7, xzr
  41d4a4:	bl	41beb0 <ferror@plt+0x1a120>
  41d4a8:	cbz	w0, 41d590 <ferror@plt+0x1b800>
  41d4ac:	sub	w22, w22, #0x1
  41d4b0:	mov	w27, #0x4                   	// #4
  41d4b4:	cbz	w27, 41d470 <ferror@plt+0x1b6e0>
  41d4b8:	ldur	w19, [x29, #-12]
  41d4bc:	mov	x0, x25
  41d4c0:	add	x24, sp, #0x30
  41d4c4:	sub	w27, w27, #0x1
  41d4c8:	ubfx	x26, x19, #24, #8
  41d4cc:	lsl	w8, w19, #8
  41d4d0:	mov	w1, w26
  41d4d4:	stur	w8, [x29, #-12]
  41d4d8:	bl	401d10 <printf@plt>
  41d4dc:	and	w8, w26, #0xc0
  41d4e0:	cmp	w8, #0x80
  41d4e4:	b.eq	41d504 <ferror@plt+0x1b774>  // b.none
  41d4e8:	cbnz	w8, 41d598 <ferror@plt+0x1b808>
  41d4ec:	ubfiz	w8, w26, #3, #6
  41d4f0:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d4f4:	add	w1, w8, #0x8
  41d4f8:	add	x0, x0, #0xd92
  41d4fc:	bl	401d10 <printf@plt>
  41d500:	b	41d92c <ferror@plt+0x1bb9c>
  41d504:	cbz	w22, 41d540 <ferror@plt+0x1b7b0>
  41d508:	cbnz	w27, 41d540 <ferror@plt+0x1b7b0>
  41d50c:	ldr	x2, [sp, #32]
  41d510:	add	x21, x21, #0x4
  41d514:	sub	x5, x29, #0xc
  41d518:	sub	x6, x29, #0x20
  41d51c:	mov	x0, x28
  41d520:	mov	x1, x20
  41d524:	mov	x3, x23
  41d528:	mov	x4, x21
  41d52c:	mov	x7, xzr
  41d530:	bl	41beb0 <ferror@plt+0x1a120>
  41d534:	cbz	w0, 41d590 <ferror@plt+0x1b800>
  41d538:	sub	w22, w22, #0x1
  41d53c:	mov	w27, #0x4                   	// #4
  41d540:	cbz	w27, 41d688 <ferror@plt+0x1b8f8>
  41d544:	ldur	w8, [x29, #-12]
  41d548:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d54c:	add	x0, x0, #0xbca
  41d550:	sub	w27, w27, #0x1
  41d554:	lsr	w25, w8, #24
  41d558:	lsl	w8, w8, #8
  41d55c:	mov	w1, w25
  41d560:	stur	w8, [x29, #-12]
  41d564:	bl	401d10 <printf@plt>
  41d568:	cmp	w26, #0x80
  41d56c:	b.ne	41d6a8 <ferror@plt+0x1b918>  // b.any
  41d570:	cbnz	w25, 41d6a8 <ferror@plt+0x1b918>
  41d574:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41d578:	mov	w2, #0x5                   	// #5
  41d57c:	mov	x0, xzr
  41d580:	add	x1, x1, #0xc0e
  41d584:	bl	401cc0 <dcgettext@plt>
  41d588:	bl	401d10 <printf@plt>
  41d58c:	b	41d6d8 <ferror@plt+0x1b948>
  41d590:	mov	w8, #0x1                   	// #1
  41d594:	b	41d474 <ferror@plt+0x1b6e4>
  41d598:	and	w8, w26, #0xf0
  41d59c:	cmp	w8, #0xc0
  41d5a0:	b.ne	41d664 <ferror@plt+0x1b8d4>  // b.any
  41d5a4:	ldr	x23, [sp, #32]
  41d5a8:	ubfx	w28, w19, #24, #4
  41d5ac:	cbz	w28, 41d6e4 <ferror@plt+0x1b954>
  41d5b0:	mov	w26, wzr
  41d5b4:	mov	w25, wzr
  41d5b8:	mov	w19, #0x1                   	// #1
  41d5bc:	b	41d5d0 <ferror@plt+0x1b840>
  41d5c0:	add	w26, w26, #0x1
  41d5c4:	cmp	w25, w28
  41d5c8:	add	w19, w19, #0x2
  41d5cc:	b.cs	41d6ec <ferror@plt+0x1b95c>  // b.hs, b.nlast
  41d5d0:	cbz	w22, 41d608 <ferror@plt+0x1b878>
  41d5d4:	cbnz	w27, 41d608 <ferror@plt+0x1b878>
  41d5d8:	ldp	x0, x1, [sp, #16]
  41d5dc:	ldr	x3, [sp, #8]
  41d5e0:	add	x21, x21, #0x4
  41d5e4:	sub	x5, x29, #0xc
  41d5e8:	sub	x6, x29, #0x20
  41d5ec:	mov	x2, x23
  41d5f0:	mov	x4, x21
  41d5f4:	mov	x7, xzr
  41d5f8:	bl	41beb0 <ferror@plt+0x1a120>
  41d5fc:	cbz	w0, 41d7b8 <ferror@plt+0x1ba28>
  41d600:	sub	w22, w22, #0x1
  41d604:	mov	w27, #0x4                   	// #4
  41d608:	cbz	w27, 41d7a0 <ferror@plt+0x1ba10>
  41d60c:	ldur	w20, [x29, #-12]
  41d610:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d614:	add	x0, x0, #0xbca
  41d618:	lsr	w1, w20, #24
  41d61c:	lsl	w8, w20, #8
  41d620:	stur	w8, [x29, #-12]
  41d624:	bl	401d10 <printf@plt>
  41d628:	lsr	w8, w20, #28
  41d62c:	cmp	w8, #0xf
  41d630:	b.eq	41d644 <ferror@plt+0x1b8b4>  // b.none
  41d634:	sub	w9, w19, #0x1
  41d638:	add	x10, x24, w25, uxtw #3
  41d63c:	add	w25, w25, #0x1
  41d640:	stp	w9, w8, [x10]
  41d644:	ubfx	w8, w20, #24, #4
  41d648:	cmp	w8, #0xf
  41d64c:	sub	w27, w27, #0x1
  41d650:	b.eq	41d5c0 <ferror@plt+0x1b830>  // b.none
  41d654:	add	x9, x24, w25, uxtw #3
  41d658:	add	w25, w25, #0x1
  41d65c:	stp	w19, w8, [x9]
  41d660:	b	41d5c0 <ferror@plt+0x1b830>
  41d664:	cmp	w26, #0xd2
  41d668:	b.eq	41d7d4 <ferror@plt+0x1ba44>  // b.none
  41d66c:	cmp	w26, #0xd1
  41d670:	b.eq	41d7c8 <ferror@plt+0x1ba38>  // b.none
  41d674:	cmp	w26, #0xd0
  41d678:	b.ne	41d8b8 <ferror@plt+0x1bb28>  // b.any
  41d67c:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d680:	add	x0, x0, #0xde7
  41d684:	b	41d928 <ferror@plt+0x1bb98>
  41d688:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41d68c:	mov	w2, #0x5                   	// #5
  41d690:	mov	x0, xzr
  41d694:	add	x1, x1, #0xbfa
  41d698:	bl	401cc0 <dcgettext@plt>
  41d69c:	bl	401d10 <printf@plt>
  41d6a0:	mov	w8, #0x1                   	// #1
  41d6a4:	b	41d474 <ferror@plt+0x1b6e4>
  41d6a8:	adrp	x8, 465000 <warn@@Base+0x23c10>
  41d6ac:	adrp	x9, 465000 <warn@@Base+0x23c10>
  41d6b0:	tst	w19, #0x20000000
  41d6b4:	add	x8, x8, #0xda4
  41d6b8:	add	x9, x9, #0xc43
  41d6bc:	csel	x0, x9, x8, eq  // eq = none
  41d6c0:	bfi	w25, w26, #8, #5
  41d6c4:	bl	401d10 <printf@plt>
  41d6c8:	mov	w0, w25
  41d6cc:	bl	41da08 <ferror@plt+0x1bc78>
  41d6d0:	mov	w0, #0x7d                  	// #125
  41d6d4:	bl	401d40 <putchar@plt>
  41d6d8:	adrp	x25, 465000 <warn@@Base+0x23c10>
  41d6dc:	add	x25, x25, #0xbc8
  41d6e0:	b	41d92c <ferror@plt+0x1bb9c>
  41d6e4:	mov	w25, wzr
  41d6e8:	mov	w26, wzr
  41d6ec:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41d6f0:	mov	w2, #0x5                   	// #5
  41d6f4:	mov	x0, xzr
  41d6f8:	add	x1, x1, #0xdb2
  41d6fc:	bl	401cc0 <dcgettext@plt>
  41d700:	bl	401d10 <printf@plt>
  41d704:	cbz	w25, 41d8d8 <ferror@plt+0x1bb48>
  41d708:	ldp	x23, x28, [sp, #8]
  41d70c:	ldr	x20, [sp, #24]
  41d710:	lsl	w26, w26, #1
  41d714:	cbz	w26, 41d8f8 <ferror@plt+0x1bb68>
  41d718:	sub	w19, w25, #0x1
  41d71c:	b	41d728 <ferror@plt+0x1b998>
  41d720:	mov	w26, w25
  41d724:	cbz	w25, 41d8f8 <ferror@plt+0x1bb68>
  41d728:	mov	w8, w19
  41d72c:	lsl	x9, x8, #3
  41d730:	add	x10, sp, #0x30
  41d734:	ldr	w9, [x10, x9]
  41d738:	sub	w25, w26, #0x1
  41d73c:	cmp	w25, w9
  41d740:	b.ne	41d768 <ferror@plt+0x1b9d8>  // b.any
  41d744:	add	x8, x10, x8, lsl #3
  41d748:	ldr	w8, [x8, #4]
  41d74c:	adrp	x9, 447000 <warn@@Base+0x5c10>
  41d750:	add	x9, x9, #0x860
  41d754:	cmp	w19, #0x0
  41d758:	ldr	x0, [x9, x8, lsl #3]
  41d75c:	sub	w8, w19, #0x1
  41d760:	csel	w19, wzr, w8, eq  // eq = none
  41d764:	b	41d77c <ferror@plt+0x1b9ec>
  41d768:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41d76c:	mov	w2, #0x5                   	// #5
  41d770:	mov	x0, xzr
  41d774:	add	x1, x1, #0xde1
  41d778:	bl	401cc0 <dcgettext@plt>
  41d77c:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  41d780:	ldr	x1, [x8, #3712]
  41d784:	bl	401950 <fputs@plt>
  41d788:	cmp	w26, #0x2
  41d78c:	b.cc	41d720 <ferror@plt+0x1b990>  // b.lo, b.ul, b.last
  41d790:	adrp	x0, 454000 <warn@@Base+0x12c10>
  41d794:	add	x0, x0, #0x81
  41d798:	bl	401d10 <printf@plt>
  41d79c:	b	41d720 <ferror@plt+0x1b990>
  41d7a0:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41d7a4:	mov	w2, #0x5                   	// #5
  41d7a8:	mov	x0, xzr
  41d7ac:	add	x1, x1, #0xbfa
  41d7b0:	bl	401cc0 <dcgettext@plt>
  41d7b4:	bl	401d10 <printf@plt>
  41d7b8:	ldp	x23, x28, [sp, #8]
  41d7bc:	ldr	x20, [sp, #24]
  41d7c0:	mov	w8, #0x1                   	// #1
  41d7c4:	b	41d904 <ferror@plt+0x1bb74>
  41d7c8:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d7cc:	add	x0, x0, #0xdf7
  41d7d0:	b	41d928 <ferror@plt+0x1bb98>
  41d7d4:	mov	x19, xzr
  41d7d8:	add	x24, sp, #0x30
  41d7dc:	cbz	w22, 41d818 <ferror@plt+0x1ba88>
  41d7e0:	cbnz	w27, 41d818 <ferror@plt+0x1ba88>
  41d7e4:	ldr	x2, [sp, #32]
  41d7e8:	add	x21, x21, #0x4
  41d7ec:	sub	x5, x29, #0xc
  41d7f0:	sub	x6, x29, #0x20
  41d7f4:	mov	x0, x28
  41d7f8:	mov	x1, x20
  41d7fc:	mov	x3, x23
  41d800:	mov	x4, x21
  41d804:	mov	x7, xzr
  41d808:	bl	41beb0 <ferror@plt+0x1a120>
  41d80c:	cbz	w0, 41d9a8 <ferror@plt+0x1bc18>
  41d810:	sub	w22, w22, #0x1
  41d814:	mov	w27, #0x4                   	// #4
  41d818:	cbz	w27, 41d93c <ferror@plt+0x1bbac>
  41d81c:	ldur	w8, [x29, #-12]
  41d820:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d824:	add	x0, x0, #0xbca
  41d828:	sub	w27, w27, #0x1
  41d82c:	lsr	w1, w8, #24
  41d830:	lsl	w8, w8, #8
  41d834:	strb	w1, [x24, x19]
  41d838:	stur	w8, [x29, #-12]
  41d83c:	bl	401d10 <printf@plt>
  41d840:	ldrsb	w8, [x24, x19]
  41d844:	tbz	w8, #31, 41d960 <ferror@plt+0x1bbd0>
  41d848:	add	x19, x19, #0x1
  41d84c:	cmp	w19, #0x9
  41d850:	b.ne	41d7dc <ferror@plt+0x1ba4c>  // b.any
  41d854:	mov	w25, #0x9                   	// #9
  41d858:	mov	w19, #0x9                   	// #9
  41d85c:	cmp	w25, #0x9
  41d860:	b.eq	41d96c <ferror@plt+0x1bbdc>  // b.none
  41d864:	add	x8, x24, x19
  41d868:	add	x1, x8, #0x1
  41d86c:	add	x0, sp, #0x30
  41d870:	add	x3, sp, #0x2c
  41d874:	mov	w2, wzr
  41d878:	mov	x4, xzr
  41d87c:	bl	42b410 <ferror@plt+0x29680>
  41d880:	ldr	w8, [sp, #44]
  41d884:	add	w9, w25, #0x1
  41d888:	cmp	w8, w9
  41d88c:	b.ne	41d9e8 <ferror@plt+0x1bc58>  // b.any
  41d890:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41d894:	lsl	x8, x0, #3
  41d898:	mov	w2, #0x5                   	// #5
  41d89c:	mov	x0, xzr
  41d8a0:	add	x1, x1, #0xee6
  41d8a4:	add	x25, x8, #0x408
  41d8a8:	bl	401cc0 <dcgettext@plt>
  41d8ac:	mov	x1, x25
  41d8b0:	bl	401d10 <printf@plt>
  41d8b4:	b	41d900 <ferror@plt+0x1bb70>
  41d8b8:	cmp	w8, #0xe0
  41d8bc:	b.ne	41d914 <ferror@plt+0x1bb84>  // b.any
  41d8c0:	ubfx	x8, x19, #24, #4
  41d8c4:	cmp	w8, #0x7
  41d8c8:	b.ne	41d98c <ferror@plt+0x1bbfc>  // b.any
  41d8cc:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d8d0:	add	x0, x0, #0xef4
  41d8d4:	b	41d928 <ferror@plt+0x1bb98>
  41d8d8:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41d8dc:	mov	w2, #0x5                   	// #5
  41d8e0:	mov	x0, xzr
  41d8e4:	add	x1, x1, #0xdbe
  41d8e8:	bl	401cc0 <dcgettext@plt>
  41d8ec:	bl	401d10 <printf@plt>
  41d8f0:	ldp	x23, x28, [sp, #8]
  41d8f4:	ldr	x20, [sp, #24]
  41d8f8:	mov	w0, #0x7d                  	// #125
  41d8fc:	bl	401d40 <putchar@plt>
  41d900:	mov	w8, wzr
  41d904:	adrp	x25, 465000 <warn@@Base+0x23c10>
  41d908:	add	x25, x25, #0xbc8
  41d90c:	cbnz	w8, 41d474 <ferror@plt+0x1b6e4>
  41d910:	b	41d92c <ferror@plt+0x1bb9c>
  41d914:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41d918:	mov	w2, #0x5                   	// #5
  41d91c:	mov	x0, xzr
  41d920:	add	x1, x1, #0xd78
  41d924:	bl	401cc0 <dcgettext@plt>
  41d928:	bl	401d10 <printf@plt>
  41d92c:	mov	w0, #0xa                   	// #10
  41d930:	bl	401d40 <putchar@plt>
  41d934:	mov	w8, wzr
  41d938:	b	41d474 <ferror@plt+0x1b6e4>
  41d93c:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41d940:	mov	w2, #0x5                   	// #5
  41d944:	mov	x0, xzr
  41d948:	add	x1, x1, #0xbfa
  41d94c:	bl	401cc0 <dcgettext@plt>
  41d950:	bl	401d10 <printf@plt>
  41d954:	mov	w8, #0x1                   	// #1
  41d958:	cbnz	w8, 41d474 <ferror@plt+0x1b6e4>
  41d95c:	b	41d92c <ferror@plt+0x1bb9c>
  41d960:	mov	w25, w19
  41d964:	cmp	w25, #0x9
  41d968:	b.ne	41d864 <ferror@plt+0x1bad4>  // b.any
  41d96c:	adrp	x1, 465000 <warn@@Base+0x23c10>
  41d970:	mov	w2, #0x5                   	// #5
  41d974:	mov	x0, xzr
  41d978:	add	x1, x1, #0xe0d
  41d97c:	bl	401cc0 <dcgettext@plt>
  41d980:	bl	4413f0 <warn@@Base>
  41d984:	mov	w8, #0x1                   	// #1
  41d988:	b	41d904 <ferror@plt+0x1bb74>
  41d98c:	adrp	x9, 447000 <warn@@Base+0x5c10>
  41d990:	add	x9, x9, #0x860
  41d994:	ldr	x1, [x9, x8, lsl #3]
  41d998:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d99c:	add	x0, x0, #0xf00
  41d9a0:	bl	401d10 <printf@plt>
  41d9a4:	b	41d92c <ferror@plt+0x1bb9c>
  41d9a8:	mov	w8, #0x1                   	// #1
  41d9ac:	cbnz	w8, 41d474 <ferror@plt+0x1b6e4>
  41d9b0:	b	41d92c <ferror@plt+0x1bb9c>
  41d9b4:	cmp	w8, #0x3
  41d9b8:	b.ne	41d9c4 <ferror@plt+0x1bc34>  // b.any
  41d9bc:	mov	w0, #0x1                   	// #1
  41d9c0:	b	41d9c8 <ferror@plt+0x1bc38>
  41d9c4:	mov	w0, wzr
  41d9c8:	ldp	x20, x19, [sp, #288]
  41d9cc:	ldp	x22, x21, [sp, #272]
  41d9d0:	ldp	x24, x23, [sp, #256]
  41d9d4:	ldp	x26, x25, [sp, #240]
  41d9d8:	ldp	x28, x27, [sp, #224]
  41d9dc:	ldp	x29, x30, [sp, #208]
  41d9e0:	add	sp, sp, #0x130
  41d9e4:	ret
  41d9e8:	adrp	x0, 465000 <warn@@Base+0x23c10>
  41d9ec:	adrp	x1, 451000 <warn@@Base+0xfc10>
  41d9f0:	adrp	x3, 465000 <warn@@Base+0x23c10>
  41d9f4:	add	x0, x0, #0xc73
  41d9f8:	add	x1, x1, #0xe8
  41d9fc:	add	x3, x3, #0xe38
  41da00:	mov	w2, #0x2336                	// #9014
  41da04:	bl	401d20 <__assert_fail@plt>
  41da08:	stp	x29, x30, [sp, #-48]!
  41da0c:	stp	x22, x21, [sp, #16]
  41da10:	stp	x20, x19, [sp, #32]
  41da14:	mov	x29, sp
  41da18:	cbz	w0, 41da74 <ferror@plt+0x1bce4>
  41da1c:	adrp	x21, 447000 <warn@@Base+0x5c10>
  41da20:	adrp	x20, 454000 <warn@@Base+0x12c10>
  41da24:	mov	w19, w0
  41da28:	add	x21, x21, #0x8c0
  41da2c:	adrp	x22, 48b000 <warn@@Base+0x49c10>
  41da30:	add	x20, x20, #0x81
  41da34:	b	41da44 <ferror@plt+0x1bcb4>
  41da38:	lsr	w19, w19, #1
  41da3c:	sub	x21, x21, #0x8
  41da40:	cbz	w19, 41da74 <ferror@plt+0x1bce4>
  41da44:	tbz	w19, #0, 41da38 <ferror@plt+0x1bca8>
  41da48:	ldr	x0, [x21]
  41da4c:	ldr	x1, [x22, #3712]
  41da50:	bl	401950 <fputs@plt>
  41da54:	cmp	w19, #0x2
  41da58:	b.cc	41da38 <ferror@plt+0x1bca8>  // b.lo, b.ul, b.last
  41da5c:	ldr	x3, [x22, #3712]
  41da60:	mov	w1, #0x2                   	// #2
  41da64:	mov	w2, #0x1                   	// #1
  41da68:	mov	x0, x20
  41da6c:	bl	401c60 <fwrite@plt>
  41da70:	b	41da38 <ferror@plt+0x1bca8>
  41da74:	ldp	x20, x19, [sp, #32]
  41da78:	ldp	x22, x21, [sp, #16]
  41da7c:	ldp	x29, x30, [sp], #48
  41da80:	ret
  41da84:	sub	sp, sp, #0x80
  41da88:	stp	x29, x30, [sp, #32]
  41da8c:	stp	x28, x27, [sp, #48]
  41da90:	stp	x26, x25, [sp, #64]
  41da94:	stp	x24, x23, [sp, #80]
  41da98:	stp	x22, x21, [sp, #96]
  41da9c:	stp	x20, x19, [sp, #112]
  41daa0:	str	xzr, [x1, #8]
  41daa4:	ldr	w8, [x0, #92]
  41daa8:	mov	x19, x1
  41daac:	mov	x20, x0
  41dab0:	mov	x21, x2
  41dab4:	add	x29, sp, #0x20
  41dab8:	cbz	w8, 41db28 <ferror@plt+0x1bd98>
  41dabc:	mov	x0, x20
  41dac0:	bl	4139fc <ferror@plt+0x11c6c>
  41dac4:	cbz	w0, 41deac <ferror@plt+0x1c11c>
  41dac8:	ldr	w8, [x20, #92]
  41dacc:	cbz	w8, 41db28 <ferror@plt+0x1bd98>
  41dad0:	ldr	x8, [x20, #120]
  41dad4:	mov	x9, x8
  41dad8:	b	41daf0 <ferror@plt+0x1bd60>
  41dadc:	ldr	w10, [x20, #92]
  41dae0:	add	x9, x9, #0x40
  41dae4:	add	x10, x8, x10, lsl #6
  41dae8:	cmp	x9, x10
  41daec:	b.cs	41db28 <ferror@plt+0x1bd98>  // b.hs, b.nlast
  41daf0:	ldr	x10, [x9]
  41daf4:	cmp	x10, #0x1
  41daf8:	b.ne	41dadc <ferror@plt+0x1bd4c>  // b.any
  41dafc:	ldr	x11, [x21, #16]
  41db00:	ldr	x10, [x9, #24]
  41db04:	cmp	x11, x10
  41db08:	b.cc	41dadc <ferror@plt+0x1bd4c>  // b.lo, b.ul, b.last
  41db0c:	ldr	x12, [x21, #32]
  41db10:	ldr	x13, [x9, #48]
  41db14:	add	x11, x12, x11
  41db18:	add	x12, x13, x10
  41db1c:	cmp	x11, x12
  41db20:	b.hi	41dadc <ferror@plt+0x1bd4c>  // b.pmore
  41db24:	str	x10, [x19, #40]
  41db28:	ldp	x22, x24, [x21, #24]
  41db2c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41db30:	add	x1, x1, #0x71
  41db34:	mov	w2, #0x5                   	// #5
  41db38:	mov	x0, xzr
  41db3c:	bl	401cc0 <dcgettext@plt>
  41db40:	mov	x5, x0
  41db44:	mov	w3, #0x1                   	// #1
  41db48:	mov	x0, xzr
  41db4c:	mov	x1, x20
  41db50:	mov	x2, x22
  41db54:	mov	x4, x24
  41db58:	bl	402054 <ferror@plt+0x2c4>
  41db5c:	cbz	x0, 41deac <ferror@plt+0x1c11c>
  41db60:	adrp	x26, 490000 <stdout@@GLIBC_2.17+0x4180>
  41db64:	ldr	w8, [x26, #3276]
  41db68:	mov	x22, x0
  41db6c:	mov	w1, #0x30                  	// #48
  41db70:	add	w8, w8, w8, lsl #1
  41db74:	udiv	x0, x24, x8
  41db78:	str	x0, [x19, #8]
  41db7c:	bl	42b8b0 <ferror@plt+0x29b20>
  41db80:	str	x0, [x19]
  41db84:	ldr	w1, [x26, #3276]
  41db88:	add	x25, x22, x24
  41db8c:	add	w8, w1, w1, lsl #1
  41db90:	sub	x8, x25, x8
  41db94:	cmp	x22, x8
  41db98:	b.hi	41dc38 <ferror@plt+0x1bea8>  // b.pmore
  41db9c:	mov	x23, x0
  41dba0:	adrp	x27, 490000 <stdout@@GLIBC_2.17+0x4180>
  41dba4:	mov	x24, x22
  41dba8:	strh	wzr, [x23]
  41dbac:	strh	wzr, [x23, #16]
  41dbb0:	strh	wzr, [x23, #32]
  41dbb4:	ldr	x8, [x27, #3328]
  41dbb8:	mov	x0, x24
  41dbbc:	blr	x8
  41dbc0:	str	x0, [x23, #8]
  41dbc4:	ldr	w1, [x26, #3276]
  41dbc8:	ldr	x8, [x27, #3328]
  41dbcc:	add	x24, x24, x1
  41dbd0:	mov	x0, x24
  41dbd4:	blr	x8
  41dbd8:	str	x0, [x23, #24]
  41dbdc:	ldr	w1, [x26, #3276]
  41dbe0:	ldr	x8, [x27, #3328]
  41dbe4:	add	x24, x24, x1
  41dbe8:	mov	x0, x24
  41dbec:	blr	x8
  41dbf0:	str	x0, [x23, #40]
  41dbf4:	ldr	x8, [x23, #8]
  41dbf8:	ldr	x9, [x19, #40]
  41dbfc:	ldr	x10, [x23, #24]
  41dc00:	ldr	w11, [x26, #3276]
  41dc04:	add	x8, x8, x9
  41dc08:	add	x10, x10, x9
  41dc0c:	add	x9, x9, x0
  41dc10:	str	x8, [x23, #8]
  41dc14:	str	x10, [x23, #24]
  41dc18:	str	x9, [x23, #40]
  41dc1c:	ldr	w1, [x26, #3276]
  41dc20:	add	x24, x24, x11
  41dc24:	add	x23, x23, #0x30
  41dc28:	add	w8, w1, w1, lsl #1
  41dc2c:	sub	x8, x25, x8
  41dc30:	cmp	x24, x8
  41dc34:	b.ls	41dba8 <ferror@plt+0x1be18>  // b.plast
  41dc38:	mov	x0, x22
  41dc3c:	bl	401c10 <free@plt>
  41dc40:	ldr	w9, [x20, #100]
  41dc44:	cbz	w9, 41dea8 <ferror@plt+0x1c118>
  41dc48:	ldr	x8, [x20, #112]
  41dc4c:	mov	w11, #0x50                  	// #80
  41dc50:	str	x21, [sp]
  41dc54:	mov	x27, x8
  41dc58:	b	41dc84 <ferror@plt+0x1bef4>
  41dc5c:	ldr	x0, [sp, #8]
  41dc60:	bl	401c10 <free@plt>
  41dc64:	ldr	x21, [sp]
  41dc68:	mov	w11, #0x50                  	// #80
  41dc6c:	ldr	x8, [x20, #112]
  41dc70:	ldr	w9, [x20, #100]
  41dc74:	add	x27, x27, #0x50
  41dc78:	madd	x10, x9, x11, x8
  41dc7c:	cmp	x27, x10
  41dc80:	b.cs	41dea8 <ferror@plt+0x1c118>  // b.hs, b.nlast
  41dc84:	ldr	w10, [x27, #4]
  41dc88:	cmp	w10, #0x4
  41dc8c:	b.ne	41dc6c <ferror@plt+0x1bedc>  // b.any
  41dc90:	ldr	w10, [x27, #44]
  41dc94:	cmp	w10, w9
  41dc98:	b.cs	41dc6c <ferror@plt+0x1bedc>  // b.hs, b.nlast
  41dc9c:	madd	x8, x10, x11, x8
  41dca0:	cmp	x8, x21
  41dca4:	b.ne	41dc6c <ferror@plt+0x1bedc>  // b.any
  41dca8:	ldp	x1, x2, [x27, #24]
  41dcac:	add	x3, sp, #0x10
  41dcb0:	sub	x4, x29, #0x8
  41dcb4:	mov	x0, x20
  41dcb8:	bl	403cec <ferror@plt+0x1f5c>
  41dcbc:	cbz	w0, 41decc <ferror@plt+0x1c13c>
  41dcc0:	ldur	x8, [x29, #-8]
  41dcc4:	ldr	x9, [sp, #16]
  41dcc8:	adrp	x21, 466000 <warn@@Base+0x24c10>
  41dccc:	add	x21, x21, #0xa4
  41dcd0:	cmp	x8, #0x1
  41dcd4:	str	x9, [sp, #8]
  41dcd8:	b.lt	41dc5c <ferror@plt+0x1becc>  // b.tstop
  41dcdc:	ldur	x8, [x29, #-8]
  41dce0:	ldr	x22, [sp, #8]
  41dce4:	mov	w9, #0x18                  	// #24
  41dce8:	madd	x23, x8, x9, x22
  41dcec:	b	41dd14 <ferror@plt+0x1bf84>
  41dcf0:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41dcf4:	mov	w2, #0x5                   	// #5
  41dcf8:	add	x1, x1, #0x7e
  41dcfc:	bl	401cc0 <dcgettext@plt>
  41dd00:	mov	w1, w25
  41dd04:	bl	4413f0 <warn@@Base>
  41dd08:	add	x22, x22, #0x18
  41dd0c:	cmp	x22, x23
  41dd10:	b.cs	41dc5c <ferror@plt+0x1becc>  // b.hs, b.nlast
  41dd14:	ldr	x24, [x22, #8]
  41dd18:	mov	x0, x20
  41dd1c:	mov	x1, x24
  41dd20:	bl	404a2c <ferror@plt+0x2c9c>
  41dd24:	mov	w25, w0
  41dd28:	mov	w0, w0
  41dd2c:	bl	418858 <ferror@plt+0x16ac8>
  41dd30:	cbz	x0, 41dcf0 <ferror@plt+0x1bf60>
  41dd34:	mov	w2, #0xd                   	// #13
  41dd38:	mov	x1, x21
  41dd3c:	mov	x28, x0
  41dd40:	bl	401a90 <strncmp@plt>
  41dd44:	cbz	w0, 41dd68 <ferror@plt+0x1bfd8>
  41dd48:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41dd4c:	mov	w2, #0x5                   	// #5
  41dd50:	mov	x0, xzr
  41dd54:	add	x1, x1, #0xb2
  41dd58:	bl	401cc0 <dcgettext@plt>
  41dd5c:	mov	x1, x28
  41dd60:	bl	4413f0 <warn@@Base>
  41dd64:	b	41dd08 <ferror@plt+0x1bf78>
  41dd68:	ldr	w25, [x26, #3276]
  41dd6c:	ldr	x21, [x22]
  41dd70:	ldr	x8, [x19, #8]
  41dd74:	add	w9, w25, w25, lsl #1
  41dd78:	udiv	x28, x21, x9
  41dd7c:	cmp	x28, x8
  41dd80:	b.cs	41de08 <ferror@plt+0x1c078>  // b.hs, b.nlast
  41dd84:	mov	x0, x24
  41dd88:	bl	4058bc <ferror@plt+0x3b2c>
  41dd8c:	ldr	x8, [x19, #56]
  41dd90:	and	x9, x0, #0xffffffff
  41dd94:	cmp	x9, x8
  41dd98:	b.cs	41de28 <ferror@plt+0x1c098>  // b.hs, b.nlast
  41dd9c:	mov	x11, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  41dda0:	udiv	x8, x21, x25
  41dda4:	movk	x11, #0xaaab
  41dda8:	ldr	x10, [x19, #48]
  41ddac:	umulh	x11, x8, x11
  41ddb0:	lsr	x11, x11, #1
  41ddb4:	add	x11, x11, x11, lsl #1
  41ddb8:	sub	x11, x8, x11
  41ddbc:	cmp	x11, #0x2
  41ddc0:	add	x8, x10, x9, lsl #5
  41ddc4:	b.eq	41de54 <ferror@plt+0x1c0c4>  // b.none
  41ddc8:	cmp	x11, #0x1
  41ddcc:	b.eq	41de7c <ferror@plt+0x1c0ec>  // b.none
  41ddd0:	adrp	x21, 466000 <warn@@Base+0x24c10>
  41ddd4:	add	x21, x21, #0xa4
  41ddd8:	cbnz	x11, 41dd08 <ferror@plt+0x1bf78>
  41dddc:	add	x9, x10, x9, lsl #5
  41dde0:	ldr	x10, [x19]
  41dde4:	ldr	w9, [x9, #28]
  41dde8:	mov	w11, #0x30                  	// #48
  41ddec:	madd	x10, x28, x11, x10
  41ddf0:	strh	w9, [x10]
  41ddf4:	ldr	x9, [x22, #16]
  41ddf8:	ldr	x8, [x8]
  41ddfc:	add	x8, x8, x9
  41de00:	str	x8, [x10, #8]
  41de04:	b	41dd08 <ferror@plt+0x1bf78>
  41de08:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41de0c:	mov	w2, #0x5                   	// #5
  41de10:	mov	x0, xzr
  41de14:	add	x1, x1, #0xdb
  41de18:	bl	401cc0 <dcgettext@plt>
  41de1c:	mov	x1, x28
  41de20:	bl	4413f0 <warn@@Base>
  41de24:	b	41de48 <ferror@plt+0x1c0b8>
  41de28:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41de2c:	mov	x24, x0
  41de30:	mov	w2, #0x5                   	// #5
  41de34:	mov	x0, xzr
  41de38:	add	x1, x1, #0x106
  41de3c:	bl	401cc0 <dcgettext@plt>
  41de40:	mov	w1, w24
  41de44:	bl	4413f0 <warn@@Base>
  41de48:	adrp	x21, 466000 <warn@@Base+0x24c10>
  41de4c:	add	x21, x21, #0xa4
  41de50:	b	41dd08 <ferror@plt+0x1bf78>
  41de54:	ldr	x9, [x19]
  41de58:	ldr	w10, [x8, #28]
  41de5c:	mov	w11, #0x30                  	// #48
  41de60:	madd	x9, x28, x11, x9
  41de64:	strh	w10, [x9, #32]
  41de68:	ldr	x10, [x22, #16]
  41de6c:	ldr	x8, [x8]
  41de70:	add	x8, x8, x10
  41de74:	str	x8, [x9, #40]
  41de78:	b	41de48 <ferror@plt+0x1c0b8>
  41de7c:	add	x9, x10, x9, lsl #5
  41de80:	ldr	x10, [x19]
  41de84:	ldr	w9, [x9, #28]
  41de88:	mov	w11, #0x30                  	// #48
  41de8c:	madd	x10, x28, x11, x10
  41de90:	strh	w9, [x10, #16]
  41de94:	ldr	x9, [x22, #16]
  41de98:	ldr	x8, [x8]
  41de9c:	add	x8, x8, x9
  41dea0:	str	x8, [x10, #24]
  41dea4:	b	41de48 <ferror@plt+0x1c0b8>
  41dea8:	mov	w0, #0x1                   	// #1
  41deac:	ldp	x20, x19, [sp, #112]
  41deb0:	ldp	x22, x21, [sp, #96]
  41deb4:	ldp	x24, x23, [sp, #80]
  41deb8:	ldp	x26, x25, [sp, #64]
  41debc:	ldp	x28, x27, [sp, #48]
  41dec0:	ldp	x29, x30, [sp, #32]
  41dec4:	add	sp, sp, #0x80
  41dec8:	ret
  41decc:	ldr	x0, [x19]
  41ded0:	bl	401c10 <free@plt>
  41ded4:	mov	w0, wzr
  41ded8:	stp	xzr, xzr, [x19]
  41dedc:	b	41deac <ferror@plt+0x1c11c>
  41dee0:	sub	sp, sp, #0x90
  41dee4:	stp	x29, x30, [sp, #48]
  41dee8:	stp	x28, x27, [sp, #64]
  41deec:	stp	x26, x25, [sp, #80]
  41def0:	stp	x24, x23, [sp, #96]
  41def4:	stp	x22, x21, [sp, #112]
  41def8:	stp	x20, x19, [sp, #128]
  41defc:	ldr	x8, [x1, #56]
  41df00:	mov	x20, x0
  41df04:	add	x29, sp, #0x30
  41df08:	mov	x19, x1
  41df0c:	lsl	x0, x8, #5
  41df10:	bl	4446ec <warn@@Base+0x32fc>
  41df14:	ldr	x8, [x19, #56]
  41df18:	str	x0, [x19, #64]
  41df1c:	cbz	x8, 41df7c <ferror@plt+0x1c1ec>
  41df20:	mov	x8, xzr
  41df24:	mov	x9, xzr
  41df28:	mov	x1, xzr
  41df2c:	b	41df44 <ferror@plt+0x1c1b4>
  41df30:	ldr	x10, [x19, #56]
  41df34:	add	x9, x9, #0x1
  41df38:	add	x8, x8, #0x20
  41df3c:	cmp	x9, x10
  41df40:	b.cs	41df80 <ferror@plt+0x1c1f0>  // b.hs, b.nlast
  41df44:	ldr	x10, [x19, #48]
  41df48:	ldr	x11, [x10, x8]
  41df4c:	cbz	x11, 41df30 <ferror@plt+0x1c1a0>
  41df50:	add	x10, x10, x8
  41df54:	ldrb	w11, [x10, #24]
  41df58:	and	w11, w11, #0xf
  41df5c:	cmp	w11, #0x2
  41df60:	b.ne	41df30 <ferror@plt+0x1c1a0>  // b.any
  41df64:	ldr	x11, [x19, #64]
  41df68:	ldp	q1, q0, [x10]
  41df6c:	add	x10, x11, x1, lsl #5
  41df70:	add	x1, x1, #0x1
  41df74:	stp	q1, q0, [x10]
  41df78:	b	41df30 <ferror@plt+0x1c1a0>
  41df7c:	mov	x1, xzr
  41df80:	ldr	x0, [x19, #64]
  41df84:	adrp	x3, 41b000 <ferror@plt+0x19270>
  41df88:	add	x3, x3, #0xe98
  41df8c:	mov	w2, #0x20                  	// #32
  41df90:	str	x1, [x19, #72]
  41df94:	bl	4019f0 <qsort@plt>
  41df98:	ldr	x8, [x19, #8]
  41df9c:	cmp	x8, #0x1
  41dfa0:	b.lt	41e260 <ferror@plt+0x1c4d0>  // b.tstop
  41dfa4:	ldr	x24, [x19]
  41dfa8:	adrp	x27, 466000 <warn@@Base+0x24c10>
  41dfac:	adrp	x22, 466000 <warn@@Base+0x24c10>
  41dfb0:	adrp	x23, 466000 <warn@@Base+0x24c10>
  41dfb4:	sub	x21, x29, #0x10
  41dfb8:	adrp	x28, 48b000 <warn@@Base+0x49c10>
  41dfbc:	add	x27, x27, #0x134
  41dfc0:	add	x22, x22, #0x13c
  41dfc4:	add	x23, x23, #0x141
  41dfc8:	mov	w25, #0x30                  	// #48
  41dfcc:	str	x20, [sp, #16]
  41dfd0:	b	41e01c <ferror@plt+0x1c28c>
  41dfd4:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41dfd8:	mov	w2, #0x5                   	// #5
  41dfdc:	mov	x0, xzr
  41dfe0:	add	x1, x1, #0x17b
  41dfe4:	bl	401cc0 <dcgettext@plt>
  41dfe8:	ldr	x8, [x19]
  41dfec:	ldr	x1, [x24, #40]
  41dff0:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  41dff4:	movk	x9, #0xaaab
  41dff8:	sub	x8, x24, x8
  41dffc:	asr	x8, x8, #4
  41e000:	mul	x2, x8, x9
  41e004:	bl	4413f0 <warn@@Base>
  41e008:	ldp	x8, x9, [x19]
  41e00c:	add	x24, x24, #0x30
  41e010:	madd	x8, x9, x25, x8
  41e014:	cmp	x24, x8
  41e018:	b.cs	41e260 <ferror@plt+0x1c4d0>  // b.hs, b.nlast
  41e01c:	ldp	x1, x2, [x19, #64]
  41e020:	ldp	x3, x4, [x19, #80]
  41e024:	ldp	x5, x6, [x24]
  41e028:	add	x7, sp, #0x18
  41e02c:	mov	x0, x20
  41e030:	str	x21, [sp]
  41e034:	bl	41c9f4 <ferror@plt+0x1ac64>
  41e038:	ldr	x3, [x28, #3712]
  41e03c:	mov	w1, #0x2                   	// #2
  41e040:	mov	w2, #0x1                   	// #1
  41e044:	mov	x0, x27
  41e048:	bl	401c60 <fwrite@plt>
  41e04c:	ldr	x0, [sp, #24]
  41e050:	cbz	x0, 41e070 <ferror@plt+0x1c2e0>
  41e054:	ldr	x1, [x28, #3712]
  41e058:	bl	401950 <fputs@plt>
  41e05c:	ldur	x1, [x29, #-16]
  41e060:	cbz	x1, 41e070 <ferror@plt+0x1c2e0>
  41e064:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41e068:	add	x0, x0, #0x137
  41e06c:	bl	401d10 <printf@plt>
  41e070:	ldr	x3, [x28, #3712]
  41e074:	mov	w1, #0x4                   	// #4
  41e078:	mov	w2, #0x1                   	// #1
  41e07c:	mov	x0, x22
  41e080:	bl	401c60 <fwrite@plt>
  41e084:	ldr	x0, [x24, #8]
  41e088:	mov	w1, #0x4                   	// #4
  41e08c:	bl	406f54 <ferror@plt+0x51c4>
  41e090:	ldr	x1, [x28, #3712]
  41e094:	mov	w0, #0x2d                  	// #45
  41e098:	bl	4019e0 <fputc@plt>
  41e09c:	ldr	x0, [x24, #24]
  41e0a0:	mov	w1, #0x4                   	// #4
  41e0a4:	bl	406f54 <ferror@plt+0x51c4>
  41e0a8:	ldr	x8, [x24, #40]
  41e0ac:	ldr	x9, [x19, #40]
  41e0b0:	mov	x0, x23
  41e0b4:	sub	x1, x8, x9
  41e0b8:	bl	401d10 <printf@plt>
  41e0bc:	ldr	x8, [x19, #16]
  41e0c0:	cbz	x8, 41e008 <ferror@plt+0x1c278>
  41e0c4:	ldr	x9, [x24, #40]
  41e0c8:	stur	x9, [x29, #-16]
  41e0cc:	ldrh	w10, [x24, #32]
  41e0d0:	cbz	w10, 41e0f8 <ferror@plt+0x1c368>
  41e0d4:	ldr	w11, [x20, #100]
  41e0d8:	cmp	w11, w10
  41e0dc:	b.ls	41e1f4 <ferror@plt+0x1c464>  // b.plast
  41e0e0:	ldr	x11, [x20, #112]
  41e0e4:	mov	w12, #0x50                  	// #80
  41e0e8:	umaddl	x10, w10, w12, x11
  41e0ec:	ldr	x10, [x10, #16]
  41e0f0:	add	x9, x10, x9
  41e0f4:	stur	x9, [x29, #-16]
  41e0f8:	ldr	x9, [x19, #32]
  41e0fc:	ldur	x10, [x29, #-16]
  41e100:	sub	x9, x10, x9
  41e104:	stur	x9, [x29, #-16]
  41e108:	ldr	x10, [x19, #24]
  41e10c:	subs	x10, x10, x9
  41e110:	b.ls	41dfd4 <ferror@plt+0x1c244>  // b.plast
  41e114:	cmp	x10, #0x7
  41e118:	b.ls	41dfd4 <ferror@plt+0x1c244>  // b.plast
  41e11c:	adrp	x10, 490000 <stdout@@GLIBC_2.17+0x4180>
  41e120:	ldr	x10, [x10, #3328]
  41e124:	add	x26, x8, x9
  41e128:	mov	w1, #0x8                   	// #8
  41e12c:	mov	x0, x26
  41e130:	mov	x20, x23
  41e134:	mov	x25, x22
  41e138:	mov	x22, x27
  41e13c:	blr	x10
  41e140:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4180>
  41e144:	ldr	w8, [x23, #3276]
  41e148:	adrp	x9, 466000 <warn@@Base+0x24c10>
  41e14c:	adrp	x10, 466000 <warn@@Base+0x24c10>
  41e150:	tst	x0, #0x100000000
  41e154:	add	x9, x9, #0x1cc
  41e158:	add	x10, x10, #0x215
  41e15c:	csel	x3, x10, x9, eq  // eq = none
  41e160:	adrp	x9, 466000 <warn@@Base+0x24c10>
  41e164:	lsr	x27, x0, #48
  41e168:	ubfx	x2, x0, #32, #16
  41e16c:	tst	x0, #0x200000000
  41e170:	add	x9, x9, #0x1d6
  41e174:	and	x21, x0, #0xffffffff
  41e178:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41e17c:	csel	x4, x10, x9, eq  // eq = none
  41e180:	mul	x5, x21, x8
  41e184:	add	x0, x0, #0x1a2
  41e188:	mov	w1, w27
  41e18c:	bl	401d10 <printf@plt>
  41e190:	cmp	x27, #0x1
  41e194:	b.ne	41e22c <ferror@plt+0x1c49c>  // b.any
  41e198:	stur	wzr, [x29, #-4]
  41e19c:	ldr	w8, [x23, #3276]
  41e1a0:	ldp	x9, x10, [x19, #16]
  41e1a4:	add	x0, x26, #0x8
  41e1a8:	mov	x23, x20
  41e1ac:	madd	x8, x21, x8, x0
  41e1b0:	add	x9, x9, x10
  41e1b4:	ldr	x20, [sp, #16]
  41e1b8:	cmp	x8, x9
  41e1bc:	csel	x26, x9, x8, hi  // hi = pmore
  41e1c0:	cmp	x0, x26
  41e1c4:	sub	x21, x29, #0x10
  41e1c8:	mov	x27, x22
  41e1cc:	mov	x22, x25
  41e1d0:	mov	w25, #0x30                  	// #48
  41e1d4:	b.cs	41e008 <ferror@plt+0x1c278>  // b.hs, b.nlast
  41e1d8:	ldur	w1, [x29, #-4]
  41e1dc:	sub	x2, x29, #0x4
  41e1e0:	mov	x3, x26
  41e1e4:	bl	429f18 <ferror@plt+0x28188>
  41e1e8:	cmp	x0, x26
  41e1ec:	b.cc	41e1d8 <ferror@plt+0x1c448>  // b.lo, b.ul, b.last
  41e1f0:	b	41e008 <ferror@plt+0x1c278>
  41e1f4:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41e1f8:	mov	w2, #0x5                   	// #5
  41e1fc:	mov	x0, xzr
  41e200:	add	x1, x1, #0x154
  41e204:	bl	401cc0 <dcgettext@plt>
  41e208:	ldr	x8, [x19]
  41e20c:	ldrh	w1, [x24, #32]
  41e210:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  41e214:	movk	x9, #0xaaab
  41e218:	sub	x8, x24, x8
  41e21c:	asr	x8, x8, #4
  41e220:	mul	x2, x8, x9
  41e224:	bl	4413f0 <warn@@Base>
  41e228:	b	41e008 <ferror@plt+0x1c278>
  41e22c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41e230:	mov	w2, #0x5                   	// #5
  41e234:	mov	x0, xzr
  41e238:	add	x1, x1, #0x1e0
  41e23c:	bl	401cc0 <dcgettext@plt>
  41e240:	bl	401d10 <printf@plt>
  41e244:	mov	x23, x20
  41e248:	ldr	x20, [sp, #16]
  41e24c:	sub	x21, x29, #0x10
  41e250:	mov	x27, x22
  41e254:	mov	x22, x25
  41e258:	mov	w25, #0x30                  	// #48
  41e25c:	b	41e008 <ferror@plt+0x1c278>
  41e260:	ldr	x0, [x19, #64]
  41e264:	bl	401c10 <free@plt>
  41e268:	ldp	x20, x19, [sp, #128]
  41e26c:	ldp	x22, x21, [sp, #112]
  41e270:	ldp	x24, x23, [sp, #96]
  41e274:	ldp	x26, x25, [sp, #80]
  41e278:	ldp	x28, x27, [sp, #64]
  41e27c:	ldp	x29, x30, [sp, #48]
  41e280:	add	sp, sp, #0x90
  41e284:	ret
  41e288:	sub	sp, sp, #0x90
  41e28c:	stp	x29, x30, [sp, #48]
  41e290:	stp	x28, x27, [sp, #64]
  41e294:	stp	x26, x25, [sp, #80]
  41e298:	stp	x24, x23, [sp, #96]
  41e29c:	stp	x22, x21, [sp, #112]
  41e2a0:	stp	x20, x19, [sp, #128]
  41e2a4:	ldr	w8, [x0, #92]
  41e2a8:	mov	x28, x2
  41e2ac:	mov	x21, x0
  41e2b0:	mov	x20, x1
  41e2b4:	add	x29, sp, #0x30
  41e2b8:	cbz	w8, 41e328 <ferror@plt+0x1c598>
  41e2bc:	mov	x0, x21
  41e2c0:	bl	4139fc <ferror@plt+0x11c6c>
  41e2c4:	cbz	w0, 41e768 <ferror@plt+0x1c9d8>
  41e2c8:	ldr	w8, [x21, #92]
  41e2cc:	cbz	w8, 41e328 <ferror@plt+0x1c598>
  41e2d0:	ldr	x8, [x21, #120]
  41e2d4:	mov	x9, x8
  41e2d8:	b	41e2f0 <ferror@plt+0x1c560>
  41e2dc:	ldr	w10, [x21, #92]
  41e2e0:	add	x9, x9, #0x40
  41e2e4:	add	x10, x8, x10, lsl #6
  41e2e8:	cmp	x9, x10
  41e2ec:	b.cs	41e328 <ferror@plt+0x1c598>  // b.hs, b.nlast
  41e2f0:	ldr	x10, [x9]
  41e2f4:	cmp	x10, #0x1
  41e2f8:	b.ne	41e2dc <ferror@plt+0x1c54c>  // b.any
  41e2fc:	ldr	x11, [x28, #16]
  41e300:	ldr	x10, [x9, #24]
  41e304:	cmp	x11, x10
  41e308:	b.cc	41e2dc <ferror@plt+0x1c54c>  // b.lo, b.ul, b.last
  41e30c:	ldr	x12, [x28, #32]
  41e310:	ldr	x13, [x9, #48]
  41e314:	add	x11, x12, x11
  41e318:	add	x12, x13, x10
  41e31c:	cmp	x11, x12
  41e320:	b.hi	41e2dc <ferror@plt+0x1c54c>  // b.pmore
  41e324:	str	x10, [x20, #16]
  41e328:	ldp	x23, x22, [x28, #24]
  41e32c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41e330:	add	x1, x1, #0x71
  41e334:	mov	w2, #0x5                   	// #5
  41e338:	mov	x0, xzr
  41e33c:	bl	401cc0 <dcgettext@plt>
  41e340:	mov	x5, x0
  41e344:	mov	w3, #0x1                   	// #1
  41e348:	mov	x0, xzr
  41e34c:	mov	x1, x21
  41e350:	mov	x2, x23
  41e354:	mov	x4, x22
  41e358:	bl	402054 <ferror@plt+0x2c4>
  41e35c:	cbz	x0, 41e768 <ferror@plt+0x1c9d8>
  41e360:	mov	x23, x0
  41e364:	lsr	x0, x22, #4
  41e368:	mov	w1, #0x28                  	// #40
  41e36c:	and	x19, x22, #0xfffffffffffffff0
  41e370:	str	x0, [sp, #8]
  41e374:	bl	42b8b0 <ferror@plt+0x29b20>
  41e378:	cmp	x19, #0x1
  41e37c:	str	x0, [x20]
  41e380:	b.lt	41e568 <ferror@plt+0x1c7d8>  // b.tstop
  41e384:	mov	x24, x0
  41e388:	add	x22, x23, x19
  41e38c:	adrp	x27, 490000 <stdout@@GLIBC_2.17+0x4180>
  41e390:	mov	x25, x23
  41e394:	strh	wzr, [x24]
  41e398:	strh	wzr, [x24, #16]
  41e39c:	ldr	x8, [x27, #3328]
  41e3a0:	mov	w1, #0x4                   	// #4
  41e3a4:	mov	x0, x25
  41e3a8:	blr	x8
  41e3ac:	str	x0, [x24, #8]
  41e3b0:	ldr	x8, [x27, #3328]
  41e3b4:	add	x0, x25, #0x4
  41e3b8:	mov	w1, #0x4                   	// #4
  41e3bc:	blr	x8
  41e3c0:	str	x0, [x24, #24]
  41e3c4:	ldr	x8, [x27, #3328]
  41e3c8:	add	x0, x25, #0x8
  41e3cc:	mov	w1, #0x4                   	// #4
  41e3d0:	blr	x8
  41e3d4:	ldr	x8, [x27, #3328]
  41e3d8:	mov	x26, x0
  41e3dc:	add	x0, x25, #0xc
  41e3e0:	mov	w1, #0x4                   	// #4
  41e3e4:	blr	x8
  41e3e8:	ldr	x8, [x20, #16]
  41e3ec:	ldr	x9, [x24, #8]
  41e3f0:	ldr	x10, [x24, #24]
  41e3f4:	lsr	x11, x26, #29
  41e3f8:	lsr	x12, x26, #27
  41e3fc:	and	x11, x11, #0x2
  41e400:	and	x12, x12, #0x4
  41e404:	bfxil	x11, x26, #31, #1
  41e408:	add	x9, x9, x8
  41e40c:	add	x10, x10, x8
  41e410:	lsr	x8, x26, #24
  41e414:	orr	x11, x11, x12
  41e418:	and	x8, x8, #0x18
  41e41c:	str	x9, [x24, #8]
  41e420:	lsr	x9, x26, #21
  41e424:	orr	x8, x11, x8
  41e428:	and	x9, x9, #0x20
  41e42c:	orr	x8, x8, x9
  41e430:	lsr	x9, x26, #19
  41e434:	and	x9, x9, #0x40
  41e438:	orr	x8, x8, x9
  41e43c:	lsr	x9, x26, #14
  41e440:	and	x9, x9, #0x780
  41e444:	orr	x8, x8, x9
  41e448:	lsr	x9, x26, #5
  41e44c:	and	x9, x9, #0xf800
  41e450:	orr	x8, x8, x9
  41e454:	lsl	w9, w26, #1
  41e458:	and	x9, x9, #0x10000
  41e45c:	orr	x8, x8, x9
  41e460:	lsl	w9, w26, #3
  41e464:	and	x9, x9, #0x20000
  41e468:	orr	x8, x8, x9
  41e46c:	lsl	w9, w26, #5
  41e470:	and	x9, x9, #0x40000
  41e474:	orr	x8, x8, x9
  41e478:	lsl	w9, w26, #7
  41e47c:	and	x9, x9, #0x80000
  41e480:	orr	x8, x8, x9
  41e484:	lsl	w9, w26, #9
  41e488:	and	x9, x9, #0x100000
  41e48c:	orr	x8, x8, x9
  41e490:	lsl	w9, w26, #11
  41e494:	and	x9, x9, #0x200000
  41e498:	orr	x8, x8, x9
  41e49c:	lsl	w9, w26, #13
  41e4a0:	and	x9, x9, #0x400000
  41e4a4:	orr	x8, x8, x9
  41e4a8:	lsl	w9, w26, #15
  41e4ac:	and	x9, x9, #0x800000
  41e4b0:	orr	x8, x8, x9
  41e4b4:	lsl	w9, w26, #17
  41e4b8:	and	x9, x9, #0x1000000
  41e4bc:	orr	x8, x8, x9
  41e4c0:	lsl	w9, w26, #19
  41e4c4:	and	x9, x9, #0x2000000
  41e4c8:	orr	x8, x8, x9
  41e4cc:	lsl	w9, w26, #21
  41e4d0:	and	x9, x9, #0x4000000
  41e4d4:	orr	x8, x8, x9
  41e4d8:	lsl	w9, w26, #23
  41e4dc:	and	x9, x9, #0x8000000
  41e4e0:	orr	x8, x8, x9
  41e4e4:	lsl	w9, w26, #25
  41e4e8:	and	x9, x9, #0x10000000
  41e4ec:	orr	x8, x8, x9
  41e4f0:	lsl	w9, w26, #27
  41e4f4:	and	x9, x9, #0x20000000
  41e4f8:	orr	x8, x8, x9
  41e4fc:	lsl	w9, w26, #29
  41e500:	and	x9, x9, #0x40000000
  41e504:	orr	x8, x8, x9
  41e508:	lsl	w9, w26, #31
  41e50c:	orr	x8, x8, x9
  41e510:	lsl	x9, x0, #1
  41e514:	and	x9, x9, #0x100000000
  41e518:	orr	x8, x8, x0, lsl #37
  41e51c:	orr	x8, x8, x9
  41e520:	lsl	x9, x0, #3
  41e524:	and	x9, x9, #0x200000000
  41e528:	orr	x8, x8, x9
  41e52c:	lsl	x9, x0, #5
  41e530:	and	x9, x9, #0x400000000
  41e534:	orr	x8, x8, x9
  41e538:	lsl	x9, x0, #7
  41e53c:	and	x9, x9, #0x800000000
  41e540:	orr	x8, x8, x9
  41e544:	lsl	x9, x0, #9
  41e548:	and	x9, x9, #0x1000000000
  41e54c:	orr	x8, x8, x9
  41e550:	add	x25, x25, #0x10
  41e554:	str	x10, [x24, #24]
  41e558:	str	x8, [x24, #32]
  41e55c:	cmp	x25, x22
  41e560:	add	x24, x24, #0x28
  41e564:	b.cc	41e394 <ferror@plt+0x1c604>  // b.lo, b.ul, b.last
  41e568:	mov	x0, x23
  41e56c:	bl	401c10 <free@plt>
  41e570:	ldr	w9, [x21, #100]
  41e574:	cbz	w9, 41e75c <ferror@plt+0x1c9cc>
  41e578:	ldr	x8, [x21, #112]
  41e57c:	adrp	x24, 466000 <warn@@Base+0x24c10>
  41e580:	mov	w23, #0x50                  	// #80
  41e584:	add	x24, x24, #0x202
  41e588:	mov	x27, x8
  41e58c:	str	x28, [sp, #16]
  41e590:	b	41e5b8 <ferror@plt+0x1c828>
  41e594:	ldr	x0, [sp, #24]
  41e598:	bl	401c10 <free@plt>
  41e59c:	ldr	x28, [sp, #16]
  41e5a0:	ldr	x8, [x21, #112]
  41e5a4:	ldr	w9, [x21, #100]
  41e5a8:	add	x27, x27, #0x50
  41e5ac:	madd	x10, x9, x23, x8
  41e5b0:	cmp	x27, x10
  41e5b4:	b.cs	41e75c <ferror@plt+0x1c9cc>  // b.hs, b.nlast
  41e5b8:	ldr	w10, [x27, #4]
  41e5bc:	cmp	w10, #0x4
  41e5c0:	b.ne	41e5a0 <ferror@plt+0x1c810>  // b.any
  41e5c4:	ldr	w10, [x27, #44]
  41e5c8:	cmp	w10, w9
  41e5cc:	b.cs	41e5a0 <ferror@plt+0x1c810>  // b.hs, b.nlast
  41e5d0:	madd	x8, x10, x23, x8
  41e5d4:	cmp	x8, x28
  41e5d8:	b.ne	41e5a0 <ferror@plt+0x1c810>  // b.any
  41e5dc:	ldp	x1, x2, [x27, #24]
  41e5e0:	sub	x3, x29, #0x10
  41e5e4:	sub	x4, x29, #0x8
  41e5e8:	mov	x0, x21
  41e5ec:	bl	403cec <ferror@plt+0x1f5c>
  41e5f0:	cbz	w0, 41e768 <ferror@plt+0x1c9d8>
  41e5f4:	ldp	x9, x8, [x29, #-16]
  41e5f8:	cmp	x8, #0x1
  41e5fc:	str	x9, [sp, #24]
  41e600:	b.lt	41e594 <ferror@plt+0x1c804>  // b.tstop
  41e604:	ldur	x8, [x29, #-8]
  41e608:	ldr	x19, [sp, #24]
  41e60c:	mov	w9, #0x18                  	// #24
  41e610:	madd	x28, x8, x9, x19
  41e614:	b	41e640 <ferror@plt+0x1c8b0>
  41e618:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41e61c:	mov	w2, #0x5                   	// #5
  41e620:	mov	x0, xzr
  41e624:	add	x1, x1, #0xb2
  41e628:	bl	401cc0 <dcgettext@plt>
  41e62c:	mov	x1, x25
  41e630:	bl	4413f0 <warn@@Base>
  41e634:	add	x19, x19, #0x18
  41e638:	cmp	x19, x28
  41e63c:	b.cs	41e594 <ferror@plt+0x1c804>  // b.hs, b.nlast
  41e640:	ldr	x22, [x19, #8]
  41e644:	mov	x0, x21
  41e648:	mov	x1, x22
  41e64c:	bl	404a2c <ferror@plt+0x2c9c>
  41e650:	mov	w26, w0
  41e654:	mov	w0, w0
  41e658:	bl	418540 <ferror@plt+0x167b0>
  41e65c:	cbz	x0, 41e6e4 <ferror@plt+0x1c954>
  41e660:	mov	w2, #0xf                   	// #15
  41e664:	mov	x1, x24
  41e668:	mov	x25, x0
  41e66c:	bl	401a90 <strncmp@plt>
  41e670:	cbnz	w0, 41e618 <ferror@plt+0x1c888>
  41e674:	ldr	x26, [x19]
  41e678:	ldr	x8, [x20, #8]
  41e67c:	lsr	x25, x26, #4
  41e680:	cmp	x25, x8
  41e684:	b.cs	41e700 <ferror@plt+0x1c970>  // b.hs, b.nlast
  41e688:	mov	x0, x22
  41e68c:	bl	4058bc <ferror@plt+0x3b2c>
  41e690:	ldr	x8, [x20, #32]
  41e694:	and	x9, x0, #0xffffffff
  41e698:	cmp	x9, x8
  41e69c:	b.cs	41e714 <ferror@plt+0x1c984>  // b.hs, b.nlast
  41e6a0:	ldr	x10, [x20, #24]
  41e6a4:	ubfx	x11, x26, #2, #2
  41e6a8:	cmp	x11, #0x1
  41e6ac:	add	x8, x10, x9, lsl #5
  41e6b0:	b.eq	41e734 <ferror@plt+0x1c9a4>  // b.none
  41e6b4:	cbnz	x11, 41e634 <ferror@plt+0x1c8a4>
  41e6b8:	add	x9, x10, x9, lsl #5
  41e6bc:	ldr	x10, [x20]
  41e6c0:	ldr	w9, [x9, #28]
  41e6c4:	mov	w11, #0x28                  	// #40
  41e6c8:	madd	x10, x25, x11, x10
  41e6cc:	strh	w9, [x10]
  41e6d0:	ldr	x8, [x8]
  41e6d4:	ldr	x9, [x19, #16]
  41e6d8:	add	x8, x9, x8
  41e6dc:	str	x8, [x10, #8]
  41e6e0:	b	41e634 <ferror@plt+0x1c8a4>
  41e6e4:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41e6e8:	mov	w2, #0x5                   	// #5
  41e6ec:	add	x1, x1, #0x7e
  41e6f0:	bl	401cc0 <dcgettext@plt>
  41e6f4:	mov	w1, w26
  41e6f8:	bl	4413f0 <warn@@Base>
  41e6fc:	b	41e634 <ferror@plt+0x1c8a4>
  41e700:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41e704:	mov	w2, #0x5                   	// #5
  41e708:	mov	x0, xzr
  41e70c:	add	x1, x1, #0xdb
  41e710:	b	41e628 <ferror@plt+0x1c898>
  41e714:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41e718:	mov	x22, x0
  41e71c:	mov	w2, #0x5                   	// #5
  41e720:	mov	x0, xzr
  41e724:	add	x1, x1, #0x106
  41e728:	bl	401cc0 <dcgettext@plt>
  41e72c:	mov	w1, w22
  41e730:	b	41e6f8 <ferror@plt+0x1c968>
  41e734:	ldr	x9, [x20]
  41e738:	ldr	w10, [x8, #28]
  41e73c:	mov	w11, #0x28                  	// #40
  41e740:	madd	x9, x25, x11, x9
  41e744:	strh	w10, [x9, #16]
  41e748:	ldr	x8, [x8]
  41e74c:	ldr	x10, [x19, #16]
  41e750:	add	x8, x10, x8
  41e754:	str	x8, [x9, #24]
  41e758:	b	41e634 <ferror@plt+0x1c8a4>
  41e75c:	ldr	x8, [sp, #8]
  41e760:	mov	w0, #0x1                   	// #1
  41e764:	str	x8, [x20, #8]
  41e768:	ldp	x20, x19, [sp, #128]
  41e76c:	ldp	x22, x21, [sp, #112]
  41e770:	ldp	x24, x23, [sp, #96]
  41e774:	ldp	x26, x25, [sp, #80]
  41e778:	ldp	x28, x27, [sp, #64]
  41e77c:	ldp	x29, x30, [sp, #48]
  41e780:	add	sp, sp, #0x90
  41e784:	ret
  41e788:	sub	sp, sp, #0x80
  41e78c:	stp	x29, x30, [sp, #32]
  41e790:	stp	x28, x27, [sp, #48]
  41e794:	stp	x26, x25, [sp, #64]
  41e798:	stp	x24, x23, [sp, #80]
  41e79c:	stp	x22, x21, [sp, #96]
  41e7a0:	stp	x20, x19, [sp, #112]
  41e7a4:	ldr	x8, [x1, #32]
  41e7a8:	mov	x20, x0
  41e7ac:	add	x29, sp, #0x20
  41e7b0:	mov	x19, x1
  41e7b4:	lsl	x0, x8, #5
  41e7b8:	bl	4446ec <warn@@Base+0x32fc>
  41e7bc:	ldr	x8, [x19, #32]
  41e7c0:	str	x0, [x19, #40]
  41e7c4:	cbz	x8, 41e824 <ferror@plt+0x1ca94>
  41e7c8:	mov	x8, xzr
  41e7cc:	mov	x1, xzr
  41e7d0:	mov	x9, xzr
  41e7d4:	b	41e7ec <ferror@plt+0x1ca5c>
  41e7d8:	ldr	x10, [x19, #32]
  41e7dc:	add	x9, x9, #0x1
  41e7e0:	add	x8, x8, #0x20
  41e7e4:	cmp	x9, x10
  41e7e8:	b.cs	41e828 <ferror@plt+0x1ca98>  // b.hs, b.nlast
  41e7ec:	ldr	x10, [x19, #24]
  41e7f0:	ldr	x11, [x10, x8]
  41e7f4:	cbz	x11, 41e7d8 <ferror@plt+0x1ca48>
  41e7f8:	add	x10, x10, x8
  41e7fc:	ldrb	w11, [x10, #24]
  41e800:	and	w11, w11, #0xf
  41e804:	cmp	w11, #0x2
  41e808:	b.ne	41e7d8 <ferror@plt+0x1ca48>  // b.any
  41e80c:	ldr	x11, [x19, #40]
  41e810:	ldp	q1, q0, [x10]
  41e814:	add	x10, x11, x1, lsl #5
  41e818:	add	x1, x1, #0x1
  41e81c:	stp	q1, q0, [x10]
  41e820:	b	41e7d8 <ferror@plt+0x1ca48>
  41e824:	mov	x1, xzr
  41e828:	ldr	x0, [x19, #40]
  41e82c:	adrp	x3, 41b000 <ferror@plt+0x19270>
  41e830:	add	x3, x3, #0xe98
  41e834:	mov	w2, #0x20                  	// #32
  41e838:	str	x1, [x19, #48]
  41e83c:	bl	4019f0 <qsort@plt>
  41e840:	ldr	x8, [x19, #8]
  41e844:	cmp	x8, #0x1
  41e848:	b.lt	41ebec <ferror@plt+0x1ce5c>  // b.tstop
  41e84c:	ldr	x26, [x19]
  41e850:	adrp	x21, 466000 <warn@@Base+0x24c10>
  41e854:	adrp	x22, 466000 <warn@@Base+0x24c10>
  41e858:	adrp	x23, 466000 <warn@@Base+0x24c10>
  41e85c:	adrp	x24, 466000 <warn@@Base+0x24c10>
  41e860:	sub	x27, x29, #0x8
  41e864:	adrp	x25, 48b000 <warn@@Base+0x49c10>
  41e868:	add	x21, x21, #0x134
  41e86c:	add	x22, x22, #0x13c
  41e870:	add	x23, x23, #0x212
  41e874:	mov	w28, #0x28                  	// #40
  41e878:	add	x24, x24, #0x243
  41e87c:	b	41e894 <ferror@plt+0x1cb04>
  41e880:	ldp	x8, x9, [x19]
  41e884:	add	x26, x26, #0x28
  41e888:	madd	x8, x9, x28, x8
  41e88c:	cmp	x26, x8
  41e890:	b.cs	41ebec <ferror@plt+0x1ce5c>  // b.hs, b.nlast
  41e894:	ldp	x1, x2, [x19, #40]
  41e898:	ldp	x3, x4, [x19, #56]
  41e89c:	ldp	x5, x6, [x26]
  41e8a0:	add	x7, sp, #0x10
  41e8a4:	mov	x0, x20
  41e8a8:	str	x27, [sp]
  41e8ac:	bl	41c9f4 <ferror@plt+0x1ac64>
  41e8b0:	ldr	x3, [x25, #3712]
  41e8b4:	mov	w1, #0x2                   	// #2
  41e8b8:	mov	w2, #0x1                   	// #1
  41e8bc:	mov	x0, x21
  41e8c0:	bl	401c60 <fwrite@plt>
  41e8c4:	ldr	x0, [sp, #16]
  41e8c8:	cbz	x0, 41e8e8 <ferror@plt+0x1cb58>
  41e8cc:	ldr	x1, [x25, #3712]
  41e8d0:	bl	401950 <fputs@plt>
  41e8d4:	ldur	x1, [x29, #-8]
  41e8d8:	cbz	x1, 41e8e8 <ferror@plt+0x1cb58>
  41e8dc:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41e8e0:	add	x0, x0, #0x137
  41e8e4:	bl	401d10 <printf@plt>
  41e8e8:	ldr	x3, [x25, #3712]
  41e8ec:	mov	w1, #0x4                   	// #4
  41e8f0:	mov	w2, #0x1                   	// #1
  41e8f4:	mov	x0, x22
  41e8f8:	bl	401c60 <fwrite@plt>
  41e8fc:	ldr	x0, [x26, #8]
  41e900:	mov	w1, #0x4                   	// #4
  41e904:	bl	406f54 <ferror@plt+0x51c4>
  41e908:	ldr	x1, [x25, #3712]
  41e90c:	mov	w0, #0x2d                  	// #45
  41e910:	bl	4019e0 <fputc@plt>
  41e914:	ldr	x0, [x26, #24]
  41e918:	mov	w1, #0x4                   	// #4
  41e91c:	bl	406f54 <ferror@plt+0x51c4>
  41e920:	mov	x0, x23
  41e924:	bl	401d10 <printf@plt>
  41e928:	ldrb	w8, [x26, #32]
  41e92c:	tbnz	w8, #0, 41ea40 <ferror@plt+0x1ccb0>
  41e930:	ldrb	w8, [x26, #32]
  41e934:	tbnz	w8, #1, 41ea54 <ferror@plt+0x1ccc4>
  41e938:	ldrb	w8, [x26, #32]
  41e93c:	tbnz	w8, #2, 41ea68 <ferror@plt+0x1ccd8>
  41e940:	ldrb	w8, [x26, #32]
  41e944:	tbz	w8, #6, 41e954 <ferror@plt+0x1cbc4>
  41e948:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41e94c:	add	x0, x0, #0x239
  41e950:	bl	401d10 <printf@plt>
  41e954:	ldr	w8, [x26, #32]
  41e958:	ubfx	w1, w8, #7, #4
  41e95c:	cbz	w1, 41e968 <ferror@plt+0x1cbd8>
  41e960:	mov	x0, x24
  41e964:	bl	401d10 <printf@plt>
  41e968:	ldr	w8, [x26, #32]
  41e96c:	ubfx	w1, w8, #11, #5
  41e970:	cbz	w1, 41e980 <ferror@plt+0x1cbf0>
  41e974:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41e978:	add	x0, x0, #0x250
  41e97c:	bl	401d10 <printf@plt>
  41e980:	ldrb	w8, [x26, #34]
  41e984:	tbnz	w8, #0, 41ea80 <ferror@plt+0x1ccf0>
  41e988:	ldrb	w8, [x26, #34]
  41e98c:	tbnz	w8, #1, 41ea94 <ferror@plt+0x1cd04>
  41e990:	ldrb	w8, [x26, #34]
  41e994:	tbnz	w8, #2, 41eaa8 <ferror@plt+0x1cd18>
  41e998:	ldrb	w8, [x26, #34]
  41e99c:	tbnz	w8, #3, 41eabc <ferror@plt+0x1cd2c>
  41e9a0:	ldrb	w8, [x26, #34]
  41e9a4:	tbnz	w8, #4, 41ead0 <ferror@plt+0x1cd40>
  41e9a8:	ldrb	w8, [x26, #34]
  41e9ac:	tbnz	w8, #5, 41eae4 <ferror@plt+0x1cd54>
  41e9b0:	ldrb	w8, [x26, #34]
  41e9b4:	tbnz	w8, #6, 41eaf8 <ferror@plt+0x1cd68>
  41e9b8:	ldrb	w8, [x26, #34]
  41e9bc:	tbnz	w8, #7, 41eb0c <ferror@plt+0x1cd7c>
  41e9c0:	ldrb	w8, [x26, #35]
  41e9c4:	tbnz	w8, #0, 41eb20 <ferror@plt+0x1cd90>
  41e9c8:	ldrb	w8, [x26, #35]
  41e9cc:	tbnz	w8, #1, 41eb34 <ferror@plt+0x1cda4>
  41e9d0:	ldrb	w8, [x26, #35]
  41e9d4:	tbnz	w8, #3, 41eb48 <ferror@plt+0x1cdb8>
  41e9d8:	ldrb	w8, [x26, #35]
  41e9dc:	tbnz	w8, #4, 41eb5c <ferror@plt+0x1cdcc>
  41e9e0:	ldrb	w8, [x26, #35]
  41e9e4:	tbnz	w8, #5, 41eb70 <ferror@plt+0x1cde0>
  41e9e8:	ldrb	w8, [x26, #35]
  41e9ec:	tbnz	w8, #6, 41eb84 <ferror@plt+0x1cdf4>
  41e9f0:	ldr	w8, [x26, #32]
  41e9f4:	tbnz	w8, #31, 41eb98 <ferror@plt+0x1ce08>
  41e9f8:	ldrb	w8, [x26, #36]
  41e9fc:	tbnz	w8, #0, 41ebac <ferror@plt+0x1ce1c>
  41ea00:	ldrb	w8, [x26, #36]
  41ea04:	tbnz	w8, #1, 41ebc0 <ferror@plt+0x1ce30>
  41ea08:	ldrb	w8, [x26, #36]
  41ea0c:	tbnz	w8, #2, 41ebd4 <ferror@plt+0x1ce44>
  41ea10:	ldrb	w8, [x26, #36]
  41ea14:	tbz	w8, #3, 41ea24 <ferror@plt+0x1cc94>
  41ea18:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41ea1c:	add	x0, x0, #0x39c
  41ea20:	bl	401d10 <printf@plt>
  41ea24:	ldr	x8, [x26, #32]
  41ea28:	lsr	x1, x8, #37
  41ea2c:	cbz	w1, 41e880 <ferror@plt+0x1caf0>
  41ea30:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41ea34:	add	x0, x0, #0x3ab
  41ea38:	bl	401d10 <printf@plt>
  41ea3c:	b	41e880 <ferror@plt+0x1caf0>
  41ea40:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41ea44:	add	x0, x0, #0x216
  41ea48:	bl	401d10 <printf@plt>
  41ea4c:	ldrb	w8, [x26, #32]
  41ea50:	tbz	w8, #1, 41e938 <ferror@plt+0x1cba8>
  41ea54:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41ea58:	add	x0, x0, #0x2a1
  41ea5c:	bl	401d10 <printf@plt>
  41ea60:	ldrb	w8, [x26, #32]
  41ea64:	tbz	w8, #2, 41e940 <ferror@plt+0x1cbb0>
  41ea68:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41ea6c:	add	x0, x0, #0x225
  41ea70:	bl	401d10 <printf@plt>
  41ea74:	ldrb	w8, [x26, #32]
  41ea78:	tbnz	w8, #6, 41e948 <ferror@plt+0x1cbb8>
  41ea7c:	b	41e954 <ferror@plt+0x1cbc4>
  41ea80:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41ea84:	add	x0, x0, #0x25d
  41ea88:	bl	401d10 <printf@plt>
  41ea8c:	ldrb	w8, [x26, #34]
  41ea90:	tbz	w8, #1, 41e990 <ferror@plt+0x1cc00>
  41ea94:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41ea98:	add	x0, x0, #0x26a
  41ea9c:	bl	401d10 <printf@plt>
  41eaa0:	ldrb	w8, [x26, #34]
  41eaa4:	tbz	w8, #2, 41e998 <ferror@plt+0x1cc08>
  41eaa8:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41eaac:	add	x0, x0, #0x27a
  41eab0:	bl	401d10 <printf@plt>
  41eab4:	ldrb	w8, [x26, #34]
  41eab8:	tbz	w8, #3, 41e9a0 <ferror@plt+0x1cc10>
  41eabc:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41eac0:	add	x0, x0, #0x291
  41eac4:	bl	401d10 <printf@plt>
  41eac8:	ldrb	w8, [x26, #34]
  41eacc:	tbz	w8, #4, 41e9a8 <ferror@plt+0x1cc18>
  41ead0:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41ead4:	add	x0, x0, #0x2ac
  41ead8:	bl	401d10 <printf@plt>
  41eadc:	ldrb	w8, [x26, #34]
  41eae0:	tbz	w8, #5, 41e9b0 <ferror@plt+0x1cc20>
  41eae4:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41eae8:	add	x0, x0, #0x2c2
  41eaec:	bl	401d10 <printf@plt>
  41eaf0:	ldrb	w8, [x26, #34]
  41eaf4:	tbz	w8, #6, 41e9b8 <ferror@plt+0x1cc28>
  41eaf8:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41eafc:	add	x0, x0, #0x2e0
  41eb00:	bl	401d10 <printf@plt>
  41eb04:	ldrb	w8, [x26, #34]
  41eb08:	tbz	w8, #7, 41e9c0 <ferror@plt+0x1cc30>
  41eb0c:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41eb10:	add	x0, x0, #0x2ec
  41eb14:	bl	401d10 <printf@plt>
  41eb18:	ldrb	w8, [x26, #35]
  41eb1c:	tbz	w8, #0, 41e9c8 <ferror@plt+0x1cc38>
  41eb20:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41eb24:	add	x0, x0, #0x2f6
  41eb28:	bl	401d10 <printf@plt>
  41eb2c:	ldrb	w8, [x26, #35]
  41eb30:	tbz	w8, #1, 41e9d0 <ferror@plt+0x1cc40>
  41eb34:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41eb38:	add	x0, x0, #0x305
  41eb3c:	bl	401d10 <printf@plt>
  41eb40:	ldrb	w8, [x26, #35]
  41eb44:	tbz	w8, #3, 41e9d8 <ferror@plt+0x1cc48>
  41eb48:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41eb4c:	add	x0, x0, #0x316
  41eb50:	bl	401d10 <printf@plt>
  41eb54:	ldrb	w8, [x26, #35]
  41eb58:	tbz	w8, #4, 41e9e0 <ferror@plt+0x1cc50>
  41eb5c:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41eb60:	add	x0, x0, #0x31f
  41eb64:	bl	401d10 <printf@plt>
  41eb68:	ldrb	w8, [x26, #35]
  41eb6c:	tbz	w8, #5, 41e9e8 <ferror@plt+0x1cc58>
  41eb70:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41eb74:	add	x0, x0, #0x328
  41eb78:	bl	401d10 <printf@plt>
  41eb7c:	ldrb	w8, [x26, #35]
  41eb80:	tbz	w8, #6, 41e9f0 <ferror@plt+0x1cc60>
  41eb84:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41eb88:	add	x0, x0, #0x33b
  41eb8c:	bl	401d10 <printf@plt>
  41eb90:	ldr	w8, [x26, #32]
  41eb94:	tbz	w8, #31, 41e9f8 <ferror@plt+0x1cc68>
  41eb98:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41eb9c:	add	x0, x0, #0x34d
  41eba0:	bl	401d10 <printf@plt>
  41eba4:	ldrb	w8, [x26, #36]
  41eba8:	tbz	w8, #0, 41ea00 <ferror@plt+0x1cc70>
  41ebac:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41ebb0:	add	x0, x0, #0x35e
  41ebb4:	bl	401d10 <printf@plt>
  41ebb8:	ldrb	w8, [x26, #36]
  41ebbc:	tbz	w8, #1, 41ea08 <ferror@plt+0x1cc78>
  41ebc0:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41ebc4:	add	x0, x0, #0x377
  41ebc8:	bl	401d10 <printf@plt>
  41ebcc:	ldrb	w8, [x26, #36]
  41ebd0:	tbz	w8, #2, 41ea10 <ferror@plt+0x1cc80>
  41ebd4:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41ebd8:	add	x0, x0, #0x38f
  41ebdc:	bl	401d10 <printf@plt>
  41ebe0:	ldrb	w8, [x26, #36]
  41ebe4:	tbnz	w8, #3, 41ea18 <ferror@plt+0x1cc88>
  41ebe8:	b	41ea24 <ferror@plt+0x1cc94>
  41ebec:	mov	w0, #0xa                   	// #10
  41ebf0:	bl	401d40 <putchar@plt>
  41ebf4:	ldr	x0, [x19, #40]
  41ebf8:	bl	401c10 <free@plt>
  41ebfc:	ldp	x20, x19, [sp, #112]
  41ec00:	ldp	x22, x21, [sp, #96]
  41ec04:	ldp	x24, x23, [sp, #80]
  41ec08:	ldp	x26, x25, [sp, #64]
  41ec0c:	ldp	x28, x27, [sp, #48]
  41ec10:	ldp	x29, x30, [sp, #32]
  41ec14:	add	sp, sp, #0x80
  41ec18:	ret
  41ec1c:	stp	x29, x30, [sp, #-96]!
  41ec20:	stp	x26, x25, [sp, #32]
  41ec24:	stp	x24, x23, [sp, #48]
  41ec28:	stp	x22, x21, [sp, #64]
  41ec2c:	stp	x20, x19, [sp, #80]
  41ec30:	ldr	x8, [x0, #16]
  41ec34:	mov	w23, w2
  41ec38:	mul	x22, x23, x1
  41ec3c:	mov	x19, x1
  41ec40:	cmp	x22, x8
  41ec44:	str	x27, [sp, #16]
  41ec48:	mov	x29, sp
  41ec4c:	b.ls	41ec64 <ferror@plt+0x1ced4>  // b.plast
  41ec50:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41ec54:	add	x1, x1, #0x92b
  41ec58:	mov	w2, #0x5                   	// #5
  41ec5c:	mov	x0, xzr
  41ec60:	b	41ecf8 <ferror@plt+0x1cf68>
  41ec64:	mov	x24, x0
  41ec68:	mov	x0, x19
  41ec6c:	mov	x1, x23
  41ec70:	mov	w21, w2
  41ec74:	bl	42b880 <ferror@plt+0x29af0>
  41ec78:	cbz	x0, 41ecec <ferror@plt+0x1cf5c>
  41ec7c:	ldr	x3, [x24, #8]
  41ec80:	mov	x1, x23
  41ec84:	mov	x2, x19
  41ec88:	mov	x20, x0
  41ec8c:	bl	401c00 <fread@plt>
  41ec90:	cmp	x0, x19
  41ec94:	b.ne	41ed40 <ferror@plt+0x1cfb0>  // b.any
  41ec98:	mov	w1, #0x8                   	// #8
  41ec9c:	mov	x0, x19
  41eca0:	bl	42b880 <ferror@plt+0x29af0>
  41eca4:	mov	x22, x0
  41eca8:	cbz	x0, 41ed80 <ferror@plt+0x1cff0>
  41ecac:	cbz	x19, 41edb0 <ferror@plt+0x1d020>
  41ecb0:	sub	x8, x19, #0x1
  41ecb4:	neg	x24, x23
  41ecb8:	sub	x25, x22, #0x8
  41ecbc:	madd	x23, x8, x23, x20
  41ecc0:	adrp	x26, 490000 <stdout@@GLIBC_2.17+0x4180>
  41ecc4:	ldr	x8, [x26, #3328]
  41ecc8:	mov	x0, x23
  41eccc:	mov	w1, w21
  41ecd0:	sub	x27, x19, #0x1
  41ecd4:	blr	x8
  41ecd8:	str	x0, [x25, x19, lsl #3]
  41ecdc:	add	x23, x23, x24
  41ece0:	mov	x19, x27
  41ece4:	cbnz	x27, 41ecc4 <ferror@plt+0x1cf34>
  41ece8:	b	41edb0 <ferror@plt+0x1d020>
  41ecec:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41ecf0:	add	x1, x1, #0x952
  41ecf4:	mov	w2, #0x5                   	// #5
  41ecf8:	bl	401cc0 <dcgettext@plt>
  41ecfc:	mov	x20, x0
  41ed00:	adrp	x0, 451000 <warn@@Base+0xfc10>
  41ed04:	add	x0, x0, #0x42d
  41ed08:	mov	x1, x19
  41ed0c:	bl	403104 <ferror@plt+0x1374>
  41ed10:	mov	x1, x0
  41ed14:	mov	x0, x20
  41ed18:	bl	44132c <error@@Base>
  41ed1c:	mov	x22, xzr
  41ed20:	mov	x0, x22
  41ed24:	ldp	x20, x19, [sp, #80]
  41ed28:	ldp	x22, x21, [sp, #64]
  41ed2c:	ldp	x24, x23, [sp, #48]
  41ed30:	ldp	x26, x25, [sp, #32]
  41ed34:	ldr	x27, [sp, #16]
  41ed38:	ldp	x29, x30, [sp], #96
  41ed3c:	ret
  41ed40:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41ed44:	add	x1, x1, #0x97c
  41ed48:	mov	w2, #0x5                   	// #5
  41ed4c:	mov	x0, xzr
  41ed50:	bl	401cc0 <dcgettext@plt>
  41ed54:	mov	x19, x0
  41ed58:	adrp	x0, 451000 <warn@@Base+0xfc10>
  41ed5c:	add	x0, x0, #0x42d
  41ed60:	mov	x1, x22
  41ed64:	bl	403104 <ferror@plt+0x1374>
  41ed68:	mov	x1, x0
  41ed6c:	mov	x0, x19
  41ed70:	bl	44132c <error@@Base>
  41ed74:	mov	x0, x20
  41ed78:	bl	401c10 <free@plt>
  41ed7c:	b	41ed1c <ferror@plt+0x1cf8c>
  41ed80:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41ed84:	add	x1, x1, #0x9a8
  41ed88:	mov	w2, #0x5                   	// #5
  41ed8c:	bl	401cc0 <dcgettext@plt>
  41ed90:	mov	x21, x0
  41ed94:	adrp	x0, 451000 <warn@@Base+0xfc10>
  41ed98:	add	x0, x0, #0x42d
  41ed9c:	mov	x1, x19
  41eda0:	bl	403104 <ferror@plt+0x1374>
  41eda4:	mov	x1, x0
  41eda8:	mov	x0, x21
  41edac:	bl	44132c <error@@Base>
  41edb0:	mov	x0, x20
  41edb4:	bl	401c10 <free@plt>
  41edb8:	b	41ed20 <ferror@plt+0x1cf90>
  41edbc:	stp	x29, x30, [sp, #-64]!
  41edc0:	stp	x20, x19, [sp, #48]
  41edc4:	mov	x19, x1
  41edc8:	mov	x20, x0
  41edcc:	mov	w1, #0x2                   	// #2
  41edd0:	mov	x0, x19
  41edd4:	str	x23, [sp, #16]
  41edd8:	stp	x22, x21, [sp, #32]
  41eddc:	mov	x29, sp
  41ede0:	mov	x21, x2
  41ede4:	bl	406f54 <ferror@plt+0x51c4>
  41ede8:	cmp	w0, #0x4
  41edec:	b.gt	41ee08 <ferror@plt+0x1d078>
  41edf0:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  41edf4:	ldr	x1, [x8, #3712]
  41edf8:	adrp	x8, 453000 <warn@@Base+0x11c10>
  41edfc:	add	x8, x8, #0xe5e
  41ee00:	add	x0, x8, w0, sxtw
  41ee04:	bl	401950 <fputs@plt>
  41ee08:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41ee0c:	add	x0, x0, #0x9df
  41ee10:	mov	x1, x21
  41ee14:	bl	401d10 <printf@plt>
  41ee18:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  41ee1c:	ldr	x22, [x8, #832]
  41ee20:	cbz	x22, 41eebc <ferror@plt+0x1d12c>
  41ee24:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  41ee28:	ldr	x8, [x8, #840]
  41ee2c:	cmp	x8, x19
  41ee30:	b.ls	41eebc <ferror@plt+0x1d12c>  // b.plast
  41ee34:	add	x23, x22, x19, lsl #5
  41ee38:	ldr	x0, [x23]
  41ee3c:	mov	w1, #0x6                   	// #6
  41ee40:	bl	406f54 <ferror@plt+0x51c4>
  41ee44:	mov	w0, #0x20                  	// #32
  41ee48:	bl	401d40 <putchar@plt>
  41ee4c:	ldr	x0, [x23, #8]
  41ee50:	mov	w1, #0x2                   	// #2
  41ee54:	bl	406f54 <ferror@plt+0x51c4>
  41ee58:	ldrb	w8, [x23, #24]
  41ee5c:	mov	x0, x20
  41ee60:	and	w1, w8, #0xf
  41ee64:	bl	4058dc <ferror@plt+0x3b4c>
  41ee68:	mov	x1, x0
  41ee6c:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41ee70:	add	x0, x0, #0x64c
  41ee74:	bl	401d10 <printf@plt>
  41ee78:	ldrb	w8, [x23, #24]
  41ee7c:	mov	x0, x20
  41ee80:	lsr	w1, w8, #4
  41ee84:	bl	41efac <ferror@plt+0x1d21c>
  41ee88:	mov	x1, x0
  41ee8c:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41ee90:	add	x0, x0, #0x652
  41ee94:	bl	401d10 <printf@plt>
  41ee98:	ldrb	w8, [x20, #31]
  41ee9c:	ldrb	w0, [x23, #25]!
  41eea0:	cmp	w8, #0x6
  41eea4:	b.ne	41eedc <ferror@plt+0x1d14c>  // b.any
  41eea8:	bl	41f064 <ferror@plt+0x1d2d4>
  41eeac:	mov	x1, x0
  41eeb0:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41eeb4:	add	x0, x0, #0x64c
  41eeb8:	b	41ef20 <ferror@plt+0x1d190>
  41eebc:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41eec0:	add	x1, x1, #0x9e7
  41eec4:	mov	w2, #0x5                   	// #5
  41eec8:	mov	x0, xzr
  41eecc:	bl	401cc0 <dcgettext@plt>
  41eed0:	mov	x1, x19
  41eed4:	bl	401d10 <printf@plt>
  41eed8:	b	41ef98 <ferror@plt+0x1d208>
  41eedc:	and	w21, w0, #0x3
  41eee0:	mov	w0, w21
  41eee4:	bl	41f098 <ferror@plt+0x1d308>
  41eee8:	mov	x1, x0
  41eeec:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41eef0:	add	x0, x0, #0x64c
  41eef4:	bl	401d10 <printf@plt>
  41eef8:	ldrb	w8, [x23]
  41eefc:	eor	w8, w8, w21
  41ef00:	tst	w8, #0xff
  41ef04:	b.eq	41ef24 <ferror@plt+0x1d194>  // b.none
  41ef08:	and	w1, w8, #0xff
  41ef0c:	mov	x0, x20
  41ef10:	bl	41f0fc <ferror@plt+0x1d36c>
  41ef14:	mov	x1, x0
  41ef18:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41ef1c:	add	x0, x0, #0x658
  41ef20:	bl	401d10 <printf@plt>
  41ef24:	add	x19, x22, x19, lsl #5
  41ef28:	ldr	w1, [x19, #28]
  41ef2c:	mov	x0, x20
  41ef30:	bl	41f1d8 <ferror@plt+0x1d448>
  41ef34:	mov	x1, x0
  41ef38:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41ef3c:	add	x0, x0, #0xa1a
  41ef40:	bl	401d10 <printf@plt>
  41ef44:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  41ef48:	ldr	x8, [x8, #816]
  41ef4c:	cbz	x8, 41ef74 <ferror@plt+0x1d1e4>
  41ef50:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  41ef54:	ldr	x9, [x19, #16]
  41ef58:	ldr	x10, [x10, #824]
  41ef5c:	cmp	x9, x10
  41ef60:	b.cs	41ef74 <ferror@plt+0x1d1e4>  // b.hs, b.nlast
  41ef64:	add	x1, x8, x9
  41ef68:	mov	w0, #0x19                  	// #25
  41ef6c:	bl	412810 <ferror@plt+0x10a80>
  41ef70:	b	41ef90 <ferror@plt+0x1d200>
  41ef74:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41ef78:	add	x1, x1, #0xa22
  41ef7c:	mov	w2, #0x5                   	// #5
  41ef80:	mov	x0, xzr
  41ef84:	bl	401cc0 <dcgettext@plt>
  41ef88:	ldr	x1, [x19, #16]
  41ef8c:	bl	401d10 <printf@plt>
  41ef90:	mov	w0, #0xa                   	// #10
  41ef94:	bl	401d40 <putchar@plt>
  41ef98:	ldp	x20, x19, [sp, #48]
  41ef9c:	ldp	x22, x21, [sp, #32]
  41efa0:	ldr	x23, [sp, #16]
  41efa4:	ldp	x29, x30, [sp], #64
  41efa8:	ret
  41efac:	stp	x29, x30, [sp, #-32]!
  41efb0:	stp	x20, x19, [sp, #16]
  41efb4:	mov	w19, w1
  41efb8:	cmp	w1, #0x3
  41efbc:	mov	x29, sp
  41efc0:	b.cs	41efd4 <ferror@plt+0x1d244>  // b.hs, b.nlast
  41efc4:	adrp	x8, 44f000 <warn@@Base+0xdc10>
  41efc8:	add	x8, x8, #0x518
  41efcc:	ldr	x0, [x8, w19, sxtw #3]
  41efd0:	b	41f058 <ferror@plt+0x1d2c8>
  41efd4:	sub	w8, w19, #0xd
  41efd8:	cmp	w8, #0x3
  41efdc:	b.cs	41efec <ferror@plt+0x1d25c>  // b.hs, b.nlast
  41efe0:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41efe4:	add	x1, x1, #0xd8d
  41efe8:	b	41f02c <ferror@plt+0x1d29c>
  41efec:	sub	w8, w19, #0xa
  41eff0:	cmp	w8, #0x2
  41eff4:	b.hi	41f018 <ferror@plt+0x1d288>  // b.pmore
  41eff8:	cmp	w19, #0xa
  41effc:	b.ne	41f024 <ferror@plt+0x1d294>  // b.any
  41f000:	ldrb	w8, [x0, #31]
  41f004:	cmp	w8, #0x3
  41f008:	b.ne	41f024 <ferror@plt+0x1d294>  // b.any
  41f00c:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41f010:	add	x0, x0, #0xa39
  41f014:	b	41f058 <ferror@plt+0x1d2c8>
  41f018:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41f01c:	add	x1, x1, #0xdd0
  41f020:	b	41f02c <ferror@plt+0x1d29c>
  41f024:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41f028:	add	x1, x1, #0xdbe
  41f02c:	mov	w2, #0x5                   	// #5
  41f030:	mov	x0, xzr
  41f034:	bl	401cc0 <dcgettext@plt>
  41f038:	adrp	x20, 48d000 <stdout@@GLIBC_2.17+0x1180>
  41f03c:	add	x20, x20, #0xd6c
  41f040:	mov	x2, x0
  41f044:	mov	w1, #0x20                  	// #32
  41f048:	mov	x0, x20
  41f04c:	mov	w3, w19
  41f050:	bl	401a20 <snprintf@plt>
  41f054:	mov	x0, x20
  41f058:	ldp	x20, x19, [sp, #16]
  41f05c:	ldp	x29, x30, [sp], #32
  41f060:	ret
  41f064:	stp	x29, x30, [sp, #-16]!
  41f068:	sub	w8, w0, #0x4
  41f06c:	cmp	w8, #0x3
  41f070:	mov	x29, sp
  41f074:	b.cs	41f08c <ferror@plt+0x1d2fc>  // b.hs, b.nlast
  41f078:	adrp	x9, 44f000 <warn@@Base+0xdc10>
  41f07c:	add	x9, x9, #0x530
  41f080:	ldr	x0, [x9, w8, sxtw #3]
  41f084:	ldp	x29, x30, [sp], #16
  41f088:	ret
  41f08c:	bl	41f098 <ferror@plt+0x1d308>
  41f090:	ldp	x29, x30, [sp], #16
  41f094:	ret
  41f098:	stp	x29, x30, [sp, #-32]!
  41f09c:	str	x19, [sp, #16]
  41f0a0:	mov	w19, w0
  41f0a4:	cmp	w0, #0x4
  41f0a8:	mov	x29, sp
  41f0ac:	b.cs	41f0c0 <ferror@plt+0x1d330>  // b.hs, b.nlast
  41f0b0:	adrp	x8, 44f000 <warn@@Base+0xdc10>
  41f0b4:	add	x8, x8, #0x548
  41f0b8:	ldr	x0, [x8, w19, sxtw #3]
  41f0bc:	b	41f0f0 <ferror@plt+0x1d360>
  41f0c0:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41f0c4:	add	x1, x1, #0xa6b
  41f0c8:	mov	w2, #0x5                   	// #5
  41f0cc:	mov	x0, xzr
  41f0d0:	bl	401cc0 <dcgettext@plt>
  41f0d4:	mov	w1, w19
  41f0d8:	bl	44132c <error@@Base>
  41f0dc:	adrp	x1, 453000 <warn@@Base+0x11c10>
  41f0e0:	add	x1, x1, #0x14c
  41f0e4:	mov	w2, #0x5                   	// #5
  41f0e8:	mov	x0, xzr
  41f0ec:	bl	401cc0 <dcgettext@plt>
  41f0f0:	ldr	x19, [sp, #16]
  41f0f4:	ldp	x29, x30, [sp], #32
  41f0f8:	ret
  41f0fc:	stp	x29, x30, [sp, #-32]!
  41f100:	stp	x20, x19, [sp, #16]
  41f104:	mov	x29, sp
  41f108:	cbz	w1, 41f148 <ferror@plt+0x1d3b8>
  41f10c:	ldrh	w8, [x0, #82]
  41f110:	mov	w19, w1
  41f114:	mov	x20, xzr
  41f118:	cmp	w8, #0x31
  41f11c:	b.le	41f154 <ferror@plt+0x1d3c4>
  41f120:	cmp	w8, #0x32
  41f124:	b.eq	41f170 <ferror@plt+0x1d3e0>  // b.none
  41f128:	cmp	w8, #0xb7
  41f12c:	b.eq	41f17c <ferror@plt+0x1d3ec>  // b.none
  41f130:	mov	w9, #0x9026                	// #36902
  41f134:	cmp	w8, w9
  41f138:	b.ne	41f194 <ferror@plt+0x1d404>  // b.any
  41f13c:	mov	w0, w19
  41f140:	bl	41f3a0 <ferror@plt+0x1d610>
  41f144:	b	41f190 <ferror@plt+0x1d400>
  41f148:	adrp	x20, 466000 <warn@@Base+0x24c10>
  41f14c:	add	x20, x20, #0x215
  41f150:	b	41f1c8 <ferror@plt+0x1d438>
  41f154:	cmp	w8, #0x8
  41f158:	b.eq	41f188 <ferror@plt+0x1d3f8>  // b.none
  41f15c:	cmp	w8, #0x15
  41f160:	b.ne	41f194 <ferror@plt+0x1d404>  // b.any
  41f164:	mov	w0, w19
  41f168:	bl	41f6c0 <ferror@plt+0x1d930>
  41f16c:	b	41f190 <ferror@plt+0x1d400>
  41f170:	mov	w1, w19
  41f174:	bl	41f4f4 <ferror@plt+0x1d764>
  41f178:	b	41f190 <ferror@plt+0x1d400>
  41f17c:	mov	w0, w19
  41f180:	bl	41f414 <ferror@plt+0x1d684>
  41f184:	b	41f190 <ferror@plt+0x1d400>
  41f188:	mov	w0, w19
  41f18c:	bl	41f46c <ferror@plt+0x1d6dc>
  41f190:	mov	x20, x0
  41f194:	cbnz	x20, 41f1c8 <ferror@plt+0x1d438>
  41f198:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41f19c:	add	x1, x1, #0xa8d
  41f1a0:	mov	w2, #0x5                   	// #5
  41f1a4:	mov	x0, xzr
  41f1a8:	bl	401cc0 <dcgettext@plt>
  41f1ac:	adrp	x20, 48d000 <stdout@@GLIBC_2.17+0x1180>
  41f1b0:	add	x20, x20, #0xd8c
  41f1b4:	mov	x2, x0
  41f1b8:	mov	w1, #0x20                  	// #32
  41f1bc:	mov	x0, x20
  41f1c0:	mov	w3, w19
  41f1c4:	bl	401a20 <snprintf@plt>
  41f1c8:	mov	x0, x20
  41f1cc:	ldp	x20, x19, [sp, #16]
  41f1d0:	ldp	x29, x30, [sp], #32
  41f1d4:	ret
  41f1d8:	stp	x29, x30, [sp, #-32]!
  41f1dc:	stp	x20, x19, [sp, #16]
  41f1e0:	mov	x29, sp
  41f1e4:	cbz	w1, 41f208 <ferror@plt+0x1d478>
  41f1e8:	mov	w19, w1
  41f1ec:	cmn	w1, #0xe
  41f1f0:	b.eq	41f214 <ferror@plt+0x1d484>  // b.none
  41f1f4:	cmn	w19, #0xf
  41f1f8:	b.ne	41f220 <ferror@plt+0x1d490>  // b.any
  41f1fc:	adrp	x20, 45e000 <warn@@Base+0x1cc10>
  41f200:	add	x20, x20, #0x824
  41f204:	b	41f390 <ferror@plt+0x1d600>
  41f208:	adrp	x20, 466000 <warn@@Base+0x24c10>
  41f20c:	add	x20, x20, #0xb57
  41f210:	b	41f390 <ferror@plt+0x1d600>
  41f214:	adrp	x20, 466000 <warn@@Base+0x24c10>
  41f218:	add	x20, x20, #0xb52
  41f21c:	b	41f390 <ferror@plt+0x1d600>
  41f220:	cmn	w19, #0x100
  41f224:	b.ne	41f24c <ferror@plt+0x1d4bc>  // b.any
  41f228:	ldrh	w8, [x0, #82]
  41f22c:	cmp	w8, #0x32
  41f230:	b.ne	41f24c <ferror@plt+0x1d4bc>  // b.any
  41f234:	ldrb	w8, [x0, #31]
  41f238:	cmp	w8, #0x1
  41f23c:	b.ne	41f24c <ferror@plt+0x1d4bc>  // b.any
  41f240:	adrp	x20, 456000 <warn@@Base+0x14c10>
  41f244:	add	x20, x20, #0xa7a
  41f248:	b	41f390 <ferror@plt+0x1d600>
  41f24c:	ldrh	w8, [x0, #82]
  41f250:	sub	w9, w8, #0xb4
  41f254:	cmp	w9, #0x2
  41f258:	b.cc	41f264 <ferror@plt+0x1d4d4>  // b.lo, b.ul, b.last
  41f25c:	cmp	w8, #0x3e
  41f260:	b.ne	41f280 <ferror@plt+0x1d4f0>  // b.any
  41f264:	cmn	w19, #0xfe
  41f268:	b.eq	41f2ac <ferror@plt+0x1d51c>  // b.none
  41f26c:	cmn	w19, #0xfd
  41f270:	b.ne	41f290 <ferror@plt+0x1d500>  // b.any
  41f274:	cmp	w8, #0x8
  41f278:	b.eq	41f2a0 <ferror@plt+0x1d510>  // b.none
  41f27c:	b	41f290 <ferror@plt+0x1d500>
  41f280:	cmn	w19, #0xfd
  41f284:	b.ne	41f290 <ferror@plt+0x1d500>  // b.any
  41f288:	cmp	w8, #0x8
  41f28c:	b.eq	41f2a0 <ferror@plt+0x1d510>  // b.none
  41f290:	cmn	w19, #0x100
  41f294:	b.ne	41f2b8 <ferror@plt+0x1d528>  // b.any
  41f298:	cmp	w8, #0x8c
  41f29c:	b.ne	41f2b8 <ferror@plt+0x1d528>  // b.any
  41f2a0:	adrp	x20, 466000 <warn@@Base+0x24c10>
  41f2a4:	add	x20, x20, #0xb51
  41f2a8:	b	41f390 <ferror@plt+0x1d600>
  41f2ac:	adrp	x20, 466000 <warn@@Base+0x24c10>
  41f2b0:	add	x20, x20, #0xb47
  41f2b4:	b	41f390 <ferror@plt+0x1d600>
  41f2b8:	cmn	w19, #0xfc
  41f2bc:	b.ne	41f2d4 <ferror@plt+0x1d544>  // b.any
  41f2c0:	cmp	w8, #0x8
  41f2c4:	b.ne	41f2d4 <ferror@plt+0x1d544>  // b.any
  41f2c8:	adrp	x20, 466000 <warn@@Base+0x24c10>
  41f2cc:	add	x20, x20, #0xb56
  41f2d0:	b	41f390 <ferror@plt+0x1d600>
  41f2d4:	and	w8, w19, #0xffffffe0
  41f2d8:	cmn	w8, #0xe0
  41f2dc:	b.eq	41f304 <ferror@plt+0x1d574>  // b.none
  41f2e0:	cmn	w8, #0x100
  41f2e4:	b.ne	41f320 <ferror@plt+0x1d590>  // b.any
  41f2e8:	adrp	x20, 48d000 <stdout@@GLIBC_2.17+0x1180>
  41f2ec:	add	x20, x20, #0xe0c
  41f2f0:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41f2f4:	and	w2, w19, #0xffff
  41f2f8:	add	x1, x1, #0xb5b
  41f2fc:	mov	x0, x20
  41f300:	b	41f38c <ferror@plt+0x1d5fc>
  41f304:	adrp	x20, 48d000 <stdout@@GLIBC_2.17+0x1180>
  41f308:	add	x20, x20, #0xe0c
  41f30c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41f310:	and	w2, w19, #0xffff
  41f314:	add	x1, x1, #0xb67
  41f318:	mov	x0, x20
  41f31c:	b	41f38c <ferror@plt+0x1d5fc>
  41f320:	cmn	w19, #0x100
  41f324:	b.cc	41f344 <ferror@plt+0x1d5b4>  // b.lo, b.ul, b.last
  41f328:	adrp	x20, 48d000 <stdout@@GLIBC_2.17+0x1180>
  41f32c:	add	x20, x20, #0xe0c
  41f330:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41f334:	and	w2, w19, #0xffff
  41f338:	add	x1, x1, #0xb73
  41f33c:	mov	x0, x20
  41f340:	b	41f38c <ferror@plt+0x1d5fc>
  41f344:	ldr	w8, [x0, #100]
  41f348:	cmp	w8, w19
  41f34c:	b.ls	41f364 <ferror@plt+0x1d5d4>  // b.plast
  41f350:	adrp	x20, 48d000 <stdout@@GLIBC_2.17+0x1180>
  41f354:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41f358:	add	x20, x20, #0xe0c
  41f35c:	add	x1, x1, #0xb96
  41f360:	b	41f384 <ferror@plt+0x1d5f4>
  41f364:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41f368:	add	x1, x1, #0xb7f
  41f36c:	mov	w2, #0x5                   	// #5
  41f370:	mov	x0, xzr
  41f374:	bl	401cc0 <dcgettext@plt>
  41f378:	adrp	x20, 48d000 <stdout@@GLIBC_2.17+0x1180>
  41f37c:	mov	x1, x0
  41f380:	add	x20, x20, #0xe0c
  41f384:	mov	x0, x20
  41f388:	mov	w2, w19
  41f38c:	bl	4019c0 <sprintf@plt>
  41f390:	mov	x0, x20
  41f394:	ldp	x20, x19, [sp, #16]
  41f398:	ldp	x29, x30, [sp], #32
  41f39c:	ret
  41f3a0:	stp	x29, x30, [sp, #-32]!
  41f3a4:	cmp	w0, #0x80
  41f3a8:	str	x19, [sp, #16]
  41f3ac:	mov	x29, sp
  41f3b0:	b.eq	41f3cc <ferror@plt+0x1d63c>  // b.none
  41f3b4:	mov	w19, w0
  41f3b8:	cmp	w0, #0x88
  41f3bc:	b.ne	41f3d8 <ferror@plt+0x1d648>  // b.any
  41f3c0:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41f3c4:	add	x0, x0, #0xa9e
  41f3c8:	b	41f408 <ferror@plt+0x1d678>
  41f3cc:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41f3d0:	add	x0, x0, #0xa99
  41f3d4:	b	41f408 <ferror@plt+0x1d678>
  41f3d8:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41f3dc:	add	x1, x1, #0xaa9
  41f3e0:	mov	w2, #0x5                   	// #5
  41f3e4:	mov	x0, xzr
  41f3e8:	bl	401cc0 <dcgettext@plt>
  41f3ec:	mov	w1, w19
  41f3f0:	bl	44132c <error@@Base>
  41f3f4:	adrp	x1, 453000 <warn@@Base+0x11c10>
  41f3f8:	add	x1, x1, #0x14c
  41f3fc:	mov	w2, #0x5                   	// #5
  41f400:	mov	x0, xzr
  41f404:	bl	401cc0 <dcgettext@plt>
  41f408:	ldr	x19, [sp, #16]
  41f40c:	ldp	x29, x30, [sp], #32
  41f410:	ret
  41f414:	stp	x29, x30, [sp, #-32]!
  41f418:	str	x19, [sp, #16]
  41f41c:	mov	x29, sp
  41f420:	tbnz	w0, #7, 41f42c <ferror@plt+0x1d69c>
  41f424:	mov	x19, xzr
  41f428:	b	41f45c <ferror@plt+0x1d6cc>
  41f42c:	ands	w3, w0, #0xffffff7f
  41f430:	b.eq	41f454 <ferror@plt+0x1d6c4>  // b.none
  41f434:	adrp	x19, 48d000 <stdout@@GLIBC_2.17+0x1180>
  41f438:	add	x19, x19, #0xdac
  41f43c:	adrp	x2, 466000 <warn@@Base+0x24c10>
  41f440:	add	x2, x2, #0xad5
  41f444:	mov	w1, #0x20                  	// #32
  41f448:	mov	x0, x19
  41f44c:	bl	401a20 <snprintf@plt>
  41f450:	b	41f45c <ferror@plt+0x1d6cc>
  41f454:	adrp	x19, 455000 <warn@@Base+0x13c10>
  41f458:	add	x19, x19, #0xb65
  41f45c:	mov	x0, x19
  41f460:	ldr	x19, [sp, #16]
  41f464:	ldp	x29, x30, [sp], #32
  41f468:	ret
  41f46c:	cmp	w0, #0x7f
  41f470:	b.gt	41f498 <ferror@plt+0x1d708>
  41f474:	cmp	w0, #0x4
  41f478:	b.eq	41f4bc <ferror@plt+0x1d72c>  // b.none
  41f47c:	cmp	w0, #0x8
  41f480:	b.eq	41f4c8 <ferror@plt+0x1d738>  // b.none
  41f484:	cmp	w0, #0x20
  41f488:	b.ne	41f4ec <ferror@plt+0x1d75c>  // b.any
  41f48c:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41f490:	add	x0, x0, #0xb0d
  41f494:	ret
  41f498:	cmp	w0, #0x80
  41f49c:	b.eq	41f4d4 <ferror@plt+0x1d744>  // b.none
  41f4a0:	cmp	w0, #0xa0
  41f4a4:	b.eq	41f4e0 <ferror@plt+0x1d750>  // b.none
  41f4a8:	cmp	w0, #0xf0
  41f4ac:	b.ne	41f4ec <ferror@plt+0x1d75c>  // b.any
  41f4b0:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41f4b4:	add	x0, x0, #0xb16
  41f4b8:	ret
  41f4bc:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41f4c0:	add	x0, x0, #0xae6
  41f4c4:	ret
  41f4c8:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41f4cc:	add	x0, x0, #0xaef
  41f4d0:	ret
  41f4d4:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41f4d8:	add	x0, x0, #0xaf8
  41f4dc:	ret
  41f4e0:	adrp	x0, 466000 <warn@@Base+0x24c10>
  41f4e4:	add	x0, x0, #0xb02
  41f4e8:	ret
  41f4ec:	mov	x0, xzr
  41f4f0:	ret
  41f4f4:	stp	x29, x30, [sp, #-32]!
  41f4f8:	stp	x20, x19, [sp, #16]
  41f4fc:	mov	x29, sp
  41f500:	mov	w20, w1
  41f504:	mov	x19, x0
  41f508:	bl	413d90 <ferror@plt+0x12000>
  41f50c:	cbz	w0, 41f57c <ferror@plt+0x1d7ec>
  41f510:	adrp	x8, 48d000 <stdout@@GLIBC_2.17+0x1180>
  41f514:	strb	wzr, [x8, #3532]
  41f518:	ldrh	w8, [x19, #80]
  41f51c:	adrp	x19, 48d000 <stdout@@GLIBC_2.17+0x1180>
  41f520:	add	x19, x19, #0xdcc
  41f524:	and	w8, w8, #0xfffe
  41f528:	cmp	w8, #0x2
  41f52c:	b.ne	41f584 <ferror@plt+0x1d7f4>  // b.any
  41f530:	adrp	x9, 447000 <warn@@Base+0x5c10>
  41f534:	ubfx	w8, w20, #4, #2
  41f538:	add	x9, x9, #0xe0
  41f53c:	adr	x10, 41f54c <ferror@plt+0x1d7bc>
  41f540:	ldrb	w11, [x9, x8]
  41f544:	add	x10, x10, x11, lsl #2
  41f548:	br	x10
  41f54c:	mov	x0, x19
  41f550:	bl	401940 <strlen@plt>
  41f554:	mov	w8, #0x4320                	// #17184
  41f558:	adrp	x10, 447000 <warn@@Base+0x5c10>
  41f55c:	movk	w8, #0x41, lsl #16
  41f560:	ubfx	w9, w20, #6, #2
  41f564:	add	x10, x10, #0xe4
  41f568:	str	w8, [x19, x0]
  41f56c:	adr	x8, 41f640 <ferror@plt+0x1d8b0>
  41f570:	ldrb	w11, [x10, x9]
  41f574:	add	x8, x8, x11, lsl #2
  41f578:	br	x8
  41f57c:	mov	x0, xzr
  41f580:	b	41f6b4 <ferror@plt+0x1d924>
  41f584:	adrp	x9, 447000 <warn@@Base+0x5c10>
  41f588:	ubfx	w8, w20, #6, #2
  41f58c:	add	x9, x9, #0xe4
  41f590:	adr	x10, 41f640 <ferror@plt+0x1d8b0>
  41f594:	ldrb	w11, [x9, x8]
  41f598:	add	x10, x10, x11, lsl #2
  41f59c:	br	x10
  41f5a0:	mov	x0, x19
  41f5a4:	bl	401940 <strlen@plt>
  41f5a8:	mov	w9, #0x5620                	// #22048
  41f5ac:	adrp	x11, 447000 <warn@@Base+0x5c10>
  41f5b0:	add	x8, x19, x0
  41f5b4:	movk	w9, #0x4345, lsl #16
  41f5b8:	ubfx	w10, w20, #6, #2
  41f5bc:	add	x11, x11, #0xe4
  41f5c0:	str	w9, [x8]
  41f5c4:	strb	wzr, [x8, #4]
  41f5c8:	adr	x8, 41f640 <ferror@plt+0x1d8b0>
  41f5cc:	ldrb	w9, [x11, x10]
  41f5d0:	add	x8, x8, x9, lsl #2
  41f5d4:	br	x8
  41f5d8:	mov	x0, x19
  41f5dc:	bl	401940 <strlen@plt>
  41f5e0:	mov	w8, #0x4620                	// #17952
  41f5e4:	adrp	x10, 447000 <warn@@Base+0x5c10>
  41f5e8:	movk	w8, #0x44, lsl #16
  41f5ec:	ubfx	w9, w20, #6, #2
  41f5f0:	add	x10, x10, #0xe4
  41f5f4:	str	w8, [x19, x0]
  41f5f8:	adr	x8, 41f640 <ferror@plt+0x1d8b0>
  41f5fc:	ldrb	w11, [x10, x9]
  41f600:	add	x8, x8, x11, lsl #2
  41f604:	br	x8
  41f608:	mov	x0, x19
  41f60c:	bl	401940 <strlen@plt>
  41f610:	mov	w9, #0x5220                	// #21024
  41f614:	adrp	x11, 447000 <warn@@Base+0x5c10>
  41f618:	add	x8, x19, x0
  41f61c:	movk	w9, #0x5653, lsl #16
  41f620:	ubfx	w10, w20, #6, #2
  41f624:	add	x11, x11, #0xe4
  41f628:	str	w9, [x8]
  41f62c:	strb	wzr, [x8, #4]
  41f630:	adr	x8, 41f640 <ferror@plt+0x1d8b0>
  41f634:	ldrb	w9, [x11, x10]
  41f638:	add	x8, x8, x9, lsl #2
  41f63c:	br	x8
  41f640:	mov	x0, x19
  41f644:	bl	401940 <strlen@plt>
  41f648:	mov	w9, #0x4920                	// #18720
  41f64c:	add	x8, x19, x0
  41f650:	movk	w9, #0x4e47, lsl #16
  41f654:	b	41f69c <ferror@plt+0x1d90c>
  41f658:	mov	x0, x19
  41f65c:	bl	401940 <strlen@plt>
  41f660:	mov	w9, #0x5320                	// #21280
  41f664:	add	x8, x19, x0
  41f668:	movk	w9, #0x4454, lsl #16
  41f66c:	b	41f69c <ferror@plt+0x1d90c>
  41f670:	mov	x0, x19
  41f674:	bl	401940 <strlen@plt>
  41f678:	mov	w9, #0x4c20                	// #19488
  41f67c:	add	x8, x19, x0
  41f680:	movk	w9, #0x4b4e, lsl #16
  41f684:	b	41f69c <ferror@plt+0x1d90c>
  41f688:	mov	x0, x19
  41f68c:	bl	401940 <strlen@plt>
  41f690:	mov	w9, #0x5220                	// #21024
  41f694:	add	x8, x19, x0
  41f698:	movk	w9, #0x5653, lsl #16
  41f69c:	str	w9, [x8]
  41f6a0:	strb	wzr, [x8, #4]
  41f6a4:	mov	x8, x19
  41f6a8:	ldrb	w9, [x8], #1
  41f6ac:	cmp	w9, #0x0
  41f6b0:	csel	x0, x19, x8, eq  // eq = none
  41f6b4:	ldp	x20, x19, [sp, #16]
  41f6b8:	ldp	x29, x30, [sp], #32
  41f6bc:	ret
  41f6c0:	stp	x29, x30, [sp, #-32]!
  41f6c4:	tst	w0, #0xffffff1f
  41f6c8:	stp	x20, x19, [sp, #16]
  41f6cc:	mov	x29, sp
  41f6d0:	b.ne	41f728 <ferror@plt+0x1d998>  // b.any
  41f6d4:	cmp	w0, #0xdf
  41f6d8:	b.hi	41f728 <ferror@plt+0x1d998>  // b.pmore
  41f6dc:	cmp	w0, #0x40
  41f6e0:	lsr	w19, w0, #5
  41f6e4:	b.cc	41f6f4 <ferror@plt+0x1d964>  // b.lo, b.ul, b.last
  41f6e8:	mov	w0, w19
  41f6ec:	bl	41f73c <ferror@plt+0x1d9ac>
  41f6f0:	mov	w19, w0
  41f6f4:	adrp	x1, 466000 <warn@@Base+0x24c10>
  41f6f8:	add	x1, x1, #0xb36
  41f6fc:	mov	w2, #0x5                   	// #5
  41f700:	mov	x0, xzr
  41f704:	bl	401cc0 <dcgettext@plt>
  41f708:	adrp	x20, 48d000 <stdout@@GLIBC_2.17+0x1180>
  41f70c:	add	x20, x20, #0xdec
  41f710:	mov	x2, x0
  41f714:	mov	w1, #0x20                  	// #32
  41f718:	mov	x0, x20
  41f71c:	mov	w3, w19
  41f720:	bl	401a20 <snprintf@plt>
  41f724:	b	41f72c <ferror@plt+0x1d99c>
  41f728:	mov	x20, xzr
  41f72c:	mov	x0, x20
  41f730:	ldp	x20, x19, [sp, #16]
  41f734:	ldp	x29, x30, [sp], #32
  41f738:	ret
  41f73c:	mov	w8, #0x1                   	// #1
  41f740:	lsl	w8, w8, w0
  41f744:	and	w0, w8, #0xfffffffc
  41f748:	ret
  41f74c:	stp	x29, x30, [sp, #-16]!
  41f750:	ldr	w8, [x0, #100]
  41f754:	mov	x29, sp
  41f758:	cmp	x8, x1
  41f75c:	b.ls	41f780 <ferror@plt+0x1d9f0>  // b.plast
  41f760:	ldr	x8, [x0, #112]
  41f764:	mov	w9, #0x50                  	// #80
  41f768:	madd	x1, x1, x9, x8
  41f76c:	bl	40344c <ferror@plt+0x16bc>
  41f770:	adrp	x0, 48c000 <stdout@@GLIBC_2.17+0x180>
  41f774:	add	x0, x0, #0x68
  41f778:	ldp	x29, x30, [sp], #16
  41f77c:	ret
  41f780:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41f784:	add	x1, x1, #0x744
  41f788:	mov	w2, #0x5                   	// #5
  41f78c:	mov	x0, xzr
  41f790:	bl	401cc0 <dcgettext@plt>
  41f794:	ldp	x29, x30, [sp], #16
  41f798:	ret
  41f79c:	stp	x29, x30, [sp, #-32]!
  41f7a0:	adrp	x8, 48d000 <stdout@@GLIBC_2.17+0x1180>
  41f7a4:	stp	x20, x19, [sp, #16]
  41f7a8:	mov	x29, sp
  41f7ac:	strb	wzr, [x8, #3628]
  41f7b0:	cbz	w0, 41f7d0 <ferror@plt+0x1da40>
  41f7b4:	adrp	x20, 48d000 <stdout@@GLIBC_2.17+0x1180>
  41f7b8:	mov	w19, w0
  41f7bc:	add	x20, x20, #0xe2c
  41f7c0:	tbnz	w0, #0, 41f7ec <ferror@plt+0x1da5c>
  41f7c4:	tbnz	w19, #1, 41f80c <ferror@plt+0x1da7c>
  41f7c8:	tbnz	w19, #2, 41f844 <ferror@plt+0x1dab4>
  41f7cc:	b	41f87c <ferror@plt+0x1daec>
  41f7d0:	adrp	x1, 451000 <warn@@Base+0xfc10>
  41f7d4:	add	x1, x1, #0x4cf
  41f7d8:	mov	w2, #0x5                   	// #5
  41f7dc:	mov	x0, xzr
  41f7e0:	bl	401cc0 <dcgettext@plt>
  41f7e4:	mov	x20, x0
  41f7e8:	b	41f8d0 <ferror@plt+0x1db40>
  41f7ec:	mov	x0, x20
  41f7f0:	bl	401940 <strlen@plt>
  41f7f4:	mov	w9, #0x4142                	// #16706
  41f7f8:	add	x8, x20, x0
  41f7fc:	movk	w9, #0x4553, lsl #16
  41f800:	str	w9, [x8]
  41f804:	strb	wzr, [x8, #4]
  41f808:	tbz	w19, #1, 41f7c8 <ferror@plt+0x1da38>
  41f80c:	tbz	w19, #0, 41f824 <ferror@plt+0x1da94>
  41f810:	mov	x0, x20
  41f814:	bl	401940 <strlen@plt>
  41f818:	mov	w8, #0x7c20                	// #31776
  41f81c:	movk	w8, #0x20, lsl #16
  41f820:	str	w8, [x20, x0]
  41f824:	mov	x0, x20
  41f828:	bl	401940 <strlen@plt>
  41f82c:	mov	w9, #0x4557                	// #17751
  41f830:	add	x8, x20, x0
  41f834:	movk	w9, #0x4b41, lsl #16
  41f838:	str	w9, [x8]
  41f83c:	strb	wzr, [x8, #4]
  41f840:	tbz	w19, #2, 41f87c <ferror@plt+0x1daec>
  41f844:	tst	w19, #0x3
  41f848:	b.eq	41f860 <ferror@plt+0x1dad0>  // b.none
  41f84c:	mov	x0, x20
  41f850:	bl	401940 <strlen@plt>
  41f854:	mov	w8, #0x7c20                	// #31776
  41f858:	movk	w8, #0x20, lsl #16
  41f85c:	str	w8, [x20, x0]
  41f860:	mov	x0, x20
  41f864:	bl	401940 <strlen@plt>
  41f868:	mov	w9, #0x4e49                	// #20041
  41f86c:	add	x8, x20, x0
  41f870:	movk	w9, #0x4f46, lsl #16
  41f874:	str	w9, [x8]
  41f878:	strb	wzr, [x8, #4]
  41f87c:	adrp	x20, 48d000 <stdout@@GLIBC_2.17+0x1180>
  41f880:	cmp	w19, #0x8
  41f884:	add	x20, x20, #0xe2c
  41f888:	b.cc	41f8d0 <ferror@plt+0x1db40>  // b.lo, b.ul, b.last
  41f88c:	tst	w19, #0x7
  41f890:	b.eq	41f8a8 <ferror@plt+0x1db18>  // b.none
  41f894:	mov	x0, x20
  41f898:	bl	401940 <strlen@plt>
  41f89c:	mov	w8, #0x7c20                	// #31776
  41f8a0:	movk	w8, #0x20, lsl #16
  41f8a4:	str	w8, [x20, x0]
  41f8a8:	adrp	x1, 453000 <warn@@Base+0x11c10>
  41f8ac:	add	x1, x1, #0x14c
  41f8b0:	mov	w2, #0x5                   	// #5
  41f8b4:	mov	x0, xzr
  41f8b8:	bl	401cc0 <dcgettext@plt>
  41f8bc:	adrp	x20, 48d000 <stdout@@GLIBC_2.17+0x1180>
  41f8c0:	add	x20, x20, #0xe2c
  41f8c4:	mov	x1, x0
  41f8c8:	mov	x0, x20
  41f8cc:	bl	401ac0 <strcat@plt>
  41f8d0:	mov	x0, x20
  41f8d4:	ldp	x20, x19, [sp, #16]
  41f8d8:	ldp	x29, x30, [sp], #32
  41f8dc:	ret
  41f8e0:	stp	x29, x30, [sp, #-96]!
  41f8e4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  41f8e8:	stp	x26, x25, [sp, #32]
  41f8ec:	ldr	x25, [x8, #400]
  41f8f0:	str	x27, [sp, #16]
  41f8f4:	stp	x24, x23, [sp, #48]
  41f8f8:	stp	x22, x21, [sp, #64]
  41f8fc:	stp	x20, x19, [sp, #80]
  41f900:	mov	x29, sp
  41f904:	cbz	x25, 41fa04 <ferror@plt+0x1dc74>
  41f908:	adrp	x20, 467000 <warn@@Base+0x25c10>
  41f90c:	adrp	x21, 44f000 <warn@@Base+0xdc10>
  41f910:	adrp	x22, 44f000 <warn@@Base+0xdc10>
  41f914:	adrp	x23, 44f000 <warn@@Base+0xdc10>
  41f918:	mov	x19, x0
  41f91c:	add	x20, x20, #0x161
  41f920:	add	x21, x21, #0x730
  41f924:	add	x22, x22, #0x737
  41f928:	add	x23, x23, #0x744
  41f92c:	b	41f938 <ferror@plt+0x1dba8>
  41f930:	ldr	x25, [x25, #16]
  41f934:	cbz	x25, 41fa04 <ferror@plt+0x1dc74>
  41f938:	ldr	w8, [x19, #100]
  41f93c:	cbz	w8, 41f9e0 <ferror@plt+0x1dc50>
  41f940:	mov	x26, xzr
  41f944:	mov	x24, xzr
  41f948:	mov	w27, wzr
  41f94c:	b	41f964 <ferror@plt+0x1dbd4>
  41f950:	ldr	w8, [x19, #100]
  41f954:	add	x24, x24, #0x1
  41f958:	add	x26, x26, #0x50
  41f95c:	cmp	x24, x8
  41f960:	b.cs	41f9e4 <ferror@plt+0x1dc54>  // b.hs, b.nlast
  41f964:	ldr	x9, [x19, #112]
  41f968:	cbz	x9, 41f98c <ferror@plt+0x1dbfc>
  41f96c:	ldr	x8, [x19, #128]
  41f970:	cbz	x8, 41f99c <ferror@plt+0x1dc0c>
  41f974:	ldr	w9, [x9, x26]
  41f978:	ldr	x10, [x19, #136]
  41f97c:	cmp	x10, x9
  41f980:	b.ls	41f9ac <ferror@plt+0x1dc1c>  // b.plast
  41f984:	add	x0, x8, x9
  41f988:	b	41f9bc <ferror@plt+0x1dc2c>
  41f98c:	mov	w2, #0x5                   	// #5
  41f990:	mov	x0, xzr
  41f994:	mov	x1, x21
  41f998:	b	41f9b8 <ferror@plt+0x1dc28>
  41f99c:	mov	w2, #0x5                   	// #5
  41f9a0:	mov	x0, xzr
  41f9a4:	mov	x1, x22
  41f9a8:	b	41f9b8 <ferror@plt+0x1dc28>
  41f9ac:	mov	w2, #0x5                   	// #5
  41f9b0:	mov	x0, xzr
  41f9b4:	mov	x1, x23
  41f9b8:	bl	401cc0 <dcgettext@plt>
  41f9bc:	ldr	x1, [x25]
  41f9c0:	bl	401bf0 <strcmp@plt>
  41f9c4:	cbnz	w0, 41f950 <ferror@plt+0x1dbc0>
  41f9c8:	ldrb	w2, [x25, #8]
  41f9cc:	mov	x0, x19
  41f9d0:	mov	w1, w24
  41f9d4:	bl	4063a4 <ferror@plt+0x4614>
  41f9d8:	mov	w27, #0x1                   	// #1
  41f9dc:	b	41f950 <ferror@plt+0x1dbc0>
  41f9e0:	mov	w27, wzr
  41f9e4:	cbnz	w27, 41f930 <ferror@plt+0x1dba0>
  41f9e8:	mov	w2, #0x5                   	// #5
  41f9ec:	mov	x0, xzr
  41f9f0:	mov	x1, x20
  41f9f4:	bl	401cc0 <dcgettext@plt>
  41f9f8:	ldr	x1, [x25]
  41f9fc:	bl	4413f0 <warn@@Base>
  41fa00:	b	41f930 <ferror@plt+0x1dba0>
  41fa04:	ldp	x20, x19, [sp, #80]
  41fa08:	ldp	x22, x21, [sp, #64]
  41fa0c:	ldp	x24, x23, [sp, #48]
  41fa10:	ldp	x26, x25, [sp, #32]
  41fa14:	ldr	x27, [sp, #16]
  41fa18:	ldp	x29, x30, [sp], #96
  41fa1c:	ret
  41fa20:	sub	sp, sp, #0x90
  41fa24:	stp	x29, x30, [sp, #48]
  41fa28:	stp	x28, x27, [sp, #64]
  41fa2c:	stp	x26, x25, [sp, #80]
  41fa30:	stp	x24, x23, [sp, #96]
  41fa34:	stp	x22, x21, [sp, #112]
  41fa38:	stp	x20, x19, [sp, #128]
  41fa3c:	add	x29, sp, #0x30
  41fa40:	mov	w23, w2
  41fa44:	mov	x22, x1
  41fa48:	mov	x21, x0
  41fa4c:	bl	4208a8 <ferror@plt+0x1eb18>
  41fa50:	stur	x0, [x29, #-8]
  41fa54:	ldr	x20, [x21, #32]
  41fa58:	cbz	x0, 41fae4 <ferror@plt+0x1dd54>
  41fa5c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  41fa60:	mov	x19, x0
  41fa64:	add	x1, x1, #0x199
  41fa68:	mov	w2, #0x5                   	// #5
  41fa6c:	mov	x0, xzr
  41fa70:	bl	401cc0 <dcgettext@plt>
  41fa74:	mov	x24, x0
  41fa78:	mov	x0, x22
  41fa7c:	mov	x1, x21
  41fa80:	bl	40344c <ferror@plt+0x16bc>
  41fa84:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  41fa88:	add	x1, x1, #0x68
  41fa8c:	mov	x0, x24
  41fa90:	bl	401d10 <printf@plt>
  41fa94:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  41fa98:	ldrb	w8, [x8, #384]
  41fa9c:	cmp	w8, #0x1
  41faa0:	b.ne	41fb9c <ferror@plt+0x1de0c>  // b.any
  41faa4:	stur	x20, [x29, #-16]
  41faa8:	ldrb	w8, [x21, #9]
  41faac:	tbnz	w8, #3, 41faf8 <ferror@plt+0x1dd68>
  41fab0:	cmp	x20, #0xd
  41fab4:	b.cc	41facc <ferror@plt+0x1dd3c>  // b.lo, b.ul, b.last
  41fab8:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41fabc:	add	x1, x1, #0x7d1
  41fac0:	mov	x0, x19
  41fac4:	bl	401bf0 <strcmp@plt>
  41fac8:	cbz	w0, 41fd9c <ferror@plt+0x1e00c>
  41facc:	mov	x1, xzr
  41fad0:	cbnz	x1, 41fb80 <ferror@plt+0x1ddf0>
  41fad4:	mov	w8, wzr
  41fad8:	stur	x19, [x29, #-8]
  41fadc:	cbnz	w8, 41fd78 <ferror@plt+0x1dfe8>
  41fae0:	b	41fb9c <ferror@plt+0x1de0c>
  41fae4:	cbz	x20, 41fd34 <ferror@plt+0x1dfa4>
  41fae8:	ldr	w8, [x21, #4]
  41faec:	cmp	w8, #0x8
  41faf0:	cset	w0, eq  // eq = none
  41faf4:	b	41fd7c <ferror@plt+0x1dfec>
  41faf8:	add	x0, sp, #0x8
  41fafc:	mov	x1, x19
  41fb00:	mov	x2, x20
  41fb04:	bl	40326c <ferror@plt+0x14dc>
  41fb08:	ldr	w24, [sp, #8]
  41fb0c:	cmp	w24, #0x1
  41fb10:	b.ne	41fb38 <ferror@plt+0x1dda8>  // b.any
  41fb14:	ldr	x1, [sp, #16]
  41fb18:	mov	w9, w0
  41fb1c:	add	x10, x19, x9
  41fb20:	sub	x9, x20, x9
  41fb24:	stp	x9, x10, [x29, #-16]
  41fb28:	cbz	wzr, 41fb7c <ferror@plt+0x1ddec>
  41fb2c:	mov	w8, wzr
  41fb30:	cbnz	w8, 41fd78 <ferror@plt+0x1dfe8>
  41fb34:	b	41fb9c <ferror@plt+0x1de0c>
  41fb38:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41fb3c:	add	x1, x1, #0x7a1
  41fb40:	mov	w2, #0x5                   	// #5
  41fb44:	mov	x0, xzr
  41fb48:	bl	401cc0 <dcgettext@plt>
  41fb4c:	mov	x25, x0
  41fb50:	mov	x0, x22
  41fb54:	mov	x1, x21
  41fb58:	bl	40344c <ferror@plt+0x16bc>
  41fb5c:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  41fb60:	add	x1, x1, #0x68
  41fb64:	mov	x0, x25
  41fb68:	mov	w2, w24
  41fb6c:	bl	4413f0 <warn@@Base>
  41fb70:	mov	w8, #0x1                   	// #1
  41fb74:	cbnz	w8, 41fd74 <ferror@plt+0x1dfe4>
  41fb78:	mov	x1, xzr
  41fb7c:	cbz	x1, 41fad4 <ferror@plt+0x1dd44>
  41fb80:	sub	x0, x29, #0x8
  41fb84:	sub	x2, x29, #0x10
  41fb88:	bl	40335c <ferror@plt+0x15cc>
  41fb8c:	cbz	w0, 41fd3c <ferror@plt+0x1dfac>
  41fb90:	ldur	x20, [x29, #-16]
  41fb94:	mov	w8, wzr
  41fb98:	cbnz	w8, 41fd78 <ferror@plt+0x1dfe8>
  41fb9c:	cbz	w23, 41fbc4 <ferror@plt+0x1de34>
  41fba0:	ldur	x2, [x29, #-8]
  41fba4:	mov	x0, x22
  41fba8:	mov	x1, x21
  41fbac:	mov	x3, x20
  41fbb0:	mov	x4, xzr
  41fbb4:	mov	x5, xzr
  41fbb8:	bl	403554 <ferror@plt+0x17c4>
  41fbbc:	cbnz	w0, 41fc48 <ferror@plt+0x1deb8>
  41fbc0:	b	41fd7c <ferror@plt+0x1dfec>
  41fbc4:	ldr	w9, [x22, #100]
  41fbc8:	cbz	w9, 41fc48 <ferror@plt+0x1deb8>
  41fbcc:	ldr	x8, [x22, #112]
  41fbd0:	mov	w10, #0x50                  	// #80
  41fbd4:	mov	x11, x8
  41fbd8:	b	41fbf0 <ferror@plt+0x1de60>
  41fbdc:	ldr	w9, [x22, #100]
  41fbe0:	add	x11, x11, #0x50
  41fbe4:	madd	x12, x9, x10, x8
  41fbe8:	cmp	x11, x12
  41fbec:	b.cs	41fc48 <ferror@plt+0x1deb8>  // b.hs, b.nlast
  41fbf0:	ldr	w12, [x11, #4]
  41fbf4:	cmp	w12, #0x9
  41fbf8:	b.eq	41fc04 <ferror@plt+0x1de74>  // b.none
  41fbfc:	cmp	w12, #0x4
  41fc00:	b.ne	41fbdc <ferror@plt+0x1de4c>  // b.any
  41fc04:	ldr	w12, [x11, #44]
  41fc08:	cmp	w12, w9
  41fc0c:	b.cs	41fbdc <ferror@plt+0x1de4c>  // b.hs, b.nlast
  41fc10:	madd	x12, x12, x10, x8
  41fc14:	cmp	x12, x21
  41fc18:	b.ne	41fbdc <ferror@plt+0x1de4c>  // b.any
  41fc1c:	ldr	x12, [x11, #32]
  41fc20:	cbz	x12, 41fbdc <ferror@plt+0x1de4c>
  41fc24:	ldr	w12, [x11, #40]
  41fc28:	cmp	w12, w9
  41fc2c:	b.cs	41fbdc <ferror@plt+0x1de4c>  // b.hs, b.nlast
  41fc30:	adrp	x1, 467000 <warn@@Base+0x25c10>
  41fc34:	add	x1, x1, #0x1b5
  41fc38:	mov	w2, #0x5                   	// #5
  41fc3c:	mov	x0, xzr
  41fc40:	bl	401cc0 <dcgettext@plt>
  41fc44:	bl	401d10 <printf@plt>
  41fc48:	str	x19, [sp]
  41fc4c:	cbz	x20, 41fd24 <ferror@plt+0x1df94>
  41fc50:	ldur	x25, [x29, #-8]
  41fc54:	ldr	x21, [x21, #16]
  41fc58:	adrp	x22, 467000 <warn@@Base+0x25c10>
  41fc5c:	adrp	x23, 467000 <warn@@Base+0x25c10>
  41fc60:	adrp	x24, 454000 <warn@@Base+0x12c10>
  41fc64:	mov	w26, #0x10                  	// #16
  41fc68:	add	x22, x22, #0x214
  41fc6c:	add	x23, x23, #0x220
  41fc70:	mov	w27, #0x2e                  	// #46
  41fc74:	add	x24, x24, #0x5c
  41fc78:	b	41fc94 <ferror@plt+0x1df04>
  41fc7c:	mov	w0, #0xa                   	// #10
  41fc80:	bl	401d40 <putchar@plt>
  41fc84:	add	x25, x25, x28
  41fc88:	subs	x20, x20, x28
  41fc8c:	add	x21, x28, x21
  41fc90:	b.eq	41fd24 <ferror@plt+0x1df94>  // b.none
  41fc94:	cmp	x20, #0x10
  41fc98:	mov	x0, x22
  41fc9c:	mov	x1, x21
  41fca0:	csel	x28, x20, x26, cc  // cc = lo, ul, last
  41fca4:	bl	401d10 <printf@plt>
  41fca8:	mov	x19, xzr
  41fcac:	b	41fcbc <ferror@plt+0x1df2c>
  41fcb0:	add	x19, x19, #0x1
  41fcb4:	cmp	x19, #0x10
  41fcb8:	b.eq	41fcf4 <ferror@plt+0x1df64>  // b.none
  41fcbc:	cmp	x19, x28
  41fcc0:	b.cs	41fcd4 <ferror@plt+0x1df44>  // b.hs, b.nlast
  41fcc4:	ldrb	w1, [x25, x19]
  41fcc8:	mov	x0, x23
  41fccc:	bl	401d10 <printf@plt>
  41fcd0:	b	41fcdc <ferror@plt+0x1df4c>
  41fcd4:	mov	x0, x24
  41fcd8:	bl	401d10 <printf@plt>
  41fcdc:	mvn	w8, w19
  41fce0:	tst	x8, #0x3
  41fce4:	b.ne	41fcb0 <ferror@plt+0x1df20>  // b.any
  41fce8:	mov	w0, #0x20                  	// #32
  41fcec:	bl	401d40 <putchar@plt>
  41fcf0:	b	41fcb0 <ferror@plt+0x1df20>
  41fcf4:	cbz	x28, 41fc7c <ferror@plt+0x1deec>
  41fcf8:	mov	x19, xzr
  41fcfc:	ldrb	w8, [x25, x19]
  41fd00:	sub	w9, w8, #0x20
  41fd04:	cmp	w9, #0x5f
  41fd08:	csel	w8, w8, w27, cc  // cc = lo, ul, last
  41fd0c:	and	w0, w8, #0xff
  41fd10:	bl	401d40 <putchar@plt>
  41fd14:	add	x19, x19, #0x1
  41fd18:	cmp	x19, x28
  41fd1c:	b.cc	41fcfc <ferror@plt+0x1df6c>  // b.lo, b.ul, b.last
  41fd20:	b	41fc7c <ferror@plt+0x1deec>
  41fd24:	ldr	x0, [sp]
  41fd28:	bl	401c10 <free@plt>
  41fd2c:	mov	w0, #0xa                   	// #10
  41fd30:	bl	401d40 <putchar@plt>
  41fd34:	mov	w0, #0x1                   	// #1
  41fd38:	b	41fd7c <ferror@plt+0x1dfec>
  41fd3c:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41fd40:	add	x1, x1, #0x7d6
  41fd44:	mov	w2, #0x5                   	// #5
  41fd48:	mov	x0, xzr
  41fd4c:	bl	401cc0 <dcgettext@plt>
  41fd50:	mov	x24, x0
  41fd54:	mov	x0, x22
  41fd58:	mov	x1, x21
  41fd5c:	bl	40344c <ferror@plt+0x16bc>
  41fd60:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  41fd64:	add	x1, x1, #0x68
  41fd68:	mov	x0, x24
  41fd6c:	bl	44132c <error@@Base>
  41fd70:	mov	w8, #0x1                   	// #1
  41fd74:	cbz	w8, 41fb9c <ferror@plt+0x1de0c>
  41fd78:	mov	w0, wzr
  41fd7c:	ldp	x20, x19, [sp, #128]
  41fd80:	ldp	x22, x21, [sp, #112]
  41fd84:	ldp	x24, x23, [sp, #96]
  41fd88:	ldp	x26, x25, [sp, #80]
  41fd8c:	ldp	x28, x27, [sp, #64]
  41fd90:	ldp	x29, x30, [sp, #48]
  41fd94:	add	sp, sp, #0x90
  41fd98:	ret
  41fd9c:	ldur	x8, [x19, #4]
  41fda0:	add	x9, x19, #0xc
  41fda4:	sub	x10, x20, #0xc
  41fda8:	stp	x10, x9, [x29, #-16]
  41fdac:	rev	x1, x8
  41fdb0:	cbnz	x1, 41fb80 <ferror@plt+0x1ddf0>
  41fdb4:	b	41fad4 <ferror@plt+0x1dd44>
  41fdb8:	sub	sp, sp, #0x80
  41fdbc:	stp	x29, x30, [sp, #48]
  41fdc0:	stp	x26, x25, [sp, #64]
  41fdc4:	stp	x24, x23, [sp, #80]
  41fdc8:	stp	x22, x21, [sp, #96]
  41fdcc:	stp	x20, x19, [sp, #112]
  41fdd0:	add	x29, sp, #0x30
  41fdd4:	mov	x22, x1
  41fdd8:	mov	x21, x0
  41fddc:	bl	4208a8 <ferror@plt+0x1eb18>
  41fde0:	stur	x0, [x29, #-8]
  41fde4:	ldr	x20, [x21, #32]
  41fde8:	cbz	x0, 41fe74 <ferror@plt+0x1e0e4>
  41fdec:	adrp	x1, 467000 <warn@@Base+0x25c10>
  41fdf0:	mov	x19, x0
  41fdf4:	add	x1, x1, #0x25a
  41fdf8:	mov	w2, #0x5                   	// #5
  41fdfc:	mov	x0, xzr
  41fe00:	bl	401cc0 <dcgettext@plt>
  41fe04:	mov	x23, x0
  41fe08:	mov	x0, x22
  41fe0c:	mov	x1, x21
  41fe10:	bl	40344c <ferror@plt+0x16bc>
  41fe14:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  41fe18:	add	x1, x1, #0x68
  41fe1c:	mov	x0, x23
  41fe20:	bl	401d10 <printf@plt>
  41fe24:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  41fe28:	ldrb	w8, [x8, #384]
  41fe2c:	cmp	w8, #0x1
  41fe30:	b.ne	41ff2c <ferror@plt+0x1e19c>  // b.any
  41fe34:	stur	x20, [x29, #-16]
  41fe38:	ldrb	w8, [x21, #9]
  41fe3c:	tbnz	w8, #3, 41fe88 <ferror@plt+0x1e0f8>
  41fe40:	cmp	x20, #0xd
  41fe44:	b.cc	41fe5c <ferror@plt+0x1e0cc>  // b.lo, b.ul, b.last
  41fe48:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41fe4c:	add	x1, x1, #0x7d1
  41fe50:	mov	x0, x19
  41fe54:	bl	401bf0 <strcmp@plt>
  41fe58:	cbz	w0, 4200fc <ferror@plt+0x1e36c>
  41fe5c:	mov	x1, xzr
  41fe60:	cbnz	x1, 41ff10 <ferror@plt+0x1e180>
  41fe64:	mov	w8, wzr
  41fe68:	stur	x19, [x29, #-8]
  41fe6c:	cbnz	w8, 4200dc <ferror@plt+0x1e34c>
  41fe70:	b	41ff2c <ferror@plt+0x1e19c>
  41fe74:	cbz	x20, 420098 <ferror@plt+0x1e308>
  41fe78:	ldr	w8, [x21, #4]
  41fe7c:	cmp	w8, #0x8
  41fe80:	cset	w0, eq  // eq = none
  41fe84:	b	4200e0 <ferror@plt+0x1e350>
  41fe88:	add	x0, sp, #0x8
  41fe8c:	mov	x1, x19
  41fe90:	mov	x2, x20
  41fe94:	bl	40326c <ferror@plt+0x14dc>
  41fe98:	ldr	w23, [sp, #8]
  41fe9c:	cmp	w23, #0x1
  41fea0:	b.ne	41fec8 <ferror@plt+0x1e138>  // b.any
  41fea4:	ldr	x1, [sp, #16]
  41fea8:	mov	w9, w0
  41feac:	add	x10, x19, x9
  41feb0:	sub	x9, x20, x9
  41feb4:	stp	x9, x10, [x29, #-16]
  41feb8:	cbz	wzr, 41ff0c <ferror@plt+0x1e17c>
  41febc:	mov	w8, wzr
  41fec0:	cbnz	w8, 4200dc <ferror@plt+0x1e34c>
  41fec4:	b	41ff2c <ferror@plt+0x1e19c>
  41fec8:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  41fecc:	add	x1, x1, #0x7a1
  41fed0:	mov	w2, #0x5                   	// #5
  41fed4:	mov	x0, xzr
  41fed8:	bl	401cc0 <dcgettext@plt>
  41fedc:	mov	x24, x0
  41fee0:	mov	x0, x22
  41fee4:	mov	x1, x21
  41fee8:	bl	40344c <ferror@plt+0x16bc>
  41feec:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  41fef0:	add	x1, x1, #0x68
  41fef4:	mov	x0, x24
  41fef8:	mov	w2, w23
  41fefc:	bl	4413f0 <warn@@Base>
  41ff00:	mov	w8, #0x1                   	// #1
  41ff04:	cbnz	w8, 4200d8 <ferror@plt+0x1e348>
  41ff08:	mov	x1, xzr
  41ff0c:	cbz	x1, 41fe64 <ferror@plt+0x1e0d4>
  41ff10:	sub	x0, x29, #0x8
  41ff14:	sub	x2, x29, #0x10
  41ff18:	bl	40335c <ferror@plt+0x15cc>
  41ff1c:	cbz	w0, 4200a0 <ferror@plt+0x1e310>
  41ff20:	ldur	x20, [x29, #-16]
  41ff24:	mov	w8, wzr
  41ff28:	cbnz	w8, 4200dc <ferror@plt+0x1e34c>
  41ff2c:	ldr	w9, [x22, #100]
  41ff30:	cbz	w9, 41ffb0 <ferror@plt+0x1e220>
  41ff34:	ldr	x8, [x22, #112]
  41ff38:	mov	w10, #0x50                  	// #80
  41ff3c:	mov	x11, x8
  41ff40:	b	41ff58 <ferror@plt+0x1e1c8>
  41ff44:	ldr	w9, [x22, #100]
  41ff48:	add	x11, x11, #0x50
  41ff4c:	madd	x12, x9, x10, x8
  41ff50:	cmp	x11, x12
  41ff54:	b.cs	41ffb0 <ferror@plt+0x1e220>  // b.hs, b.nlast
  41ff58:	ldr	w12, [x11, #4]
  41ff5c:	cmp	w12, #0x9
  41ff60:	b.eq	41ff6c <ferror@plt+0x1e1dc>  // b.none
  41ff64:	cmp	w12, #0x4
  41ff68:	b.ne	41ff44 <ferror@plt+0x1e1b4>  // b.any
  41ff6c:	ldr	w12, [x11, #44]
  41ff70:	cmp	w12, w9
  41ff74:	b.cs	41ff44 <ferror@plt+0x1e1b4>  // b.hs, b.nlast
  41ff78:	madd	x12, x12, x10, x8
  41ff7c:	cmp	x12, x21
  41ff80:	b.ne	41ff44 <ferror@plt+0x1e1b4>  // b.any
  41ff84:	ldr	x12, [x11, #32]
  41ff88:	cbz	x12, 41ff44 <ferror@plt+0x1e1b4>
  41ff8c:	ldr	w12, [x11, #40]
  41ff90:	cmp	w12, w9
  41ff94:	b.cs	41ff44 <ferror@plt+0x1e1b4>  // b.hs, b.nlast
  41ff98:	adrp	x1, 467000 <warn@@Base+0x25c10>
  41ff9c:	add	x1, x1, #0x279
  41ffa0:	mov	w2, #0x5                   	// #5
  41ffa4:	mov	x0, xzr
  41ffa8:	bl	401cc0 <dcgettext@plt>
  41ffac:	bl	401d10 <printf@plt>
  41ffb0:	cmp	x20, #0x1
  41ffb4:	b.lt	420068 <ferror@plt+0x1e2d8>  // b.tstop
  41ffb8:	ldur	x22, [x29, #-8]
  41ffbc:	ldur	x24, [x29, #-8]
  41ffc0:	adrp	x25, 478000 <warn@@Base+0x36c10>
  41ffc4:	adrp	x21, 467000 <warn@@Base+0x25c10>
  41ffc8:	add	x26, x22, x20
  41ffcc:	adrp	x20, 467000 <warn@@Base+0x25c10>
  41ffd0:	mov	w8, wzr
  41ffd4:	add	x25, x25, #0xef6
  41ffd8:	add	x21, x21, #0x2d9
  41ffdc:	add	x20, x20, #0x2e4
  41ffe0:	b	420008 <ferror@plt+0x1e278>
  41ffe4:	mov	w2, #0x5                   	// #5
  41ffe8:	mov	x0, xzr
  41ffec:	mov	x1, x20
  41fff0:	bl	401cc0 <dcgettext@plt>
  41fff4:	bl	401d10 <printf@plt>
  41fff8:	mov	w8, #0x1                   	// #1
  41fffc:	mov	x22, x26
  420000:	cmp	x22, x26
  420004:	b.cs	42006c <ferror@plt+0x1e2dc>  // b.hs, b.nlast
  420008:	ldrb	w9, [x22]
  42000c:	ldrh	w9, [x25, x9, lsl #1]
  420010:	tbnz	w9, #4, 420020 <ferror@plt+0x1e290>
  420014:	add	x22, x22, #0x1
  420018:	cmp	x22, x26
  42001c:	b.cc	420008 <ferror@plt+0x1e278>  // b.lo, b.ul, b.last
  420020:	cmp	x22, x26
  420024:	b.cs	420000 <ferror@plt+0x1e270>  // b.hs, b.nlast
  420028:	sub	x1, x22, x24
  42002c:	mov	x0, x21
  420030:	sub	x23, x26, x22
  420034:	bl	401d10 <printf@plt>
  420038:	cbz	x23, 41ffe4 <ferror@plt+0x1e254>
  42003c:	mov	w0, w23
  420040:	mov	x1, x22
  420044:	bl	412810 <ferror@plt+0x10a80>
  420048:	mov	w0, #0xa                   	// #10
  42004c:	bl	401d40 <putchar@plt>
  420050:	mov	x0, x22
  420054:	mov	x1, x23
  420058:	bl	401980 <strnlen@plt>
  42005c:	add	x22, x22, x0
  420060:	mov	w8, #0x1                   	// #1
  420064:	b	420000 <ferror@plt+0x1e270>
  420068:	mov	w8, wzr
  42006c:	cbnz	w8, 420088 <ferror@plt+0x1e2f8>
  420070:	adrp	x1, 467000 <warn@@Base+0x25c10>
  420074:	add	x1, x1, #0x2ef
  420078:	mov	w2, #0x5                   	// #5
  42007c:	mov	x0, xzr
  420080:	bl	401cc0 <dcgettext@plt>
  420084:	bl	401d10 <printf@plt>
  420088:	mov	x0, x19
  42008c:	bl	401c10 <free@plt>
  420090:	mov	w0, #0xa                   	// #10
  420094:	bl	401d40 <putchar@plt>
  420098:	mov	w0, #0x1                   	// #1
  42009c:	b	4200e0 <ferror@plt+0x1e350>
  4200a0:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4200a4:	add	x1, x1, #0x7d6
  4200a8:	mov	w2, #0x5                   	// #5
  4200ac:	mov	x0, xzr
  4200b0:	bl	401cc0 <dcgettext@plt>
  4200b4:	mov	x23, x0
  4200b8:	mov	x0, x22
  4200bc:	mov	x1, x21
  4200c0:	bl	40344c <ferror@plt+0x16bc>
  4200c4:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  4200c8:	add	x1, x1, #0x68
  4200cc:	mov	x0, x23
  4200d0:	bl	44132c <error@@Base>
  4200d4:	mov	w8, #0x1                   	// #1
  4200d8:	cbz	w8, 41ff2c <ferror@plt+0x1e19c>
  4200dc:	mov	w0, wzr
  4200e0:	ldp	x20, x19, [sp, #112]
  4200e4:	ldp	x22, x21, [sp, #96]
  4200e8:	ldp	x24, x23, [sp, #80]
  4200ec:	ldp	x26, x25, [sp, #64]
  4200f0:	ldp	x29, x30, [sp, #48]
  4200f4:	add	sp, sp, #0x80
  4200f8:	ret
  4200fc:	ldur	x8, [x19, #4]
  420100:	add	x9, x19, #0xc
  420104:	sub	x10, x20, #0xc
  420108:	stp	x10, x9, [x29, #-16]
  42010c:	rev	x1, x8
  420110:	cbnz	x1, 41ff10 <ferror@plt+0x1e180>
  420114:	b	41fe64 <ferror@plt+0x1e0d4>
  420118:	sub	sp, sp, #0x70
  42011c:	stp	x29, x30, [sp, #16]
  420120:	stp	x20, x19, [sp, #96]
  420124:	add	x29, sp, #0x10
  420128:	mov	x19, x2
  42012c:	mov	x20, x1
  420130:	stp	x28, x27, [sp, #32]
  420134:	stp	x26, x25, [sp, #48]
  420138:	stp	x24, x23, [sp, #64]
  42013c:	stp	x22, x21, [sp, #80]
  420140:	stur	w0, [x29, #-4]
  420144:	cbz	x1, 420168 <ferror@plt+0x1e3d8>
  420148:	ldr	x8, [x19, #128]
  42014c:	cbz	x8, 420174 <ferror@plt+0x1e3e4>
  420150:	ldr	w9, [x20]
  420154:	ldr	x10, [x19, #136]
  420158:	cmp	x10, x9
  42015c:	b.ls	420180 <ferror@plt+0x1e3f0>  // b.plast
  420160:	add	x25, x8, x9
  420164:	b	420198 <ferror@plt+0x1e408>
  420168:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  42016c:	add	x1, x1, #0x730
  420170:	b	420188 <ferror@plt+0x1e3f8>
  420174:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  420178:	add	x1, x1, #0x737
  42017c:	b	420188 <ferror@plt+0x1e3f8>
  420180:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  420184:	add	x1, x1, #0x744
  420188:	mov	w2, #0x5                   	// #5
  42018c:	mov	x0, xzr
  420190:	bl	401cc0 <dcgettext@plt>
  420194:	mov	x25, x0
  420198:	mov	x0, x19
  42019c:	mov	x1, x20
  4201a0:	bl	40344c <ferror@plt+0x16bc>
  4201a4:	ldr	x8, [x20, #32]
  4201a8:	cbz	x8, 4201c8 <ferror@plt+0x1e438>
  4201ac:	ldr	w8, [x20, #4]
  4201b0:	cmp	w8, #0x8
  4201b4:	b.ne	4201d8 <ferror@plt+0x1e448>  // b.any
  4201b8:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4201bc:	mov	w22, wzr
  4201c0:	add	x1, x1, #0x339
  4201c4:	b	42036c <ferror@plt+0x1e5dc>
  4201c8:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4201cc:	mov	w22, #0x1                   	// #1
  4201d0:	add	x1, x1, #0x313
  4201d4:	b	42036c <ferror@plt+0x1e5dc>
  4201d8:	adrp	x1, 453000 <warn@@Base+0x11c10>
  4201dc:	add	x1, x1, #0xa09
  4201e0:	mov	w2, #0x11                  	// #17
  4201e4:	mov	x0, x25
  4201e8:	bl	401a90 <strncmp@plt>
  4201ec:	adrp	x8, 467000 <warn@@Base+0x25c10>
  4201f0:	add	x8, x8, #0x37a
  4201f4:	cmp	w0, #0x0
  4201f8:	adrp	x21, 48a000 <warn@@Base+0x48c10>
  4201fc:	mov	x24, xzr
  420200:	mov	x23, xzr
  420204:	mov	w22, #0x1                   	// #1
  420208:	add	x21, x21, #0xb88
  42020c:	csel	x25, x8, x25, eq  // eq = none
  420210:	add	x26, x21, x24
  420214:	ldr	x0, [x26]
  420218:	mov	x1, x25
  42021c:	bl	401bf0 <strcmp@plt>
  420220:	cbz	w0, 420260 <ferror@plt+0x1e4d0>
  420224:	cmp	x24, #0x1c0
  420228:	b.ne	420244 <ferror@plt+0x1e4b4>  // b.any
  42022c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  420230:	mov	w2, #0xc                   	// #12
  420234:	mov	x0, x25
  420238:	add	x1, x1, #0x386
  42023c:	bl	401a90 <strncmp@plt>
  420240:	cbz	w0, 420260 <ferror@plt+0x1e4d0>
  420244:	add	x8, x21, x24
  420248:	ldr	x0, [x8, #8]
  42024c:	mov	x1, x25
  420250:	bl	401bf0 <strcmp@plt>
  420254:	cbz	w0, 420260 <ferror@plt+0x1e4d0>
  420258:	mov	w8, #0x1                   	// #1
  42025c:	b	42032c <ferror@plt+0x1e59c>
  420260:	mov	x0, x19
  420264:	mov	x1, x25
  420268:	bl	40317c <ferror@plt+0x13ec>
  42026c:	mov	x27, x0
  420270:	cmp	x0, x20
  420274:	b.eq	420280 <ferror@plt+0x1e4f0>  // b.none
  420278:	mov	w0, w23
  42027c:	bl	402350 <ferror@plt+0x5c0>
  420280:	cmp	x24, #0x1c0
  420284:	b.ne	4202a0 <ferror@plt+0x1e510>  // b.any
  420288:	adrp	x1, 467000 <warn@@Base+0x25c10>
  42028c:	mov	w2, #0xc                   	// #12
  420290:	mov	x0, x25
  420294:	add	x1, x1, #0x386
  420298:	bl	401a90 <strncmp@plt>
  42029c:	cbz	w0, 4202cc <ferror@plt+0x1e53c>
  4202a0:	ldr	x28, [x21, x24]
  4202a4:	mov	x1, x25
  4202a8:	mov	x0, x28
  4202ac:	bl	401bf0 <strcmp@plt>
  4202b0:	add	x8, x21, x24
  4202b4:	cbz	w0, 4202c4 <ferror@plt+0x1e534>
  4202b8:	ldr	x9, [x8, #8]
  4202bc:	str	x9, [x8, #16]
  4202c0:	b	4202d4 <ferror@plt+0x1e544>
  4202c4:	str	x28, [x8, #16]
  4202c8:	b	4202d4 <ferror@plt+0x1e544>
  4202cc:	add	x8, x21, x24
  4202d0:	str	x25, [x8, #16]
  4202d4:	mov	w0, w23
  4202d8:	mov	x1, x20
  4202dc:	mov	x2, x19
  4202e0:	bl	4023b4 <ferror@plt+0x624>
  4202e4:	cbz	w0, 420328 <ferror@plt+0x1e598>
  4202e8:	ldur	w1, [x29, #-4]
  4202ec:	mov	x0, x19
  4202f0:	bl	42b73c <ferror@plt+0x299ac>
  4202f4:	add	x8, x21, x24
  4202f8:	ldr	x8, [x8, #88]
  4202fc:	adrp	x28, 48b000 <warn@@Base+0x49c10>
  420300:	str	x0, [x28, #3728]
  420304:	mov	x0, x26
  420308:	mov	x1, x19
  42030c:	blr	x8
  420310:	and	w22, w0, w22
  420314:	cmp	x27, x20
  420318:	str	xzr, [x28, #3728]
  42031c:	b.eq	420344 <ferror@plt+0x1e5b4>  // b.none
  420320:	mov	w0, w23
  420324:	bl	402350 <ferror@plt+0x5c0>
  420328:	mov	w8, wzr
  42032c:	cbz	w8, 420358 <ferror@plt+0x1e5c8>
  420330:	add	x23, x23, #0x1
  420334:	cmp	x23, #0x2b
  420338:	add	x24, x24, #0x70
  42033c:	b.ne	420210 <ferror@plt+0x1e480>  // b.any
  420340:	b	420358 <ferror@plt+0x1e5c8>
  420344:	mov	w8, wzr
  420348:	cbz	w23, 42032c <ferror@plt+0x1e59c>
  42034c:	cmp	w23, #0x3
  420350:	b.eq	42032c <ferror@plt+0x1e59c>  // b.none
  420354:	b	420320 <ferror@plt+0x1e590>
  420358:	cmp	w23, #0x2b
  42035c:	b.ne	420384 <ferror@plt+0x1e5f4>  // b.any
  420360:	adrp	x1, 467000 <warn@@Base+0x25c10>
  420364:	mov	w22, wzr
  420368:	add	x1, x1, #0x393
  42036c:	mov	w2, #0x5                   	// #5
  420370:	mov	x0, xzr
  420374:	bl	401cc0 <dcgettext@plt>
  420378:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  42037c:	add	x1, x1, #0x68
  420380:	bl	401d10 <printf@plt>
  420384:	mov	w0, w22
  420388:	ldp	x20, x19, [sp, #96]
  42038c:	ldp	x22, x21, [sp, #80]
  420390:	ldp	x24, x23, [sp, #64]
  420394:	ldp	x26, x25, [sp, #48]
  420398:	ldp	x28, x27, [sp, #32]
  42039c:	ldp	x29, x30, [sp, #16]
  4203a0:	add	sp, sp, #0x70
  4203a4:	ret
  4203a8:	sub	sp, sp, #0x160
  4203ac:	adrp	x8, 447000 <warn@@Base+0x5c10>
  4203b0:	add	x8, x8, #0x8e0
  4203b4:	ldp	q0, q2, [x8]
  4203b8:	ldp	q1, q3, [x8, #32]
  4203bc:	stp	x29, x30, [sp, #256]
  4203c0:	stp	x24, x23, [sp, #304]
  4203c4:	add	x29, sp, #0x100
  4203c8:	mov	x24, x1
  4203cc:	mov	x23, x0
  4203d0:	sub	x0, x29, #0x28
  4203d4:	mov	x1, x23
  4203d8:	mov	x2, x24
  4203dc:	stp	x28, x27, [sp, #272]
  4203e0:	stp	x26, x25, [sp, #288]
  4203e4:	stp	x22, x21, [sp, #320]
  4203e8:	stp	x20, x19, [sp, #336]
  4203ec:	stp	q0, q2, [sp, #48]
  4203f0:	stp	q1, q3, [sp, #80]
  4203f4:	bl	420954 <ferror@plt+0x1ebc4>
  4203f8:	mov	x0, x23
  4203fc:	mov	x1, x24
  420400:	bl	4208a8 <ferror@plt+0x1eb18>
  420404:	adrp	x22, 48b000 <warn@@Base+0x49c10>
  420408:	ldr	x8, [x22, #3904]
  42040c:	mov	x27, x0
  420410:	stur	x0, [x29, #-32]
  420414:	cbnz	x8, 420428 <ferror@plt+0x1e698>
  420418:	adrp	x0, 467000 <warn@@Base+0x25c10>
  42041c:	add	x0, x0, #0x3f7
  420420:	bl	401b30 <strdup@plt>
  420424:	str	x0, [x22, #3904]
  420428:	adrp	x25, 48b000 <warn@@Base+0x49c10>
  42042c:	ldr	x8, [x25, #3912]
  420430:	cbz	x8, 420440 <ferror@plt+0x1e6b0>
  420434:	ldr	x1, [x22, #3904]
  420438:	cbnz	x1, 420458 <ferror@plt+0x1e6c8>
  42043c:	b	4204d0 <ferror@plt+0x1e740>
  420440:	adrp	x0, 467000 <warn@@Base+0x25c10>
  420444:	add	x0, x0, #0x3ff
  420448:	bl	401b30 <strdup@plt>
  42044c:	str	x0, [x25, #3912]
  420450:	ldr	x1, [x22, #3904]
  420454:	cbz	x1, 4204d0 <ferror@plt+0x1e740>
  420458:	ldrb	w8, [x1]
  42045c:	cbz	w8, 4204d0 <ferror@plt+0x1e740>
  420460:	mov	x0, x24
  420464:	bl	40317c <ferror@plt+0x13ec>
  420468:	cbz	x0, 42062c <ferror@plt+0x1e89c>
  42046c:	ldp	x20, x21, [x0, #24]
  420470:	adrp	x1, 450000 <warn@@Base+0xec10>
  420474:	mov	x19, x0
  420478:	add	x1, x1, #0x8e
  42047c:	mov	w2, #0x5                   	// #5
  420480:	mov	x0, xzr
  420484:	bl	401cc0 <dcgettext@plt>
  420488:	mov	x5, x0
  42048c:	mov	w3, #0x1                   	// #1
  420490:	mov	x0, xzr
  420494:	mov	x1, x24
  420498:	mov	x2, x20
  42049c:	mov	x4, x21
  4204a0:	bl	402054 <ferror@plt+0x2c4>
  4204a4:	mov	x28, x0
  4204a8:	cbz	x0, 4206b0 <ferror@plt+0x1e920>
  4204ac:	sub	x0, x29, #0x48
  4204b0:	mov	x1, x19
  4204b4:	mov	x2, x24
  4204b8:	sub	x26, x29, #0x48
  4204bc:	bl	420954 <ferror@plt+0x1ebc4>
  4204c0:	stur	x28, [x29, #-64]
  4204c4:	ldr	x1, [x25, #3912]
  4204c8:	cbnz	x1, 4204e0 <ferror@plt+0x1e750>
  4204cc:	b	420554 <ferror@plt+0x1e7c4>
  4204d0:	mov	x28, xzr
  4204d4:	mov	x26, xzr
  4204d8:	ldr	x1, [x25, #3912]
  4204dc:	cbz	x1, 420554 <ferror@plt+0x1e7c4>
  4204e0:	ldr	x8, [x22, #3904]
  4204e4:	ldrb	w8, [x8]
  4204e8:	cbz	w8, 420554 <ferror@plt+0x1e7c4>
  4204ec:	mov	x0, x24
  4204f0:	bl	40317c <ferror@plt+0x13ec>
  4204f4:	cbz	x0, 420698 <ferror@plt+0x1e908>
  4204f8:	ldp	x19, x21, [x0, #24]
  4204fc:	adrp	x1, 453000 <warn@@Base+0x11c10>
  420500:	mov	x20, x0
  420504:	add	x1, x1, #0x9f0
  420508:	mov	w2, #0x5                   	// #5
  42050c:	mov	x0, xzr
  420510:	bl	401cc0 <dcgettext@plt>
  420514:	mov	x5, x0
  420518:	mov	w3, #0x1                   	// #1
  42051c:	mov	x0, xzr
  420520:	mov	x1, x24
  420524:	mov	x2, x19
  420528:	mov	x4, x21
  42052c:	bl	402054 <ferror@plt+0x2c4>
  420530:	mov	x22, x0
  420534:	cbz	x0, 4206b4 <ferror@plt+0x1e924>
  420538:	sub	x0, x29, #0x68
  42053c:	mov	x1, x20
  420540:	mov	x2, x24
  420544:	sub	x19, x29, #0x68
  420548:	bl	420954 <ferror@plt+0x1ebc4>
  42054c:	stur	x22, [x29, #-96]
  420550:	b	42055c <ferror@plt+0x1e7cc>
  420554:	mov	x22, xzr
  420558:	mov	x19, xzr
  42055c:	adrp	x21, 48b000 <warn@@Base+0x49c10>
  420560:	ldr	x1, [x21, #3920]
  420564:	cbz	x1, 4205d4 <ferror@plt+0x1e844>
  420568:	mov	x0, x24
  42056c:	bl	40317c <ferror@plt+0x13ec>
  420570:	cbz	x0, 42064c <ferror@plt+0x1e8bc>
  420574:	str	x22, [sp, #24]
  420578:	ldp	x21, x22, [x0, #24]
  42057c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  420580:	mov	x20, x0
  420584:	add	x1, x1, #0x465
  420588:	mov	w2, #0x5                   	// #5
  42058c:	mov	x0, xzr
  420590:	bl	401cc0 <dcgettext@plt>
  420594:	mov	x5, x0
  420598:	mov	w3, #0x1                   	// #1
  42059c:	mov	x0, xzr
  4205a0:	mov	x1, x24
  4205a4:	mov	x2, x21
  4205a8:	mov	x4, x22
  4205ac:	bl	402054 <ferror@plt+0x2c4>
  4205b0:	mov	x21, x0
  4205b4:	cbz	x0, 420718 <ferror@plt+0x1e988>
  4205b8:	add	x0, sp, #0x78
  4205bc:	mov	x1, x20
  4205c0:	mov	x2, x24
  4205c4:	bl	420954 <ferror@plt+0x1ebc4>
  4205c8:	ldr	x22, [sp, #24]
  4205cc:	str	x21, [sp, #128]
  4205d0:	b	4205d8 <ferror@plt+0x1e848>
  4205d4:	mov	x21, xzr
  4205d8:	sub	x0, x29, #0x28
  4205dc:	add	x3, sp, #0x2c
  4205e0:	mov	x1, x26
  4205e4:	mov	x2, x19
  4205e8:	bl	401b90 <ctf_bufopen@plt>
  4205ec:	mov	x25, x0
  4205f0:	cbz	x0, 420668 <ferror@plt+0x1e8d8>
  4205f4:	cbz	x21, 420720 <ferror@plt+0x1e990>
  4205f8:	add	x0, sp, #0x78
  4205fc:	add	x3, sp, #0x2c
  420600:	mov	x1, x26
  420604:	mov	x2, x19
  420608:	bl	401b90 <ctf_bufopen@plt>
  42060c:	mov	x26, x0
  420610:	cbz	x0, 420878 <ferror@plt+0x1eae8>
  420614:	mov	x0, x25
  420618:	mov	x1, x26
  42061c:	stp	x27, x22, [sp, #16]
  420620:	str	x28, [sp, #8]
  420624:	bl	401d60 <ctf_import@plt>
  420628:	b	42072c <ferror@plt+0x1e99c>
  42062c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  420630:	add	x1, x1, #0x407
  420634:	mov	w2, #0x5                   	// #5
  420638:	bl	401cc0 <dcgettext@plt>
  42063c:	ldr	x1, [x22, #3904]
  420640:	bl	44132c <error@@Base>
  420644:	mov	x28, xzr
  420648:	b	4206b0 <ferror@plt+0x1e920>
  42064c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  420650:	add	x1, x1, #0x445
  420654:	mov	w2, #0x5                   	// #5
  420658:	bl	401cc0 <dcgettext@plt>
  42065c:	ldr	x1, [x21, #3920]
  420660:	bl	44132c <error@@Base>
  420664:	b	4206b4 <ferror@plt+0x1e924>
  420668:	adrp	x1, 467000 <warn@@Base+0x25c10>
  42066c:	add	x1, x1, #0x470
  420670:	mov	w2, #0x5                   	// #5
  420674:	bl	401cc0 <dcgettext@plt>
  420678:	ldr	w8, [sp, #44]
  42067c:	mov	x19, x0
  420680:	mov	w0, w8
  420684:	bl	401a10 <ctf_errmsg@plt>
  420688:	mov	x1, x0
  42068c:	mov	x0, x19
  420690:	bl	44132c <error@@Base>
  420694:	b	4206bc <ferror@plt+0x1e92c>
  420698:	adrp	x1, 467000 <warn@@Base+0x25c10>
  42069c:	add	x1, x1, #0x423
  4206a0:	mov	w2, #0x5                   	// #5
  4206a4:	bl	401cc0 <dcgettext@plt>
  4206a8:	ldr	x1, [x25, #3912]
  4206ac:	bl	44132c <error@@Base>
  4206b0:	mov	x22, xzr
  4206b4:	mov	x21, xzr
  4206b8:	mov	x25, xzr
  4206bc:	mov	x26, xzr
  4206c0:	mov	w23, wzr
  4206c4:	mov	x0, x25
  4206c8:	bl	401c30 <ctf_file_close@plt>
  4206cc:	mov	x0, x26
  4206d0:	bl	401c30 <ctf_file_close@plt>
  4206d4:	mov	x0, x21
  4206d8:	bl	401c10 <free@plt>
  4206dc:	mov	x0, x27
  4206e0:	bl	401c10 <free@plt>
  4206e4:	mov	x0, x28
  4206e8:	bl	401c10 <free@plt>
  4206ec:	mov	x0, x22
  4206f0:	bl	401c10 <free@plt>
  4206f4:	mov	w0, w23
  4206f8:	ldp	x20, x19, [sp, #336]
  4206fc:	ldp	x22, x21, [sp, #320]
  420700:	ldp	x24, x23, [sp, #304]
  420704:	ldp	x26, x25, [sp, #288]
  420708:	ldp	x28, x27, [sp, #272]
  42070c:	ldp	x29, x30, [sp, #256]
  420710:	add	sp, sp, #0x160
  420714:	ret
  420718:	ldr	x22, [sp, #24]
  42071c:	b	4206b8 <ferror@plt+0x1e928>
  420720:	stp	x27, x22, [sp, #16]
  420724:	str	x28, [sp, #8]
  420728:	mov	x26, xzr
  42072c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  420730:	add	x1, x1, #0x486
  420734:	mov	w2, #0x5                   	// #5
  420738:	mov	x0, xzr
  42073c:	bl	401cc0 <dcgettext@plt>
  420740:	mov	x19, x0
  420744:	mov	x0, x24
  420748:	mov	x1, x23
  42074c:	bl	40344c <ferror@plt+0x16bc>
  420750:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  420754:	add	x1, x1, #0x68
  420758:	mov	x0, x19
  42075c:	bl	401d10 <printf@plt>
  420760:	ldr	x8, [sp, #48]
  420764:	ldrb	w8, [x8]
  420768:	cbz	w8, 420868 <ferror@plt+0x1ead8>
  42076c:	adrp	x27, 467000 <warn@@Base+0x25c10>
  420770:	adrp	x28, 420000 <ferror@plt+0x1e270>
  420774:	adrp	x20, 453000 <warn@@Base+0x11c10>
  420778:	adrp	x19, 467000 <warn@@Base+0x25c10>
  42077c:	mov	x24, xzr
  420780:	mov	w23, #0x1                   	// #1
  420784:	add	x22, sp, #0x30
  420788:	add	x27, x27, #0x4a2
  42078c:	add	x28, x28, #0x9dc
  420790:	add	x20, x20, #0xe5f
  420794:	add	x19, x19, #0x4aa
  420798:	str	x21, [sp]
  42079c:	b	4207b0 <ferror@plt+0x1ea20>
  4207a0:	ldr	x8, [x22, #8]!
  4207a4:	add	x24, x24, #0x1
  4207a8:	ldrb	w8, [x8]
  4207ac:	cbz	w8, 420858 <ferror@plt+0x1eac8>
  4207b0:	ldr	x1, [x22]
  4207b4:	mov	x0, x27
  4207b8:	str	xzr, [sp, #32]
  4207bc:	bl	401d10 <printf@plt>
  4207c0:	add	x1, sp, #0x20
  4207c4:	mov	x0, x25
  4207c8:	mov	w2, w24
  4207cc:	mov	x3, x28
  4207d0:	mov	x4, x20
  4207d4:	bl	401a40 <ctf_dump@plt>
  4207d8:	cbz	x0, 420810 <ferror@plt+0x1ea80>
  4207dc:	mov	x21, x0
  4207e0:	mov	x0, x21
  4207e4:	bl	401bb0 <puts@plt>
  4207e8:	mov	x0, x21
  4207ec:	bl	401c10 <free@plt>
  4207f0:	add	x1, sp, #0x20
  4207f4:	mov	x0, x25
  4207f8:	mov	w2, w24
  4207fc:	mov	x3, x28
  420800:	mov	x4, x20
  420804:	bl	401a40 <ctf_dump@plt>
  420808:	mov	x21, x0
  42080c:	cbnz	x0, 4207e0 <ferror@plt+0x1ea50>
  420810:	mov	x0, x25
  420814:	bl	4019a0 <ctf_errno@plt>
  420818:	cbz	w0, 4207a0 <ferror@plt+0x1ea10>
  42081c:	mov	w2, #0x5                   	// #5
  420820:	mov	x0, xzr
  420824:	mov	x1, x19
  420828:	bl	401cc0 <dcgettext@plt>
  42082c:	ldr	x21, [x22]
  420830:	mov	x23, x0
  420834:	mov	x0, x25
  420838:	bl	4019a0 <ctf_errno@plt>
  42083c:	bl	401a10 <ctf_errmsg@plt>
  420840:	mov	x2, x0
  420844:	mov	x0, x23
  420848:	mov	x1, x21
  42084c:	bl	44132c <error@@Base>
  420850:	mov	w23, wzr
  420854:	b	4207a0 <ferror@plt+0x1ea10>
  420858:	ldp	x28, x27, [sp, #8]
  42085c:	ldr	x22, [sp, #24]
  420860:	ldr	x21, [sp]
  420864:	b	4206c4 <ferror@plt+0x1e934>
  420868:	ldp	x28, x27, [sp, #8]
  42086c:	ldr	x22, [sp, #24]
  420870:	mov	w23, #0x1                   	// #1
  420874:	b	4206c4 <ferror@plt+0x1e934>
  420878:	adrp	x1, 467000 <warn@@Base+0x25c10>
  42087c:	add	x1, x1, #0x470
  420880:	mov	w2, #0x5                   	// #5
  420884:	bl	401cc0 <dcgettext@plt>
  420888:	ldr	w8, [sp, #44]
  42088c:	mov	x19, x0
  420890:	mov	w0, w8
  420894:	bl	401a10 <ctf_errmsg@plt>
  420898:	mov	x1, x0
  42089c:	mov	x0, x19
  4208a0:	bl	44132c <error@@Base>
  4208a4:	b	4206c0 <ferror@plt+0x1e930>
  4208a8:	stp	x29, x30, [sp, #-48]!
  4208ac:	stp	x20, x19, [sp, #32]
  4208b0:	ldr	x20, [x0, #32]
  4208b4:	str	x21, [sp, #16]
  4208b8:	mov	x21, x0
  4208bc:	mov	x19, x1
  4208c0:	mov	x29, sp
  4208c4:	cbz	x20, 4208d4 <ferror@plt+0x1eb44>
  4208c8:	ldr	w8, [x21, #4]
  4208cc:	cmp	w8, #0x8
  4208d0:	b.ne	420910 <ferror@plt+0x1eb80>  // b.any
  4208d4:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4208d8:	add	x1, x1, #0x226
  4208dc:	mov	w2, #0x5                   	// #5
  4208e0:	mov	x0, xzr
  4208e4:	bl	401cc0 <dcgettext@plt>
  4208e8:	mov	x20, x0
  4208ec:	mov	x0, x19
  4208f0:	mov	x1, x21
  4208f4:	bl	40344c <ferror@plt+0x16bc>
  4208f8:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  4208fc:	add	x1, x1, #0x68
  420900:	mov	x0, x20
  420904:	bl	401d10 <printf@plt>
  420908:	mov	x0, xzr
  42090c:	b	420944 <ferror@plt+0x1ebb4>
  420910:	ldr	x21, [x21, #24]
  420914:	adrp	x1, 467000 <warn@@Base+0x25c10>
  420918:	add	x1, x1, #0x249
  42091c:	mov	w2, #0x5                   	// #5
  420920:	mov	x0, xzr
  420924:	bl	401cc0 <dcgettext@plt>
  420928:	mov	x5, x0
  42092c:	mov	w3, #0x1                   	// #1
  420930:	mov	x0, xzr
  420934:	mov	x1, x19
  420938:	mov	x2, x21
  42093c:	mov	x4, x20
  420940:	bl	402054 <ferror@plt+0x2c4>
  420944:	ldp	x20, x19, [sp, #32]
  420948:	ldr	x21, [sp, #16]
  42094c:	ldp	x29, x30, [sp], #48
  420950:	ret
  420954:	stp	x29, x30, [sp, #-32]!
  420958:	stp	x20, x19, [sp, #16]
  42095c:	mov	x20, x1
  420960:	mov	x19, x0
  420964:	mov	x29, sp
  420968:	cbz	x1, 42098c <ferror@plt+0x1ebfc>
  42096c:	ldr	x8, [x2, #128]
  420970:	cbz	x8, 420998 <ferror@plt+0x1ec08>
  420974:	ldr	w9, [x20]
  420978:	ldr	x10, [x2, #136]
  42097c:	cmp	x10, x9
  420980:	b.ls	4209a4 <ferror@plt+0x1ec14>  // b.plast
  420984:	add	x0, x8, x9
  420988:	b	4209b8 <ferror@plt+0x1ec28>
  42098c:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  420990:	add	x1, x1, #0x730
  420994:	b	4209ac <ferror@plt+0x1ec1c>
  420998:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  42099c:	add	x1, x1, #0x737
  4209a0:	b	4209ac <ferror@plt+0x1ec1c>
  4209a4:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4209a8:	add	x1, x1, #0x744
  4209ac:	mov	w2, #0x5                   	// #5
  4209b0:	mov	x0, xzr
  4209b4:	bl	401cc0 <dcgettext@plt>
  4209b8:	str	x0, [x19]
  4209bc:	ldr	x8, [x20, #32]
  4209c0:	mov	x0, x19
  4209c4:	str	x8, [x19, #16]
  4209c8:	ldr	x8, [x20, #56]
  4209cc:	str	x8, [x19, #24]
  4209d0:	ldp	x20, x19, [sp, #16]
  4209d4:	ldp	x29, x30, [sp], #32
  4209d8:	ret
  4209dc:	stp	x29, x30, [sp, #-32]!
  4209e0:	str	x19, [sp, #16]
  4209e4:	mov	x29, sp
  4209e8:	mov	x19, x1
  4209ec:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4209f0:	add	x1, x1, #0x72b
  4209f4:	add	x0, x29, #0x18
  4209f8:	mov	x3, x19
  4209fc:	bl	401a00 <asprintf@plt>
  420a00:	ldr	x8, [x29, #24]
  420a04:	cmp	w0, #0x0
  420a08:	csel	x0, x19, x8, lt  // lt = tstop
  420a0c:	ldr	x19, [sp, #16]
  420a10:	ldp	x29, x30, [sp], #32
  420a14:	ret
  420a18:	stp	x29, x30, [sp, #-80]!
  420a1c:	stp	x24, x23, [sp, #32]
  420a20:	stp	x22, x21, [sp, #48]
  420a24:	stp	x20, x19, [sp, #64]
  420a28:	ldr	x21, [x0, #112]
  420a2c:	mov	x19, x0
  420a30:	mov	w22, wzr
  420a34:	mov	w20, #0x1                   	// #1
  420a38:	str	x25, [sp, #16]
  420a3c:	mov	x29, sp
  420a40:	cbz	x21, 420ae8 <ferror@plt+0x1ed58>
  420a44:	ldr	w8, [x19, #100]
  420a48:	cbz	w8, 420ae8 <ferror@plt+0x1ed58>
  420a4c:	mov	w22, wzr
  420a50:	mov	x23, xzr
  420a54:	mov	w20, #0x1                   	// #1
  420a58:	mov	w24, #0xa0000000            	// #-1610612736
  420a5c:	mov	w25, #0x9080                	// #36992
  420a60:	b	420a78 <ferror@plt+0x1ece8>
  420a64:	ldr	w8, [x19, #100]
  420a68:	add	x23, x23, #0x1
  420a6c:	add	x21, x21, #0x50
  420a70:	cmp	x23, x8
  420a74:	b.cs	420ae8 <ferror@plt+0x1ed58>  // b.hs, b.nlast
  420a78:	ldr	w8, [x21, #4]
  420a7c:	cmp	w8, #0x7
  420a80:	b.ne	420aa4 <ferror@plt+0x1ed14>  // b.any
  420a84:	ldp	x2, x3, [x21, #24]
  420a88:	ldr	x4, [x21, #48]
  420a8c:	mov	x0, x19
  420a90:	mov	x1, x21
  420a94:	bl	420ba8 <ferror@plt+0x1ee18>
  420a98:	cmp	w0, #0x0
  420a9c:	csel	w20, wzr, w20, eq  // eq = none
  420aa0:	add	w22, w22, #0x1
  420aa4:	ldrh	w8, [x19, #82]
  420aa8:	cmp	w8, #0x24
  420aac:	b.eq	420ac0 <ferror@plt+0x1ed30>  // b.none
  420ab0:	cmp	w8, w25
  420ab4:	b.eq	420ac0 <ferror@plt+0x1ed30>  // b.none
  420ab8:	cmp	w8, #0x57
  420abc:	b.ne	420a64 <ferror@plt+0x1ecd4>  // b.any
  420ac0:	ldr	w8, [x21, #4]
  420ac4:	cmp	w8, w24
  420ac8:	b.ne	420a64 <ferror@plt+0x1ecd4>  // b.any
  420acc:	ldp	x1, x2, [x21, #24]
  420ad0:	mov	x0, x19
  420ad4:	bl	421054 <ferror@plt+0x1f2c4>
  420ad8:	cmp	w0, #0x0
  420adc:	csel	w20, wzr, w20, eq  // eq = none
  420ae0:	add	w22, w22, #0x1
  420ae4:	b	420a64 <ferror@plt+0x1ecd4>
  420ae8:	cbnz	w22, 420af8 <ferror@plt+0x1ed68>
  420aec:	mov	x0, x19
  420af0:	bl	420b14 <ferror@plt+0x1ed84>
  420af4:	mov	w20, w0
  420af8:	mov	w0, w20
  420afc:	ldp	x20, x19, [sp, #64]
  420b00:	ldp	x22, x21, [sp, #48]
  420b04:	ldp	x24, x23, [sp, #32]
  420b08:	ldr	x25, [sp, #16]
  420b0c:	ldp	x29, x30, [sp], #80
  420b10:	ret
  420b14:	stp	x29, x30, [sp, #-48]!
  420b18:	stp	x22, x21, [sp, #16]
  420b1c:	stp	x20, x19, [sp, #32]
  420b20:	mov	x29, sp
  420b24:	mov	x19, x0
  420b28:	bl	4139fc <ferror@plt+0x11c6c>
  420b2c:	cbz	w0, 420b90 <ferror@plt+0x1ee00>
  420b30:	ldr	w8, [x19, #92]
  420b34:	cbz	w8, 420b90 <ferror@plt+0x1ee00>
  420b38:	ldr	x8, [x19, #120]
  420b3c:	mov	w21, wzr
  420b40:	mov	w20, #0x1                   	// #1
  420b44:	add	x22, x8, #0x38
  420b48:	b	420b60 <ferror@plt+0x1edd0>
  420b4c:	ldr	w8, [x19, #92]
  420b50:	add	w21, w21, #0x1
  420b54:	add	x22, x22, #0x40
  420b58:	cmp	w21, w8
  420b5c:	b.cs	420b94 <ferror@plt+0x1ee04>  // b.hs, b.nlast
  420b60:	ldur	x8, [x22, #-56]
  420b64:	cmp	x8, #0x4
  420b68:	b.ne	420b4c <ferror@plt+0x1edbc>  // b.any
  420b6c:	ldur	x2, [x22, #-40]
  420b70:	ldur	x3, [x22, #-16]
  420b74:	ldr	x4, [x22]
  420b78:	mov	x0, x19
  420b7c:	mov	x1, xzr
  420b80:	bl	420ba8 <ferror@plt+0x1ee18>
  420b84:	cmp	w0, #0x0
  420b88:	csel	w20, wzr, w20, eq  // eq = none
  420b8c:	b	420b4c <ferror@plt+0x1edbc>
  420b90:	mov	w20, #0x1                   	// #1
  420b94:	mov	w0, w20
  420b98:	ldp	x20, x19, [sp, #32]
  420b9c:	ldp	x22, x21, [sp, #16]
  420ba0:	ldp	x29, x30, [sp], #48
  420ba4:	ret
  420ba8:	sub	sp, sp, #0xc0
  420bac:	stp	x29, x30, [sp, #96]
  420bb0:	stp	x28, x27, [sp, #112]
  420bb4:	stp	x26, x25, [sp, #128]
  420bb8:	stp	x24, x23, [sp, #144]
  420bbc:	stp	x22, x21, [sp, #160]
  420bc0:	stp	x20, x19, [sp, #176]
  420bc4:	add	x29, sp, #0x60
  420bc8:	cbz	x3, 420c9c <ferror@plt+0x1ef0c>
  420bcc:	mov	x19, x4
  420bd0:	mov	x23, x3
  420bd4:	mov	x22, x2
  420bd8:	mov	x24, x1
  420bdc:	mov	x20, x0
  420be0:	cbz	x1, 420c64 <ferror@plt+0x1eed4>
  420be4:	mov	x0, x24
  420be8:	mov	x1, x20
  420bec:	bl	4208a8 <ferror@plt+0x1eb18>
  420bf0:	mov	x21, x0
  420bf4:	cbz	x0, 420c18 <ferror@plt+0x1ee88>
  420bf8:	mov	x0, x20
  420bfc:	mov	x1, x24
  420c00:	mov	x2, x21
  420c04:	mov	x3, x23
  420c08:	mov	x4, xzr
  420c0c:	mov	x5, xzr
  420c10:	bl	403554 <ferror@plt+0x17c4>
  420c14:	cbz	w0, 420c9c <ferror@plt+0x1ef0c>
  420c18:	cbz	x21, 420c9c <ferror@plt+0x1ef0c>
  420c1c:	cbz	x24, 420ca4 <ferror@plt+0x1ef14>
  420c20:	adrp	x1, 467000 <warn@@Base+0x25c10>
  420c24:	add	x1, x1, #0x4f0
  420c28:	mov	w2, #0x5                   	// #5
  420c2c:	mov	x0, xzr
  420c30:	bl	401cc0 <dcgettext@plt>
  420c34:	mov	x25, x0
  420c38:	mov	x0, x20
  420c3c:	mov	x1, x24
  420c40:	bl	40344c <ferror@plt+0x16bc>
  420c44:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  420c48:	add	x1, x1, #0x68
  420c4c:	mov	x0, x25
  420c50:	bl	401d10 <printf@plt>
  420c54:	cmp	x19, #0x4
  420c58:	b.cs	420ccc <ferror@plt+0x1ef3c>  // b.hs, b.nlast
  420c5c:	mov	w19, #0x4                   	// #4
  420c60:	b	420cd8 <ferror@plt+0x1ef48>
  420c64:	adrp	x1, 468000 <warn@@Base+0x26c10>
  420c68:	add	x1, x1, #0xf10
  420c6c:	mov	w2, #0x5                   	// #5
  420c70:	mov	x0, xzr
  420c74:	bl	401cc0 <dcgettext@plt>
  420c78:	mov	x5, x0
  420c7c:	mov	w3, #0x1                   	// #1
  420c80:	mov	x0, xzr
  420c84:	mov	x1, x20
  420c88:	mov	x2, x22
  420c8c:	mov	x4, x23
  420c90:	bl	402054 <ferror@plt+0x2c4>
  420c94:	mov	x21, x0
  420c98:	cbnz	x21, 420c1c <ferror@plt+0x1ee8c>
  420c9c:	mov	w22, wzr
  420ca0:	b	421004 <ferror@plt+0x1f274>
  420ca4:	adrp	x1, 467000 <warn@@Base+0x25c10>
  420ca8:	add	x1, x1, #0x510
  420cac:	mov	w2, #0x5                   	// #5
  420cb0:	mov	x0, xzr
  420cb4:	bl	401cc0 <dcgettext@plt>
  420cb8:	mov	x1, x22
  420cbc:	mov	x2, x23
  420cc0:	bl	401d10 <printf@plt>
  420cc4:	cmp	x19, #0x4
  420cc8:	b.cc	420c5c <ferror@plt+0x1eecc>  // b.lo, b.ul, b.last
  420ccc:	b.eq	420cd8 <ferror@plt+0x1ef48>  // b.none
  420cd0:	cmp	x19, #0x8
  420cd4:	b.ne	421028 <ferror@plt+0x1f298>  // b.any
  420cd8:	adrp	x1, 467000 <warn@@Base+0x25c10>
  420cdc:	add	x1, x1, #0x584
  420ce0:	mov	w2, #0x5                   	// #5
  420ce4:	mov	x0, xzr
  420ce8:	bl	401cc0 <dcgettext@plt>
  420cec:	adrp	x1, 467000 <warn@@Base+0x25c10>
  420cf0:	mov	x24, x0
  420cf4:	add	x1, x1, #0x59f
  420cf8:	mov	w2, #0x5                   	// #5
  420cfc:	mov	x0, xzr
  420d00:	bl	401cc0 <dcgettext@plt>
  420d04:	adrp	x1, 467000 <warn@@Base+0x25c10>
  420d08:	mov	x25, x0
  420d0c:	add	x1, x1, #0x5a5
  420d10:	mov	w2, #0x5                   	// #5
  420d14:	mov	x0, xzr
  420d18:	bl	401cc0 <dcgettext@plt>
  420d1c:	mov	x2, x0
  420d20:	mov	x0, x24
  420d24:	mov	x1, x25
  420d28:	bl	401d10 <printf@plt>
  420d2c:	sub	x8, x22, x21
  420d30:	stp	x19, x8, [sp, #32]
  420d34:	sub	x8, x19, #0x1
  420d38:	str	x8, [sp, #24]
  420d3c:	add	x8, x19, #0xb
  420d40:	add	x23, x21, x23
  420d44:	str	x8, [sp, #16]
  420d48:	neg	x8, x19
  420d4c:	mov	w22, #0x1                   	// #1
  420d50:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4180>
  420d54:	mov	x28, x21
  420d58:	str	x8, [sp, #8]
  420d5c:	b	420da8 <ferror@plt+0x1f018>
  420d60:	adrp	x1, 467000 <warn@@Base+0x25c10>
  420d64:	mov	w2, #0x5                   	// #5
  420d68:	mov	x0, xzr
  420d6c:	add	x1, x1, #0x631
  420d70:	bl	401cc0 <dcgettext@plt>
  420d74:	sub	x1, x28, x21
  420d78:	bl	4413f0 <warn@@Base>
  420d7c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  420d80:	mov	w2, #0x5                   	// #5
  420d84:	mov	x0, xzr
  420d88:	add	x1, x1, #0x66f
  420d8c:	bl	401cc0 <dcgettext@plt>
  420d90:	ldp	x3, x1, [sp, #56]
  420d94:	ldr	x2, [sp, #48]
  420d98:	ldr	x4, [sp, #32]
  420d9c:	bl	4413f0 <warn@@Base>
  420da0:	mov	w8, #0x3                   	// #3
  420da4:	cbnz	w8, 420ffc <ferror@plt+0x1f26c>
  420da8:	cmp	x28, x23
  420dac:	b.cs	420ffc <ferror@plt+0x1f26c>  // b.hs, b.nlast
  420db0:	mov	x0, x20
  420db4:	sub	x27, x23, x28
  420db8:	bl	413d90 <ferror@plt+0x12000>
  420dbc:	cbz	w0, 420dfc <ferror@plt+0x1f06c>
  420dc0:	cmp	x27, #0x17
  420dc4:	b.hi	420e30 <ferror@plt+0x1f0a0>  // b.pmore
  420dc8:	adrp	x1, 467000 <warn@@Base+0x25c10>
  420dcc:	adrp	x2, 467000 <warn@@Base+0x25c10>
  420dd0:	mov	w4, #0x5                   	// #5
  420dd4:	mov	x0, xzr
  420dd8:	add	x1, x1, #0x5af
  420ddc:	add	x2, x2, #0x5f0
  420de0:	mov	x3, x27
  420de4:	bl	401c70 <dcngettext@plt>
  420de8:	mov	x1, x27
  420dec:	bl	4413f0 <warn@@Base>
  420df0:	mov	w8, #0x3                   	// #3
  420df4:	cbnz	w8, 420da4 <ferror@plt+0x1f014>
  420df8:	b	420f2c <ferror@plt+0x1f19c>
  420dfc:	cmp	x27, #0xb
  420e00:	b.hi	420eb0 <ferror@plt+0x1f120>  // b.pmore
  420e04:	adrp	x1, 467000 <warn@@Base+0x25c10>
  420e08:	adrp	x2, 467000 <warn@@Base+0x25c10>
  420e0c:	mov	w4, #0x5                   	// #5
  420e10:	mov	x0, xzr
  420e14:	add	x1, x1, #0x5af
  420e18:	add	x2, x2, #0x5f0
  420e1c:	mov	x3, x27
  420e20:	bl	401c70 <dcngettext@plt>
  420e24:	mov	x1, x27
  420e28:	bl	4413f0 <warn@@Base>
  420e2c:	b	420da0 <ferror@plt+0x1f010>
  420e30:	ldr	x8, [x24, #3328]
  420e34:	add	x0, x28, #0x10
  420e38:	mov	w1, #0x8                   	// #8
  420e3c:	sub	x27, x27, #0x18
  420e40:	blr	x8
  420e44:	ldr	x8, [x24, #3328]
  420e48:	str	x0, [sp, #64]
  420e4c:	mov	w1, #0x8                   	// #8
  420e50:	mov	x0, x28
  420e54:	blr	x8
  420e58:	ldr	x9, [x24, #3328]
  420e5c:	add	x8, x28, #0x18
  420e60:	str	x0, [sp, #48]
  420e64:	add	x0, x28, #0x8
  420e68:	mov	w1, #0x8                   	// #8
  420e6c:	str	x8, [sp, #72]
  420e70:	blr	x9
  420e74:	ldr	x9, [sp, #48]
  420e78:	ldr	x10, [sp, #72]
  420e7c:	add	x11, x0, #0x7
  420e80:	and	x11, x11, #0xfffffffffffffff8
  420e84:	add	x9, x9, #0x7
  420e88:	and	x9, x9, #0xfffffffffffffff8
  420e8c:	add	x9, x10, x9
  420e90:	ldr	x10, [sp, #40]
  420e94:	mov	w8, wzr
  420e98:	add	x19, x9, x11
  420e9c:	str	x0, [sp, #56]
  420ea0:	add	x10, x10, x9
  420ea4:	stp	x9, x10, [sp, #80]
  420ea8:	cbnz	wzr, 420da4 <ferror@plt+0x1f014>
  420eac:	b	420f2c <ferror@plt+0x1f19c>
  420eb0:	ldr	x8, [x24, #3328]
  420eb4:	add	x0, x28, #0x8
  420eb8:	mov	w1, #0x4                   	// #4
  420ebc:	sub	x27, x27, #0xc
  420ec0:	blr	x8
  420ec4:	ldr	x8, [x24, #3328]
  420ec8:	str	x0, [sp, #64]
  420ecc:	mov	w1, #0x4                   	// #4
  420ed0:	mov	x0, x28
  420ed4:	blr	x8
  420ed8:	ldr	x9, [x24, #3328]
  420edc:	add	x8, x28, #0xc
  420ee0:	str	x0, [sp, #48]
  420ee4:	add	x0, x28, #0x4
  420ee8:	mov	w1, #0x4                   	// #4
  420eec:	str	x8, [sp, #72]
  420ef0:	blr	x9
  420ef4:	ldr	x8, [sp, #48]
  420ef8:	ldp	x10, x9, [sp, #16]
  420efc:	ldr	x11, [sp, #8]
  420f00:	str	x0, [sp, #56]
  420f04:	add	x8, x10, x8
  420f08:	add	x9, x0, x9
  420f0c:	and	x8, x8, x11
  420f10:	add	x10, x28, x8
  420f14:	add	x8, x9, x8
  420f18:	ldr	x9, [sp, #40]
  420f1c:	and	x8, x8, x11
  420f20:	add	x19, x28, x8
  420f24:	add	x9, x9, x10
  420f28:	stp	x10, x9, [sp, #80]
  420f2c:	ldp	x26, x9, [sp, #72]
  420f30:	ldr	x25, [sp, #48]
  420f34:	sub	x8, x9, x26
  420f38:	cmp	x8, x25
  420f3c:	b.cc	420d60 <ferror@plt+0x1efd0>  // b.lo, b.ul, b.last
  420f40:	subs	x10, x27, x8
  420f44:	b.cc	420d60 <ferror@plt+0x1efd0>  // b.lo, b.ul, b.last
  420f48:	sub	x9, x19, x9
  420f4c:	cmp	x9, x10
  420f50:	b.hi	420d60 <ferror@plt+0x1efd0>  // b.pmore
  420f54:	ldr	x10, [sp, #56]
  420f58:	cmp	x9, x10
  420f5c:	b.cc	420d60 <ferror@plt+0x1efd0>  // b.lo, b.ul, b.last
  420f60:	cbz	x25, 420f9c <ferror@plt+0x1f20c>
  420f64:	add	x9, x25, x26
  420f68:	ldurb	w9, [x9, #-1]
  420f6c:	cbz	w9, 420f9c <ferror@plt+0x1f20c>
  420f70:	cmp	x8, x25
  420f74:	b.ne	420fa4 <ferror@plt+0x1f214>  // b.any
  420f78:	add	x0, x25, #0x1
  420f7c:	bl	401a70 <malloc@plt>
  420f80:	cbz	x0, 420fdc <ferror@plt+0x1f24c>
  420f84:	mov	x1, x26
  420f88:	mov	x2, x25
  420f8c:	mov	x27, x0
  420f90:	bl	401910 <memcpy@plt>
  420f94:	str	x27, [sp, #72]
  420f98:	b	420fa8 <ferror@plt+0x1f218>
  420f9c:	mov	x27, xzr
  420fa0:	b	420fb0 <ferror@plt+0x1f220>
  420fa4:	mov	x27, xzr
  420fa8:	ldr	x8, [sp, #72]
  420fac:	strb	wzr, [x8, x25]
  420fb0:	add	x0, sp, #0x30
  420fb4:	mov	x1, x20
  420fb8:	bl	4212ec <ferror@plt+0x1f55c>
  420fbc:	cmp	w0, #0x0
  420fc0:	csel	w22, wzr, w22, eq  // eq = none
  420fc4:	cbz	x27, 420fd0 <ferror@plt+0x1f240>
  420fc8:	mov	x0, x27
  420fcc:	bl	401c10 <free@plt>
  420fd0:	mov	w8, wzr
  420fd4:	mov	x28, x19
  420fd8:	b	420da4 <ferror@plt+0x1f014>
  420fdc:	adrp	x1, 467000 <warn@@Base+0x25c10>
  420fe0:	mov	w2, #0x5                   	// #5
  420fe4:	add	x1, x1, #0x6b2
  420fe8:	bl	401cc0 <dcgettext@plt>
  420fec:	bl	44132c <error@@Base>
  420ff0:	mov	w22, wzr
  420ff4:	mov	w8, #0x3                   	// #3
  420ff8:	b	420fd4 <ferror@plt+0x1f244>
  420ffc:	mov	x0, x21
  421000:	bl	401c10 <free@plt>
  421004:	mov	w0, w22
  421008:	ldp	x20, x19, [sp, #176]
  42100c:	ldp	x22, x21, [sp, #160]
  421010:	ldp	x24, x23, [sp, #144]
  421014:	ldp	x26, x25, [sp, #128]
  421018:	ldp	x28, x27, [sp, #112]
  42101c:	ldp	x29, x30, [sp, #96]
  421020:	add	sp, sp, #0xc0
  421024:	ret
  421028:	adrp	x1, 467000 <warn@@Base+0x25c10>
  42102c:	add	x1, x1, #0x555
  421030:	mov	w2, #0x5                   	// #5
  421034:	mov	x0, xzr
  421038:	bl	401cc0 <dcgettext@plt>
  42103c:	mov	x1, x19
  421040:	bl	4413f0 <warn@@Base>
  421044:	mov	x0, x21
  421048:	bl	401c10 <free@plt>
  42104c:	mov	w22, wzr
  421050:	b	421004 <ferror@plt+0x1f274>
  421054:	sub	sp, sp, #0xa0
  421058:	stp	x29, x30, [sp, #64]
  42105c:	stp	x28, x27, [sp, #80]
  421060:	stp	x26, x25, [sp, #96]
  421064:	stp	x24, x23, [sp, #112]
  421068:	stp	x22, x21, [sp, #128]
  42106c:	stp	x20, x19, [sp, #144]
  421070:	add	x29, sp, #0x40
  421074:	cbz	x2, 4212c8 <ferror@plt+0x1f538>
  421078:	mov	x20, x1
  42107c:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421080:	mov	x21, x2
  421084:	mov	x19, x0
  421088:	add	x1, x1, #0xf0b
  42108c:	mov	w2, #0x5                   	// #5
  421090:	mov	x0, xzr
  421094:	bl	401cc0 <dcgettext@plt>
  421098:	mov	x5, x0
  42109c:	mov	w3, #0x1                   	// #1
  4210a0:	mov	x0, xzr
  4210a4:	mov	x1, x19
  4210a8:	mov	x2, x20
  4210ac:	mov	x4, x21
  4210b0:	bl	402054 <ferror@plt+0x2c4>
  4210b4:	cbz	x0, 4212cc <ferror@plt+0x1f53c>
  4210b8:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4210bc:	mov	x19, x0
  4210c0:	add	x26, x0, x21
  4210c4:	add	x1, x1, #0xf16
  4210c8:	mov	w2, #0x5                   	// #5
  4210cc:	mov	x0, xzr
  4210d0:	bl	401cc0 <dcgettext@plt>
  4210d4:	mov	x1, x20
  4210d8:	mov	x2, x21
  4210dc:	bl	401d10 <printf@plt>
  4210e0:	sub	x21, x20, x19
  4210e4:	mov	w8, #0x1                   	// #1
  4210e8:	adrp	x20, 490000 <stdout@@GLIBC_2.17+0x4180>
  4210ec:	mov	x27, x19
  4210f0:	str	w8, [sp, #12]
  4210f4:	b	421140 <ferror@plt+0x1f3b0>
  4210f8:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4210fc:	mov	w2, #0x5                   	// #5
  421100:	mov	x0, xzr
  421104:	add	x1, x1, #0xf96
  421108:	bl	401cc0 <dcgettext@plt>
  42110c:	sub	x1, x27, x19
  421110:	bl	4413f0 <warn@@Base>
  421114:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421118:	mov	w2, #0x5                   	// #5
  42111c:	mov	x0, xzr
  421120:	add	x1, x1, #0xfc4
  421124:	bl	401cc0 <dcgettext@plt>
  421128:	ldr	x2, [sp, #16]
  42112c:	mov	x1, x25
  421130:	mov	x3, x28
  421134:	bl	4413f0 <warn@@Base>
  421138:	mov	w8, wzr
  42113c:	tbz	w8, #0, 4212b8 <ferror@plt+0x1f528>
  421140:	add	x8, x27, #0xd
  421144:	cmp	x8, x26
  421148:	b.cs	4212b8 <ferror@plt+0x1f528>  // b.hs, b.nlast
  42114c:	ldr	x8, [x20, #3328]
  421150:	add	x0, x27, #0x8
  421154:	mov	w1, #0x4                   	// #4
  421158:	blr	x8
  42115c:	ldr	x8, [x20, #3328]
  421160:	mov	x25, x0
  421164:	str	x0, [sp, #32]
  421168:	mov	w1, #0x4                   	// #4
  42116c:	mov	x0, x27
  421170:	blr	x8
  421174:	ldr	x8, [x20, #3328]
  421178:	mov	x24, x0
  42117c:	add	x22, x27, #0xc
  421180:	str	x0, [sp, #16]
  421184:	add	x0, x27, #0x4
  421188:	mov	w1, #0x4                   	// #4
  42118c:	str	x22, [sp, #40]
  421190:	blr	x8
  421194:	add	x8, x24, #0x3
  421198:	and	x8, x8, #0xfffffffffffffffc
  42119c:	add	x8, x22, x8
  4211a0:	mov	x28, x0
  4211a4:	add	x9, x21, x8
  4211a8:	cmp	x8, x19
  4211ac:	str	x0, [sp, #24]
  4211b0:	stp	x8, x9, [sp, #48]
  4211b4:	b.cc	4211c0 <ferror@plt+0x1f430>  // b.lo, b.ul, b.last
  4211b8:	cmp	x8, x26
  4211bc:	b.cc	4211e8 <ferror@plt+0x1f458>  // b.lo, b.ul, b.last
  4211c0:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4211c4:	mov	w2, #0x5                   	// #5
  4211c8:	mov	x0, xzr
  4211cc:	add	x1, x1, #0xf6d
  4211d0:	bl	401cc0 <dcgettext@plt>
  4211d4:	mov	x1, x24
  4211d8:	bl	4413f0 <warn@@Base>
  4211dc:	ldr	x8, [sp, #40]
  4211e0:	str	xzr, [sp, #16]
  4211e4:	str	x8, [sp, #48]
  4211e8:	ldr	x8, [sp, #48]
  4211ec:	add	x9, x28, #0x3
  4211f0:	and	x9, x9, #0xfffffffffffffffc
  4211f4:	add	x22, x8, x9
  4211f8:	cmp	x22, x26
  4211fc:	b.hi	4210f8 <ferror@plt+0x1f368>  // b.pmore
  421200:	subs	x23, x22, x19
  421204:	b.cc	4210f8 <ferror@plt+0x1f368>  // b.lo, b.ul, b.last
  421208:	ldr	x24, [sp, #16]
  42120c:	tbnz	x24, #63, 42126c <ferror@plt+0x1f4dc>
  421210:	add	x8, x27, x24
  421214:	add	x8, x8, #0xc
  421218:	cmp	x8, x26
  42121c:	b.hi	42126c <ferror@plt+0x1f4dc>  // b.pmore
  421220:	mov	w0, w25
  421224:	bl	42465c <ferror@plt+0x228cc>
  421228:	mov	x1, x0
  42122c:	adrp	x0, 469000 <warn@@Base+0x27c10>
  421230:	add	x0, x0, #0x22
  421234:	bl	401d10 <printf@plt>
  421238:	add	x0, sp, #0x10
  42123c:	bl	424728 <ferror@plt+0x22998>
  421240:	cbnz	w0, 42125c <ferror@plt+0x1f4cc>
  421244:	adrp	x0, 469000 <warn@@Base+0x27c10>
  421248:	add	x0, x0, #0x29
  42124c:	mov	x1, x24
  421250:	mov	x2, x28
  421254:	bl	401d10 <printf@plt>
  421258:	str	wzr, [sp, #12]
  42125c:	mov	w8, #0x1                   	// #1
  421260:	mov	x27, x22
  421264:	tbnz	w8, #0, 421140 <ferror@plt+0x1f3b0>
  421268:	b	4212b8 <ferror@plt+0x1f528>
  42126c:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421270:	mov	w2, #0x5                   	// #5
  421274:	mov	x0, xzr
  421278:	add	x1, x1, #0xff4
  42127c:	bl	401cc0 <dcgettext@plt>
  421280:	mov	x1, x23
  421284:	bl	4413f0 <warn@@Base>
  421288:	adrp	x1, 468000 <warn@@Base+0x26c10>
  42128c:	mov	w2, #0x5                   	// #5
  421290:	mov	x0, xzr
  421294:	add	x1, x1, #0xfc4
  421298:	bl	401cc0 <dcgettext@plt>
  42129c:	mov	x1, x25
  4212a0:	mov	x2, x24
  4212a4:	mov	x3, x28
  4212a8:	bl	4413f0 <warn@@Base>
  4212ac:	mov	w8, wzr
  4212b0:	mov	x27, x22
  4212b4:	tbnz	w8, #0, 421140 <ferror@plt+0x1f3b0>
  4212b8:	mov	x0, x19
  4212bc:	bl	401c10 <free@plt>
  4212c0:	ldr	w0, [sp, #12]
  4212c4:	b	4212cc <ferror@plt+0x1f53c>
  4212c8:	mov	w0, wzr
  4212cc:	ldp	x20, x19, [sp, #144]
  4212d0:	ldp	x22, x21, [sp, #128]
  4212d4:	ldp	x24, x23, [sp, #112]
  4212d8:	ldp	x26, x25, [sp, #96]
  4212dc:	ldp	x28, x27, [sp, #80]
  4212e0:	ldp	x29, x30, [sp, #64]
  4212e4:	add	sp, sp, #0xa0
  4212e8:	ret
  4212ec:	stp	x29, x30, [sp, #-64]!
  4212f0:	stp	x24, x23, [sp, #16]
  4212f4:	stp	x22, x21, [sp, #32]
  4212f8:	stp	x20, x19, [sp, #48]
  4212fc:	ldr	x8, [x0]
  421300:	mov	x19, x0
  421304:	mov	x20, x1
  421308:	mov	x29, sp
  42130c:	cbz	x8, 4213ec <ferror@plt+0x1f65c>
  421310:	ldr	x21, [x19, #24]
  421314:	cbz	x8, 4213f8 <ferror@plt+0x1f668>
  421318:	ldr	x22, [x19, #24]
  42131c:	adrp	x1, 451000 <warn@@Base+0xfc10>
  421320:	add	x1, x1, #0x559
  421324:	mov	w2, #0x3                   	// #3
  421328:	mov	x0, x22
  42132c:	bl	401a90 <strncmp@plt>
  421330:	cbz	w0, 421408 <ferror@plt+0x1f678>
  421334:	adrp	x1, 451000 <warn@@Base+0xfc10>
  421338:	add	x1, x1, #0x58a
  42133c:	mov	w2, #0x7                   	// #7
  421340:	mov	x0, x22
  421344:	bl	401a90 <strncmp@plt>
  421348:	cbz	w0, 421414 <ferror@plt+0x1f684>
  42134c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421350:	add	x1, x1, #0x6e8
  421354:	mov	w2, #0xb                   	// #11
  421358:	mov	x0, x22
  42135c:	bl	401a90 <strncmp@plt>
  421360:	cbz	w0, 421430 <ferror@plt+0x1f6a0>
  421364:	adrp	x1, 451000 <warn@@Base+0xfc10>
  421368:	add	x1, x1, #0x54b
  42136c:	mov	w2, #0x6                   	// #6
  421370:	mov	x0, x22
  421374:	bl	401a90 <strncmp@plt>
  421378:	cbz	w0, 421424 <ferror@plt+0x1f694>
  42137c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421380:	add	x1, x1, #0x6f4
  421384:	mov	w2, #0x3                   	// #3
  421388:	mov	x0, x22
  42138c:	bl	401a90 <strncmp@plt>
  421390:	cbz	w0, 421424 <ferror@plt+0x1f694>
  421394:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421398:	add	x1, x1, #0x6f8
  42139c:	mov	w2, #0x4                   	// #4
  4213a0:	mov	x0, x22
  4213a4:	bl	401a90 <strncmp@plt>
  4213a8:	cbz	w0, 421698 <ferror@plt+0x1f908>
  4213ac:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4213b0:	add	x1, x1, #0x6fd
  4213b4:	mov	w2, #0x7                   	// #7
  4213b8:	mov	x0, x22
  4213bc:	bl	401a90 <strncmp@plt>
  4213c0:	cbz	w0, 4216a8 <ferror@plt+0x1f918>
  4213c4:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4213c8:	add	x1, x1, #0x705
  4213cc:	mov	w2, #0x7                   	// #7
  4213d0:	mov	x0, x22
  4213d4:	bl	401a90 <strncmp@plt>
  4213d8:	ldr	w1, [x19, #16]
  4213dc:	cbnz	w0, 4213fc <ferror@plt+0x1f66c>
  4213e0:	mov	w0, w1
  4213e4:	bl	42200c <ferror@plt+0x2027c>
  4213e8:	b	42143c <ferror@plt+0x1f6ac>
  4213ec:	adrp	x21, 467000 <warn@@Base+0x25c10>
  4213f0:	add	x21, x21, #0x6e1
  4213f4:	cbnz	x8, 421318 <ferror@plt+0x1f588>
  4213f8:	ldr	w1, [x19, #16]
  4213fc:	mov	x0, x20
  421400:	bl	4216b4 <ferror@plt+0x1f924>
  421404:	b	42143c <ferror@plt+0x1f6ac>
  421408:	ldr	w0, [x19, #16]
  42140c:	bl	421abc <ferror@plt+0x1fd2c>
  421410:	b	42143c <ferror@plt+0x1f6ac>
  421414:	ldr	w1, [x19, #16]
  421418:	mov	x0, x20
  42141c:	bl	421ba4 <ferror@plt+0x1fe14>
  421420:	b	42143c <ferror@plt+0x1f6ac>
  421424:	mov	x0, x19
  421428:	bl	421da4 <ferror@plt+0x20014>
  42142c:	b	421684 <ferror@plt+0x1f8f4>
  421430:	ldr	w1, [x19, #16]
  421434:	mov	x0, x20
  421438:	bl	421c70 <ferror@plt+0x1fee0>
  42143c:	mov	x22, x0
  421440:	adrp	x0, 454000 <warn@@Base+0x12c10>
  421444:	mov	x24, #0x1                   	// #1
  421448:	add	x0, x0, #0x5c
  42144c:	movk	x24, #0xc12, lsl #32
  421450:	bl	401d10 <printf@plt>
  421454:	ldr	x23, [x19, #24]
  421458:	adrp	x1, 467000 <warn@@Base+0x25c10>
  42145c:	add	x1, x1, #0x70d
  421460:	mov	w2, #0x2                   	// #2
  421464:	mov	x0, x23
  421468:	bl	401a90 <strncmp@plt>
  42146c:	cbz	w0, 421490 <ferror@plt+0x1f700>
  421470:	ldrb	w8, [x23]
  421474:	cmp	x8, #0x3f
  421478:	b.hi	4214c8 <ferror@plt+0x1f738>  // b.pmore
  42147c:	mov	w9, #0x1                   	// #1
  421480:	lsl	x8, x9, x8
  421484:	and	x8, x8, x24
  421488:	cbnz	x8, 4214ac <ferror@plt+0x1f71c>
  42148c:	b	4214c8 <ferror@plt+0x1f738>
  421490:	ldrb	w8, [x23, #2]
  421494:	cmp	x8, #0x3f
  421498:	b.hi	421470 <ferror@plt+0x1f6e0>  // b.pmore
  42149c:	mov	w9, #0x1                   	// #1
  4214a0:	lsl	x8, x9, x8
  4214a4:	and	x8, x8, x24
  4214a8:	cbz	x8, 421470 <ferror@plt+0x1f6e0>
  4214ac:	ldr	x8, [x19, #16]
  4214b0:	and	x8, x8, #0xfffffffffffffffe
  4214b4:	cmp	x8, #0x100
  4214b8:	b.ne	4214c8 <ferror@plt+0x1f738>  // b.any
  4214bc:	mov	x0, x19
  4214c0:	bl	422080 <ferror@plt+0x202f0>
  4214c4:	b	4214d4 <ferror@plt+0x1f744>
  4214c8:	mov	w0, #0xffffffec            	// #-20
  4214cc:	mov	x1, x21
  4214d0:	bl	412810 <ferror@plt+0x10a80>
  4214d4:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4180>
  4214d8:	ldr	w8, [x23, #3272]
  4214dc:	ldr	x1, [x19, #8]
  4214e0:	adrp	x9, 467000 <warn@@Base+0x25c10>
  4214e4:	adrp	x10, 467000 <warn@@Base+0x25c10>
  4214e8:	add	x9, x9, #0x715
  4214ec:	add	x10, x10, #0x722
  4214f0:	cmp	w8, #0x0
  4214f4:	csel	x0, x10, x9, eq  // eq = none
  4214f8:	mov	x2, x22
  4214fc:	bl	401d10 <printf@plt>
  421500:	ldr	x21, [x19, #24]
  421504:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421508:	add	x1, x1, #0x6fd
  42150c:	mov	w2, #0x7                   	// #7
  421510:	mov	x0, x21
  421514:	bl	401a90 <strncmp@plt>
  421518:	cbz	w0, 42159c <ferror@plt+0x1f80c>
  42151c:	adrp	x1, 451000 <warn@@Base+0xfc10>
  421520:	add	x1, x1, #0x559
  421524:	mov	w2, #0x3                   	// #3
  421528:	mov	x0, x21
  42152c:	bl	401a90 <strncmp@plt>
  421530:	cbz	w0, 4215a8 <ferror@plt+0x1f818>
  421534:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421538:	add	x1, x1, #0x705
  42153c:	mov	w2, #0x7                   	// #7
  421540:	mov	x0, x21
  421544:	bl	401a90 <strncmp@plt>
  421548:	cbz	w0, 4215b8 <ferror@plt+0x1f828>
  42154c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421550:	add	x1, x1, #0x6ef
  421554:	mov	w2, #0x4                   	// #4
  421558:	mov	x0, x21
  42155c:	bl	401a90 <strncmp@plt>
  421560:	cbz	w0, 4215c4 <ferror@plt+0x1f834>
  421564:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421568:	add	x1, x1, #0x70d
  42156c:	mov	w2, #0x2                   	// #2
  421570:	mov	x0, x21
  421574:	bl	401a90 <strncmp@plt>
  421578:	cbz	w0, 4215d0 <ferror@plt+0x1f840>
  42157c:	ldrb	w8, [x21]
  421580:	cmp	x8, #0x3f
  421584:	b.hi	42160c <ferror@plt+0x1f87c>  // b.pmore
  421588:	mov	w9, #0x1                   	// #1
  42158c:	lsl	x8, x9, x8
  421590:	and	x8, x8, x24
  421594:	cbnz	x8, 4215ec <ferror@plt+0x1f85c>
  421598:	b	42160c <ferror@plt+0x1f87c>
  42159c:	mov	x0, x19
  4215a0:	bl	422590 <ferror@plt+0x20800>
  4215a4:	b	421684 <ferror@plt+0x1f8f4>
  4215a8:	mov	x0, x20
  4215ac:	mov	x1, x19
  4215b0:	bl	422960 <ferror@plt+0x20bd0>
  4215b4:	b	421684 <ferror@plt+0x1f8f4>
  4215b8:	mov	x0, x19
  4215bc:	bl	422c1c <ferror@plt+0x20e8c>
  4215c0:	b	421684 <ferror@plt+0x1f8f4>
  4215c4:	mov	x0, x19
  4215c8:	bl	422e48 <ferror@plt+0x210b8>
  4215cc:	b	421684 <ferror@plt+0x1f8f4>
  4215d0:	ldrb	w8, [x21, #2]
  4215d4:	cmp	x8, #0x3f
  4215d8:	b.hi	42157c <ferror@plt+0x1f7ec>  // b.pmore
  4215dc:	mov	w9, #0x1                   	// #1
  4215e0:	lsl	x8, x9, x8
  4215e4:	and	x8, x8, x24
  4215e8:	cbz	x8, 42157c <ferror@plt+0x1f7ec>
  4215ec:	ldr	x8, [x19, #16]
  4215f0:	and	x8, x8, #0xfffffffffffffffe
  4215f4:	cmp	x8, #0x100
  4215f8:	b.ne	42160c <ferror@plt+0x1f87c>  // b.any
  4215fc:	mov	x0, x19
  421600:	mov	x1, x20
  421604:	bl	423140 <ferror@plt+0x213b0>
  421608:	b	421684 <ferror@plt+0x1f8f4>
  42160c:	ldr	x8, [x19, #8]
  421610:	cbz	x8, 421670 <ferror@plt+0x1f8e0>
  421614:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421618:	add	x1, x1, #0x72f
  42161c:	mov	w2, #0x5                   	// #5
  421620:	mov	x0, xzr
  421624:	bl	401cc0 <dcgettext@plt>
  421628:	bl	401d10 <printf@plt>
  42162c:	ldr	x8, [x19, #8]
  421630:	cbz	x8, 421660 <ferror@plt+0x1f8d0>
  421634:	adrp	x20, 465000 <warn@@Base+0x23c10>
  421638:	mov	x21, xzr
  42163c:	add	x20, x20, #0xbcc
  421640:	ldr	x8, [x19, #32]
  421644:	mov	x0, x20
  421648:	ldrb	w1, [x8, x21]
  42164c:	bl	401d10 <printf@plt>
  421650:	ldr	x8, [x19, #8]
  421654:	add	x21, x21, #0x1
  421658:	cmp	x21, x8
  42165c:	b.cc	421640 <ferror@plt+0x1f8b0>  // b.lo, b.ul, b.last
  421660:	ldr	w8, [x23, #3272]
  421664:	cbnz	w8, 421670 <ferror@plt+0x1f8e0>
  421668:	mov	w0, #0xa                   	// #10
  42166c:	bl	401d40 <putchar@plt>
  421670:	ldr	w8, [x23, #3272]
  421674:	cbz	w8, 421680 <ferror@plt+0x1f8f0>
  421678:	mov	w0, #0xa                   	// #10
  42167c:	bl	401d40 <putchar@plt>
  421680:	mov	w0, #0x1                   	// #1
  421684:	ldp	x20, x19, [sp, #48]
  421688:	ldp	x22, x21, [sp, #32]
  42168c:	ldp	x24, x23, [sp, #16]
  421690:	ldp	x29, x30, [sp], #64
  421694:	ret
  421698:	adrp	x21, 451000 <warn@@Base+0xfc10>
  42169c:	add	x22, x22, #0x4
  4216a0:	add	x21, x21, #0x7bb
  4216a4:	b	421440 <ferror@plt+0x1f6b0>
  4216a8:	ldr	w0, [x19, #16]
  4216ac:	bl	421ee4 <ferror@plt+0x20154>
  4216b0:	b	42143c <ferror@plt+0x1f6ac>
  4216b4:	stp	x29, x30, [sp, #-32]!
  4216b8:	stp	x20, x19, [sp, #16]
  4216bc:	ldrh	w8, [x0, #80]
  4216c0:	mov	w20, w1
  4216c4:	mov	x29, sp
  4216c8:	cmp	w8, #0x4
  4216cc:	b.ne	421708 <ferror@plt+0x1f978>  // b.any
  4216d0:	cmp	w20, #0x200
  4216d4:	b.gt	421748 <ferror@plt+0x1f9b8>
  4216d8:	sub	w8, w20, #0x100
  4216dc:	cmp	w8, #0xf
  4216e0:	b.hi	421780 <ferror@plt+0x1f9f0>  // b.pmore
  4216e4:	adrp	x9, 447000 <warn@@Base+0x5c10>
  4216e8:	add	x9, x9, #0xfa
  4216ec:	adr	x10, 4216fc <ferror@plt+0x1f96c>
  4216f0:	ldrb	w11, [x9, x8]
  4216f4:	add	x10, x10, x11, lsl #2
  4216f8:	br	x10
  4216fc:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421700:	add	x1, x1, #0x80d
  421704:	b	4217c4 <ferror@plt+0x1fa34>
  421708:	cmp	w20, #0xff
  42170c:	b.gt	42172c <ferror@plt+0x1f99c>
  421710:	cmp	w20, #0x1
  421714:	b.eq	4217b0 <ferror@plt+0x1fa20>  // b.none
  421718:	cmp	w20, #0x2
  42171c:	b.ne	421890 <ferror@plt+0x1fb00>  // b.any
  421720:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421724:	add	x1, x1, #0xf14
  421728:	b	4217c4 <ferror@plt+0x1fa34>
  42172c:	cmp	w20, #0x100
  421730:	b.eq	4217bc <ferror@plt+0x1fa2c>  // b.none
  421734:	cmp	w20, #0x101
  421738:	b.ne	421890 <ferror@plt+0x1fb00>  // b.any
  42173c:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  421740:	add	x1, x1, #0x987
  421744:	b	4217c4 <ferror@plt+0x1fa34>
  421748:	cmp	w20, #0x3ff
  42174c:	b.gt	4217e4 <ferror@plt+0x1fa54>
  421750:	sub	w8, w20, #0x300
  421754:	cmp	w8, #0xc
  421758:	b.hi	421860 <ferror@plt+0x1fad0>  // b.pmore
  42175c:	adrp	x9, 447000 <warn@@Base+0x5c10>
  421760:	add	x9, x9, #0x10a
  421764:	adr	x10, 421774 <ferror@plt+0x1f9e4>
  421768:	ldrb	w11, [x9, x8]
  42176c:	add	x10, x10, x11, lsl #2
  421770:	br	x10
  421774:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421778:	add	x1, x1, #0xae6
  42177c:	b	4217c4 <ferror@plt+0x1fa34>
  421780:	sub	w8, w20, #0x1
  421784:	cmp	w8, #0x11
  421788:	b.hi	42187c <ferror@plt+0x1faec>  // b.pmore
  42178c:	adrp	x9, 447000 <warn@@Base+0x5c10>
  421790:	add	x9, x9, #0xe8
  421794:	adr	x10, 4217a4 <ferror@plt+0x1fa14>
  421798:	ldrb	w11, [x9, x8]
  42179c:	add	x10, x10, x11, lsl #2
  4217a0:	br	x10
  4217a4:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4217a8:	add	x1, x1, #0x760
  4217ac:	b	4217c4 <ferror@plt+0x1fa34>
  4217b0:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4217b4:	add	x1, x1, #0xeff
  4217b8:	b	4217c4 <ferror@plt+0x1fa34>
  4217bc:	adrp	x1, 455000 <warn@@Base+0x13c10>
  4217c0:	add	x1, x1, #0x74a
  4217c4:	mov	w2, #0x5                   	// #5
  4217c8:	mov	x0, xzr
  4217cc:	bl	401cc0 <dcgettext@plt>
  4217d0:	mov	x19, x0
  4217d4:	mov	x0, x19
  4217d8:	ldp	x20, x19, [sp, #16]
  4217dc:	ldp	x29, x30, [sp], #32
  4217e0:	ret
  4217e4:	mov	w8, #0x4c44                	// #19524
  4217e8:	movk	w8, #0x4649, lsl #16
  4217ec:	cmp	w20, w8
  4217f0:	b.gt	421824 <ferror@plt+0x1fa94>
  4217f4:	sub	w8, w20, #0x400
  4217f8:	cmp	w8, #0x3
  4217fc:	b.hi	421890 <ferror@plt+0x1fb00>  // b.pmore
  421800:	adrp	x9, 447000 <warn@@Base+0x5c10>
  421804:	add	x9, x9, #0x117
  421808:	adr	x10, 421818 <ferror@plt+0x1fa88>
  42180c:	ldrb	w11, [x9, x8]
  421810:	add	x10, x10, x11, lsl #2
  421814:	br	x10
  421818:	adrp	x1, 467000 <warn@@Base+0x25c10>
  42181c:	add	x1, x1, #0xd4d
  421820:	b	4217c4 <ferror@plt+0x1fa34>
  421824:	mov	w8, #0x4c45                	// #19525
  421828:	movk	w8, #0x4649, lsl #16
  42182c:	cmp	w20, w8
  421830:	b.eq	421978 <ferror@plt+0x1fbe8>  // b.none
  421834:	mov	w8, #0x2b7f                	// #11135
  421838:	movk	w8, #0x46e6, lsl #16
  42183c:	cmp	w20, w8
  421840:	b.eq	421984 <ferror@plt+0x1fbf4>  // b.none
  421844:	mov	w8, #0x4749                	// #18249
  421848:	movk	w8, #0x5349, lsl #16
  42184c:	cmp	w20, w8
  421850:	b.ne	421890 <ferror@plt+0x1fb00>  // b.any
  421854:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421858:	add	x1, x1, #0xecc
  42185c:	b	4217c4 <ferror@plt+0x1fa34>
  421860:	cmp	w20, #0x201
  421864:	b.eq	421990 <ferror@plt+0x1fc00>  // b.none
  421868:	cmp	w20, #0x202
  42186c:	b.ne	421890 <ferror@plt+0x1fb00>  // b.any
  421870:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421874:	add	x1, x1, #0xabd
  421878:	b	4217c4 <ferror@plt+0x1fa34>
  42187c:	cmp	w20, #0x200
  421880:	b.ne	421890 <ferror@plt+0x1fb00>  // b.any
  421884:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421888:	add	x1, x1, #0xa78
  42188c:	b	4217c4 <ferror@plt+0x1fa34>
  421890:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421894:	add	x1, x1, #0xf2b
  421898:	mov	w2, #0x5                   	// #5
  42189c:	mov	x0, xzr
  4218a0:	bl	401cc0 <dcgettext@plt>
  4218a4:	adrp	x19, 48d000 <stdout@@GLIBC_2.17+0x1180>
  4218a8:	add	x19, x19, #0xeac
  4218ac:	mov	x2, x0
  4218b0:	mov	w1, #0x40                  	// #64
  4218b4:	mov	x0, x19
  4218b8:	mov	w3, w20
  4218bc:	bl	401a20 <snprintf@plt>
  4218c0:	b	4217d4 <ferror@plt+0x1fa44>
  4218c4:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4218c8:	add	x1, x1, #0xb15
  4218cc:	b	4217c4 <ferror@plt+0x1fa34>
  4218d0:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4218d4:	add	x1, x1, #0xb39
  4218d8:	b	4217c4 <ferror@plt+0x1fa34>
  4218dc:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4218e0:	add	x1, x1, #0xb67
  4218e4:	b	4217c4 <ferror@plt+0x1fa34>
  4218e8:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4218ec:	add	x1, x1, #0xb98
  4218f0:	b	4217c4 <ferror@plt+0x1fa34>
  4218f4:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4218f8:	add	x1, x1, #0xbbe
  4218fc:	b	4217c4 <ferror@plt+0x1fa34>
  421900:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421904:	add	x1, x1, #0xbe4
  421908:	b	4217c4 <ferror@plt+0x1fa34>
  42190c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421910:	add	x1, x1, #0xc1a
  421914:	b	4217c4 <ferror@plt+0x1fa34>
  421918:	adrp	x1, 467000 <warn@@Base+0x25c10>
  42191c:	add	x1, x1, #0xc4e
  421920:	b	4217c4 <ferror@plt+0x1fa34>
  421924:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421928:	add	x1, x1, #0xc7e
  42192c:	b	4217c4 <ferror@plt+0x1fa34>
  421930:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421934:	add	x1, x1, #0xcb7
  421938:	b	4217c4 <ferror@plt+0x1fa34>
  42193c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421940:	add	x1, x1, #0xce7
  421944:	b	4217c4 <ferror@plt+0x1fa34>
  421948:	adrp	x1, 467000 <warn@@Base+0x25c10>
  42194c:	add	x1, x1, #0xd16
  421950:	b	4217c4 <ferror@plt+0x1fa34>
  421954:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421958:	add	x1, x1, #0xd6c
  42195c:	b	4217c4 <ferror@plt+0x1fa34>
  421960:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421964:	add	x1, x1, #0xd8d
  421968:	b	4217c4 <ferror@plt+0x1fa34>
  42196c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421970:	add	x1, x1, #0xdc3
  421974:	b	4217c4 <ferror@plt+0x1fa34>
  421978:	adrp	x1, 467000 <warn@@Base+0x25c10>
  42197c:	add	x1, x1, #0xee8
  421980:	b	4217c4 <ferror@plt+0x1fa34>
  421984:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421988:	add	x1, x1, #0x7e8
  42198c:	b	4217c4 <ferror@plt+0x1fa34>
  421990:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421994:	add	x1, x1, #0xa99
  421998:	b	4217c4 <ferror@plt+0x1fa34>
  42199c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4219a0:	add	x1, x1, #0x830
  4219a4:	b	4217c4 <ferror@plt+0x1fa34>
  4219a8:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4219ac:	add	x1, x1, #0x84f
  4219b0:	b	4217c4 <ferror@plt+0x1fa34>
  4219b4:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4219b8:	add	x1, x1, #0x86d
  4219bc:	b	4217c4 <ferror@plt+0x1fa34>
  4219c0:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4219c4:	add	x1, x1, #0x88b
  4219c8:	b	4217c4 <ferror@plt+0x1fa34>
  4219cc:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4219d0:	add	x1, x1, #0x8ab
  4219d4:	b	4217c4 <ferror@plt+0x1fa34>
  4219d8:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4219dc:	add	x1, x1, #0x8ca
  4219e0:	b	4217c4 <ferror@plt+0x1fa34>
  4219e4:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4219e8:	add	x1, x1, #0x8e9
  4219ec:	b	4217c4 <ferror@plt+0x1fa34>
  4219f0:	adrp	x1, 467000 <warn@@Base+0x25c10>
  4219f4:	add	x1, x1, #0x919
  4219f8:	b	4217c4 <ferror@plt+0x1fa34>
  4219fc:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421a00:	add	x1, x1, #0x954
  421a04:	b	4217c4 <ferror@plt+0x1fa34>
  421a08:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421a0c:	add	x1, x1, #0x988
  421a10:	b	4217c4 <ferror@plt+0x1fa34>
  421a14:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421a18:	add	x1, x1, #0x9b8
  421a1c:	b	4217c4 <ferror@plt+0x1fa34>
  421a20:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421a24:	add	x1, x1, #0x9e9
  421a28:	b	4217c4 <ferror@plt+0x1fa34>
  421a2c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421a30:	add	x1, x1, #0xa18
  421a34:	b	4217c4 <ferror@plt+0x1fa34>
  421a38:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421a3c:	add	x1, x1, #0xa47
  421a40:	b	4217c4 <ferror@plt+0x1fa34>
  421a44:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421a48:	add	x1, x1, #0x781
  421a4c:	b	4217c4 <ferror@plt+0x1fa34>
  421a50:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421a54:	add	x1, x1, #0x7a8
  421a58:	b	4217c4 <ferror@plt+0x1fa34>
  421a5c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421a60:	add	x1, x1, #0x7c9
  421a64:	b	4217c4 <ferror@plt+0x1fa34>
  421a68:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421a6c:	add	x1, x1, #0x745
  421a70:	b	4217c4 <ferror@plt+0x1fa34>
  421a74:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421a78:	add	x1, x1, #0xdf9
  421a7c:	b	4217c4 <ferror@plt+0x1fa34>
  421a80:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421a84:	add	x1, x1, #0xe18
  421a88:	b	4217c4 <ferror@plt+0x1fa34>
  421a8c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421a90:	add	x1, x1, #0xe3d
  421a94:	b	4217c4 <ferror@plt+0x1fa34>
  421a98:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421a9c:	add	x1, x1, #0xe5a
  421aa0:	b	4217c4 <ferror@plt+0x1fa34>
  421aa4:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421aa8:	add	x1, x1, #0xe7f
  421aac:	b	4217c4 <ferror@plt+0x1fa34>
  421ab0:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421ab4:	add	x1, x1, #0xea2
  421ab8:	b	4217c4 <ferror@plt+0x1fa34>
  421abc:	stp	x29, x30, [sp, #-32]!
  421ac0:	sub	w8, w0, #0x1
  421ac4:	cmp	w8, #0x4
  421ac8:	stp	x20, x19, [sp, #16]
  421acc:	mov	x29, sp
  421ad0:	b.hi	421af8 <ferror@plt+0x1fd68>  // b.pmore
  421ad4:	adrp	x9, 447000 <warn@@Base+0x5c10>
  421ad8:	add	x9, x9, #0x11b
  421adc:	adr	x10, 421aec <ferror@plt+0x1fd5c>
  421ae0:	ldrb	w11, [x9, x8]
  421ae4:	add	x10, x10, x11, lsl #2
  421ae8:	br	x10
  421aec:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421af0:	add	x1, x1, #0xf47
  421af4:	b	421b50 <ferror@plt+0x1fdc0>
  421af8:	mov	w20, w0
  421afc:	cmp	w0, #0x100
  421b00:	b.eq	421b48 <ferror@plt+0x1fdb8>  // b.none
  421b04:	cmp	w20, #0x101
  421b08:	b.ne	421b70 <ferror@plt+0x1fde0>  // b.any
  421b0c:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421b10:	add	x1, x1, #0x1a
  421b14:	b	421b50 <ferror@plt+0x1fdc0>
  421b18:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421b1c:	add	x1, x1, #0xf68
  421b20:	b	421b50 <ferror@plt+0x1fdc0>
  421b24:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421b28:	add	x1, x1, #0xf98
  421b2c:	b	421b50 <ferror@plt+0x1fdc0>
  421b30:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421b34:	add	x1, x1, #0xfc4
  421b38:	b	421b50 <ferror@plt+0x1fdc0>
  421b3c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421b40:	add	x1, x1, #0xfe7
  421b44:	b	421b50 <ferror@plt+0x1fdc0>
  421b48:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421b4c:	add	x1, x1, #0xffe
  421b50:	mov	w2, #0x5                   	// #5
  421b54:	mov	x0, xzr
  421b58:	bl	401cc0 <dcgettext@plt>
  421b5c:	mov	x19, x0
  421b60:	mov	x0, x19
  421b64:	ldp	x20, x19, [sp, #16]
  421b68:	ldp	x29, x30, [sp], #32
  421b6c:	ret
  421b70:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421b74:	add	x1, x1, #0xf2b
  421b78:	mov	w2, #0x5                   	// #5
  421b7c:	mov	x0, xzr
  421b80:	bl	401cc0 <dcgettext@plt>
  421b84:	adrp	x19, 48d000 <stdout@@GLIBC_2.17+0x1180>
  421b88:	add	x19, x19, #0xeec
  421b8c:	mov	x2, x0
  421b90:	mov	w1, #0x40                  	// #64
  421b94:	mov	x0, x19
  421b98:	mov	w3, w20
  421b9c:	bl	401a20 <snprintf@plt>
  421ba0:	b	421b60 <ferror@plt+0x1fdd0>
  421ba4:	stp	x29, x30, [sp, #-16]!
  421ba8:	sub	w8, w1, #0x7
  421bac:	cmp	w8, #0xa
  421bb0:	mov	x29, sp
  421bb4:	b.hi	421bdc <ferror@plt+0x1fe4c>  // b.pmore
  421bb8:	adrp	x9, 447000 <warn@@Base+0x5c10>
  421bbc:	add	x9, x9, #0x120
  421bc0:	adr	x10, 421bd0 <ferror@plt+0x1fe40>
  421bc4:	ldrb	w11, [x9, x8]
  421bc8:	add	x10, x10, x11, lsl #2
  421bcc:	br	x10
  421bd0:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421bd4:	add	x1, x1, #0x36
  421bd8:	b	421c5c <ferror@plt+0x1fecc>
  421bdc:	bl	4216b4 <ferror@plt+0x1f924>
  421be0:	ldp	x29, x30, [sp], #16
  421be4:	ret
  421be8:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421bec:	add	x1, x1, #0x55
  421bf0:	b	421c5c <ferror@plt+0x1fecc>
  421bf4:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421bf8:	add	x1, x1, #0x72
  421bfc:	b	421c5c <ferror@plt+0x1fecc>
  421c00:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421c04:	add	x1, x1, #0x91
  421c08:	b	421c5c <ferror@plt+0x1fecc>
  421c0c:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421c10:	add	x1, x1, #0xb0
  421c14:	b	421c5c <ferror@plt+0x1fecc>
  421c18:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421c1c:	add	x1, x1, #0xd1
  421c20:	b	421c5c <ferror@plt+0x1fecc>
  421c24:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421c28:	add	x1, x1, #0xf0
  421c2c:	b	421c5c <ferror@plt+0x1fecc>
  421c30:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421c34:	add	x1, x1, #0x111
  421c38:	b	421c5c <ferror@plt+0x1fecc>
  421c3c:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421c40:	add	x1, x1, #0x134
  421c44:	b	421c5c <ferror@plt+0x1fecc>
  421c48:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421c4c:	add	x1, x1, #0x15c
  421c50:	b	421c5c <ferror@plt+0x1fecc>
  421c54:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421c58:	add	x1, x1, #0x179
  421c5c:	mov	w2, #0x5                   	// #5
  421c60:	mov	x0, xzr
  421c64:	bl	401cc0 <dcgettext@plt>
  421c68:	ldp	x29, x30, [sp], #16
  421c6c:	ret
  421c70:	stp	x29, x30, [sp, #-32]!
  421c74:	cmp	w1, #0x1
  421c78:	stp	x20, x19, [sp, #16]
  421c7c:	mov	x29, sp
  421c80:	b.ne	421ca0 <ferror@plt+0x1ff10>  // b.any
  421c84:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421c88:	add	x1, x1, #0x1a1
  421c8c:	mov	w2, #0x5                   	// #5
  421c90:	mov	x0, xzr
  421c94:	bl	401cc0 <dcgettext@plt>
  421c98:	mov	x20, x0
  421c9c:	b	421d88 <ferror@plt+0x1fff8>
  421ca0:	mov	w19, w1
  421ca4:	cmp	w1, #0x1f
  421ca8:	b.hi	421cdc <ferror@plt+0x1ff4c>  // b.pmore
  421cac:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421cb0:	add	x1, x1, #0xf2b
  421cb4:	mov	w2, #0x5                   	// #5
  421cb8:	mov	x0, xzr
  421cbc:	bl	401cc0 <dcgettext@plt>
  421cc0:	adrp	x20, 48d000 <stdout@@GLIBC_2.17+0x1180>
  421cc4:	add	x20, x20, #0xf2c
  421cc8:	mov	x2, x0
  421ccc:	mov	w1, #0x40                  	// #64
  421cd0:	mov	x0, x20
  421cd4:	mov	w3, w19
  421cd8:	b	421d84 <ferror@plt+0x1fff4>
  421cdc:	ldrh	w8, [x0, #82]
  421ce0:	cmp	w8, #0x2b
  421ce4:	b.hi	421d4c <ferror@plt+0x1ffbc>  // b.pmore
  421ce8:	mov	x10, #0x4                   	// #4
  421cec:	mov	w9, #0x1                   	// #1
  421cf0:	movk	x10, #0x4, lsl #16
  421cf4:	lsl	x9, x9, x8
  421cf8:	movk	x10, #0xa00, lsl #32
  421cfc:	tst	x9, x10
  421d00:	b.eq	421d20 <ferror@plt+0x1ff90>  // b.none
  421d04:	cmp	w19, #0x22
  421d08:	b.eq	421d98 <ferror@plt+0x20008>  // b.none
  421d0c:	cmp	w19, #0x20
  421d10:	b.ne	421d68 <ferror@plt+0x1ffd8>  // b.any
  421d14:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421d18:	add	x1, x1, #0x1bb
  421d1c:	b	421c8c <ferror@plt+0x1fefc>
  421d20:	cmp	x8, #0x2a
  421d24:	b.ne	421d4c <ferror@plt+0x1ffbc>  // b.any
  421d28:	cmp	w19, #0x25
  421d2c:	b.eq	421d98 <ferror@plt+0x20008>  // b.none
  421d30:	cmp	w19, #0x23
  421d34:	b.eq	421d14 <ferror@plt+0x1ff84>  // b.none
  421d38:	cmp	w19, #0x21
  421d3c:	b.ne	421d68 <ferror@plt+0x1ffd8>  // b.any
  421d40:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421d44:	add	x1, x1, #0x1f5
  421d48:	b	421c8c <ferror@plt+0x1fefc>
  421d4c:	mov	w9, #0x9026                	// #36902
  421d50:	cmp	w8, w9
  421d54:	b.eq	421d04 <ferror@plt+0x1ff74>  // b.none
  421d58:	cmp	w19, #0x23
  421d5c:	b.eq	421d98 <ferror@plt+0x20008>  // b.none
  421d60:	cmp	w19, #0x21
  421d64:	b.eq	421d14 <ferror@plt+0x1ff84>  // b.none
  421d68:	adrp	x20, 48d000 <stdout@@GLIBC_2.17+0x1180>
  421d6c:	add	x20, x20, #0xf2c
  421d70:	adrp	x2, 468000 <warn@@Base+0x26c10>
  421d74:	sub	w3, w19, #0x20
  421d78:	add	x2, x2, #0x218
  421d7c:	mov	w1, #0x40                  	// #64
  421d80:	mov	x0, x20
  421d84:	bl	401a20 <snprintf@plt>
  421d88:	mov	x0, x20
  421d8c:	ldp	x20, x19, [sp, #16]
  421d90:	ldp	x29, x30, [sp], #32
  421d94:	ret
  421d98:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421d9c:	add	x1, x1, #0x1d6
  421da0:	b	421c8c <ferror@plt+0x1fefc>
  421da4:	stp	x29, x30, [sp, #-32]!
  421da8:	ldr	x2, [x0, #16]
  421dac:	str	x19, [sp, #16]
  421db0:	mov	x19, x0
  421db4:	mov	x29, sp
  421db8:	cmp	x2, #0x5
  421dbc:	b.eq	421e84 <ferror@plt+0x200f4>  // b.none
  421dc0:	cmp	x2, #0x1
  421dc4:	b.ne	421e9c <ferror@plt+0x2010c>  // b.any
  421dc8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  421dcc:	ldr	x8, [x8, #3328]
  421dd0:	ldr	x0, [x19, #32]
  421dd4:	mov	w1, #0x4                   	// #4
  421dd8:	blr	x8
  421ddc:	mov	w11, #0x1759                	// #5977
  421de0:	mov	w12, #0x3b89                	// #15241
  421de4:	mov	w13, #0xde83                	// #56963
  421de8:	and	x10, x0, #0xffffffff
  421dec:	movk	w11, #0xd1b7, lsl #16
  421df0:	movk	w12, #0x55e6, lsl #16
  421df4:	movk	w13, #0x431b, lsl #16
  421df8:	mov	w8, #0x851f                	// #34079
  421dfc:	mul	x11, x10, x11
  421e00:	mul	x12, x10, x12
  421e04:	mul	x13, x10, x13
  421e08:	movk	w8, #0x51eb, lsl #16
  421e0c:	ldr	x1, [x19, #8]
  421e10:	lsr	x10, x11, #45
  421e14:	lsr	x3, x12, #57
  421e18:	lsr	x12, x13, #50
  421e1c:	mul	x11, x10, x8
  421e20:	mul	x13, x12, x8
  421e24:	mov	w9, #0x64                  	// #100
  421e28:	lsr	x11, x11, #37
  421e2c:	lsr	x13, x13, #37
  421e30:	mov	x2, x0
  421e34:	msub	w11, w11, w9, w10
  421e38:	msub	w4, w13, w9, w12
  421e3c:	cbz	w11, 421eb4 <ferror@plt+0x20124>
  421e40:	adrp	x8, 466000 <warn@@Base+0x24c10>
  421e44:	adrp	x9, 452000 <warn@@Base+0x10c10>
  421e48:	cmp	w11, #0x1a
  421e4c:	mov	w11, #0xec4f                	// #60495
  421e50:	add	x8, x8, #0x215
  421e54:	add	x9, x9, #0x9d2
  421e58:	movk	w11, #0x4ec4, lsl #16
  421e5c:	csel	x5, x9, x8, hi  // hi = pmore
  421e60:	umull	x8, w10, w11
  421e64:	lsr	x8, x8, #35
  421e68:	mov	w9, #0x1a                  	// #26
  421e6c:	msub	w8, w8, w9, w10
  421e70:	adrp	x0, 468000 <warn@@Base+0x26c10>
  421e74:	add	w6, w8, #0x41
  421e78:	add	x0, x0, #0x228
  421e7c:	bl	401d10 <printf@plt>
  421e80:	b	421ed4 <ferror@plt+0x20144>
  421e84:	ldr	x1, [x19, #8]
  421e88:	ldr	x2, [x19, #32]
  421e8c:	adrp	x0, 468000 <warn@@Base+0x26c10>
  421e90:	add	x0, x0, #0x277
  421e94:	bl	401d10 <printf@plt>
  421e98:	b	421ed4 <ferror@plt+0x20144>
  421e9c:	ldr	x1, [x19, #8]
  421ea0:	adrp	x0, 468000 <warn@@Base+0x26c10>
  421ea4:	add	x0, x0, #0x295
  421ea8:	bl	401d10 <printf@plt>
  421eac:	mov	w0, wzr
  421eb0:	b	421ed8 <ferror@plt+0x20148>
  421eb4:	umull	x10, w2, w8
  421eb8:	lsr	x10, x10, #37
  421ebc:	mul	x8, x10, x8
  421ec0:	lsr	x8, x8, #37
  421ec4:	adrp	x0, 468000 <warn@@Base+0x26c10>
  421ec8:	msub	w5, w8, w9, w10
  421ecc:	add	x0, x0, #0x250
  421ed0:	bl	401d10 <printf@plt>
  421ed4:	mov	w0, #0x1                   	// #1
  421ed8:	ldr	x19, [sp, #16]
  421edc:	ldp	x29, x30, [sp], #32
  421ee0:	ret
  421ee4:	stp	x29, x30, [sp, #-32]!
  421ee8:	sub	w8, w0, #0x1
  421eec:	stp	x20, x19, [sp, #16]
  421ef0:	mov	w20, w0
  421ef4:	cmp	w8, #0x6b
  421ef8:	mov	x29, sp
  421efc:	b.hi	421f5c <ferror@plt+0x201cc>  // b.pmore
  421f00:	adrp	x9, 447000 <warn@@Base+0x5c10>
  421f04:	add	x9, x9, #0x12b
  421f08:	adr	x10, 421f20 <ferror@plt+0x20190>
  421f0c:	ldrb	w11, [x9, x8]
  421f10:	add	x10, x10, x11, lsl #2
  421f14:	adrp	x19, 468000 <warn@@Base+0x26c10>
  421f18:	add	x19, x19, #0x314
  421f1c:	br	x10
  421f20:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421f24:	add	x1, x1, #0x2c4
  421f28:	b	421fd4 <ferror@plt+0x20244>
  421f2c:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421f30:	add	x1, x1, #0x2df
  421f34:	b	421fd4 <ferror@plt+0x20244>
  421f38:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421f3c:	add	x1, x1, #0x2fa
  421f40:	b	421fd4 <ferror@plt+0x20244>
  421f44:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421f48:	add	x1, x1, #0x321
  421f4c:	b	421fd4 <ferror@plt+0x20244>
  421f50:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421f54:	add	x1, x1, #0x341
  421f58:	b	421fd4 <ferror@plt+0x20244>
  421f5c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  421f60:	add	x1, x1, #0xf2b
  421f64:	mov	w2, #0x5                   	// #5
  421f68:	mov	x0, xzr
  421f6c:	bl	401cc0 <dcgettext@plt>
  421f70:	adrp	x19, 48d000 <stdout@@GLIBC_2.17+0x1180>
  421f74:	add	x19, x19, #0xf6c
  421f78:	mov	x2, x0
  421f7c:	mov	w1, #0x40                  	// #64
  421f80:	mov	x0, x19
  421f84:	mov	w3, w20
  421f88:	bl	401a20 <snprintf@plt>
  421f8c:	b	421fe4 <ferror@plt+0x20254>
  421f90:	adrp	x19, 468000 <warn@@Base+0x26c10>
  421f94:	add	x19, x19, #0x359
  421f98:	b	421fe4 <ferror@plt+0x20254>
  421f9c:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421fa0:	add	x1, x1, #0x369
  421fa4:	b	421fd4 <ferror@plt+0x20244>
  421fa8:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421fac:	add	x1, x1, #0x384
  421fb0:	b	421fd4 <ferror@plt+0x20244>
  421fb4:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421fb8:	add	x1, x1, #0x39c
  421fbc:	b	421fd4 <ferror@plt+0x20244>
  421fc0:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421fc4:	add	x1, x1, #0x3b4
  421fc8:	b	421fd4 <ferror@plt+0x20244>
  421fcc:	adrp	x1, 468000 <warn@@Base+0x26c10>
  421fd0:	add	x1, x1, #0x3cd
  421fd4:	mov	w2, #0x5                   	// #5
  421fd8:	mov	x0, xzr
  421fdc:	bl	401cc0 <dcgettext@plt>
  421fe0:	mov	x19, x0
  421fe4:	mov	x0, x19
  421fe8:	ldp	x20, x19, [sp, #16]
  421fec:	ldp	x29, x30, [sp], #32
  421ff0:	ret
  421ff4:	adrp	x19, 468000 <warn@@Base+0x26c10>
  421ff8:	add	x19, x19, #0x3ec
  421ffc:	b	421fe4 <ferror@plt+0x20254>
  422000:	adrp	x19, 468000 <warn@@Base+0x26c10>
  422004:	add	x19, x19, #0x3fc
  422008:	b	421fe4 <ferror@plt+0x20254>
  42200c:	stp	x29, x30, [sp, #-32]!
  422010:	cmp	w0, #0x3
  422014:	stp	x20, x19, [sp, #16]
  422018:	mov	x29, sp
  42201c:	b.ne	42203c <ferror@plt+0x202ac>  // b.any
  422020:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422024:	add	x1, x1, #0x40d
  422028:	mov	w2, #0x5                   	// #5
  42202c:	mov	x0, xzr
  422030:	bl	401cc0 <dcgettext@plt>
  422034:	mov	x20, x0
  422038:	b	422070 <ferror@plt+0x202e0>
  42203c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  422040:	mov	w19, w0
  422044:	add	x1, x1, #0xf2b
  422048:	mov	w2, #0x5                   	// #5
  42204c:	mov	x0, xzr
  422050:	bl	401cc0 <dcgettext@plt>
  422054:	adrp	x20, 48d000 <stdout@@GLIBC_2.17+0x1180>
  422058:	add	x20, x20, #0xfac
  42205c:	mov	x2, x0
  422060:	mov	w1, #0x40                  	// #64
  422064:	mov	x0, x20
  422068:	mov	w3, w19
  42206c:	bl	401a20 <snprintf@plt>
  422070:	mov	x0, x20
  422074:	ldp	x20, x19, [sp, #16]
  422078:	ldp	x29, x30, [sp], #32
  42207c:	ret
  422080:	stp	x29, x30, [sp, #-80]!
  422084:	stp	x26, x25, [sp, #16]
  422088:	stp	x24, x23, [sp, #32]
  42208c:	stp	x22, x21, [sp, #48]
  422090:	stp	x20, x19, [sp, #64]
  422094:	ldr	x24, [x0, #24]
  422098:	mov	x20, x0
  42209c:	mov	x29, sp
  4220a0:	cbz	x24, 4220b0 <ferror@plt+0x20320>
  4220a4:	ldr	x8, [x20]
  4220a8:	cmp	x8, #0x1
  4220ac:	b.hi	422104 <ferror@plt+0x20374>  // b.pmore
  4220b0:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4220b4:	add	x1, x1, #0x436
  4220b8:	mov	w2, #0x5                   	// #5
  4220bc:	mov	x0, xzr
  4220c0:	bl	401cc0 <dcgettext@plt>
  4220c4:	ldr	x1, [x20]
  4220c8:	bl	44132c <error@@Base>
  4220cc:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4220d0:	add	x1, x1, #0x472
  4220d4:	mov	w2, #0x5                   	// #5
  4220d8:	mov	x0, xzr
  4220dc:	bl	401cc0 <dcgettext@plt>
  4220e0:	mov	x1, x0
  4220e4:	mov	w0, #0xffffffec            	// #-20
  4220e8:	bl	412810 <ferror@plt+0x10a80>
  4220ec:	ldp	x20, x19, [sp, #64]
  4220f0:	ldp	x22, x21, [sp, #48]
  4220f4:	ldp	x24, x23, [sp, #32]
  4220f8:	ldp	x26, x25, [sp, #16]
  4220fc:	ldp	x29, x30, [sp], #80
  422100:	ret
  422104:	adrp	x25, 490000 <stdout@@GLIBC_2.17+0x4180>
  422108:	ldr	w9, [x25, #3272]
  42210c:	ldrb	w11, [x24]
  422110:	mov	w10, #0x1c                  	// #28
  422114:	mov	w12, #0x14                  	// #20
  422118:	cmp	w9, #0x0
  42211c:	csel	w23, w12, w10, eq  // eq = none
  422120:	cmp	w11, #0x47
  422124:	b.ne	422150 <ferror@plt+0x203c0>  // b.any
  422128:	ldrb	w9, [x24, #1]
  42212c:	cmp	w9, #0x41
  422130:	b.ne	422150 <ferror@plt+0x203c0>  // b.any
  422134:	cmp	x8, #0x3
  422138:	b.ls	4220b0 <ferror@plt+0x20320>  // b.plast
  42213c:	adrp	x0, 467000 <warn@@Base+0x25c10>
  422140:	add	x0, x0, #0x70d
  422144:	bl	401d10 <printf@plt>
  422148:	add	x24, x24, #0x2
  42214c:	sub	w23, w23, #0x2
  422150:	ldrb	w21, [x24]
  422154:	cmp	w21, #0x2b
  422158:	b.hi	4221b4 <ferror@plt+0x20424>  // b.pmore
  42215c:	mov	w8, #0x1                   	// #1
  422160:	lsl	x8, x8, x21
  422164:	mov	x9, #0xc1200000000         	// #13271448944640
  422168:	tst	x8, x9
  42216c:	b.eq	4221b4 <ferror@plt+0x20424>  // b.none
  422170:	mov	w0, w21
  422174:	bl	401d40 <putchar@plt>
  422178:	mov	x22, x24
  42217c:	ldrb	w26, [x22, #1]!
  422180:	sub	w19, w23, #0x1
  422184:	sub	w8, w26, #0x1
  422188:	cmp	w8, #0x7
  42218c:	b.hi	4221dc <ferror@plt+0x2044c>  // b.pmore
  422190:	adrp	x9, 447000 <warn@@Base+0x5c10>
  422194:	add	x9, x9, #0x197
  422198:	adr	x10, 4221a8 <ferror@plt+0x20418>
  42219c:	ldrb	w11, [x9, x8]
  4221a0:	add	x10, x10, x11, lsl #2
  4221a4:	br	x10
  4221a8:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4221ac:	add	x1, x1, #0x4c6
  4221b0:	b	422288 <ferror@plt+0x204f8>
  4221b4:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4221b8:	add	x1, x1, #0x483
  4221bc:	mov	w2, #0x5                   	// #5
  4221c0:	mov	x0, xzr
  4221c4:	bl	401cc0 <dcgettext@plt>
  4221c8:	mov	w1, w21
  4221cc:	bl	44132c <error@@Base>
  4221d0:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4221d4:	add	x1, x1, #0x4b2
  4221d8:	b	4220d4 <ferror@plt+0x20344>
  4221dc:	adrp	x8, 478000 <warn@@Base+0x36c10>
  4221e0:	add	x8, x8, #0xef6
  4221e4:	ldrh	w8, [x8, x26, lsl #1]
  4221e8:	tbnz	w8, #4, 4223e8 <ferror@plt+0x20658>
  4221ec:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4221f0:	add	x1, x1, #0x519
  4221f4:	mov	w2, #0x5                   	// #5
  4221f8:	mov	x0, xzr
  4221fc:	bl	401cc0 <dcgettext@plt>
  422200:	ldrb	w1, [x24, #1]
  422204:	bl	44132c <error@@Base>
  422208:	adrp	x1, 468000 <warn@@Base+0x26c10>
  42220c:	add	x1, x1, #0x53e
  422210:	mov	w2, #0x5                   	// #5
  422214:	mov	x0, xzr
  422218:	bl	401cc0 <dcgettext@plt>
  42221c:	ldrb	w2, [x24, #1]
  422220:	adrp	x23, 48d000 <stdout@@GLIBC_2.17+0x1180>
  422224:	add	x23, x23, #0xfec
  422228:	mov	x1, x0
  42222c:	mov	x0, x23
  422230:	bl	4019c0 <sprintf@plt>
  422234:	add	x22, x24, #0x2
  422238:	b	422434 <ferror@plt+0x206a4>
  42223c:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422240:	add	x1, x1, #0x4d0
  422244:	mov	w2, #0x5                   	// #5
  422248:	mov	x0, xzr
  42224c:	bl	401cc0 <dcgettext@plt>
  422250:	add	x22, x24, #0x2
  422254:	adrp	x24, 468000 <warn@@Base+0x26c10>
  422258:	mov	x23, x0
  42225c:	add	x24, x24, #0x4dd
  422260:	cbnz	x23, 422300 <ferror@plt+0x20570>
  422264:	b	422314 <ferror@plt+0x20584>
  422268:	adrp	x1, 468000 <warn@@Base+0x26c10>
  42226c:	add	x1, x1, #0x4e1
  422270:	b	4223c4 <ferror@plt+0x20634>
  422274:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422278:	add	x1, x1, #0x4e9
  42227c:	b	4222e0 <ferror@plt+0x20550>
  422280:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422284:	add	x1, x1, #0x4f6
  422288:	mov	w2, #0x5                   	// #5
  42228c:	mov	x0, xzr
  422290:	bl	401cc0 <dcgettext@plt>
  422294:	add	x22, x24, #0x2
  422298:	adrp	x24, 447000 <warn@@Base+0x5c10>
  42229c:	mov	x23, x0
  4222a0:	add	x24, x24, #0x920
  4222a4:	cbnz	x23, 422300 <ferror@plt+0x20570>
  4222a8:	b	422314 <ferror@plt+0x20584>
  4222ac:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4222b0:	add	x1, x1, #0x4fd
  4222b4:	mov	w2, #0x5                   	// #5
  4222b8:	mov	x0, xzr
  4222bc:	bl	401cc0 <dcgettext@plt>
  4222c0:	add	x22, x24, #0x2
  4222c4:	adrp	x24, 468000 <warn@@Base+0x26c10>
  4222c8:	mov	x23, x0
  4222cc:	add	x24, x24, #0x503
  4222d0:	cbnz	x23, 422300 <ferror@plt+0x20570>
  4222d4:	b	422314 <ferror@plt+0x20584>
  4222d8:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4222dc:	add	x1, x1, #0x506
  4222e0:	mov	w2, #0x5                   	// #5
  4222e4:	mov	x0, xzr
  4222e8:	bl	401cc0 <dcgettext@plt>
  4222ec:	add	x22, x24, #0x2
  4222f0:	adrp	x24, 447000 <warn@@Base+0x5c10>
  4222f4:	mov	x23, x0
  4222f8:	add	x24, x24, #0x922
  4222fc:	cbz	x23, 422314 <ferror@plt+0x20584>
  422300:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  422304:	add	x0, x0, #0xbc2
  422308:	mov	x1, x23
  42230c:	bl	401d10 <printf@plt>
  422310:	sub	w19, w19, w0
  422314:	mov	x0, x24
  422318:	mov	w1, w21
  42231c:	bl	401c40 <strchr@plt>
  422320:	cbnz	x0, 42233c <ferror@plt+0x205ac>
  422324:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422328:	add	x1, x1, #0x54c
  42232c:	mov	w2, #0x5                   	// #5
  422330:	bl	401cc0 <dcgettext@plt>
  422334:	mov	w1, w21
  422338:	bl	4413f0 <warn@@Base>
  42233c:	ldr	x9, [x20, #24]
  422340:	ldr	x8, [x20]
  422344:	sub	x9, x22, x9
  422348:	cmp	x8, x9
  42234c:	b.cs	422378 <ferror@plt+0x205e8>  // b.hs, b.nlast
  422350:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422354:	add	x1, x1, #0x57b
  422358:	mov	w2, #0x5                   	// #5
  42235c:	mov	x0, xzr
  422360:	bl	401cc0 <dcgettext@plt>
  422364:	ldr	x8, [x20, #24]
  422368:	ldr	x1, [x20]
  42236c:	sub	x2, x22, x8
  422370:	bl	44132c <error@@Base>
  422374:	b	4220ec <ferror@plt+0x2035c>
  422378:	cmp	w19, #0x0
  42237c:	b.gt	422388 <ferror@plt+0x205f8>
  422380:	ldr	w10, [x25, #3272]
  422384:	cbz	w10, 4220ec <ferror@plt+0x2035c>
  422388:	sub	w10, w21, #0x21
  42238c:	cmp	w10, #0xa
  422390:	b.hi	4224c4 <ferror@plt+0x20734>  // b.pmore
  422394:	adrp	x11, 447000 <warn@@Base+0x5c10>
  422398:	add	x11, x11, #0x19f
  42239c:	adr	x12, 4223ac <ferror@plt+0x2061c>
  4223a0:	ldrb	w13, [x11, x10]
  4223a4:	add	x12, x12, x13, lsl #2
  4223a8:	br	x12
  4223ac:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4223b0:	neg	w0, w19
  4223b4:	add	x1, x1, #0x61d
  4223b8:	b	4224bc <ferror@plt+0x2072c>
  4223bc:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4223c0:	add	x1, x1, #0x50c
  4223c4:	mov	w2, #0x5                   	// #5
  4223c8:	mov	x0, xzr
  4223cc:	bl	401cc0 <dcgettext@plt>
  4223d0:	add	x22, x24, #0x2
  4223d4:	adrp	x24, 447000 <warn@@Base+0x5c10>
  4223d8:	mov	x23, x0
  4223dc:	add	x24, x24, #0x924
  4223e0:	cbnz	x23, 422300 <ferror@plt+0x20570>
  4223e4:	b	422314 <ferror@plt+0x20584>
  4223e8:	ldr	x8, [x20]
  4223ec:	ldr	x9, [x20, #24]
  4223f0:	mov	x0, x22
  4223f4:	sub	x8, x8, x22
  4223f8:	add	x1, x8, x9
  4223fc:	bl	401980 <strnlen@plt>
  422400:	ldr	w8, [x25, #3272]
  422404:	add	w9, w0, #0x1
  422408:	cmp	w9, w23
  42240c:	mov	x2, x22
  422410:	ccmp	w8, #0x0, #0x0, ge  // ge = tcont
  422414:	csinc	w24, w19, w0, eq  // eq = none
  422418:	adrp	x0, 475000 <warn@@Base+0x33c10>
  42241c:	add	x0, x0, #0x200
  422420:	mov	w1, w24
  422424:	bl	401d10 <printf@plt>
  422428:	mov	x23, xzr
  42242c:	sub	w19, w19, w24
  422430:	add	x22, x22, w24, sxtw
  422434:	adrp	x24, 467000 <warn@@Base+0x25c10>
  422438:	add	x24, x24, #0x710
  42243c:	cbnz	x23, 422300 <ferror@plt+0x20570>
  422440:	b	422314 <ferror@plt+0x20584>
  422444:	neg	w0, w19
  422448:	mov	x1, x22
  42244c:	b	4224bc <ferror@plt+0x2072c>
  422450:	subs	w8, w8, w9
  422454:	sub	w8, w8, #0x1
  422458:	csel	w20, wzr, w8, eq  // eq = none
  42245c:	cmp	w20, #0x9
  422460:	b.cc	422484 <ferror@plt+0x206f4>  // b.lo, b.ul, b.last
  422464:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422468:	add	x1, x1, #0x5b4
  42246c:	mov	w2, #0x5                   	// #5
  422470:	mov	x0, xzr
  422474:	bl	401cc0 <dcgettext@plt>
  422478:	mov	w1, w20
  42247c:	bl	44132c <error@@Base>
  422480:	mov	w20, #0x8                   	// #8
  422484:	cbz	w20, 4224f0 <ferror@plt+0x20760>
  422488:	mov	x8, xzr
  42248c:	mov	x2, xzr
  422490:	neg	w9, w20
  422494:	ldrb	w10, [x22], #1
  422498:	adds	w9, w9, #0x1
  42249c:	lsl	x10, x10, x8
  4224a0:	orr	x2, x10, x2
  4224a4:	add	x8, x8, #0x8
  4224a8:	b.cc	422494 <ferror@plt+0x20704>  // b.lo, b.ul, b.last
  4224ac:	b	4224f4 <ferror@plt+0x20764>
  4224b0:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4224b4:	neg	w0, w19
  4224b8:	add	x1, x1, #0x618
  4224bc:	bl	412810 <ferror@plt+0x10a80>
  4224c0:	sub	w19, w19, w0
  4224c4:	cmp	w19, #0x1
  4224c8:	b.lt	4220ec <ferror@plt+0x2035c>  // b.tstop
  4224cc:	ldr	w8, [x25, #3272]
  4224d0:	cbz	w8, 4220ec <ferror@plt+0x2035c>
  4224d4:	adrp	x0, 456000 <warn@@Base+0x14c10>
  4224d8:	adrp	x2, 454000 <warn@@Base+0x12c10>
  4224dc:	add	x0, x0, #0xa52
  4224e0:	add	x2, x2, #0x5d
  4224e4:	mov	w1, w19
  4224e8:	bl	401d10 <printf@plt>
  4224ec:	b	4220ec <ferror@plt+0x2035c>
  4224f0:	mov	x2, xzr
  4224f4:	cmp	w26, #0x2
  4224f8:	b.eq	422518 <ferror@plt+0x20788>  // b.none
  4224fc:	cmp	w26, #0x7
  422500:	b.ne	422530 <ferror@plt+0x207a0>  // b.any
  422504:	cmp	x2, #0x5
  422508:	b.cs	422530 <ferror@plt+0x207a0>  // b.hs, b.nlast
  42250c:	adrp	x8, 44f000 <warn@@Base+0xdc10>
  422510:	add	x8, x8, #0x568
  422514:	b	422528 <ferror@plt+0x20798>
  422518:	cmp	x2, #0x5
  42251c:	b.cs	422530 <ferror@plt+0x207a0>  // b.hs, b.nlast
  422520:	adrp	x8, 44f000 <warn@@Base+0xdc10>
  422524:	add	x8, x8, #0x590
  422528:	ldr	x1, [x8, x2, lsl #3]
  42252c:	b	422534 <ferror@plt+0x207a4>
  422530:	mov	x1, xzr
  422534:	cbz	x1, 422548 <ferror@plt+0x207b8>
  422538:	neg	w0, w19
  42253c:	bl	412810 <ferror@plt+0x10a80>
  422540:	mov	w19, wzr
  422544:	b	4224c4 <ferror@plt+0x20734>
  422548:	cbz	x2, 422568 <ferror@plt+0x207d8>
  42254c:	ldr	w8, [x25, #3272]
  422550:	cbz	w8, 42257c <ferror@plt+0x207ec>
  422554:	adrp	x0, 468000 <warn@@Base+0x26c10>
  422558:	add	x0, x0, #0x607
  42255c:	mov	x1, x2
  422560:	bl	401d10 <printf@plt>
  422564:	b	4224c0 <ferror@plt+0x20730>
  422568:	adrp	x0, 468000 <warn@@Base+0x26c10>
  42256c:	add	x0, x0, #0x603
  422570:	bl	401d10 <printf@plt>
  422574:	sub	w19, w19, #0x3
  422578:	b	4224c4 <ferror@plt+0x20734>
  42257c:	adrp	x0, 468000 <warn@@Base+0x26c10>
  422580:	add	x0, x0, #0x60e
  422584:	mov	w1, w19
  422588:	bl	401d10 <printf@plt>
  42258c:	b	4224c0 <ferror@plt+0x20730>
  422590:	stp	x29, x30, [sp, #-64]!
  422594:	stp	x22, x21, [sp, #32]
  422598:	stp	x20, x19, [sp, #48]
  42259c:	ldr	x20, [x0, #8]
  4225a0:	str	x23, [sp, #16]
  4225a4:	mov	x29, sp
  4225a8:	cmp	w20, #0x2
  4225ac:	b.lt	422808 <ferror@plt+0x20a78>  // b.tstop
  4225b0:	mov	w8, #0x80000000            	// #-2147483648
  4225b4:	add	x8, x20, x8
  4225b8:	lsr	x8, x8, #32
  4225bc:	cbnz	x8, 422808 <ferror@plt+0x20a78>
  4225c0:	ldr	x8, [x0, #16]
  4225c4:	mov	x19, x0
  4225c8:	mov	w0, wzr
  4225cc:	cmp	x8, #0x64
  4225d0:	b.le	422604 <ferror@plt+0x20874>
  4225d4:	sub	x8, x8, #0x65
  4225d8:	cmp	x8, #0x7
  4225dc:	b.hi	422864 <ferror@plt+0x20ad4>  // b.pmore
  4225e0:	adrp	x9, 447000 <warn@@Base+0x5c10>
  4225e4:	add	x9, x9, #0x1aa
  4225e8:	adr	x10, 4225f8 <ferror@plt+0x20868>
  4225ec:	ldrb	w11, [x9, x8]
  4225f0:	add	x10, x10, x11, lsl #2
  4225f4:	br	x10
  4225f8:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4225fc:	add	x1, x1, #0x703
  422600:	b	4227c4 <ferror@plt+0x20a34>
  422604:	cmp	x8, #0x1
  422608:	b.eq	422800 <ferror@plt+0x20a70>  // b.none
  42260c:	cmp	x8, #0x2
  422610:	b.eq	422840 <ferror@plt+0x20ab0>  // b.none
  422614:	cmp	x8, #0x6
  422618:	b.ne	422864 <ferror@plt+0x20ad4>  // b.any
  42261c:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422620:	add	x1, x1, #0x6e0
  422624:	mov	w2, #0x5                   	// #5
  422628:	mov	x0, xzr
  42262c:	bl	401cc0 <dcgettext@plt>
  422630:	bl	401d10 <printf@plt>
  422634:	cmp	w20, #0x8
  422638:	b.lt	422808 <ferror@plt+0x20a78>  // b.tstop
  42263c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  422640:	ldr	x8, [x8, #3328]
  422644:	ldr	x0, [x19, #32]
  422648:	mov	w1, #0x8                   	// #8
  42264c:	blr	x8
  422650:	mov	x1, x0
  422654:	adrp	x0, 468000 <warn@@Base+0x26c10>
  422658:	add	x0, x0, #0x6f9
  42265c:	bl	401d10 <printf@plt>
  422660:	b	422860 <ferror@plt+0x20ad0>
  422664:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422668:	add	x1, x1, #0x79a
  42266c:	b	422848 <ferror@plt+0x20ab8>
  422670:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422674:	add	x1, x1, #0x7d4
  422678:	b	422848 <ferror@plt+0x20ab8>
  42267c:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422680:	add	x1, x1, #0x7e8
  422684:	b	422848 <ferror@plt+0x20ab8>
  422688:	adrp	x1, 468000 <warn@@Base+0x26c10>
  42268c:	add	x1, x1, #0x7b0
  422690:	b	422848 <ferror@plt+0x20ab8>
  422694:	cmp	w20, #0x22
  422698:	b.lt	422808 <ferror@plt+0x20a78>  // b.tstop
  42269c:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4226a0:	add	x1, x1, #0x722
  4226a4:	mov	w2, #0x5                   	// #5
  4226a8:	mov	x0, xzr
  4226ac:	bl	401cc0 <dcgettext@plt>
  4226b0:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4180>
  4226b4:	ldr	x8, [x19, #32]
  4226b8:	ldr	x9, [x23, #3328]
  4226bc:	mov	x21, x0
  4226c0:	mov	w1, #0x4                   	// #4
  4226c4:	mov	x0, x8
  4226c8:	blr	x9
  4226cc:	ldr	x8, [x19, #32]
  4226d0:	ldr	x9, [x23, #3328]
  4226d4:	mov	x22, x0
  4226d8:	mov	w1, #0x4                   	// #4
  4226dc:	add	x0, x8, #0x4
  4226e0:	blr	x9
  4226e4:	mov	x2, x0
  4226e8:	mov	x0, x21
  4226ec:	mov	w1, w22
  4226f0:	bl	401d10 <printf@plt>
  4226f4:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4226f8:	add	x1, x1, #0x742
  4226fc:	mov	w2, #0x5                   	// #5
  422700:	mov	x0, xzr
  422704:	bl	401cc0 <dcgettext@plt>
  422708:	bl	401d10 <printf@plt>
  42270c:	ldr	x8, [x19, #32]
  422710:	ldr	x9, [x23, #3328]
  422714:	mov	w1, #0x8                   	// #8
  422718:	add	x0, x8, #0x8
  42271c:	blr	x9
  422720:	bl	4159a8 <ferror@plt+0x13c18>
  422724:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422728:	add	x1, x1, #0x757
  42272c:	mov	w2, #0x5                   	// #5
  422730:	mov	x0, xzr
  422734:	bl	401cc0 <dcgettext@plt>
  422738:	bl	401d10 <printf@plt>
  42273c:	ldr	x8, [x19, #32]
  422740:	ldr	x9, [x23, #3328]
  422744:	mov	w1, #0x8                   	// #8
  422748:	add	x0, x8, #0x10
  42274c:	blr	x9
  422750:	mov	x1, x0
  422754:	adrp	x0, 468000 <warn@@Base+0x26c10>
  422758:	add	x0, x0, #0x6f9
  42275c:	bl	401d10 <printf@plt>
  422760:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422764:	add	x1, x1, #0x76a
  422768:	mov	w2, #0x5                   	// #5
  42276c:	mov	x0, xzr
  422770:	bl	401cc0 <dcgettext@plt>
  422774:	ldr	x8, [x19, #32]
  422778:	ldr	x9, [x23, #3328]
  42277c:	mov	x21, x0
  422780:	mov	w1, #0x4                   	// #4
  422784:	add	x0, x8, #0x18
  422788:	blr	x9
  42278c:	mov	x1, x0
  422790:	mov	x0, x21
  422794:	bl	401d10 <printf@plt>
  422798:	adrp	x1, 468000 <warn@@Base+0x26c10>
  42279c:	add	x1, x1, #0x783
  4227a0:	mov	w2, #0x5                   	// #5
  4227a4:	mov	x0, xzr
  4227a8:	bl	401cc0 <dcgettext@plt>
  4227ac:	ldr	x8, [x19, #32]
  4227b0:	sub	w1, w20, #0x20
  4227b4:	add	x2, x8, #0x20
  4227b8:	b	42285c <ferror@plt+0x20acc>
  4227bc:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4227c0:	add	x1, x1, #0x712
  4227c4:	mov	w2, #0x5                   	// #5
  4227c8:	mov	x0, xzr
  4227cc:	bl	401cc0 <dcgettext@plt>
  4227d0:	bl	401d10 <printf@plt>
  4227d4:	cmp	w20, #0x8
  4227d8:	b.lt	422808 <ferror@plt+0x20a78>  // b.tstop
  4227dc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4227e0:	ldr	x8, [x8, #3328]
  4227e4:	ldr	x0, [x19, #32]
  4227e8:	mov	w1, #0x8                   	// #8
  4227ec:	blr	x8
  4227f0:	bl	4159a8 <ferror@plt+0x13c18>
  4227f4:	mov	w0, #0xa                   	// #10
  4227f8:	bl	401d40 <putchar@plt>
  4227fc:	b	422860 <ferror@plt+0x20ad0>
  422800:	cmp	w20, #0x25
  422804:	b.ge	422878 <ferror@plt+0x20ae8>  // b.tcont
  422808:	adrp	x1, 468000 <warn@@Base+0x26c10>
  42280c:	add	x1, x1, #0x7fd
  422810:	mov	w2, #0x5                   	// #5
  422814:	mov	x0, xzr
  422818:	bl	401cc0 <dcgettext@plt>
  42281c:	bl	401d10 <printf@plt>
  422820:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422824:	add	x1, x1, #0x823
  422828:	mov	w2, #0x5                   	// #5
  42282c:	mov	x0, xzr
  422830:	bl	401cc0 <dcgettext@plt>
  422834:	bl	44132c <error@@Base>
  422838:	mov	w0, wzr
  42283c:	b	422864 <ferror@plt+0x20ad4>
  422840:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422844:	add	x1, x1, #0x6cd
  422848:	mov	w2, #0x5                   	// #5
  42284c:	mov	x0, xzr
  422850:	bl	401cc0 <dcgettext@plt>
  422854:	ldr	x2, [x19, #32]
  422858:	mov	w1, w20
  42285c:	bl	401d10 <printf@plt>
  422860:	mov	w0, #0x1                   	// #1
  422864:	ldp	x20, x19, [sp, #48]
  422868:	ldp	x22, x21, [sp, #32]
  42286c:	ldr	x23, [sp, #16]
  422870:	ldp	x29, x30, [sp], #64
  422874:	ret
  422878:	ldr	x8, [x19, #32]
  42287c:	sub	w9, w20, #0x22
  422880:	sxtw	x1, w9
  422884:	add	x0, x8, #0x22
  422888:	bl	401980 <strnlen@plt>
  42288c:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422890:	mov	x21, x0
  422894:	add	x1, x1, #0x623
  422898:	mov	w2, #0x5                   	// #5
  42289c:	mov	x0, xzr
  4228a0:	bl	401cc0 <dcgettext@plt>
  4228a4:	ldr	x1, [x19, #32]
  4228a8:	bl	401d10 <printf@plt>
  4228ac:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4228b0:	add	x1, x1, #0x63f
  4228b4:	mov	w2, #0x5                   	// #5
  4228b8:	mov	x0, xzr
  4228bc:	bl	401cc0 <dcgettext@plt>
  4228c0:	ldr	x8, [x19, #32]
  4228c4:	add	x1, x8, #0x11
  4228c8:	bl	401d10 <printf@plt>
  4228cc:	add	w8, w21, #0x22
  4228d0:	cmp	w8, w20
  4228d4:	b.ge	42292c <ferror@plt+0x20b9c>  // b.tcont
  4228d8:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4228dc:	add	x1, x1, #0x65b
  4228e0:	mov	w2, #0x5                   	// #5
  4228e4:	mov	x0, xzr
  4228e8:	bl	401cc0 <dcgettext@plt>
  4228ec:	ldr	x8, [x19, #32]
  4228f0:	add	x1, x8, #0x22
  4228f4:	bl	401d10 <printf@plt>
  4228f8:	add	w8, w21, #0x23
  4228fc:	cmp	w8, w20
  422900:	b.ge	422944 <ferror@plt+0x20bb4>  // b.tcont
  422904:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422908:	add	x1, x1, #0x674
  42290c:	mov	w2, #0x5                   	// #5
  422910:	mov	x0, xzr
  422914:	bl	401cc0 <dcgettext@plt>
  422918:	ldr	x8, [x19, #32]
  42291c:	add	x8, x8, w21, sxtw
  422920:	add	x1, x8, #0x23
  422924:	bl	401d10 <printf@plt>
  422928:	b	422860 <ferror@plt+0x20ad0>
  42292c:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422930:	add	x1, x1, #0x6ad
  422934:	mov	w2, #0x5                   	// #5
  422938:	mov	x0, xzr
  42293c:	bl	401cc0 <dcgettext@plt>
  422940:	bl	401d10 <printf@plt>
  422944:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422948:	add	x1, x1, #0x68d
  42294c:	mov	w2, #0x5                   	// #5
  422950:	mov	x0, xzr
  422954:	bl	401cc0 <dcgettext@plt>
  422958:	bl	401d10 <printf@plt>
  42295c:	b	422860 <ferror@plt+0x20ad0>
  422960:	stp	x29, x30, [sp, #-64]!
  422964:	stp	x22, x21, [sp, #32]
  422968:	stp	x20, x19, [sp, #48]
  42296c:	ldr	x8, [x1, #16]
  422970:	mov	x19, x1
  422974:	str	x23, [sp, #16]
  422978:	mov	x29, sp
  42297c:	sub	x8, x8, #0x1
  422980:	cmp	x8, #0x4
  422984:	b.hi	422a6c <ferror@plt+0x20cdc>  // b.pmore
  422988:	adrp	x9, 447000 <warn@@Base+0x5c10>
  42298c:	add	x9, x9, #0x1b2
  422990:	adr	x10, 4229a0 <ferror@plt+0x20c10>
  422994:	ldrb	w11, [x9, x8]
  422998:	add	x10, x10, x11, lsl #2
  42299c:	br	x10
  4229a0:	ldr	x8, [x19, #8]
  4229a4:	cmp	x8, #0xf
  4229a8:	b.hi	422b1c <ferror@plt+0x20d8c>  // b.pmore
  4229ac:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4229b0:	add	x1, x1, #0x85d
  4229b4:	mov	w2, #0x5                   	// #5
  4229b8:	mov	x0, xzr
  4229bc:	bl	401cc0 <dcgettext@plt>
  4229c0:	bl	401d10 <printf@plt>
  4229c4:	b	422ac0 <ferror@plt+0x20d30>
  4229c8:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4229cc:	add	x1, x1, #0x84e
  4229d0:	mov	w2, #0x5                   	// #5
  4229d4:	mov	x0, xzr
  4229d8:	bl	401cc0 <dcgettext@plt>
  4229dc:	bl	401d10 <printf@plt>
  4229e0:	ldr	x8, [x19, #8]
  4229e4:	cbz	x8, 422ab8 <ferror@plt+0x20d28>
  4229e8:	adrp	x20, 472000 <warn@@Base+0x30c10>
  4229ec:	mov	x21, xzr
  4229f0:	add	x20, x20, #0x82b
  4229f4:	ldr	x8, [x19, #32]
  4229f8:	mov	x0, x20
  4229fc:	ldrb	w1, [x8, x21]
  422a00:	bl	401d10 <printf@plt>
  422a04:	ldr	x8, [x19, #8]
  422a08:	add	x21, x21, #0x1
  422a0c:	cmp	x21, x8
  422a10:	b.cc	4229f4 <ferror@plt+0x20c64>  // b.lo, b.ul, b.last
  422a14:	b	422ab8 <ferror@plt+0x20d28>
  422a18:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422a1c:	add	x1, x1, #0x8b7
  422a20:	mov	w2, #0x5                   	// #5
  422a24:	mov	x0, xzr
  422a28:	bl	401cc0 <dcgettext@plt>
  422a2c:	bl	401d10 <printf@plt>
  422a30:	ldr	x8, [x19, #8]
  422a34:	cbz	x8, 422ab8 <ferror@plt+0x20d28>
  422a38:	mov	x20, xzr
  422a3c:	ldr	x8, [x19, #32]
  422a40:	ldrb	w0, [x8, x20]
  422a44:	cbz	w0, 422ab8 <ferror@plt+0x20d28>
  422a48:	bl	401d40 <putchar@plt>
  422a4c:	ldr	x8, [x19, #8]
  422a50:	add	x20, x20, #0x1
  422a54:	cmp	x20, x8
  422a58:	b.cc	422a3c <ferror@plt+0x20cac>  // b.lo, b.ul, b.last
  422a5c:	b	422ab8 <ferror@plt+0x20d28>
  422a60:	mov	x1, x19
  422a64:	bl	4234b8 <ferror@plt+0x21728>
  422a68:	b	422ac0 <ferror@plt+0x20d30>
  422a6c:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422a70:	add	x1, x1, #0x91d
  422a74:	mov	w2, #0x5                   	// #5
  422a78:	mov	x0, xzr
  422a7c:	bl	401cc0 <dcgettext@plt>
  422a80:	bl	401d10 <printf@plt>
  422a84:	ldr	x8, [x19, #8]
  422a88:	cbz	x8, 422ab8 <ferror@plt+0x20d28>
  422a8c:	adrp	x20, 465000 <warn@@Base+0x23c10>
  422a90:	mov	x21, xzr
  422a94:	add	x20, x20, #0xbcc
  422a98:	ldr	x8, [x19, #32]
  422a9c:	mov	x0, x20
  422aa0:	ldrb	w1, [x8, x21]
  422aa4:	bl	401d10 <printf@plt>
  422aa8:	ldr	x8, [x19, #8]
  422aac:	add	x21, x21, #0x1
  422ab0:	cmp	x21, x8
  422ab4:	b.cc	422a98 <ferror@plt+0x20d08>  // b.lo, b.ul, b.last
  422ab8:	mov	w0, #0xa                   	// #10
  422abc:	bl	401d40 <putchar@plt>
  422ac0:	mov	w0, #0x1                   	// #1
  422ac4:	ldp	x20, x19, [sp, #48]
  422ac8:	ldp	x22, x21, [sp, #32]
  422acc:	ldr	x23, [sp, #16]
  422ad0:	ldp	x29, x30, [sp], #64
  422ad4:	ret
  422ad8:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422adc:	add	x1, x1, #0x8c5
  422ae0:	mov	w2, #0x5                   	// #5
  422ae4:	mov	x0, xzr
  422ae8:	bl	401cc0 <dcgettext@plt>
  422aec:	bl	401d10 <printf@plt>
  422af0:	ldr	x8, [x19, #8]
  422af4:	cmp	x8, #0x7
  422af8:	b.hi	422b94 <ferror@plt+0x20e04>  // b.pmore
  422afc:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422b00:	add	x1, x1, #0x8e3
  422b04:	mov	w2, #0x5                   	// #5
  422b08:	mov	x0, xzr
  422b0c:	bl	401cc0 <dcgettext@plt>
  422b10:	bl	44132c <error@@Base>
  422b14:	mov	w0, wzr
  422b18:	b	422ac4 <ferror@plt+0x20d34>
  422b1c:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4180>
  422b20:	ldr	x8, [x23, #3328]
  422b24:	ldr	x0, [x19, #32]
  422b28:	mov	w1, #0x4                   	// #4
  422b2c:	blr	x8
  422b30:	ldr	x8, [x19, #32]
  422b34:	ldr	x9, [x23, #3328]
  422b38:	mov	x22, x0
  422b3c:	mov	w1, #0x4                   	// #4
  422b40:	add	x0, x8, #0x4
  422b44:	blr	x9
  422b48:	ldr	x8, [x19, #32]
  422b4c:	ldr	x9, [x23, #3328]
  422b50:	mov	x20, x0
  422b54:	mov	w1, #0x4                   	// #4
  422b58:	add	x0, x8, #0x8
  422b5c:	blr	x9
  422b60:	ldr	x8, [x19, #32]
  422b64:	ldr	x9, [x23, #3328]
  422b68:	mov	x21, x0
  422b6c:	mov	w1, #0x4                   	// #4
  422b70:	add	x0, x8, #0xc
  422b74:	blr	x9
  422b78:	cmp	x22, #0x6
  422b7c:	mov	x19, x0
  422b80:	b.hi	422be8 <ferror@plt+0x20e58>  // b.pmore
  422b84:	adrp	x8, 44f000 <warn@@Base+0xdc10>
  422b88:	add	x8, x8, #0x5b8
  422b8c:	ldr	x22, [x8, x22, lsl #3]
  422b90:	b	422bf0 <ferror@plt+0x20e60>
  422b94:	adrp	x21, 490000 <stdout@@GLIBC_2.17+0x4180>
  422b98:	ldr	x8, [x21, #3328]
  422b9c:	ldr	x0, [x19, #32]
  422ba0:	mov	w1, #0x4                   	// #4
  422ba4:	blr	x8
  422ba8:	ldr	x8, [x19, #32]
  422bac:	ldr	x9, [x21, #3328]
  422bb0:	mov	x20, x0
  422bb4:	mov	w1, #0x4                   	// #4
  422bb8:	add	x0, x8, #0x4
  422bbc:	blr	x9
  422bc0:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422bc4:	mov	x19, x0
  422bc8:	add	x1, x1, #0x8f8
  422bcc:	mov	w2, #0x5                   	// #5
  422bd0:	mov	x0, xzr
  422bd4:	bl	401cc0 <dcgettext@plt>
  422bd8:	mov	x1, x20
  422bdc:	mov	x2, x19
  422be0:	bl	401d10 <printf@plt>
  422be4:	b	422ac0 <ferror@plt+0x20d30>
  422be8:	adrp	x22, 468000 <warn@@Base+0x26c10>
  422bec:	add	x22, x22, #0x891
  422bf0:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422bf4:	add	x1, x1, #0x899
  422bf8:	mov	w2, #0x5                   	// #5
  422bfc:	mov	x0, xzr
  422c00:	bl	401cc0 <dcgettext@plt>
  422c04:	mov	x1, x22
  422c08:	mov	x2, x20
  422c0c:	mov	x3, x21
  422c10:	mov	x4, x19
  422c14:	bl	401d10 <printf@plt>
  422c18:	b	422ac0 <ferror@plt+0x20d30>
  422c1c:	stp	x29, x30, [sp, #-80]!
  422c20:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  422c24:	ldr	w9, [x8, #100]
  422c28:	stp	x26, x25, [sp, #16]
  422c2c:	stp	x24, x23, [sp, #32]
  422c30:	stp	x22, x21, [sp, #48]
  422c34:	stp	x20, x19, [sp, #64]
  422c38:	ldr	x8, [x0, #8]
  422c3c:	mov	w10, #0x4                   	// #4
  422c40:	cmp	w9, #0x0
  422c44:	mov	w9, #0x8                   	// #8
  422c48:	csel	w19, w9, w10, eq  // eq = none
  422c4c:	add	x9, x19, w19, uxtw #1
  422c50:	cmp	x8, x9
  422c54:	mov	x29, sp
  422c58:	b.cc	422dfc <ferror@plt+0x2106c>  // b.lo, b.ul, b.last
  422c5c:	ldr	x20, [x0, #32]
  422c60:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4180>
  422c64:	ldr	x9, [x23, #3328]
  422c68:	mov	w1, w19
  422c6c:	mov	x0, x20
  422c70:	add	x26, x20, x8
  422c74:	blr	x9
  422c78:	ldr	x8, [x23, #3328]
  422c7c:	add	x22, x20, x19
  422c80:	mov	x21, x0
  422c84:	mov	x0, x22
  422c88:	mov	w1, w19
  422c8c:	blr	x8
  422c90:	ldr	x8, [x23, #3328]
  422c94:	add	x22, x22, x19
  422c98:	mov	x20, x0
  422c9c:	mov	x0, x22
  422ca0:	mov	w1, w19
  422ca4:	blr	x8
  422ca8:	add	x23, x22, x19
  422cac:	cmp	x23, x26
  422cb0:	b.cs	422dfc <ferror@plt+0x2106c>  // b.hs, b.nlast
  422cb4:	sub	x22, x26, x23
  422cb8:	mov	x19, x0
  422cbc:	mov	x0, x23
  422cc0:	mov	x1, x22
  422cc4:	bl	401980 <strnlen@plt>
  422cc8:	cmp	x0, x22
  422ccc:	b.cs	422dfc <ferror@plt+0x2106c>  // b.hs, b.nlast
  422cd0:	add	x8, x0, x23
  422cd4:	add	x24, x8, #0x1
  422cd8:	cmp	x24, x26
  422cdc:	b.cs	422dfc <ferror@plt+0x2106c>  // b.hs, b.nlast
  422ce0:	sub	x22, x26, x24
  422ce4:	mov	x0, x24
  422ce8:	mov	x1, x22
  422cec:	bl	401980 <strnlen@plt>
  422cf0:	cmp	x0, x22
  422cf4:	b.cs	422dfc <ferror@plt+0x2106c>  // b.hs, b.nlast
  422cf8:	add	x8, x0, x24
  422cfc:	add	x22, x8, #0x1
  422d00:	cmp	x22, x26
  422d04:	b.cs	422dfc <ferror@plt+0x2106c>  // b.hs, b.nlast
  422d08:	sub	x25, x26, x22
  422d0c:	mov	x0, x22
  422d10:	mov	x1, x25
  422d14:	bl	401980 <strnlen@plt>
  422d18:	cmp	x0, x25
  422d1c:	b.cs	422dfc <ferror@plt+0x2106c>  // b.hs, b.nlast
  422d20:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422d24:	add	x8, x0, x22
  422d28:	add	x1, x1, #0xc85
  422d2c:	mov	w2, #0x5                   	// #5
  422d30:	mov	x0, xzr
  422d34:	add	x25, x8, #0x1
  422d38:	bl	401cc0 <dcgettext@plt>
  422d3c:	mov	x1, x23
  422d40:	bl	401d10 <printf@plt>
  422d44:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422d48:	add	x1, x1, #0xc97
  422d4c:	mov	w2, #0x5                   	// #5
  422d50:	mov	x0, xzr
  422d54:	bl	401cc0 <dcgettext@plt>
  422d58:	mov	x1, x24
  422d5c:	bl	401d10 <printf@plt>
  422d60:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422d64:	add	x1, x1, #0xca5
  422d68:	mov	w2, #0x5                   	// #5
  422d6c:	mov	x0, xzr
  422d70:	bl	401cc0 <dcgettext@plt>
  422d74:	bl	401d10 <printf@plt>
  422d78:	mov	w1, #0x5                   	// #5
  422d7c:	mov	x0, x21
  422d80:	bl	406f54 <ferror@plt+0x51c4>
  422d84:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422d88:	add	x1, x1, #0xcb4
  422d8c:	mov	w2, #0x5                   	// #5
  422d90:	mov	x0, xzr
  422d94:	bl	401cc0 <dcgettext@plt>
  422d98:	bl	401d10 <printf@plt>
  422d9c:	mov	w1, #0x5                   	// #5
  422da0:	mov	x0, x20
  422da4:	bl	406f54 <ferror@plt+0x51c4>
  422da8:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422dac:	add	x1, x1, #0xcbd
  422db0:	mov	w2, #0x5                   	// #5
  422db4:	mov	x0, xzr
  422db8:	bl	401cc0 <dcgettext@plt>
  422dbc:	bl	401d10 <printf@plt>
  422dc0:	mov	w1, #0x5                   	// #5
  422dc4:	mov	x0, x19
  422dc8:	bl	406f54 <ferror@plt+0x51c4>
  422dcc:	mov	w0, #0xa                   	// #10
  422dd0:	bl	401d40 <putchar@plt>
  422dd4:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422dd8:	add	x1, x1, #0xccb
  422ddc:	mov	w2, #0x5                   	// #5
  422de0:	mov	x0, xzr
  422de4:	bl	401cc0 <dcgettext@plt>
  422de8:	mov	x1, x22
  422dec:	bl	401d10 <printf@plt>
  422df0:	cmp	x25, x26
  422df4:	cset	w0, eq  // eq = none
  422df8:	b	422e30 <ferror@plt+0x210a0>
  422dfc:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422e00:	add	x1, x1, #0xcde
  422e04:	mov	w2, #0x5                   	// #5
  422e08:	mov	x0, xzr
  422e0c:	bl	401cc0 <dcgettext@plt>
  422e10:	bl	401d10 <printf@plt>
  422e14:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422e18:	add	x1, x1, #0xcff
  422e1c:	mov	w2, #0x5                   	// #5
  422e20:	mov	x0, xzr
  422e24:	bl	401cc0 <dcgettext@plt>
  422e28:	bl	44132c <error@@Base>
  422e2c:	mov	w0, wzr
  422e30:	ldp	x20, x19, [sp, #64]
  422e34:	ldp	x22, x21, [sp, #48]
  422e38:	ldp	x24, x23, [sp, #32]
  422e3c:	ldp	x26, x25, [sp, #16]
  422e40:	ldp	x29, x30, [sp], #80
  422e44:	ret
  422e48:	sub	sp, sp, #0x70
  422e4c:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  422e50:	stp	x29, x30, [sp, #16]
  422e54:	stp	x28, x27, [sp, #32]
  422e58:	stp	x26, x25, [sp, #48]
  422e5c:	stp	x24, x23, [sp, #64]
  422e60:	stp	x22, x21, [sp, #80]
  422e64:	stp	x20, x19, [sp, #96]
  422e68:	ldr	w8, [x8, #100]
  422e6c:	ldr	x11, [x0, #16]
  422e70:	mov	w12, #0x4c45                	// #19525
  422e74:	mov	w9, #0x4                   	// #4
  422e78:	mov	w10, #0x8                   	// #8
  422e7c:	movk	w12, #0x4649, lsl #16
  422e80:	cmp	w8, #0x0
  422e84:	csel	w19, w10, w9, eq  // eq = none
  422e88:	cmp	x11, x12
  422e8c:	add	x29, sp, #0x10
  422e90:	b.ne	422eb4 <ferror@plt+0x21124>  // b.any
  422e94:	ldr	x8, [x0, #8]
  422e98:	lsl	w26, w19, #1
  422e9c:	mov	x20, x0
  422ea0:	cmp	x8, x26
  422ea4:	b.cs	422ed0 <ferror@plt+0x21140>  // b.hs, b.nlast
  422ea8:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422eac:	add	x1, x1, #0xd31
  422eb0:	b	422f4c <ferror@plt+0x211bc>
  422eb4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  422eb8:	ldr	w8, [x8, #3272]
  422ebc:	cbz	w8, 42311c <ferror@plt+0x2138c>
  422ec0:	mov	w0, #0xa                   	// #10
  422ec4:	bl	401d40 <putchar@plt>
  422ec8:	mov	w0, #0x1                   	// #1
  422ecc:	b	423120 <ferror@plt+0x21390>
  422ed0:	ldr	x21, [x20, #32]
  422ed4:	add	x25, x21, x8
  422ed8:	ldurb	w8, [x25, #-1]
  422edc:	cbz	w8, 422eec <ferror@plt+0x2115c>
  422ee0:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422ee4:	add	x1, x1, #0xd5c
  422ee8:	b	422f4c <ferror@plt+0x211bc>
  422eec:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4180>
  422ef0:	ldr	x8, [x24, #3328]
  422ef4:	mov	x0, x21
  422ef8:	mov	w1, w19
  422efc:	blr	x8
  422f00:	ldr	x8, [x24, #3328]
  422f04:	add	x23, x21, x19
  422f08:	mov	x22, x0
  422f0c:	mov	x0, x23
  422f10:	mov	w1, w19
  422f14:	blr	x8
  422f18:	mvn	x8, x26
  422f1c:	add	w9, w19, w19, lsl #1
  422f20:	udiv	x8, x8, x9
  422f24:	cmp	x22, x8
  422f28:	b.hi	422f44 <ferror@plt+0x211b4>  // b.pmore
  422f2c:	ldr	x8, [x20, #8]
  422f30:	mul	x9, x19, x22
  422f34:	add	x28, x9, x9, lsl #1
  422f38:	add	x9, x28, x26
  422f3c:	cmp	x8, x9
  422f40:	b.cs	422f64 <ferror@plt+0x211d4>  // b.hs, b.nlast
  422f44:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422f48:	add	x1, x1, #0xd87
  422f4c:	mov	w2, #0x5                   	// #5
  422f50:	mov	x0, xzr
  422f54:	bl	401cc0 <dcgettext@plt>
  422f58:	bl	44132c <error@@Base>
  422f5c:	mov	w0, wzr
  422f60:	b	423120 <ferror@plt+0x21390>
  422f64:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422f68:	mov	x21, x0
  422f6c:	add	x1, x1, #0xdbf
  422f70:	mov	w2, #0x5                   	// #5
  422f74:	mov	x0, xzr
  422f78:	add	x20, x23, x19
  422f7c:	bl	401cc0 <dcgettext@plt>
  422f80:	bl	401d10 <printf@plt>
  422f84:	mov	w1, #0x1                   	// #1
  422f88:	mov	x0, x21
  422f8c:	bl	406f54 <ferror@plt+0x51c4>
  422f90:	mov	w0, #0xa                   	// #10
  422f94:	bl	401d40 <putchar@plt>
  422f98:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422f9c:	add	x1, x1, #0xdcf
  422fa0:	mov	w2, #0x5                   	// #5
  422fa4:	mov	x0, xzr
  422fa8:	bl	401cc0 <dcgettext@plt>
  422fac:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422fb0:	str	x0, [sp, #8]
  422fb4:	add	x1, x1, #0xdde
  422fb8:	mov	w2, #0x5                   	// #5
  422fbc:	mov	x0, xzr
  422fc0:	orr	w23, w26, #0x2
  422fc4:	bl	401cc0 <dcgettext@plt>
  422fc8:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422fcc:	mov	x21, x0
  422fd0:	add	x1, x1, #0xde4
  422fd4:	mov	w2, #0x5                   	// #5
  422fd8:	mov	x0, xzr
  422fdc:	orr	w27, w26, #0x4
  422fe0:	bl	401cc0 <dcgettext@plt>
  422fe4:	adrp	x1, 468000 <warn@@Base+0x26c10>
  422fe8:	mov	x26, x0
  422fec:	add	x1, x1, #0xde8
  422ff0:	mov	w2, #0x5                   	// #5
  422ff4:	mov	x0, xzr
  422ff8:	bl	401cc0 <dcgettext@plt>
  422ffc:	mov	x6, x0
  423000:	ldr	x0, [sp, #8]
  423004:	mov	w1, w23
  423008:	mov	x2, x21
  42300c:	mov	w3, w27
  423010:	mov	x4, x26
  423014:	mov	w5, w27
  423018:	bl	401d10 <printf@plt>
  42301c:	adrp	x23, 454000 <warn@@Base+0x12c10>
  423020:	add	x21, x20, x28
  423024:	add	x22, x22, #0x1
  423028:	add	x23, x23, #0x5c
  42302c:	b	423054 <ferror@plt+0x212c4>
  423030:	adrp	x1, 468000 <warn@@Base+0x26c10>
  423034:	mov	w2, #0x5                   	// #5
  423038:	mov	x0, xzr
  42303c:	add	x1, x1, #0xdf4
  423040:	bl	401cc0 <dcgettext@plt>
  423044:	bl	44132c <error@@Base>
  423048:	mov	w8, wzr
  42304c:	mov	w0, wzr
  423050:	tbz	w8, #0, 423120 <ferror@plt+0x21390>
  423054:	subs	x22, x22, #0x1
  423058:	b.eq	42311c <ferror@plt+0x2138c>  // b.none
  42305c:	cmp	x21, x25
  423060:	b.eq	423030 <ferror@plt+0x212a0>  // b.none
  423064:	ldr	x8, [x24, #3328]
  423068:	mov	x0, x20
  42306c:	mov	w1, w19
  423070:	blr	x8
  423074:	ldr	x8, [x24, #3328]
  423078:	add	x20, x20, x19
  42307c:	mov	x26, x0
  423080:	mov	x0, x20
  423084:	mov	w1, w19
  423088:	blr	x8
  42308c:	ldr	x8, [x24, #3328]
  423090:	add	x20, x20, x19
  423094:	mov	x27, x0
  423098:	mov	x0, x20
  42309c:	mov	w1, w19
  4230a0:	blr	x8
  4230a4:	mov	x28, x0
  4230a8:	adrp	x0, 453000 <warn@@Base+0x11c10>
  4230ac:	add	x0, x0, #0xe5f
  4230b0:	add	x20, x20, x19
  4230b4:	bl	401d10 <printf@plt>
  4230b8:	mov	w1, #0x5                   	// #5
  4230bc:	mov	x0, x26
  4230c0:	bl	406f54 <ferror@plt+0x51c4>
  4230c4:	mov	x0, x23
  4230c8:	bl	401d10 <printf@plt>
  4230cc:	mov	w1, #0x5                   	// #5
  4230d0:	mov	x0, x27
  4230d4:	bl	406f54 <ferror@plt+0x51c4>
  4230d8:	mov	x0, x23
  4230dc:	bl	401d10 <printf@plt>
  4230e0:	mov	w1, #0x5                   	// #5
  4230e4:	mov	x0, x28
  4230e8:	bl	406f54 <ferror@plt+0x51c4>
  4230ec:	adrp	x0, 468000 <warn@@Base+0x26c10>
  4230f0:	add	x0, x0, #0xe22
  4230f4:	mov	x1, x21
  4230f8:	bl	401d10 <printf@plt>
  4230fc:	mov	x0, x21
  423100:	bl	401940 <strlen@plt>
  423104:	add	x8, x0, x21
  423108:	add	x21, x8, #0x1
  42310c:	mov	w8, #0x1                   	// #1
  423110:	mov	w0, wzr
  423114:	tbnz	w8, #0, 423054 <ferror@plt+0x212c4>
  423118:	b	423120 <ferror@plt+0x21390>
  42311c:	mov	w0, #0x1                   	// #1
  423120:	ldp	x20, x19, [sp, #96]
  423124:	ldp	x22, x21, [sp, #80]
  423128:	ldp	x24, x23, [sp, #64]
  42312c:	ldp	x26, x25, [sp, #48]
  423130:	ldp	x28, x27, [sp, #32]
  423134:	ldp	x29, x30, [sp, #16]
  423138:	add	sp, sp, #0x70
  42313c:	ret
  423140:	sub	sp, sp, #0x50
  423144:	stp	x29, x30, [sp, #16]
  423148:	stp	x24, x23, [sp, #32]
  42314c:	stp	x22, x21, [sp, #48]
  423150:	stp	x20, x19, [sp, #64]
  423154:	ldp	x8, x24, [x0, #8]
  423158:	mov	x19, x0
  42315c:	add	x29, sp, #0x10
  423160:	cmp	x24, #0x100
  423164:	ror	x8, x8, #2
  423168:	cset	w23, eq  // eq = none
  42316c:	cmp	x8, #0x4
  423170:	b.hi	423220 <ferror@plt+0x21490>  // b.pmore
  423174:	adrp	x9, 447000 <warn@@Base+0x5c10>
  423178:	add	x9, x9, #0x1b7
  42317c:	adr	x10, 423190 <ferror@plt+0x21400>
  423180:	ldrb	w11, [x9, x8]
  423184:	add	x10, x10, x11, lsl #2
  423188:	mov	x21, x1
  42318c:	br	x10
  423190:	cmp	x24, #0x100
  423194:	b.ne	423290 <ferror@plt+0x21500>  // b.any
  423198:	adrp	x20, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42319c:	adrp	x19, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4231a0:	ldr	x8, [x20, #120]
  4231a4:	ldr	x9, [x19, #112]
  4231a8:	cmp	x8, x9
  4231ac:	b.ls	423478 <ferror@plt+0x216e8>  // b.plast
  4231b0:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4231b4:	add	x1, x1, #0xe2f
  4231b8:	mov	w2, #0x5                   	// #5
  4231bc:	mov	x0, xzr
  4231c0:	bl	401cc0 <dcgettext@plt>
  4231c4:	ldr	x1, [x19, #112]
  4231c8:	ldr	x2, [x20, #120]
  4231cc:	bl	401d10 <printf@plt>
  4231d0:	b	42345c <ferror@plt+0x216cc>
  4231d4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4231d8:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4180>
  4231dc:	ldr	w9, [x8, #100]
  4231e0:	ldr	x8, [x22, #3328]
  4231e4:	ldr	x0, [x19, #32]
  4231e8:	cbz	w9, 4232cc <ferror@plt+0x2153c>
  4231ec:	mov	w1, #0x4                   	// #4
  4231f0:	blr	x8
  4231f4:	ldr	x8, [x19, #32]
  4231f8:	ldr	x9, [x22, #3328]
  4231fc:	mov	x20, x0
  423200:	mov	w1, #0x4                   	// #4
  423204:	add	x0, x8, #0x4
  423208:	b	423284 <ferror@plt+0x214f4>
  42320c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  423210:	ldr	x8, [x8, #3328]
  423214:	ldr	x0, [x19, #32]
  423218:	mov	w1, #0x4                   	// #4
  42321c:	b	4232d0 <ferror@plt+0x21540>
  423220:	adrp	x1, 468000 <warn@@Base+0x26c10>
  423224:	add	x1, x1, #0xe79
  423228:	mov	w2, #0x5                   	// #5
  42322c:	mov	x0, xzr
  423230:	bl	401cc0 <dcgettext@plt>
  423234:	ldr	x1, [x19, #8]
  423238:	bl	44132c <error@@Base>
  42323c:	adrp	x1, 468000 <warn@@Base+0x26c10>
  423240:	add	x1, x1, #0xe9e
  423244:	mov	w2, #0x5                   	// #5
  423248:	mov	x0, xzr
  42324c:	bl	401cc0 <dcgettext@plt>
  423250:	bl	401d10 <printf@plt>
  423254:	mov	w0, wzr
  423258:	b	423460 <ferror@plt+0x216d0>
  42325c:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4180>
  423260:	ldr	x8, [x22, #3328]
  423264:	ldr	x0, [x19, #32]
  423268:	mov	w1, #0x8                   	// #8
  42326c:	blr	x8
  423270:	ldr	x8, [x19, #32]
  423274:	ldr	x9, [x22, #3328]
  423278:	mov	x20, x0
  42327c:	mov	w1, #0x8                   	// #8
  423280:	add	x0, x8, #0x8
  423284:	blr	x9
  423288:	mov	x19, x0
  42328c:	b	4232dc <ferror@plt+0x2154c>
  423290:	adrp	x20, 48e000 <stdout@@GLIBC_2.17+0x2180>
  423294:	adrp	x19, 48e000 <stdout@@GLIBC_2.17+0x2180>
  423298:	ldr	x8, [x20, #136]
  42329c:	ldr	x9, [x19, #128]
  4232a0:	cmp	x8, x9
  4232a4:	b.ls	423498 <ferror@plt+0x21708>  // b.plast
  4232a8:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4232ac:	add	x1, x1, #0xe2f
  4232b0:	mov	w2, #0x5                   	// #5
  4232b4:	mov	x0, xzr
  4232b8:	bl	401cc0 <dcgettext@plt>
  4232bc:	ldr	x1, [x19, #128]
  4232c0:	ldr	x2, [x20, #136]
  4232c4:	bl	401d10 <printf@plt>
  4232c8:	b	42345c <ferror@plt+0x216cc>
  4232cc:	mov	w1, #0x8                   	// #8
  4232d0:	blr	x8
  4232d4:	mov	x20, x0
  4232d8:	mov	x19, xzr
  4232dc:	add	x3, sp, #0x8
  4232e0:	mov	x0, x21
  4232e4:	mov	x1, x20
  4232e8:	mov	w2, w23
  4232ec:	str	xzr, [sp, #8]
  4232f0:	bl	424370 <ferror@plt+0x225e0>
  4232f4:	cmp	x24, #0x100
  4232f8:	mov	x22, x0
  4232fc:	b.ne	42331c <ferror@plt+0x2158c>  // b.any
  423300:	cbnz	x22, 42331c <ferror@plt+0x2158c>
  423304:	add	x1, x20, #0x2
  423308:	add	x3, sp, #0x8
  42330c:	mov	x0, x21
  423310:	mov	w2, w23
  423314:	bl	424370 <ferror@plt+0x225e0>
  423318:	mov	x22, x0
  42331c:	cbnz	x19, 423334 <ferror@plt+0x215a4>
  423320:	cbz	x22, 423334 <ferror@plt+0x215a4>
  423324:	ldr	x8, [x22, #8]
  423328:	add	x9, x8, x20
  42332c:	cmp	x8, #0x0
  423330:	csel	x19, xzr, x9, eq  // eq = none
  423334:	cmp	x24, #0x100
  423338:	b.ne	4233e0 <ferror@plt+0x21650>  // b.any
  42333c:	adrp	x23, 48e000 <stdout@@GLIBC_2.17+0x2180>
  423340:	ldr	x2, [x23, #120]
  423344:	cbz	x2, 423394 <ferror@plt+0x21604>
  423348:	add	x8, x2, #0xf
  42334c:	and	x8, x8, #0xfffffffffffffff0
  423350:	cmn	x2, #0xf
  423354:	csinv	x8, x8, xzr, cc  // cc = lo, ul, last
  423358:	cmp	x20, x8
  42335c:	b.ls	423394 <ferror@plt+0x21604>  // b.plast
  423360:	mov	x0, x21
  423364:	mov	x1, x20
  423368:	bl	42460c <ferror@plt+0x2287c>
  42336c:	cbz	w0, 423394 <ferror@plt+0x21604>
  423370:	adrp	x1, 468000 <warn@@Base+0x26c10>
  423374:	add	x1, x1, #0xeb3
  423378:	mov	w2, #0x5                   	// #5
  42337c:	mov	x0, xzr
  423380:	bl	401cc0 <dcgettext@plt>
  423384:	ldr	x8, [x23, #120]
  423388:	sub	x2, x20, #0x1
  42338c:	add	x1, x8, #0x1
  423390:	bl	4413f0 <warn@@Base>
  423394:	adrp	x1, 468000 <warn@@Base+0x26c10>
  423398:	add	x1, x1, #0xee2
  42339c:	mov	w2, #0x5                   	// #5
  4233a0:	mov	x0, xzr
  4233a4:	bl	401cc0 <dcgettext@plt>
  4233a8:	mov	x1, x20
  4233ac:	bl	401d10 <printf@plt>
  4233b0:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4233b4:	str	x20, [x8, #112]
  4233b8:	cbz	x19, 42342c <ferror@plt+0x2169c>
  4233bc:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4233c0:	add	x1, x1, #0xf02
  4233c4:	mov	w2, #0x5                   	// #5
  4233c8:	mov	x0, xzr
  4233cc:	bl	401cc0 <dcgettext@plt>
  4233d0:	mov	x1, x19
  4233d4:	bl	401d10 <printf@plt>
  4233d8:	str	x19, [x23, #120]
  4233dc:	b	42342c <ferror@plt+0x2169c>
  4233e0:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4233e4:	add	x1, x1, #0xee2
  4233e8:	mov	w2, #0x5                   	// #5
  4233ec:	mov	x0, xzr
  4233f0:	bl	401cc0 <dcgettext@plt>
  4233f4:	mov	x1, x20
  4233f8:	bl	401d10 <printf@plt>
  4233fc:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  423400:	str	x20, [x8, #128]
  423404:	cbz	x19, 42342c <ferror@plt+0x2169c>
  423408:	adrp	x1, 468000 <warn@@Base+0x26c10>
  42340c:	add	x1, x1, #0xf02
  423410:	mov	w2, #0x5                   	// #5
  423414:	mov	x0, xzr
  423418:	bl	401cc0 <dcgettext@plt>
  42341c:	mov	x1, x19
  423420:	bl	401d10 <printf@plt>
  423424:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  423428:	str	x19, [x8, #136]
  42342c:	cbz	x22, 423454 <ferror@plt+0x216c4>
  423430:	ldr	x8, [sp, #8]
  423434:	cbz	x8, 423454 <ferror@plt+0x216c4>
  423438:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42343c:	add	x1, x1, #0x2de
  423440:	mov	w2, #0x5                   	// #5
  423444:	mov	x0, xzr
  423448:	bl	401cc0 <dcgettext@plt>
  42344c:	ldr	x1, [sp, #8]
  423450:	bl	401d10 <printf@plt>
  423454:	mov	w0, #0xa                   	// #10
  423458:	bl	401d40 <putchar@plt>
  42345c:	mov	w0, #0x1                   	// #1
  423460:	ldp	x20, x19, [sp, #64]
  423464:	ldp	x22, x21, [sp, #48]
  423468:	ldp	x24, x23, [sp, #32]
  42346c:	ldp	x29, x30, [sp, #16]
  423470:	add	sp, sp, #0x50
  423474:	ret
  423478:	adrp	x1, 468000 <warn@@Base+0x26c10>
  42347c:	add	x1, x1, #0xe58
  423480:	mov	w2, #0x5                   	// #5
  423484:	mov	x0, xzr
  423488:	bl	401cc0 <dcgettext@plt>
  42348c:	ldr	x1, [x19, #112]
  423490:	bl	401d10 <printf@plt>
  423494:	b	42345c <ferror@plt+0x216cc>
  423498:	adrp	x1, 468000 <warn@@Base+0x26c10>
  42349c:	add	x1, x1, #0xe58
  4234a0:	mov	w2, #0x5                   	// #5
  4234a4:	mov	x0, xzr
  4234a8:	bl	401cc0 <dcgettext@plt>
  4234ac:	ldr	x1, [x19, #128]
  4234b0:	bl	401d10 <printf@plt>
  4234b4:	b	42345c <ferror@plt+0x216cc>
  4234b8:	sub	sp, sp, #0x80
  4234bc:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4234c0:	ldr	w8, [x8, #100]
  4234c4:	stp	x29, x30, [sp, #32]
  4234c8:	stp	x28, x27, [sp, #48]
  4234cc:	stp	x26, x25, [sp, #64]
  4234d0:	stp	x24, x23, [sp, #80]
  4234d4:	stp	x22, x21, [sp, #96]
  4234d8:	stp	x20, x19, [sp, #112]
  4234dc:	ldr	x21, [x1, #32]
  4234e0:	ldr	x20, [x1, #8]
  4234e4:	mov	x19, x1
  4234e8:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4234ec:	mov	x28, x0
  4234f0:	mov	w9, #0x4                   	// #4
  4234f4:	cmp	w8, #0x0
  4234f8:	mov	w8, #0x8                   	// #8
  4234fc:	add	x1, x1, #0x934
  423500:	mov	w2, #0x5                   	// #5
  423504:	mov	x0, xzr
  423508:	add	x29, sp, #0x20
  42350c:	csel	w22, w8, w9, eq  // eq = none
  423510:	bl	401cc0 <dcgettext@plt>
  423514:	bl	401d10 <printf@plt>
  423518:	ldr	x8, [x19, #8]
  42351c:	cmp	x8, #0x8
  423520:	b.cc	423530 <ferror@plt+0x217a0>  // b.lo, b.ul, b.last
  423524:	sub	x9, x22, #0x1
  423528:	tst	x9, x8
  42352c:	b.eq	42356c <ferror@plt+0x217dc>  // b.none
  423530:	adrp	x1, 468000 <warn@@Base+0x26c10>
  423534:	add	x1, x1, #0x947
  423538:	mov	w2, #0x5                   	// #5
  42353c:	mov	x0, xzr
  423540:	bl	401cc0 <dcgettext@plt>
  423544:	ldr	x1, [x19, #8]
  423548:	bl	401d10 <printf@plt>
  42354c:	ldp	x20, x19, [sp, #112]
  423550:	ldp	x22, x21, [sp, #96]
  423554:	ldp	x24, x23, [sp, #80]
  423558:	ldp	x26, x25, [sp, #64]
  42355c:	ldp	x28, x27, [sp, #48]
  423560:	ldp	x29, x30, [sp, #32]
  423564:	add	sp, sp, #0x80
  423568:	ret
  42356c:	add	x24, x21, x20
  423570:	sub	w8, w22, #0x1
  423574:	adrp	x20, 468000 <warn@@Base+0x26c10>
  423578:	adrp	x25, 465000 <warn@@Base+0x23c10>
  42357c:	stur	w8, [x29, #-4]
  423580:	neg	w8, w22
  423584:	add	x20, x20, #0x971
  423588:	add	x25, x25, #0xbcc
  42358c:	str	x22, [sp, #8]
  423590:	stur	w8, [x29, #-8]
  423594:	str	x28, [sp, #16]
  423598:	b	4235bc <ferror@plt+0x2182c>
  42359c:	mov	w2, #0x5                   	// #5
  4235a0:	mov	x0, xzr
  4235a4:	mov	x1, x20
  4235a8:	bl	401cc0 <dcgettext@plt>
  4235ac:	ldr	x1, [x19, #8]
  4235b0:	bl	401d10 <printf@plt>
  4235b4:	mov	w23, #0x3                   	// #3
  4235b8:	cbnz	w23, 423a08 <ferror@plt+0x21c78>
  4235bc:	cmp	x21, x24
  4235c0:	b.cs	423a08 <ferror@plt+0x21c78>  // b.hs, b.nlast
  4235c4:	sub	x8, x24, x21
  4235c8:	cmp	x8, #0x7
  4235cc:	b.ls	42359c <ferror@plt+0x2180c>  // b.plast
  4235d0:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4180>
  4235d4:	ldr	x8, [x22, #3328]
  4235d8:	mov	w1, #0x4                   	// #4
  4235dc:	mov	x0, x21
  4235e0:	blr	x8
  4235e4:	ldr	x8, [x22, #3328]
  4235e8:	mov	x27, x0
  4235ec:	add	x0, x21, #0x4
  4235f0:	mov	w1, #0x4                   	// #4
  4235f4:	blr	x8
  4235f8:	add	x21, x21, #0x8
  4235fc:	mov	x26, x0
  423600:	sub	x8, x24, x21
  423604:	cmp	x8, w26, uxtw
  423608:	b.cs	423630 <ferror@plt+0x218a0>  // b.hs, b.nlast
  42360c:	adrp	x1, 468000 <warn@@Base+0x26c10>
  423610:	mov	w2, #0x5                   	// #5
  423614:	mov	x0, xzr
  423618:	add	x1, x1, #0x989
  42361c:	bl	401cc0 <dcgettext@plt>
  423620:	mov	w1, w27
  423624:	mov	w2, w26
  423628:	bl	401d10 <printf@plt>
  42362c:	b	4235b4 <ferror@plt+0x21824>
  423630:	mov	x22, x20
  423634:	lsr	w20, w27, #29
  423638:	cmp	w20, #0x6
  42363c:	b.ne	423688 <ferror@plt+0x218f8>  // b.any
  423640:	ldrh	w8, [x28, #82]
  423644:	cmp	w8, #0x3e
  423648:	b.hi	4237b0 <ferror@plt+0x21a20>  // b.pmore
  42364c:	mov	w9, #0x1                   	// #1
  423650:	mov	x10, #0x48                  	// #72
  423654:	lsl	x9, x9, x8
  423658:	movk	x10, #0x4000, lsl #48
  42365c:	tst	x9, x10
  423660:	b.eq	4237b0 <ferror@plt+0x21a20>  // b.none
  423664:	cmp	w26, #0x4
  423668:	b.ne	4236e0 <ferror@plt+0x21950>  // b.any
  42366c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  423670:	ldr	x8, [x8, #3328]
  423674:	mov	w1, #0x4                   	// #4
  423678:	mov	x0, x21
  42367c:	blr	x8
  423680:	mov	x28, x0
  423684:	b	4236e4 <ferror@plt+0x21954>
  423688:	cmp	w27, #0x2
  42368c:	b.eq	423734 <ferror@plt+0x219a4>  // b.none
  423690:	cmp	w27, #0x1
  423694:	b.ne	423958 <ferror@plt+0x21bc8>  // b.any
  423698:	adrp	x1, 468000 <warn@@Base+0x26c10>
  42369c:	mov	w2, #0x5                   	// #5
  4236a0:	mov	x0, xzr
  4236a4:	add	x1, x1, #0xad7
  4236a8:	bl	401cc0 <dcgettext@plt>
  4236ac:	bl	401d10 <printf@plt>
  4236b0:	ldr	x1, [sp, #8]
  4236b4:	cmp	w1, w26
  4236b8:	b.ne	4237f4 <ferror@plt+0x21a64>  // b.any
  4236bc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4236c0:	ldr	x8, [x8, #3328]
  4236c4:	mov	x0, x21
  4236c8:	blr	x8
  4236cc:	mov	x1, x0
  4236d0:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  4236d4:	add	x0, x0, #0x1cd
  4236d8:	bl	401d10 <printf@plt>
  4236dc:	b	4239c0 <ferror@plt+0x21c30>
  4236e0:	mov	w28, wzr
  4236e4:	mov	w8, #0xc0007fff            	// #-1073709057
  4236e8:	cmp	w27, w8
  4236ec:	mov	w23, wzr
  4236f0:	b.le	423768 <ferror@plt+0x219d8>
  4236f4:	mov	w8, #0xc000ffff            	// #-1073676289
  4236f8:	cmp	w27, w8
  4236fc:	b.gt	423814 <ferror@plt+0x21a84>
  423700:	mov	w8, #0x8000                	// #32768
  423704:	movk	w8, #0xc000, lsl #16
  423708:	cmp	w27, w8
  42370c:	b.eq	423844 <ferror@plt+0x21ab4>  // b.none
  423710:	mov	w8, #0x8001                	// #32769
  423714:	movk	w8, #0xc000, lsl #16
  423718:	cmp	w27, w8
  42371c:	b.ne	4238d0 <ferror@plt+0x21b40>  // b.any
  423720:	cmp	w26, #0x4
  423724:	b.ne	423900 <ferror@plt+0x21b70>  // b.any
  423728:	adrp	x0, 468000 <warn@@Base+0x26c10>
  42372c:	add	x0, x0, #0xab0
  423730:	b	423888 <ferror@plt+0x21af8>
  423734:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423738:	add	x0, x0, #0xae4
  42373c:	bl	401d10 <printf@plt>
  423740:	mov	x20, x22
  423744:	cbz	w26, 4239c4 <ferror@plt+0x21c34>
  423748:	adrp	x1, 468000 <warn@@Base+0x26c10>
  42374c:	mov	w2, #0x5                   	// #5
  423750:	mov	x0, xzr
  423754:	add	x1, x1, #0x9ef
  423758:	bl	401cc0 <dcgettext@plt>
  42375c:	mov	w1, w26
  423760:	bl	401d10 <printf@plt>
  423764:	b	4239c4 <ferror@plt+0x21c34>
  423768:	mov	w8, #0xc0000000            	// #-1073741824
  42376c:	cmp	w27, w8
  423770:	b.eq	423864 <ferror@plt+0x21ad4>  // b.none
  423774:	mov	w8, #0xc0000001            	// #-1073741823
  423778:	cmp	w27, w8
  42377c:	b.eq	4238b0 <ferror@plt+0x21b20>  // b.none
  423780:	mov	w8, #0x2                   	// #2
  423784:	movk	w8, #0xc000, lsl #16
  423788:	cmp	w27, w8
  42378c:	b.ne	4238d0 <ferror@plt+0x21b40>  // b.any
  423790:	cmp	w26, #0x4
  423794:	b.ne	423918 <ferror@plt+0x21b88>  // b.any
  423798:	adrp	x0, 468000 <warn@@Base+0x26c10>
  42379c:	add	x0, x0, #0xa3b
  4237a0:	bl	401d10 <printf@plt>
  4237a4:	mov	w0, w28
  4237a8:	bl	423d9c <ferror@plt+0x2200c>
  4237ac:	b	4238cc <ferror@plt+0x21b3c>
  4237b0:	mov	w9, #0xc0000000            	// #-1073741824
  4237b4:	cmp	w27, w9
  4237b8:	b.ne	423958 <ferror@plt+0x21bc8>  // b.any
  4237bc:	cmp	w8, #0xb7
  4237c0:	b.ne	423958 <ferror@plt+0x21bc8>  // b.any
  4237c4:	adrp	x0, 468000 <warn@@Base+0x26c10>
  4237c8:	add	x0, x0, #0xac5
  4237cc:	bl	401d10 <printf@plt>
  4237d0:	cmp	w26, #0x4
  4237d4:	b.ne	4237f4 <ferror@plt+0x21a64>  // b.any
  4237d8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4237dc:	ldr	x8, [x8, #3328]
  4237e0:	mov	w1, #0x4                   	// #4
  4237e4:	mov	x0, x21
  4237e8:	blr	x8
  4237ec:	bl	4242bc <ferror@plt+0x2252c>
  4237f0:	b	4239c0 <ferror@plt+0x21c30>
  4237f4:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4237f8:	mov	w2, #0x5                   	// #5
  4237fc:	mov	x0, xzr
  423800:	add	x1, x1, #0x9ef
  423804:	bl	401cc0 <dcgettext@plt>
  423808:	mov	w1, w26
  42380c:	bl	401d10 <printf@plt>
  423810:	b	4239c0 <ferror@plt+0x21c30>
  423814:	mov	w8, #0x1                   	// #1
  423818:	movk	w8, #0xc001, lsl #16
  42381c:	cmp	w27, w8
  423820:	b.eq	423878 <ferror@plt+0x21ae8>  // b.none
  423824:	mov	w8, #0xc0010000            	// #-1073676288
  423828:	cmp	w27, w8
  42382c:	b.ne	4238d0 <ferror@plt+0x21b40>  // b.any
  423830:	cmp	w26, #0x4
  423834:	b.ne	423898 <ferror@plt+0x21b08>  // b.any
  423838:	adrp	x0, 468000 <warn@@Base+0x26c10>
  42383c:	add	x0, x0, #0x9d0
  423840:	b	423854 <ferror@plt+0x21ac4>
  423844:	cmp	w26, #0x4
  423848:	b.ne	4238e8 <ferror@plt+0x21b58>  // b.any
  42384c:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423850:	add	x0, x0, #0xa06
  423854:	bl	401d10 <printf@plt>
  423858:	mov	w0, w28
  42385c:	bl	423a14 <ferror@plt+0x21c84>
  423860:	b	4238cc <ferror@plt+0x21b3c>
  423864:	cmp	w26, #0x4
  423868:	b.ne	423898 <ferror@plt+0x21b08>  // b.any
  42386c:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423870:	add	x0, x0, #0x9d0
  423874:	b	4238c0 <ferror@plt+0x21b30>
  423878:	cmp	w26, #0x4
  42387c:	b.ne	423930 <ferror@plt+0x21ba0>  // b.any
  423880:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423884:	add	x0, x0, #0xa72
  423888:	bl	401d10 <printf@plt>
  42388c:	mov	w0, w28
  423890:	bl	423e68 <ferror@plt+0x220d8>
  423894:	b	4238cc <ferror@plt+0x21b3c>
  423898:	adrp	x1, 468000 <warn@@Base+0x26c10>
  42389c:	mov	w2, #0x5                   	// #5
  4238a0:	mov	w23, #0x5                   	// #5
  4238a4:	mov	x0, xzr
  4238a8:	add	x1, x1, #0x9ab
  4238ac:	b	423944 <ferror@plt+0x21bb4>
  4238b0:	cmp	w26, #0x4
  4238b4:	b.ne	4238e8 <ferror@plt+0x21b58>  // b.any
  4238b8:	adrp	x0, 468000 <warn@@Base+0x26c10>
  4238bc:	add	x0, x0, #0xa06
  4238c0:	bl	401d10 <printf@plt>
  4238c4:	mov	w0, w28
  4238c8:	bl	424024 <ferror@plt+0x22294>
  4238cc:	mov	w23, #0x5                   	// #5
  4238d0:	ldr	x28, [sp, #16]
  4238d4:	cbz	w23, 423958 <ferror@plt+0x21bc8>
  4238d8:	cmp	w23, #0x5
  4238dc:	mov	x20, x22
  4238e0:	b.eq	4239c4 <ferror@plt+0x21c34>  // b.none
  4238e4:	b	4235b8 <ferror@plt+0x21828>
  4238e8:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4238ec:	mov	w2, #0x5                   	// #5
  4238f0:	mov	w23, #0x5                   	// #5
  4238f4:	mov	x0, xzr
  4238f8:	add	x1, x1, #0x9df
  4238fc:	b	423944 <ferror@plt+0x21bb4>
  423900:	adrp	x1, 468000 <warn@@Base+0x26c10>
  423904:	mov	w2, #0x5                   	// #5
  423908:	mov	w23, #0x5                   	// #5
  42390c:	mov	x0, xzr
  423910:	add	x1, x1, #0xa85
  423914:	b	423944 <ferror@plt+0x21bb4>
  423918:	adrp	x1, 468000 <warn@@Base+0x26c10>
  42391c:	mov	w2, #0x5                   	// #5
  423920:	mov	w23, #0x5                   	// #5
  423924:	mov	x0, xzr
  423928:	add	x1, x1, #0xa17
  42392c:	b	423944 <ferror@plt+0x21bb4>
  423930:	adrp	x1, 468000 <warn@@Base+0x26c10>
  423934:	mov	w2, #0x5                   	// #5
  423938:	mov	w23, #0x5                   	// #5
  42393c:	mov	x0, xzr
  423940:	add	x1, x1, #0xa49
  423944:	bl	401cc0 <dcgettext@plt>
  423948:	mov	w1, w26
  42394c:	bl	401d10 <printf@plt>
  423950:	ldr	x28, [sp, #16]
  423954:	cbnz	w23, 4238d8 <ferror@plt+0x21b48>
  423958:	adrp	x9, 468000 <warn@@Base+0x26c10>
  42395c:	adrp	x10, 468000 <warn@@Base+0x26c10>
  423960:	cmp	w20, #0x7
  423964:	lsr	w8, w27, #30
  423968:	add	x9, x9, #0xb36
  42396c:	add	x10, x10, #0xb13
  423970:	csel	x9, x10, x9, cc  // cc = lo, ul, last
  423974:	cmp	w8, #0x3
  423978:	adrp	x8, 468000 <warn@@Base+0x26c10>
  42397c:	add	x8, x8, #0xafa
  423980:	csel	x1, x8, x9, cc  // cc = lo, ul, last
  423984:	mov	w2, #0x5                   	// #5
  423988:	mov	x0, xzr
  42398c:	bl	401cc0 <dcgettext@plt>
  423990:	mov	w1, w27
  423994:	bl	401d10 <printf@plt>
  423998:	cbz	w26, 4239b8 <ferror@plt+0x21c28>
  42399c:	and	x20, x26, #0xffffffff
  4239a0:	mov	x23, x21
  4239a4:	ldrb	w1, [x23], #1
  4239a8:	mov	x0, x25
  4239ac:	bl	401d10 <printf@plt>
  4239b0:	subs	x20, x20, #0x1
  4239b4:	b.ne	4239a4 <ferror@plt+0x21c14>  // b.any
  4239b8:	mov	w0, #0x3e                  	// #62
  4239bc:	bl	401d40 <putchar@plt>
  4239c0:	mov	x20, x22
  4239c4:	ldp	w9, w8, [x29, #-8]
  4239c8:	add	w8, w8, w26
  4239cc:	and	w8, w8, w9
  4239d0:	add	x21, x21, x8
  4239d4:	cmp	x21, x24
  4239d8:	b.eq	4235b4 <ferror@plt+0x21824>  // b.none
  4239dc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4239e0:	ldr	w8, [x8, #3272]
  4239e4:	cbz	w8, 4239f4 <ferror@plt+0x21c64>
  4239e8:	adrp	x0, 454000 <warn@@Base+0x12c10>
  4239ec:	add	x0, x0, #0x81
  4239f0:	b	4239fc <ferror@plt+0x21c6c>
  4239f4:	adrp	x0, 466000 <warn@@Base+0x24c10>
  4239f8:	add	x0, x0, #0x213
  4239fc:	bl	401d10 <printf@plt>
  423a00:	mov	w23, wzr
  423a04:	b	4235b8 <ferror@plt+0x21828>
  423a08:	mov	w0, #0xa                   	// #10
  423a0c:	bl	401d40 <putchar@plt>
  423a10:	b	42354c <ferror@plt+0x217bc>
  423a14:	stp	x29, x30, [sp, #-96]!
  423a18:	stp	x28, x27, [sp, #16]
  423a1c:	stp	x26, x25, [sp, #32]
  423a20:	stp	x24, x23, [sp, #48]
  423a24:	stp	x22, x21, [sp, #64]
  423a28:	stp	x20, x19, [sp, #80]
  423a2c:	mov	x29, sp
  423a30:	cbz	w0, 423d68 <ferror@plt+0x21fd8>
  423a34:	adrp	x21, 447000 <warn@@Base+0x5c10>
  423a38:	adrp	x23, 454000 <warn@@Base+0x12c10>
  423a3c:	adrp	x24, 468000 <warn@@Base+0x26c10>
  423a40:	adrp	x25, 468000 <warn@@Base+0x26c10>
  423a44:	adrp	x26, 468000 <warn@@Base+0x26c10>
  423a48:	adrp	x27, 468000 <warn@@Base+0x26c10>
  423a4c:	adrp	x28, 468000 <warn@@Base+0x26c10>
  423a50:	mov	w19, w0
  423a54:	add	x21, x21, #0x1bc
  423a58:	add	x23, x23, #0x81
  423a5c:	add	x24, x24, #0xbf6
  423a60:	add	x25, x25, #0xc02
  423a64:	add	x26, x26, #0xc0e
  423a68:	add	x27, x27, #0xc1b
  423a6c:	mov	w22, #0x1000000             	// #16777216
  423a70:	add	x28, x28, #0xc27
  423a74:	neg	w8, w19
  423a78:	and	w20, w19, w8
  423a7c:	cmp	w20, #0xfff
  423a80:	eor	w19, w20, w19
  423a84:	b.le	423ac0 <ferror@plt+0x21d30>
  423a88:	cmp	w20, #0x40, lsl #12
  423a8c:	b.lt	423af8 <ferror@plt+0x21d68>  // b.tstop
  423a90:	cmp	w20, #0x200, lsl #12
  423a94:	b.lt	423b60 <ferror@plt+0x21dd0>  // b.tstop
  423a98:	cmp	w20, #0x800, lsl #12
  423a9c:	b.ge	423bd4 <ferror@plt+0x21e44>  // b.tcont
  423aa0:	cmp	w20, #0x200, lsl #12
  423aa4:	b.eq	423bf0 <ferror@plt+0x21e60>  // b.none
  423aa8:	cmp	w20, #0x400, lsl #12
  423aac:	b.ne	423d3c <ferror@plt+0x21fac>  // b.any
  423ab0:	mov	x0, x26
  423ab4:	bl	401d10 <printf@plt>
  423ab8:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423abc:	b	423d80 <ferror@plt+0x21ff0>
  423ac0:	cmp	w20, #0x7f
  423ac4:	b.gt	423b2c <ferror@plt+0x21d9c>
  423ac8:	sub	w8, w20, #0x1
  423acc:	cmp	w8, #0x3f
  423ad0:	b.hi	423d3c <ferror@plt+0x21fac>  // b.pmore
  423ad4:	adr	x9, 423ae4 <ferror@plt+0x21d54>
  423ad8:	ldrb	w10, [x21, x8]
  423adc:	add	x9, x9, x10, lsl #2
  423ae0:	br	x9
  423ae4:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423ae8:	add	x0, x0, #0xb63
  423aec:	bl	401d10 <printf@plt>
  423af0:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423af4:	b	423d80 <ferror@plt+0x21ff0>
  423af8:	cmp	w20, #0x8, lsl #12
  423afc:	b.ge	423b88 <ferror@plt+0x21df8>  // b.tcont
  423b00:	cmp	w20, #0x1, lsl #12
  423b04:	b.eq	423c78 <ferror@plt+0x21ee8>  // b.none
  423b08:	cmp	w20, #0x2, lsl #12
  423b0c:	b.eq	423c8c <ferror@plt+0x21efc>  // b.none
  423b10:	cmp	w20, #0x4, lsl #12
  423b14:	b.ne	423d3c <ferror@plt+0x21fac>  // b.any
  423b18:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423b1c:	add	x0, x0, #0xbb1
  423b20:	bl	401d10 <printf@plt>
  423b24:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423b28:	b	423d80 <ferror@plt+0x21ff0>
  423b2c:	cmp	w20, #0x1ff
  423b30:	b.le	423bb0 <ferror@plt+0x21e20>
  423b34:	cmp	w20, #0x200
  423b38:	b.eq	423ca0 <ferror@plt+0x21f10>  // b.none
  423b3c:	cmp	w20, #0x400
  423b40:	b.eq	423cb4 <ferror@plt+0x21f24>  // b.none
  423b44:	cmp	w20, #0x800
  423b48:	b.ne	423d3c <ferror@plt+0x21fac>  // b.any
  423b4c:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423b50:	add	x0, x0, #0xb96
  423b54:	bl	401d10 <printf@plt>
  423b58:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423b5c:	b	423d80 <ferror@plt+0x21ff0>
  423b60:	cmp	w20, #0x40, lsl #12
  423b64:	b.eq	423cc8 <ferror@plt+0x21f38>  // b.none
  423b68:	cmp	w20, #0x80, lsl #12
  423b6c:	b.eq	423cdc <ferror@plt+0x21f4c>  // b.none
  423b70:	cmp	w20, #0x100, lsl #12
  423b74:	b.ne	423d3c <ferror@plt+0x21fac>  // b.any
  423b78:	mov	x0, x24
  423b7c:	bl	401d10 <printf@plt>
  423b80:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423b84:	b	423d80 <ferror@plt+0x21ff0>
  423b88:	b.eq	423cf0 <ferror@plt+0x21f60>  // b.none
  423b8c:	cmp	w20, #0x10, lsl #12
  423b90:	b.eq	423d04 <ferror@plt+0x21f74>  // b.none
  423b94:	cmp	w20, #0x20, lsl #12
  423b98:	b.ne	423d3c <ferror@plt+0x21fac>  // b.any
  423b9c:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423ba0:	add	x0, x0, #0xbcc
  423ba4:	bl	401d10 <printf@plt>
  423ba8:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423bac:	b	423d80 <ferror@plt+0x21ff0>
  423bb0:	cmp	w20, #0x80
  423bb4:	b.eq	423d18 <ferror@plt+0x21f88>  // b.none
  423bb8:	cmp	w20, #0x100
  423bbc:	b.ne	423d3c <ferror@plt+0x21fac>  // b.any
  423bc0:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423bc4:	add	x0, x0, #0xb89
  423bc8:	bl	401d10 <printf@plt>
  423bcc:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423bd0:	b	423d80 <ferror@plt+0x21ff0>
  423bd4:	b.eq	423d2c <ferror@plt+0x21f9c>  // b.none
  423bd8:	cmp	w20, w22
  423bdc:	b.ne	423d3c <ferror@plt+0x21fac>  // b.any
  423be0:	mov	x0, x28
  423be4:	bl	401d10 <printf@plt>
  423be8:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423bec:	b	423d80 <ferror@plt+0x21ff0>
  423bf0:	mov	x0, x25
  423bf4:	bl	401d10 <printf@plt>
  423bf8:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423bfc:	b	423d80 <ferror@plt+0x21ff0>
  423c00:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423c04:	add	x0, x0, #0xb68
  423c08:	bl	401d10 <printf@plt>
  423c0c:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423c10:	b	423d80 <ferror@plt+0x21ff0>
  423c14:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423c18:	add	x0, x0, #0xb6c
  423c1c:	bl	401d10 <printf@plt>
  423c20:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423c24:	b	423d80 <ferror@plt+0x21ff0>
  423c28:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423c2c:	add	x0, x0, #0xb72
  423c30:	bl	401d10 <printf@plt>
  423c34:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423c38:	b	423d80 <ferror@plt+0x21ff0>
  423c3c:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423c40:	add	x0, x0, #0xb71
  423c44:	bl	401d10 <printf@plt>
  423c48:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423c4c:	b	423d80 <ferror@plt+0x21ff0>
  423c50:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423c54:	add	x0, x0, #0xb77
  423c58:	bl	401d10 <printf@plt>
  423c5c:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423c60:	b	423d80 <ferror@plt+0x21ff0>
  423c64:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423c68:	add	x0, x0, #0xb7e
  423c6c:	bl	401d10 <printf@plt>
  423c70:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423c74:	b	423d80 <ferror@plt+0x21ff0>
  423c78:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423c7c:	add	x0, x0, #0xb9f
  423c80:	bl	401d10 <printf@plt>
  423c84:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423c88:	b	423d80 <ferror@plt+0x21ff0>
  423c8c:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423c90:	add	x0, x0, #0xba8
  423c94:	bl	401d10 <printf@plt>
  423c98:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423c9c:	b	423d80 <ferror@plt+0x21ff0>
  423ca0:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423ca4:	add	x0, x0, #0xbfe
  423ca8:	bl	401d10 <printf@plt>
  423cac:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423cb0:	b	423d80 <ferror@plt+0x21ff0>
  423cb4:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423cb8:	add	x0, x0, #0xb8e
  423cbc:	bl	401d10 <printf@plt>
  423cc0:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423cc4:	b	423d80 <ferror@plt+0x21ff0>
  423cc8:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423ccc:	add	x0, x0, #0xbda
  423cd0:	bl	401d10 <printf@plt>
  423cd4:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423cd8:	b	423d80 <ferror@plt+0x21ff0>
  423cdc:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423ce0:	add	x0, x0, #0xbe8
  423ce4:	bl	401d10 <printf@plt>
  423ce8:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423cec:	b	423d80 <ferror@plt+0x21ff0>
  423cf0:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423cf4:	add	x0, x0, #0xbba
  423cf8:	bl	401d10 <printf@plt>
  423cfc:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423d00:	b	423d80 <ferror@plt+0x21ff0>
  423d04:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423d08:	add	x0, x0, #0xbc3
  423d0c:	bl	401d10 <printf@plt>
  423d10:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423d14:	b	423d80 <ferror@plt+0x21ff0>
  423d18:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423d1c:	add	x0, x0, #0xb85
  423d20:	bl	401d10 <printf@plt>
  423d24:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423d28:	b	423d80 <ferror@plt+0x21ff0>
  423d2c:	mov	x0, x27
  423d30:	bl	401d10 <printf@plt>
  423d34:	cbnz	w19, 423d5c <ferror@plt+0x21fcc>
  423d38:	b	423d80 <ferror@plt+0x21ff0>
  423d3c:	adrp	x1, 451000 <warn@@Base+0xfc10>
  423d40:	mov	w2, #0x5                   	// #5
  423d44:	mov	x0, xzr
  423d48:	add	x1, x1, #0x4e0
  423d4c:	bl	401cc0 <dcgettext@plt>
  423d50:	mov	w1, w20
  423d54:	bl	401d10 <printf@plt>
  423d58:	cbz	w19, 423d80 <ferror@plt+0x21ff0>
  423d5c:	mov	x0, x23
  423d60:	bl	401d10 <printf@plt>
  423d64:	b	423a74 <ferror@plt+0x21ce4>
  423d68:	adrp	x1, 468000 <warn@@Base+0x26c10>
  423d6c:	add	x1, x1, #0xb5c
  423d70:	mov	w2, #0x5                   	// #5
  423d74:	mov	x0, xzr
  423d78:	bl	401cc0 <dcgettext@plt>
  423d7c:	bl	401d10 <printf@plt>
  423d80:	ldp	x20, x19, [sp, #80]
  423d84:	ldp	x22, x21, [sp, #64]
  423d88:	ldp	x24, x23, [sp, #48]
  423d8c:	ldp	x26, x25, [sp, #32]
  423d90:	ldp	x28, x27, [sp, #16]
  423d94:	ldp	x29, x30, [sp], #96
  423d98:	ret
  423d9c:	stp	x29, x30, [sp, #-64]!
  423da0:	stp	x24, x23, [sp, #16]
  423da4:	stp	x22, x21, [sp, #32]
  423da8:	stp	x20, x19, [sp, #48]
  423dac:	mov	x29, sp
  423db0:	cbz	w0, 423e3c <ferror@plt+0x220ac>
  423db4:	adrp	x20, 468000 <warn@@Base+0x26c10>
  423db8:	adrp	x21, 454000 <warn@@Base+0x12c10>
  423dbc:	adrp	x22, 468000 <warn@@Base+0x26c10>
  423dc0:	adrp	x23, 451000 <warn@@Base+0xfc10>
  423dc4:	mov	w19, w0
  423dc8:	add	x20, x20, #0xc37
  423dcc:	add	x21, x21, #0x81
  423dd0:	add	x22, x22, #0xc33
  423dd4:	add	x23, x23, #0x4e0
  423dd8:	neg	w8, w19
  423ddc:	and	w24, w19, w8
  423de0:	cmp	w24, #0x2
  423de4:	eor	w19, w24, w19
  423de8:	b.eq	423e04 <ferror@plt+0x22074>  // b.none
  423dec:	cmp	w24, #0x1
  423df0:	b.ne	423e14 <ferror@plt+0x22084>  // b.any
  423df4:	mov	x0, x22
  423df8:	bl	401d10 <printf@plt>
  423dfc:	cbnz	w19, 423e30 <ferror@plt+0x220a0>
  423e00:	b	423e54 <ferror@plt+0x220c4>
  423e04:	mov	x0, x20
  423e08:	bl	401d10 <printf@plt>
  423e0c:	cbnz	w19, 423e30 <ferror@plt+0x220a0>
  423e10:	b	423e54 <ferror@plt+0x220c4>
  423e14:	mov	w2, #0x5                   	// #5
  423e18:	mov	x0, xzr
  423e1c:	mov	x1, x23
  423e20:	bl	401cc0 <dcgettext@plt>
  423e24:	mov	w1, w24
  423e28:	bl	401d10 <printf@plt>
  423e2c:	cbz	w19, 423e54 <ferror@plt+0x220c4>
  423e30:	mov	x0, x21
  423e34:	bl	401d10 <printf@plt>
  423e38:	b	423dd8 <ferror@plt+0x22048>
  423e3c:	adrp	x1, 468000 <warn@@Base+0x26c10>
  423e40:	add	x1, x1, #0xb5c
  423e44:	mov	w2, #0x5                   	// #5
  423e48:	mov	x0, xzr
  423e4c:	bl	401cc0 <dcgettext@plt>
  423e50:	bl	401d10 <printf@plt>
  423e54:	ldp	x20, x19, [sp, #48]
  423e58:	ldp	x22, x21, [sp, #32]
  423e5c:	ldp	x24, x23, [sp, #16]
  423e60:	ldp	x29, x30, [sp], #64
  423e64:	ret
  423e68:	stp	x29, x30, [sp, #-96]!
  423e6c:	stp	x28, x27, [sp, #16]
  423e70:	stp	x26, x25, [sp, #32]
  423e74:	stp	x24, x23, [sp, #48]
  423e78:	stp	x22, x21, [sp, #64]
  423e7c:	stp	x20, x19, [sp, #80]
  423e80:	mov	x29, sp
  423e84:	cbz	w0, 423ff0 <ferror@plt+0x22260>
  423e88:	adrp	x23, 447000 <warn@@Base+0x5c10>
  423e8c:	adrp	x24, 468000 <warn@@Base+0x26c10>
  423e90:	adrp	x25, 468000 <warn@@Base+0x26c10>
  423e94:	adrp	x26, 468000 <warn@@Base+0x26c10>
  423e98:	adrp	x28, 454000 <warn@@Base+0x12c10>
  423e9c:	adrp	x27, 468000 <warn@@Base+0x26c10>
  423ea0:	adrp	x20, 468000 <warn@@Base+0x26c10>
  423ea4:	adrp	x21, 468000 <warn@@Base+0x26c10>
  423ea8:	mov	w19, w0
  423eac:	add	x23, x23, #0x1fc
  423eb0:	add	x24, x24, #0xc4d
  423eb4:	add	x25, x25, #0xc51
  423eb8:	add	x26, x26, #0xc55
  423ebc:	add	x28, x28, #0x81
  423ec0:	add	x27, x27, #0xc5a
  423ec4:	add	x20, x20, #0xc60
  423ec8:	add	x21, x21, #0xc69
  423ecc:	neg	w8, w19
  423ed0:	and	w22, w19, w8
  423ed4:	cmp	w22, #0x7f
  423ed8:	eor	w19, w22, w19
  423edc:	b.gt	423f10 <ferror@plt+0x22180>
  423ee0:	sub	w8, w22, #0x1
  423ee4:	cmp	w8, #0x3f
  423ee8:	b.hi	423fc4 <ferror@plt+0x22234>  // b.pmore
  423eec:	adr	x9, 423efc <ferror@plt+0x2216c>
  423ef0:	ldrb	w10, [x23, x8]
  423ef4:	add	x9, x9, x10, lsl #2
  423ef8:	br	x9
  423efc:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423f00:	add	x0, x0, #0xc3d
  423f04:	bl	401d10 <printf@plt>
  423f08:	cbnz	w19, 423fe4 <ferror@plt+0x22254>
  423f0c:	b	424008 <ferror@plt+0x22278>
  423f10:	cmp	w22, #0x80
  423f14:	b.eq	423fa4 <ferror@plt+0x22214>  // b.none
  423f18:	cmp	w22, #0x100
  423f1c:	b.eq	423fb4 <ferror@plt+0x22224>  // b.none
  423f20:	cmp	w22, #0x200
  423f24:	b.ne	423fc4 <ferror@plt+0x22234>  // b.any
  423f28:	mov	x0, x21
  423f2c:	bl	401d10 <printf@plt>
  423f30:	cbnz	w19, 423fe4 <ferror@plt+0x22254>
  423f34:	b	424008 <ferror@plt+0x22278>
  423f38:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423f3c:	add	x0, x0, #0xc41
  423f40:	bl	401d10 <printf@plt>
  423f44:	cbnz	w19, 423fe4 <ferror@plt+0x22254>
  423f48:	b	424008 <ferror@plt+0x22278>
  423f4c:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423f50:	add	x0, x0, #0xc45
  423f54:	bl	401d10 <printf@plt>
  423f58:	cbnz	w19, 423fe4 <ferror@plt+0x22254>
  423f5c:	b	424008 <ferror@plt+0x22278>
  423f60:	adrp	x0, 468000 <warn@@Base+0x26c10>
  423f64:	add	x0, x0, #0xc49
  423f68:	bl	401d10 <printf@plt>
  423f6c:	cbnz	w19, 423fe4 <ferror@plt+0x22254>
  423f70:	b	424008 <ferror@plt+0x22278>
  423f74:	mov	x0, x24
  423f78:	bl	401d10 <printf@plt>
  423f7c:	cbnz	w19, 423fe4 <ferror@plt+0x22254>
  423f80:	b	424008 <ferror@plt+0x22278>
  423f84:	mov	x0, x25
  423f88:	bl	401d10 <printf@plt>
  423f8c:	cbnz	w19, 423fe4 <ferror@plt+0x22254>
  423f90:	b	424008 <ferror@plt+0x22278>
  423f94:	mov	x0, x26
  423f98:	bl	401d10 <printf@plt>
  423f9c:	cbnz	w19, 423fe4 <ferror@plt+0x22254>
  423fa0:	b	424008 <ferror@plt+0x22278>
  423fa4:	mov	x0, x27
  423fa8:	bl	401d10 <printf@plt>
  423fac:	cbnz	w19, 423fe4 <ferror@plt+0x22254>
  423fb0:	b	424008 <ferror@plt+0x22278>
  423fb4:	mov	x0, x20
  423fb8:	bl	401d10 <printf@plt>
  423fbc:	cbnz	w19, 423fe4 <ferror@plt+0x22254>
  423fc0:	b	424008 <ferror@plt+0x22278>
  423fc4:	adrp	x1, 451000 <warn@@Base+0xfc10>
  423fc8:	mov	w2, #0x5                   	// #5
  423fcc:	mov	x0, xzr
  423fd0:	add	x1, x1, #0x4e0
  423fd4:	bl	401cc0 <dcgettext@plt>
  423fd8:	mov	w1, w22
  423fdc:	bl	401d10 <printf@plt>
  423fe0:	cbz	w19, 424008 <ferror@plt+0x22278>
  423fe4:	mov	x0, x28
  423fe8:	bl	401d10 <printf@plt>
  423fec:	b	423ecc <ferror@plt+0x2213c>
  423ff0:	adrp	x1, 468000 <warn@@Base+0x26c10>
  423ff4:	add	x1, x1, #0xb5c
  423ff8:	mov	w2, #0x5                   	// #5
  423ffc:	mov	x0, xzr
  424000:	bl	401cc0 <dcgettext@plt>
  424004:	bl	401d10 <printf@plt>
  424008:	ldp	x20, x19, [sp, #80]
  42400c:	ldp	x22, x21, [sp, #64]
  424010:	ldp	x24, x23, [sp, #48]
  424014:	ldp	x26, x25, [sp, #32]
  424018:	ldp	x28, x27, [sp, #16]
  42401c:	ldp	x29, x30, [sp], #96
  424020:	ret
  424024:	stp	x29, x30, [sp, #-96]!
  424028:	stp	x28, x27, [sp, #16]
  42402c:	stp	x26, x25, [sp, #32]
  424030:	stp	x24, x23, [sp, #48]
  424034:	stp	x22, x21, [sp, #64]
  424038:	stp	x20, x19, [sp, #80]
  42403c:	mov	x29, sp
  424040:	cbz	w0, 4242a0 <ferror@plt+0x22510>
  424044:	adrp	x25, 447000 <warn@@Base+0x5c10>
  424048:	adrp	x20, 454000 <warn@@Base+0x12c10>
  42404c:	adrp	x21, 451000 <warn@@Base+0xfc10>
  424050:	adrp	x26, 468000 <warn@@Base+0x26c10>
  424054:	adrp	x27, 468000 <warn@@Base+0x26c10>
  424058:	adrp	x28, 468000 <warn@@Base+0x26c10>
  42405c:	adrp	x22, 468000 <warn@@Base+0x26c10>
  424060:	adrp	x23, 468000 <warn@@Base+0x26c10>
  424064:	mov	w19, w0
  424068:	add	x25, x25, #0x23c
  42406c:	add	x20, x20, #0x81
  424070:	add	x21, x21, #0x4e0
  424074:	add	x26, x26, #0xb9f
  424078:	add	x27, x27, #0xba8
  42407c:	add	x28, x28, #0xbb1
  424080:	add	x22, x22, #0xbba
  424084:	add	x23, x23, #0xbc3
  424088:	neg	w8, w19
  42408c:	and	w24, w19, w8
  424090:	cmp	w24, #0x1ff
  424094:	eor	w19, w24, w19
  424098:	b.gt	4240cc <ferror@plt+0x2233c>
  42409c:	sub	w8, w24, #0x1
  4240a0:	cmp	w8, #0x3f
  4240a4:	b.hi	42412c <ferror@plt+0x2239c>  // b.pmore
  4240a8:	adr	x9, 4240b8 <ferror@plt+0x22328>
  4240ac:	ldrb	w10, [x25, x8]
  4240b0:	add	x9, x9, x10, lsl #2
  4240b4:	br	x9
  4240b8:	adrp	x0, 468000 <warn@@Base+0x26c10>
  4240bc:	add	x0, x0, #0xc70
  4240c0:	bl	401d10 <printf@plt>
  4240c4:	cbnz	w19, 424294 <ferror@plt+0x22504>
  4240c8:	b	4242a0 <ferror@plt+0x22510>
  4240cc:	cmp	w24, #0x2, lsl #12
  4240d0:	b.lt	424100 <ferror@plt+0x22370>  // b.tstop
  4240d4:	cmp	w24, #0x8, lsl #12
  4240d8:	b.lt	424150 <ferror@plt+0x223c0>  // b.tstop
  4240dc:	b.eq	42422c <ferror@plt+0x2249c>  // b.none
  4240e0:	cmp	w24, #0x10, lsl #12
  4240e4:	b.eq	42423c <ferror@plt+0x224ac>  // b.none
  4240e8:	cmp	w24, #0x20, lsl #12
  4240ec:	b.ne	424194 <ferror@plt+0x22404>  // b.any
  4240f0:	mov	x0, x23
  4240f4:	bl	401d10 <printf@plt>
  4240f8:	cbnz	w19, 424294 <ferror@plt+0x22504>
  4240fc:	b	4242a0 <ferror@plt+0x22510>
  424100:	cmp	w24, #0x7ff
  424104:	b.gt	424170 <ferror@plt+0x223e0>
  424108:	cmp	w24, #0x200
  42410c:	b.eq	42424c <ferror@plt+0x224bc>  // b.none
  424110:	cmp	w24, #0x400
  424114:	b.ne	424194 <ferror@plt+0x22404>  // b.any
  424118:	adrp	x0, 468000 <warn@@Base+0x26c10>
  42411c:	add	x0, x0, #0xb89
  424120:	bl	401d10 <printf@plt>
  424124:	cbnz	w19, 424294 <ferror@plt+0x22504>
  424128:	b	4242a0 <ferror@plt+0x22510>
  42412c:	cmp	w24, #0x80
  424130:	b.eq	424284 <ferror@plt+0x224f4>  // b.none
  424134:	cmp	w24, #0x100
  424138:	b.ne	424194 <ferror@plt+0x22404>  // b.any
  42413c:	adrp	x0, 468000 <warn@@Base+0x26c10>
  424140:	add	x0, x0, #0xb7e
  424144:	bl	401d10 <printf@plt>
  424148:	cbnz	w19, 424294 <ferror@plt+0x22504>
  42414c:	b	4242a0 <ferror@plt+0x22510>
  424150:	cmp	w24, #0x2, lsl #12
  424154:	b.eq	424260 <ferror@plt+0x224d0>  // b.none
  424158:	cmp	w24, #0x4, lsl #12
  42415c:	b.ne	424194 <ferror@plt+0x22404>  // b.any
  424160:	mov	x0, x27
  424164:	bl	401d10 <printf@plt>
  424168:	cbnz	w19, 424294 <ferror@plt+0x22504>
  42416c:	b	4242a0 <ferror@plt+0x22510>
  424170:	cmp	w24, #0x800
  424174:	b.eq	424270 <ferror@plt+0x224e0>  // b.none
  424178:	cmp	w24, #0x1, lsl #12
  42417c:	b.ne	424194 <ferror@plt+0x22404>  // b.any
  424180:	adrp	x0, 468000 <warn@@Base+0x26c10>
  424184:	add	x0, x0, #0xb96
  424188:	bl	401d10 <printf@plt>
  42418c:	cbnz	w19, 424294 <ferror@plt+0x22504>
  424190:	b	4242a0 <ferror@plt+0x22510>
  424194:	mov	w2, #0x5                   	// #5
  424198:	mov	x0, xzr
  42419c:	mov	x1, x21
  4241a0:	bl	401cc0 <dcgettext@plt>
  4241a4:	mov	w1, w24
  4241a8:	bl	401d10 <printf@plt>
  4241ac:	cbnz	w19, 424294 <ferror@plt+0x22504>
  4241b0:	b	4242a0 <ferror@plt+0x22510>
  4241b4:	adrp	x0, 468000 <warn@@Base+0x26c10>
  4241b8:	add	x0, x0, #0xc75
  4241bc:	bl	401d10 <printf@plt>
  4241c0:	cbnz	w19, 424294 <ferror@plt+0x22504>
  4241c4:	b	4242a0 <ferror@plt+0x22510>
  4241c8:	adrp	x0, 468000 <warn@@Base+0x26c10>
  4241cc:	add	x0, x0, #0xc79
  4241d0:	bl	401d10 <printf@plt>
  4241d4:	cbnz	w19, 424294 <ferror@plt+0x22504>
  4241d8:	b	4242a0 <ferror@plt+0x22510>
  4241dc:	adrp	x0, 468000 <warn@@Base+0x26c10>
  4241e0:	add	x0, x0, #0xb68
  4241e4:	bl	401d10 <printf@plt>
  4241e8:	cbnz	w19, 424294 <ferror@plt+0x22504>
  4241ec:	b	4242a0 <ferror@plt+0x22510>
  4241f0:	adrp	x0, 468000 <warn@@Base+0x26c10>
  4241f4:	add	x0, x0, #0xb6c
  4241f8:	bl	401d10 <printf@plt>
  4241fc:	cbnz	w19, 424294 <ferror@plt+0x22504>
  424200:	b	4242a0 <ferror@plt+0x22510>
  424204:	adrp	x0, 468000 <warn@@Base+0x26c10>
  424208:	add	x0, x0, #0xb72
  42420c:	bl	401d10 <printf@plt>
  424210:	cbnz	w19, 424294 <ferror@plt+0x22504>
  424214:	b	4242a0 <ferror@plt+0x22510>
  424218:	adrp	x0, 468000 <warn@@Base+0x26c10>
  42421c:	add	x0, x0, #0xb71
  424220:	bl	401d10 <printf@plt>
  424224:	cbnz	w19, 424294 <ferror@plt+0x22504>
  424228:	b	4242a0 <ferror@plt+0x22510>
  42422c:	mov	x0, x28
  424230:	bl	401d10 <printf@plt>
  424234:	cbnz	w19, 424294 <ferror@plt+0x22504>
  424238:	b	4242a0 <ferror@plt+0x22510>
  42423c:	mov	x0, x22
  424240:	bl	401d10 <printf@plt>
  424244:	cbnz	w19, 424294 <ferror@plt+0x22504>
  424248:	b	4242a0 <ferror@plt+0x22510>
  42424c:	adrp	x0, 468000 <warn@@Base+0x26c10>
  424250:	add	x0, x0, #0xb85
  424254:	bl	401d10 <printf@plt>
  424258:	cbnz	w19, 424294 <ferror@plt+0x22504>
  42425c:	b	4242a0 <ferror@plt+0x22510>
  424260:	mov	x0, x26
  424264:	bl	401d10 <printf@plt>
  424268:	cbnz	w19, 424294 <ferror@plt+0x22504>
  42426c:	b	4242a0 <ferror@plt+0x22510>
  424270:	adrp	x0, 468000 <warn@@Base+0x26c10>
  424274:	add	x0, x0, #0xb8e
  424278:	bl	401d10 <printf@plt>
  42427c:	cbnz	w19, 424294 <ferror@plt+0x22504>
  424280:	b	4242a0 <ferror@plt+0x22510>
  424284:	adrp	x0, 468000 <warn@@Base+0x26c10>
  424288:	add	x0, x0, #0xb77
  42428c:	bl	401d10 <printf@plt>
  424290:	cbz	w19, 4242a0 <ferror@plt+0x22510>
  424294:	mov	x0, x20
  424298:	bl	401d10 <printf@plt>
  42429c:	b	424088 <ferror@plt+0x222f8>
  4242a0:	ldp	x20, x19, [sp, #80]
  4242a4:	ldp	x22, x21, [sp, #64]
  4242a8:	ldp	x24, x23, [sp, #48]
  4242ac:	ldp	x26, x25, [sp, #32]
  4242b0:	ldp	x28, x27, [sp, #16]
  4242b4:	ldp	x29, x30, [sp], #96
  4242b8:	ret
  4242bc:	stp	x29, x30, [sp, #-64]!
  4242c0:	stp	x24, x23, [sp, #16]
  4242c4:	stp	x22, x21, [sp, #32]
  4242c8:	stp	x20, x19, [sp, #48]
  4242cc:	mov	x29, sp
  4242d0:	cbz	w0, 42435c <ferror@plt+0x225cc>
  4242d4:	adrp	x20, 468000 <warn@@Base+0x26c10>
  4242d8:	adrp	x21, 454000 <warn@@Base+0x12c10>
  4242dc:	adrp	x22, 468000 <warn@@Base+0x26c10>
  4242e0:	adrp	x23, 451000 <warn@@Base+0xfc10>
  4242e4:	mov	w19, w0
  4242e8:	add	x20, x20, #0xc81
  4242ec:	add	x21, x21, #0x81
  4242f0:	add	x22, x22, #0xc7d
  4242f4:	add	x23, x23, #0x4e0
  4242f8:	neg	w8, w19
  4242fc:	and	w24, w19, w8
  424300:	cmp	w24, #0x2
  424304:	eor	w19, w24, w19
  424308:	b.eq	424324 <ferror@plt+0x22594>  // b.none
  42430c:	cmp	w24, #0x1
  424310:	b.ne	424334 <ferror@plt+0x225a4>  // b.any
  424314:	mov	x0, x22
  424318:	bl	401d10 <printf@plt>
  42431c:	cbnz	w19, 424350 <ferror@plt+0x225c0>
  424320:	b	42435c <ferror@plt+0x225cc>
  424324:	mov	x0, x20
  424328:	bl	401d10 <printf@plt>
  42432c:	cbnz	w19, 424350 <ferror@plt+0x225c0>
  424330:	b	42435c <ferror@plt+0x225cc>
  424334:	mov	w2, #0x5                   	// #5
  424338:	mov	x0, xzr
  42433c:	mov	x1, x23
  424340:	bl	401cc0 <dcgettext@plt>
  424344:	mov	w1, w24
  424348:	bl	401d10 <printf@plt>
  42434c:	cbz	w19, 42435c <ferror@plt+0x225cc>
  424350:	mov	x0, x21
  424354:	bl	401d10 <printf@plt>
  424358:	b	4242f8 <ferror@plt+0x22568>
  42435c:	ldp	x20, x19, [sp, #48]
  424360:	ldp	x22, x21, [sp, #32]
  424364:	ldp	x24, x23, [sp, #16]
  424368:	ldp	x29, x30, [sp], #64
  42436c:	ret
  424370:	sub	sp, sp, #0x70
  424374:	stp	x29, x30, [sp, #16]
  424378:	stp	x28, x27, [sp, #32]
  42437c:	stp	x26, x25, [sp, #48]
  424380:	stp	x24, x23, [sp, #64]
  424384:	stp	x22, x21, [sp, #80]
  424388:	stp	x20, x19, [sp, #96]
  42438c:	ldr	x23, [x0, #112]
  424390:	mov	x21, x1
  424394:	adrp	x19, 48e000 <stdout@@GLIBC_2.17+0x2180>
  424398:	add	x29, sp, #0x10
  42439c:	cbz	x23, 4244c0 <ferror@plt+0x22730>
  4243a0:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4243a4:	ldr	x8, [x8, #144]
  4243a8:	mov	x22, x0
  4243ac:	cbz	x8, 4243b8 <ferror@plt+0x22628>
  4243b0:	cmp	x8, x22
  4243b4:	b.eq	4244c0 <ferror@plt+0x22730>  // b.none
  4243b8:	ldr	x8, [x22, #112]
  4243bc:	ldr	w9, [x22, #100]
  4243c0:	mov	w10, #0x50                  	// #80
  4243c4:	str	w2, [sp, #4]
  4243c8:	str	x3, [sp, #8]
  4243cc:	madd	x8, x9, x10, x8
  4243d0:	cmp	x23, x8
  4243d4:	b.cs	4244b0 <ferror@plt+0x22720>  // b.hs, b.nlast
  4243d8:	adrp	x24, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4243dc:	adrp	x25, 48c000 <stdout@@GLIBC_2.17+0x180>
  4243e0:	add	x24, x24, #0xb0
  4243e4:	mov	w20, #0x50                  	// #80
  4243e8:	b	424410 <ferror@plt+0x22680>
  4243ec:	ldr	x8, [x28]
  4243f0:	adrp	x9, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4243f4:	str	x8, [x9, #160]
  4243f8:	ldr	x8, [x22, #112]
  4243fc:	ldr	w9, [x22, #100]
  424400:	add	x23, x23, #0x50
  424404:	madd	x8, x9, x20, x8
  424408:	cmp	x23, x8
  42440c:	b.cs	4244b0 <ferror@plt+0x22720>  // b.hs, b.nlast
  424410:	ldr	w8, [x23, #4]
  424414:	cmp	w8, #0x2
  424418:	b.ne	4243f8 <ferror@plt+0x22668>  // b.any
  42441c:	ldr	w8, [x25, #100]
  424420:	cbz	w8, 424438 <ferror@plt+0x226a8>
  424424:	mov	x0, x22
  424428:	mov	x1, x23
  42442c:	mov	x2, x24
  424430:	bl	404294 <ferror@plt+0x2504>
  424434:	b	424448 <ferror@plt+0x226b8>
  424438:	mov	x0, x22
  42443c:	mov	x1, x23
  424440:	mov	x2, x24
  424444:	bl	404654 <ferror@plt+0x28c4>
  424448:	str	x0, [x19, #168]
  42444c:	ldr	w8, [x23, #40]
  424450:	ldr	w9, [x22, #100]
  424454:	cmp	w8, w9
  424458:	b.cs	4243f8 <ferror@plt+0x22668>  // b.hs, b.nlast
  42445c:	ldr	x9, [x22, #112]
  424460:	adrp	x1, 455000 <warn@@Base+0x13c10>
  424464:	mov	w2, #0x5                   	// #5
  424468:	mov	x0, xzr
  42446c:	madd	x28, x8, x20, x9
  424470:	ldr	x26, [x28, #32]!
  424474:	add	x1, x1, #0x525
  424478:	ldur	x27, [x28, #-8]
  42447c:	bl	401cc0 <dcgettext@plt>
  424480:	mov	x5, x0
  424484:	mov	w3, #0x1                   	// #1
  424488:	mov	x0, xzr
  42448c:	mov	x1, x22
  424490:	mov	x2, x27
  424494:	mov	x4, x26
  424498:	bl	402054 <ferror@plt+0x2c4>
  42449c:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4244a0:	str	x0, [x8, #152]
  4244a4:	cbnz	x0, 4243ec <ferror@plt+0x2265c>
  4244a8:	mov	x8, xzr
  4244ac:	b	4243f0 <ferror@plt+0x22660>
  4244b0:	ldr	x3, [sp, #8]
  4244b4:	ldr	w2, [sp, #4]
  4244b8:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4244bc:	str	x22, [x8, #144]
  4244c0:	ldr	x9, [x19, #168]
  4244c4:	mov	x0, xzr
  4244c8:	cbz	x9, 4245ec <ferror@plt+0x2285c>
  4244cc:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4244d0:	ldr	x8, [x8, #152]
  4244d4:	cbz	x8, 4245ec <ferror@plt+0x2285c>
  4244d8:	adrp	x10, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4244dc:	ldr	x11, [x10, #176]
  4244e0:	cmp	x11, #0x1
  4244e4:	b.lt	4245d4 <ferror@plt+0x22844>  // b.tstop
  4244e8:	adrp	x13, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4244ec:	ldr	x14, [x10, #176]
  4244f0:	ldr	x10, [x13, #160]
  4244f4:	mov	x12, xzr
  4244f8:	add	x13, x9, x11, lsl #5
  4244fc:	add	x11, x9, x14, lsl #5
  424500:	b	424524 <ferror@plt+0x22794>
  424504:	cmp	w15, #0x2
  424508:	mov	x0, x9
  42450c:	b.eq	4245d8 <ferror@plt+0x22848>  // b.none
  424510:	add	x9, x9, #0x20
  424514:	cmp	x9, x11
  424518:	mov	x13, x11
  42451c:	mov	x0, x12
  424520:	b.cs	4245d8 <ferror@plt+0x22848>  // b.hs, b.nlast
  424524:	ldr	x14, [x9]
  424528:	cmp	x14, x21
  42452c:	b.ne	424510 <ferror@plt+0x22780>  // b.any
  424530:	ldr	x14, [x9, #16]
  424534:	cmp	x14, x10
  424538:	b.cs	424510 <ferror@plt+0x22780>  // b.hs, b.nlast
  42453c:	ldrb	w15, [x8, x14]
  424540:	cbz	w15, 424510 <ferror@plt+0x22780>
  424544:	cmp	w15, #0x24
  424548:	b.ne	424560 <ferror@plt+0x227d0>  // b.any
  42454c:	add	x14, x14, x8
  424550:	ldrb	w15, [x14, #1]
  424554:	cbz	w15, 424560 <ferror@plt+0x227d0>
  424558:	ldrb	w14, [x14, #2]
  42455c:	cbz	w14, 424510 <ferror@plt+0x22780>
  424560:	ldrb	w14, [x9, #24]
  424564:	and	w15, w14, #0xf
  424568:	cbz	w2, 424504 <ferror@plt+0x22774>
  42456c:	cmp	w15, #0x4
  424570:	b.eq	424584 <ferror@plt+0x227f4>  // b.none
  424574:	cmp	w15, #0x2
  424578:	b.eq	424510 <ferror@plt+0x22780>  // b.none
  42457c:	cmp	w15, #0x1
  424580:	b.ne	42459c <ferror@plt+0x2280c>  // b.any
  424584:	ldr	x12, [x9, #8]
  424588:	cmp	x12, #0x0
  42458c:	csel	x13, x9, x13, eq  // eq = none
  424590:	mov	x12, x9
  424594:	mov	x9, x13
  424598:	b	424510 <ferror@plt+0x22780>
  42459c:	lsr	w13, w14, #4
  4245a0:	cbz	w13, 4245c8 <ferror@plt+0x22838>
  4245a4:	cmp	w13, #0x1
  4245a8:	b.ne	424510 <ferror@plt+0x22780>  // b.any
  4245ac:	cbz	x12, 4245c0 <ferror@plt+0x22830>
  4245b0:	ldrb	w13, [x12, #24]
  4245b4:	and	w13, w13, #0xf
  4245b8:	cmp	w13, #0x1
  4245bc:	b.eq	424510 <ferror@plt+0x22780>  // b.none
  4245c0:	mov	x12, x9
  4245c4:	b	424510 <ferror@plt+0x22780>
  4245c8:	cmp	x12, #0x0
  4245cc:	csel	x12, x9, x12, eq  // eq = none
  4245d0:	b	424510 <ferror@plt+0x22780>
  4245d4:	mov	x0, xzr
  4245d8:	cbz	x3, 4245ec <ferror@plt+0x2285c>
  4245dc:	cbz	x0, 4245ec <ferror@plt+0x2285c>
  4245e0:	ldr	x9, [x0, #16]
  4245e4:	add	x8, x8, x9
  4245e8:	str	x8, [x3]
  4245ec:	ldp	x20, x19, [sp, #96]
  4245f0:	ldp	x22, x21, [sp, #80]
  4245f4:	ldp	x24, x23, [sp, #64]
  4245f8:	ldp	x26, x25, [sp, #48]
  4245fc:	ldp	x28, x27, [sp, #32]
  424600:	ldp	x29, x30, [sp, #16]
  424604:	add	sp, sp, #0x70
  424608:	ret
  42460c:	stp	x29, x30, [sp, #-48]!
  424610:	str	x21, [sp, #16]
  424614:	stp	x20, x19, [sp, #32]
  424618:	mov	x29, sp
  42461c:	mov	x19, x2
  424620:	mov	x20, x0
  424624:	bl	41c988 <ferror@plt+0x1abf8>
  424628:	mov	x21, x0
  42462c:	mov	x0, x20
  424630:	mov	x1, x19
  424634:	bl	41c988 <ferror@plt+0x1abf8>
  424638:	cmp	x21, x0
  42463c:	cset	w8, eq  // eq = none
  424640:	cmp	x21, #0x0
  424644:	ldp	x20, x19, [sp, #32]
  424648:	ldr	x21, [sp, #16]
  42464c:	cset	w9, ne  // ne = any
  424650:	and	w0, w9, w8
  424654:	ldp	x29, x30, [sp], #48
  424658:	ret
  42465c:	stp	x29, x30, [sp, #-32]!
  424660:	sub	w8, w0, #0x1
  424664:	cmp	w8, #0x5
  424668:	stp	x20, x19, [sp, #16]
  42466c:	mov	x29, sp
  424670:	b.hi	424698 <ferror@plt+0x22908>  // b.pmore
  424674:	adrp	x9, 447000 <warn@@Base+0x5c10>
  424678:	add	x9, x9, #0x27c
  42467c:	adr	x10, 42468c <ferror@plt+0x228fc>
  424680:	ldrb	w11, [x9, x8]
  424684:	add	x10, x10, x11, lsl #2
  424688:	br	x10
  42468c:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424690:	add	x1, x1, #0x54
  424694:	b	424708 <ferror@plt+0x22978>
  424698:	adrp	x1, 467000 <warn@@Base+0x25c10>
  42469c:	mov	w20, w0
  4246a0:	add	x1, x1, #0xf2b
  4246a4:	mov	w2, #0x5                   	// #5
  4246a8:	mov	x0, xzr
  4246ac:	bl	401cc0 <dcgettext@plt>
  4246b0:	adrp	x19, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4246b4:	add	x19, x19, #0xb8
  4246b8:	mov	x2, x0
  4246bc:	mov	w1, #0x40                  	// #64
  4246c0:	mov	x0, x19
  4246c4:	mov	w3, w20
  4246c8:	bl	401a20 <snprintf@plt>
  4246cc:	b	424718 <ferror@plt+0x22988>
  4246d0:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4246d4:	add	x1, x1, #0x70
  4246d8:	b	424708 <ferror@plt+0x22978>
  4246dc:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4246e0:	add	x1, x1, #0x8e
  4246e4:	b	424708 <ferror@plt+0x22978>
  4246e8:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4246ec:	add	x1, x1, #0xa9
  4246f0:	b	424708 <ferror@plt+0x22978>
  4246f4:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4246f8:	add	x1, x1, #0xc2
  4246fc:	b	424708 <ferror@plt+0x22978>
  424700:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424704:	add	x1, x1, #0xcf
  424708:	mov	w2, #0x5                   	// #5
  42470c:	mov	x0, xzr
  424710:	bl	401cc0 <dcgettext@plt>
  424714:	mov	x19, x0
  424718:	mov	x0, x19
  42471c:	ldp	x20, x19, [sp, #16]
  424720:	ldp	x29, x30, [sp], #32
  424724:	ret
  424728:	stp	x29, x30, [sp, #-32]!
  42472c:	stp	x20, x19, [sp, #16]
  424730:	ldr	x8, [x0, #8]
  424734:	mov	x29, sp
  424738:	cmp	x8, #0x4
  42473c:	b.ne	42482c <ferror@plt+0x22a9c>  // b.any
  424740:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  424744:	mov	x20, x0
  424748:	ldr	x8, [x8, #3328]
  42474c:	ldr	x0, [x0, #32]
  424750:	mov	w1, #0x4                   	// #4
  424754:	blr	x8
  424758:	mov	x19, x0
  42475c:	cbz	w19, 42479c <ferror@plt+0x22a0c>
  424760:	ldr	x8, [x20, #16]
  424764:	sub	x8, x8, #0x1
  424768:	cmp	x8, #0x5
  42476c:	b.hi	424810 <ferror@plt+0x22a80>  // b.pmore
  424770:	adrp	x9, 447000 <warn@@Base+0x5c10>
  424774:	add	x9, x9, #0x282
  424778:	adr	x10, 424788 <ferror@plt+0x229f8>
  42477c:	ldrb	w11, [x9, x8]
  424780:	add	x10, x10, x11, lsl #2
  424784:	br	x10
  424788:	cmp	w19, #0x1
  42478c:	b.ne	424810 <ferror@plt+0x22a80>  // b.any
  424790:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424794:	add	x1, x1, #0x117
  424798:	b	4247a4 <ferror@plt+0x22a14>
  42479c:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4247a0:	add	x1, x1, #0xda
  4247a4:	mov	w2, #0x5                   	// #5
  4247a8:	mov	x0, xzr
  4247ac:	bl	401cc0 <dcgettext@plt>
  4247b0:	bl	401d10 <printf@plt>
  4247b4:	mov	w0, #0x1                   	// #1
  4247b8:	b	424830 <ferror@plt+0x22aa0>
  4247bc:	cmp	w19, #0x2
  4247c0:	b.eq	42483c <ferror@plt+0x22aac>  // b.none
  4247c4:	cmp	w19, #0x1
  4247c8:	b.ne	424810 <ferror@plt+0x22a80>  // b.any
  4247cc:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4247d0:	add	x1, x1, #0x105
  4247d4:	b	4247a4 <ferror@plt+0x22a14>
  4247d8:	cmp	w19, #0x2
  4247dc:	b.eq	424848 <ferror@plt+0x22ab8>  // b.none
  4247e0:	cmp	w19, #0x1
  4247e4:	b.ne	424810 <ferror@plt+0x22a80>  // b.any
  4247e8:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4247ec:	add	x1, x1, #0xe3
  4247f0:	b	4247a4 <ferror@plt+0x22a14>
  4247f4:	cmp	w19, #0x2
  4247f8:	b.eq	424854 <ferror@plt+0x22ac4>  // b.none
  4247fc:	cmp	w19, #0x1
  424800:	b.ne	424810 <ferror@plt+0x22a80>  // b.any
  424804:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424808:	add	x1, x1, #0xf3
  42480c:	b	4247a4 <ferror@plt+0x22a14>
  424810:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424814:	add	x1, x1, #0x11c
  424818:	mov	w2, #0x5                   	// #5
  42481c:	mov	x0, xzr
  424820:	bl	401cc0 <dcgettext@plt>
  424824:	mov	w1, w19
  424828:	bl	401d10 <printf@plt>
  42482c:	mov	w0, wzr
  424830:	ldp	x20, x19, [sp, #16]
  424834:	ldp	x29, x30, [sp], #32
  424838:	ret
  42483c:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424840:	add	x1, x1, #0x10e
  424844:	b	4247a4 <ferror@plt+0x22a14>
  424848:	adrp	x1, 469000 <warn@@Base+0x27c10>
  42484c:	add	x1, x1, #0xeb
  424850:	b	4247a4 <ferror@plt+0x22a14>
  424854:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424858:	add	x1, x1, #0xfc
  42485c:	b	4247a4 <ferror@plt+0x22a14>
  424860:	sub	sp, sp, #0x90
  424864:	stp	x29, x30, [sp, #48]
  424868:	stp	x28, x27, [sp, #64]
  42486c:	stp	x26, x25, [sp, #80]
  424870:	stp	x24, x23, [sp, #96]
  424874:	stp	x22, x21, [sp, #112]
  424878:	stp	x20, x19, [sp, #128]
  42487c:	ldr	w8, [x0, #100]
  424880:	add	x29, sp, #0x30
  424884:	cbz	w8, 424da4 <ferror@plt+0x23014>
  424888:	stp	x1, x0, [sp]
  42488c:	ldr	x20, [x0, #112]
  424890:	mov	w28, #0xfff5                	// #65525
  424894:	mov	x25, x4
  424898:	mov	x26, x3
  42489c:	mov	w22, w2
  4248a0:	mov	x23, x0
  4248a4:	mov	w24, wzr
  4248a8:	mov	w27, #0x1                   	// #1
  4248ac:	movk	w28, #0x6fff, lsl #16
  4248b0:	str	w2, [sp, #16]
  4248b4:	b	4248d0 <ferror@plt+0x22b40>
  4248b8:	mov	w27, wzr
  4248bc:	ldr	w8, [x23, #100]
  4248c0:	add	w24, w24, #0x1
  4248c4:	add	x20, x20, #0x50
  4248c8:	cmp	w24, w8
  4248cc:	b.cs	424da8 <ferror@plt+0x23018>  // b.hs, b.nlast
  4248d0:	ldr	w8, [x20, #4]
  4248d4:	cmp	w8, w22
  4248d8:	b.eq	4248e4 <ferror@plt+0x22b54>  // b.none
  4248dc:	cmp	w8, w28
  4248e0:	b.ne	4248bc <ferror@plt+0x22b2c>  // b.any
  4248e4:	ldp	x19, x21, [x20, #24]
  4248e8:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4248ec:	mov	w2, #0x5                   	// #5
  4248f0:	mov	x0, xzr
  4248f4:	add	x1, x1, #0x218
  4248f8:	bl	401cc0 <dcgettext@plt>
  4248fc:	mov	x5, x0
  424900:	mov	w3, #0x1                   	// #1
  424904:	mov	x0, xzr
  424908:	mov	x1, x23
  42490c:	mov	x2, x19
  424910:	mov	x4, x21
  424914:	bl	402054 <ferror@plt+0x2c4>
  424918:	cbz	x0, 4248b8 <ferror@plt+0x22b28>
  42491c:	ldrb	w8, [x0]
  424920:	str	w24, [sp, #24]
  424924:	mov	x24, x0
  424928:	cmp	w8, #0x41
  42492c:	b.ne	424d60 <ferror@plt+0x22fd0>  // b.any
  424930:	ldr	x8, [x20, #32]
  424934:	add	x28, x24, #0x1
  424938:	sub	x23, x8, #0x1
  42493c:	b	424948 <ferror@plt+0x22bb8>
  424940:	mov	w8, #0x1                   	// #1
  424944:	tbz	w8, #0, 424d84 <ferror@plt+0x22ff4>
  424948:	cbz	x23, 424d84 <ferror@plt+0x22ff4>
  42494c:	cmp	x23, #0x4
  424950:	b.hi	424968 <ferror@plt+0x22bd8>  // b.pmore
  424954:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424958:	mov	w2, #0x5                   	// #5
  42495c:	mov	x0, xzr
  424960:	add	x1, x1, #0x258
  424964:	b	424a60 <ferror@plt+0x22cd0>
  424968:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42496c:	ldr	x8, [x8, #3328]
  424970:	mov	w1, #0x4                   	// #4
  424974:	mov	x0, x28
  424978:	blr	x8
  42497c:	mov	x19, x0
  424980:	cmp	x0, x23
  424984:	add	x28, x28, #0x4
  424988:	b.ls	4249b8 <ferror@plt+0x22c28>  // b.plast
  42498c:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424990:	mov	w2, #0x5                   	// #5
  424994:	mov	x0, xzr
  424998:	add	x1, x1, #0x276
  42499c:	bl	401cc0 <dcgettext@plt>
  4249a0:	mov	w1, w19
  4249a4:	mov	w2, w23
  4249a8:	bl	44132c <error@@Base>
  4249ac:	mov	w27, wzr
  4249b0:	mov	x19, x23
  4249b4:	b	4249e0 <ferror@plt+0x22c50>
  4249b8:	cmp	x19, #0x4
  4249bc:	b.hi	4249e0 <ferror@plt+0x22c50>  // b.pmore
  4249c0:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4249c4:	mov	w2, #0x5                   	// #5
  4249c8:	mov	x0, xzr
  4249cc:	add	x1, x1, #0x296
  4249d0:	bl	401cc0 <dcgettext@plt>
  4249d4:	mov	w1, w19
  4249d8:	bl	44132c <error@@Base>
  4249dc:	b	424a68 <ferror@plt+0x22cd8>
  4249e0:	sub	x23, x23, x19
  4249e4:	sub	x19, x19, #0x4
  4249e8:	mov	x0, x28
  4249ec:	mov	x1, x19
  4249f0:	bl	401980 <strnlen@plt>
  4249f4:	adds	w8, w0, #0x1
  4249f8:	b.cs	424a50 <ferror@plt+0x22cc0>  // b.hs, b.nlast
  4249fc:	mov	w21, w8
  424a00:	subs	x19, x19, x21
  424a04:	b.ls	424a50 <ferror@plt+0x22cc0>  // b.plast
  424a08:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424a0c:	mov	w2, #0x5                   	// #5
  424a10:	mov	x0, xzr
  424a14:	add	x1, x1, #0x2db
  424a18:	bl	401cc0 <dcgettext@plt>
  424a1c:	bl	401d10 <printf@plt>
  424a20:	mov	w0, #0x7fffffff            	// #2147483647
  424a24:	mov	x1, x28
  424a28:	bl	412810 <ferror@plt+0x10a80>
  424a2c:	mov	w0, #0xa                   	// #10
  424a30:	bl	401d40 <putchar@plt>
  424a34:	ldr	x1, [sp]
  424a38:	cbz	x1, 424a48 <ferror@plt+0x22cb8>
  424a3c:	mov	x0, x28
  424a40:	bl	401bf0 <strcmp@plt>
  424a44:	cbz	w0, 424a78 <ferror@plt+0x22ce8>
  424a48:	stur	wzr, [x29, #-20]
  424a4c:	b	424a80 <ferror@plt+0x22cf0>
  424a50:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424a54:	mov	w2, #0x5                   	// #5
  424a58:	mov	x0, xzr
  424a5c:	add	x1, x1, #0x2bb
  424a60:	bl	401cc0 <dcgettext@plt>
  424a64:	bl	44132c <error@@Base>
  424a68:	mov	w8, wzr
  424a6c:	mov	w27, wzr
  424a70:	tbnz	w8, #0, 424948 <ferror@plt+0x22bb8>
  424a74:	b	424d84 <ferror@plt+0x22ff4>
  424a78:	mov	w8, #0x1                   	// #1
  424a7c:	stur	w8, [x29, #-20]
  424a80:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424a84:	cmp	x25, #0x0
  424a88:	mov	x0, x28
  424a8c:	add	x1, x1, #0x214
  424a90:	cset	w22, ne  // ne = any
  424a94:	bl	401bf0 <strcmp@plt>
  424a98:	cmp	w0, #0x0
  424a9c:	cset	w8, eq  // eq = none
  424aa0:	add	x28, x28, x21
  424aa4:	and	w8, w22, w8
  424aa8:	str	w8, [sp, #20]
  424aac:	b	424ad8 <ferror@plt+0x22d48>
  424ab0:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424ab4:	mov	w2, #0x5                   	// #5
  424ab8:	mov	x0, xzr
  424abc:	add	x1, x1, #0x2ef
  424ac0:	bl	401cc0 <dcgettext@plt>
  424ac4:	bl	44132c <error@@Base>
  424ac8:	mov	x23, xzr
  424acc:	mov	w8, wzr
  424ad0:	mov	w27, wzr
  424ad4:	tbz	w8, #0, 424940 <ferror@plt+0x22bb0>
  424ad8:	cbz	x19, 424940 <ferror@plt+0x22bb0>
  424adc:	ldr	x8, [x20, #32]
  424ae0:	add	x8, x24, x8
  424ae4:	cmp	x28, x8
  424ae8:	b.cs	424940 <ferror@plt+0x22bb0>  // b.hs, b.nlast
  424aec:	cmp	x19, #0x5
  424af0:	b.ls	424ab0 <ferror@plt+0x22d20>  // b.plast
  424af4:	stur	x27, [x29, #-16]
  424af8:	mov	x21, x28
  424afc:	ldrb	w22, [x21], #1
  424b00:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  424b04:	ldr	x8, [x8, #3328]
  424b08:	mov	w1, #0x4                   	// #4
  424b0c:	mov	x0, x21
  424b10:	mov	x27, x24
  424b14:	mov	x24, x26
  424b18:	mov	x26, x25
  424b1c:	blr	x8
  424b20:	mov	x25, x0
  424b24:	cmp	x0, x19
  424b28:	b.ls	424b54 <ferror@plt+0x22dc4>  // b.plast
  424b2c:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424b30:	mov	w2, #0x5                   	// #5
  424b34:	mov	x0, xzr
  424b38:	add	x1, x1, #0x30f
  424b3c:	bl	401cc0 <dcgettext@plt>
  424b40:	mov	w1, w25
  424b44:	mov	w2, w19
  424b48:	bl	44132c <error@@Base>
  424b4c:	mov	x25, x19
  424b50:	stur	xzr, [x29, #-16]
  424b54:	cmp	x25, #0x5
  424b58:	b.hi	424b9c <ferror@plt+0x22e0c>  // b.pmore
  424b5c:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424b60:	mov	w2, #0x5                   	// #5
  424b64:	mov	x0, xzr
  424b68:	add	x1, x1, #0x330
  424b6c:	bl	401cc0 <dcgettext@plt>
  424b70:	mov	w1, w25
  424b74:	bl	44132c <error@@Base>
  424b78:	mov	w9, wzr
  424b7c:	mov	x23, xzr
  424b80:	mov	w8, wzr
  424b84:	mov	x28, x21
  424b88:	mov	x25, x26
  424b8c:	mov	x26, x24
  424b90:	mov	x24, x27
  424b94:	mov	x27, x9
  424b98:	b	424ad4 <ferror@plt+0x22d44>
  424b9c:	ldr	x8, [x20, #32]
  424ba0:	add	x21, x28, x25
  424ba4:	add	x8, x27, x8
  424ba8:	cmp	x21, x8
  424bac:	b.hi	424dcc <ferror@plt+0x2303c>  // b.pmore
  424bb0:	sub	x19, x19, x25
  424bb4:	cmp	w22, #0x3
  424bb8:	add	x28, x28, #0x5
  424bbc:	b.eq	424c00 <ferror@plt+0x22e70>  // b.none
  424bc0:	cmp	w22, #0x2
  424bc4:	mov	x25, x26
  424bc8:	b.eq	424bf4 <ferror@plt+0x22e64>  // b.none
  424bcc:	cmp	w22, #0x1
  424bd0:	mov	x26, x24
  424bd4:	mov	w2, #0x5                   	// #5
  424bd8:	mov	x0, xzr
  424bdc:	b.ne	424c88 <ferror@plt+0x22ef8>  // b.any
  424be0:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424be4:	add	x1, x1, #0x447
  424be8:	bl	401cc0 <dcgettext@plt>
  424bec:	bl	401d10 <printf@plt>
  424bf0:	b	424ca0 <ferror@plt+0x22f10>
  424bf4:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424bf8:	add	x1, x1, #0x458
  424bfc:	b	424c0c <ferror@plt+0x22e7c>
  424c00:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424c04:	add	x1, x1, #0x46c
  424c08:	mov	x25, x26
  424c0c:	mov	w2, #0x5                   	// #5
  424c10:	mov	x0, xzr
  424c14:	mov	x26, x24
  424c18:	bl	401cc0 <dcgettext@plt>
  424c1c:	bl	401d10 <printf@plt>
  424c20:	adrp	x24, 473000 <warn@@Base+0x31c10>
  424c24:	add	x24, x24, #0xbdb
  424c28:	sub	x3, x29, #0x4
  424c2c:	sub	x4, x29, #0x8
  424c30:	mov	x0, x28
  424c34:	mov	x1, x21
  424c38:	mov	w2, wzr
  424c3c:	bl	42b410 <ferror@plt+0x29680>
  424c40:	ldur	w8, [x29, #-4]
  424c44:	mov	x22, x0
  424c48:	lsr	x9, x0, #32
  424c4c:	add	x28, x28, x8
  424c50:	cbz	x9, 424c60 <ferror@plt+0x22ed0>
  424c54:	ldur	w8, [x29, #-8]
  424c58:	orr	w8, w8, #0x2
  424c5c:	stur	w8, [x29, #-8]
  424c60:	ldur	w0, [x29, #-8]
  424c64:	bl	428a88 <ferror@plt+0x26cf8>
  424c68:	cbz	w22, 424c7c <ferror@plt+0x22eec>
  424c6c:	mov	x0, x24
  424c70:	mov	w1, w22
  424c74:	bl	401d10 <printf@plt>
  424c78:	b	424c28 <ferror@plt+0x22e98>
  424c7c:	mov	w0, #0xa                   	// #10
  424c80:	bl	401d40 <putchar@plt>
  424c84:	b	424ca0 <ferror@plt+0x22f10>
  424c88:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424c8c:	add	x1, x1, #0x47f
  424c90:	bl	401cc0 <dcgettext@plt>
  424c94:	mov	w1, w22
  424c98:	bl	401d10 <printf@plt>
  424c9c:	stur	wzr, [x29, #-20]
  424ca0:	mov	x24, x27
  424ca4:	ldur	x27, [x29, #-16]
  424ca8:	cbz	x26, 424ce0 <ferror@plt+0x22f50>
  424cac:	ldur	w8, [x29, #-20]
  424cb0:	cbz	w8, 424ce0 <ferror@plt+0x22f50>
  424cb4:	cmp	x28, x21
  424cb8:	b.cs	424cd4 <ferror@plt+0x22f44>  // b.hs, b.nlast
  424cbc:	mov	x0, x28
  424cc0:	mov	x1, x21
  424cc4:	blr	x26
  424cc8:	mov	x28, x0
  424ccc:	cmp	x0, x21
  424cd0:	b.cc	424cbc <ferror@plt+0x22f2c>  // b.lo, b.ul, b.last
  424cd4:	cmp	x28, x21
  424cd8:	b.eq	424d14 <ferror@plt+0x22f84>  // b.none
  424cdc:	b	424e0c <ferror@plt+0x2307c>
  424ce0:	ldr	w8, [sp, #20]
  424ce4:	cbz	w8, 424d1c <ferror@plt+0x22f8c>
  424ce8:	cmp	x28, x21
  424cec:	b.cs	424d0c <ferror@plt+0x22f7c>  // b.hs, b.nlast
  424cf0:	mov	x0, x28
  424cf4:	mov	x1, x25
  424cf8:	mov	x2, x21
  424cfc:	bl	428ac4 <ferror@plt+0x26d34>
  424d00:	mov	x28, x0
  424d04:	cmp	x0, x21
  424d08:	b.cc	424cf0 <ferror@plt+0x22f60>  // b.lo, b.ul, b.last
  424d0c:	cmp	x28, x21
  424d10:	b.ne	424dec <ferror@plt+0x2305c>  // b.any
  424d14:	mov	w8, #0x1                   	// #1
  424d18:	b	424ad4 <ferror@plt+0x22d44>
  424d1c:	cmp	x28, x21
  424d20:	b.cs	424d54 <ferror@plt+0x22fc4>  // b.hs, b.nlast
  424d24:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424d28:	mov	w2, #0x5                   	// #5
  424d2c:	mov	x0, xzr
  424d30:	add	x1, x1, #0x499
  424d34:	bl	401cc0 <dcgettext@plt>
  424d38:	bl	401d10 <printf@plt>
  424d3c:	mov	x0, x28
  424d40:	mov	x1, x21
  424d44:	bl	428c68 <ferror@plt+0x26ed8>
  424d48:	mov	w8, #0x1                   	// #1
  424d4c:	mov	x28, x21
  424d50:	b	424ad4 <ferror@plt+0x22d44>
  424d54:	mov	x19, xzr
  424d58:	mov	w8, #0x1                   	// #1
  424d5c:	b	424ad4 <ferror@plt+0x22d44>
  424d60:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424d64:	mov	w2, #0x5                   	// #5
  424d68:	mov	x0, xzr
  424d6c:	add	x1, x1, #0x223
  424d70:	bl	401cc0 <dcgettext@plt>
  424d74:	ldrb	w1, [x24]
  424d78:	mov	w2, w1
  424d7c:	bl	401d10 <printf@plt>
  424d80:	mov	w27, wzr
  424d84:	mov	x0, x24
  424d88:	bl	401c10 <free@plt>
  424d8c:	ldr	w22, [sp, #16]
  424d90:	ldr	x23, [sp, #8]
  424d94:	ldr	w24, [sp, #24]
  424d98:	mov	w28, #0xfff5                	// #65525
  424d9c:	movk	w28, #0x6fff, lsl #16
  424da0:	b	4248bc <ferror@plt+0x22b2c>
  424da4:	mov	w27, #0x1                   	// #1
  424da8:	mov	w0, w27
  424dac:	ldp	x20, x19, [sp, #128]
  424db0:	ldp	x22, x21, [sp, #112]
  424db4:	ldp	x24, x23, [sp, #96]
  424db8:	ldp	x26, x25, [sp, #80]
  424dbc:	ldp	x28, x27, [sp, #64]
  424dc0:	ldp	x29, x30, [sp, #48]
  424dc4:	add	sp, sp, #0x90
  424dc8:	ret
  424dcc:	adrp	x0, 469000 <warn@@Base+0x27c10>
  424dd0:	adrp	x1, 451000 <warn@@Base+0xfc10>
  424dd4:	adrp	x3, 469000 <warn@@Base+0x27c10>
  424dd8:	add	x0, x0, #0x350
  424ddc:	add	x1, x1, #0xe8
  424de0:	add	x3, x3, #0x370
  424de4:	mov	w2, #0x3edd                	// #16093
  424de8:	bl	401d20 <__assert_fail@plt>
  424dec:	adrp	x0, 469000 <warn@@Base+0x27c10>
  424df0:	adrp	x1, 451000 <warn@@Base+0xfc10>
  424df4:	adrp	x3, 469000 <warn@@Base+0x27c10>
  424df8:	add	x0, x0, #0x490
  424dfc:	add	x1, x1, #0xe8
  424e00:	add	x3, x3, #0x370
  424e04:	mov	w2, #0x3f07                	// #16135
  424e08:	bl	401d20 <__assert_fail@plt>
  424e0c:	adrp	x0, 469000 <warn@@Base+0x27c10>
  424e10:	adrp	x1, 451000 <warn@@Base+0xfc10>
  424e14:	adrp	x3, 469000 <warn@@Base+0x27c10>
  424e18:	add	x0, x0, #0x490
  424e1c:	add	x1, x1, #0xe8
  424e20:	add	x3, x3, #0x370
  424e24:	mov	w2, #0x3eff                	// #16127
  424e28:	bl	401d20 <__assert_fail@plt>
  424e2c:	stp	x29, x30, [sp, #-48]!
  424e30:	mov	x29, sp
  424e34:	add	x3, x29, #0x1c
  424e38:	add	x4, x29, #0x18
  424e3c:	mov	w2, wzr
  424e40:	str	x21, [sp, #16]
  424e44:	stp	x20, x19, [sp, #32]
  424e48:	mov	x20, x1
  424e4c:	mov	x19, x0
  424e50:	bl	42b410 <ferror@plt+0x29680>
  424e54:	ldr	w8, [x29, #28]
  424e58:	mov	x21, x0
  424e5c:	lsr	x9, x0, #32
  424e60:	add	x19, x19, x8
  424e64:	cbz	x9, 424e74 <ferror@plt+0x230e4>
  424e68:	ldr	w8, [x29, #24]
  424e6c:	orr	w8, w8, #0x2
  424e70:	str	w8, [x29, #24]
  424e74:	ldr	w0, [x29, #24]
  424e78:	bl	428a88 <ferror@plt+0x26cf8>
  424e7c:	sub	w8, w21, #0x4
  424e80:	cmp	w8, #0x10
  424e84:	b.hi	425360 <ferror@plt+0x235d0>  // b.pmore
  424e88:	adrp	x9, 447000 <warn@@Base+0x5c10>
  424e8c:	add	x9, x9, #0x288
  424e90:	adr	x10, 424ea0 <ferror@plt+0x23110>
  424e94:	ldrh	w11, [x9, x8, lsl #1]
  424e98:	add	x10, x10, x11, lsl #2
  424e9c:	br	x10
  424ea0:	add	x3, x29, #0x1c
  424ea4:	add	x4, x29, #0x18
  424ea8:	mov	x0, x19
  424eac:	mov	x1, x20
  424eb0:	mov	w2, wzr
  424eb4:	bl	42b410 <ferror@plt+0x29680>
  424eb8:	ldr	w8, [x29, #28]
  424ebc:	mov	x20, x0
  424ec0:	lsr	x9, x0, #32
  424ec4:	add	x19, x19, x8
  424ec8:	cbz	x9, 424ed8 <ferror@plt+0x23148>
  424ecc:	ldr	w8, [x29, #24]
  424ed0:	orr	w8, w8, #0x2
  424ed4:	str	w8, [x29, #24]
  424ed8:	ldr	w0, [x29, #24]
  424edc:	bl	428a88 <ferror@plt+0x26cf8>
  424ee0:	adrp	x8, 469000 <warn@@Base+0x27c10>
  424ee4:	adrp	x9, 469000 <warn@@Base+0x27c10>
  424ee8:	add	x8, x8, #0x70a
  424eec:	add	x9, x9, #0x6f6
  424ef0:	cmp	w21, #0xa
  424ef4:	csel	x0, x9, x8, eq  // eq = none
  424ef8:	bl	401d10 <printf@plt>
  424efc:	cmp	w20, #0x2
  424f00:	b.eq	4253d8 <ferror@plt+0x23648>  // b.none
  424f04:	cmp	w20, #0x1
  424f08:	b.eq	4253e8 <ferror@plt+0x23658>  // b.none
  424f0c:	cbz	w20, 425074 <ferror@plt+0x232e4>
  424f10:	b	4253cc <ferror@plt+0x2363c>
  424f14:	add	x3, x29, #0x1c
  424f18:	add	x4, x29, #0x18
  424f1c:	mov	x0, x19
  424f20:	mov	x1, x20
  424f24:	mov	w2, wzr
  424f28:	bl	42b410 <ferror@plt+0x29680>
  424f2c:	ldr	w8, [x29, #28]
  424f30:	mov	x20, x0
  424f34:	lsr	x9, x0, #32
  424f38:	add	x19, x19, x8
  424f3c:	cbz	x9, 424f4c <ferror@plt+0x231bc>
  424f40:	ldr	w8, [x29, #24]
  424f44:	orr	w8, w8, #0x2
  424f48:	str	w8, [x29, #24]
  424f4c:	ldr	w0, [x29, #24]
  424f50:	bl	428a88 <ferror@plt+0x26cf8>
  424f54:	adrp	x0, 469000 <warn@@Base+0x27c10>
  424f58:	add	x0, x0, #0x5f5
  424f5c:	bl	401d10 <printf@plt>
  424f60:	cmp	w20, #0x4
  424f64:	b.hi	4253cc <ferror@plt+0x2363c>  // b.pmore
  424f68:	adrp	x9, 447000 <warn@@Base+0x5c10>
  424f6c:	mov	w8, w20
  424f70:	add	x9, x9, #0x2b2
  424f74:	adr	x10, 424f84 <ferror@plt+0x231f4>
  424f78:	ldrh	w11, [x9, x8, lsl #1]
  424f7c:	add	x10, x10, x11, lsl #2
  424f80:	br	x10
  424f84:	adrp	x1, 469000 <warn@@Base+0x27c10>
  424f88:	add	x1, x1, #0x60c
  424f8c:	b	425464 <ferror@plt+0x236d4>
  424f90:	add	x3, x29, #0x1c
  424f94:	add	x4, x29, #0x18
  424f98:	mov	x0, x19
  424f9c:	mov	x1, x20
  424fa0:	mov	w2, wzr
  424fa4:	bl	42b410 <ferror@plt+0x29680>
  424fa8:	ldr	w8, [x29, #28]
  424fac:	mov	x20, x0
  424fb0:	lsr	x9, x0, #32
  424fb4:	add	x19, x19, x8
  424fb8:	cbz	x9, 424fc8 <ferror@plt+0x23238>
  424fbc:	ldr	w8, [x29, #24]
  424fc0:	orr	w8, w8, #0x2
  424fc4:	str	w8, [x29, #24]
  424fc8:	ldr	w0, [x29, #24]
  424fcc:	bl	428a88 <ferror@plt+0x26cf8>
  424fd0:	adrp	x0, 469000 <warn@@Base+0x27c10>
  424fd4:	add	x0, x0, #0x669
  424fd8:	bl	401d10 <printf@plt>
  424fdc:	sub	w8, w20, #0x1
  424fe0:	cmp	w8, #0x3
  424fe4:	b.hi	425074 <ferror@plt+0x232e4>  // b.pmore
  424fe8:	adrp	x9, 447000 <warn@@Base+0x5c10>
  424fec:	add	x9, x9, #0x2aa
  424ff0:	adr	x10, 425000 <ferror@plt+0x23270>
  424ff4:	ldrh	w11, [x9, x8, lsl #1]
  424ff8:	add	x10, x10, x11, lsl #2
  424ffc:	br	x10
  425000:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  425004:	add	x0, x0, #0x304
  425008:	bl	401bb0 <puts@plt>
  42500c:	b	425474 <ferror@plt+0x236e4>
  425010:	add	x3, x29, #0x1c
  425014:	add	x4, x29, #0x18
  425018:	mov	x0, x19
  42501c:	mov	x1, x20
  425020:	mov	w2, wzr
  425024:	bl	42b410 <ferror@plt+0x29680>
  425028:	ldr	w8, [x29, #28]
  42502c:	mov	x20, x0
  425030:	lsr	x9, x0, #32
  425034:	add	x19, x19, x8
  425038:	cbz	x9, 425048 <ferror@plt+0x232b8>
  42503c:	ldr	w8, [x29, #24]
  425040:	orr	w8, w8, #0x2
  425044:	str	w8, [x29, #24]
  425048:	ldr	w0, [x29, #24]
  42504c:	bl	428a88 <ferror@plt+0x26cf8>
  425050:	adrp	x0, 469000 <warn@@Base+0x27c10>
  425054:	add	x0, x0, #0x686
  425058:	bl	401d10 <printf@plt>
  42505c:	cbz	w20, 425074 <ferror@plt+0x232e4>
  425060:	cmp	w20, #0xf
  425064:	b.hi	4253f8 <ferror@plt+0x23668>  // b.pmore
  425068:	adrp	x0, 469000 <warn@@Base+0x27c10>
  42506c:	add	x0, x0, #0x6a0
  425070:	b	4253c0 <ferror@plt+0x23630>
  425074:	adrp	x1, 469000 <warn@@Base+0x27c10>
  425078:	add	x1, x1, #0x67e
  42507c:	b	425464 <ferror@plt+0x236d4>
  425080:	add	x3, x29, #0x1c
  425084:	add	x4, x29, #0x18
  425088:	mov	x0, x19
  42508c:	mov	x1, x20
  425090:	mov	w2, wzr
  425094:	bl	42b410 <ferror@plt+0x29680>
  425098:	ldr	w8, [x29, #28]
  42509c:	mov	x20, x0
  4250a0:	lsr	x9, x0, #32
  4250a4:	add	x19, x19, x8
  4250a8:	cbz	x9, 4250b8 <ferror@plt+0x23328>
  4250ac:	ldr	w8, [x29, #24]
  4250b0:	orr	w8, w8, #0x2
  4250b4:	str	w8, [x29, #24]
  4250b8:	ldr	w0, [x29, #24]
  4250bc:	bl	428a88 <ferror@plt+0x26cf8>
  4250c0:	adrp	x0, 469000 <warn@@Base+0x27c10>
  4250c4:	add	x0, x0, #0x6dc
  4250c8:	b	4253c0 <ferror@plt+0x23630>
  4250cc:	add	x3, x29, #0x1c
  4250d0:	add	x4, x29, #0x18
  4250d4:	mov	x0, x19
  4250d8:	mov	x1, x20
  4250dc:	mov	w2, wzr
  4250e0:	bl	42b410 <ferror@plt+0x29680>
  4250e4:	ldr	w8, [x29, #28]
  4250e8:	mov	x20, x0
  4250ec:	lsr	x9, x0, #32
  4250f0:	add	x19, x19, x8
  4250f4:	cbz	x9, 425104 <ferror@plt+0x23374>
  4250f8:	ldr	w8, [x29, #24]
  4250fc:	orr	w8, w8, #0x2
  425100:	str	w8, [x29, #24]
  425104:	ldr	w0, [x29, #24]
  425108:	bl	428a88 <ferror@plt+0x26cf8>
  42510c:	adrp	x8, 469000 <warn@@Base+0x27c10>
  425110:	adrp	x9, 469000 <warn@@Base+0x27c10>
  425114:	add	x8, x8, #0x780
  425118:	add	x9, x9, #0x751
  42511c:	cmp	w20, #0x0
  425120:	csel	x1, x9, x8, eq  // eq = none
  425124:	mov	w2, #0x5                   	// #5
  425128:	mov	x0, xzr
  42512c:	bl	401cc0 <dcgettext@plt>
  425130:	mov	x1, x0
  425134:	adrp	x0, 469000 <warn@@Base+0x27c10>
  425138:	add	x0, x0, #0x762
  42513c:	bl	401d10 <printf@plt>
  425140:	b	425474 <ferror@plt+0x236e4>
  425144:	add	x3, x29, #0x1c
  425148:	add	x4, x29, #0x18
  42514c:	mov	x0, x19
  425150:	mov	x1, x20
  425154:	mov	w2, wzr
  425158:	bl	42b410 <ferror@plt+0x29680>
  42515c:	ldr	w8, [x29, #28]
  425160:	mov	x20, x0
  425164:	lsr	x9, x0, #32
  425168:	add	x19, x19, x8
  42516c:	cbz	x9, 42517c <ferror@plt+0x233ec>
  425170:	ldr	w8, [x29, #24]
  425174:	orr	w8, w8, #0x2
  425178:	str	w8, [x29, #24]
  42517c:	ldr	w0, [x29, #24]
  425180:	bl	428a88 <ferror@plt+0x26cf8>
  425184:	adrp	x0, 469000 <warn@@Base+0x27c10>
  425188:	add	x0, x0, #0x786
  42518c:	b	4253c0 <ferror@plt+0x23630>
  425190:	adrp	x0, 469000 <warn@@Base+0x27c10>
  425194:	add	x0, x0, #0x7a5
  425198:	b	4251b0 <ferror@plt+0x23420>
  42519c:	adrp	x0, 469000 <warn@@Base+0x27c10>
  4251a0:	add	x0, x0, #0x7bc
  4251a4:	b	4251b0 <ferror@plt+0x23420>
  4251a8:	adrp	x0, 469000 <warn@@Base+0x27c10>
  4251ac:	add	x0, x0, #0x6a8
  4251b0:	bl	401d10 <printf@plt>
  4251b4:	mov	w0, #0xffffffff            	// #-1
  4251b8:	b	425364 <ferror@plt+0x235d4>
  4251bc:	add	x3, x29, #0x1c
  4251c0:	add	x4, x29, #0x18
  4251c4:	mov	x0, x19
  4251c8:	mov	x1, x20
  4251cc:	mov	w2, wzr
  4251d0:	bl	42b410 <ferror@plt+0x29680>
  4251d4:	ldr	w8, [x29, #28]
  4251d8:	mov	x20, x0
  4251dc:	lsr	x9, x0, #32
  4251e0:	add	x19, x19, x8
  4251e4:	cbz	x9, 4251f4 <ferror@plt+0x23464>
  4251e8:	ldr	w8, [x29, #24]
  4251ec:	orr	w8, w8, #0x2
  4251f0:	str	w8, [x29, #24]
  4251f4:	ldr	w0, [x29, #24]
  4251f8:	bl	428a88 <ferror@plt+0x26cf8>
  4251fc:	adrp	x8, 469000 <warn@@Base+0x27c10>
  425200:	adrp	x9, 469000 <warn@@Base+0x27c10>
  425204:	add	x8, x8, #0x6d5
  425208:	add	x9, x9, #0x6d9
  42520c:	cmp	w20, #0x0
  425210:	csel	x1, x9, x8, eq  // eq = none
  425214:	mov	w2, #0x5                   	// #5
  425218:	mov	x0, xzr
  42521c:	bl	401cc0 <dcgettext@plt>
  425220:	mov	x1, x0
  425224:	adrp	x0, 469000 <warn@@Base+0x27c10>
  425228:	add	x0, x0, #0x6bd
  42522c:	bl	401d10 <printf@plt>
  425230:	b	425474 <ferror@plt+0x236e4>
  425234:	add	x3, x29, #0x1c
  425238:	add	x4, x29, #0x18
  42523c:	mov	x0, x19
  425240:	mov	x1, x20
  425244:	mov	w2, wzr
  425248:	bl	42b410 <ferror@plt+0x29680>
  42524c:	ldr	w8, [x29, #28]
  425250:	mov	x20, x0
  425254:	lsr	x9, x0, #32
  425258:	add	x19, x19, x8
  42525c:	cbz	x9, 42526c <ferror@plt+0x234dc>
  425260:	ldr	w8, [x29, #24]
  425264:	orr	w8, w8, #0x2
  425268:	str	w8, [x29, #24]
  42526c:	ldr	w0, [x29, #24]
  425270:	bl	428a88 <ferror@plt+0x26cf8>
  425274:	adrp	x8, 470000 <warn@@Base+0x2ec10>
  425278:	adrp	x9, 451000 <warn@@Base+0xfc10>
  42527c:	add	x8, x8, #0x213
  425280:	add	x9, x9, #0x4cf
  425284:	cmp	w20, #0x0
  425288:	adrp	x0, 469000 <warn@@Base+0x27c10>
  42528c:	csel	x1, x9, x8, eq  // eq = none
  425290:	add	x0, x0, #0x71e
  425294:	bl	401d10 <printf@plt>
  425298:	b	425474 <ferror@plt+0x236e4>
  42529c:	add	x3, x29, #0x1c
  4252a0:	add	x4, x29, #0x18
  4252a4:	mov	x0, x19
  4252a8:	mov	x1, x20
  4252ac:	mov	w2, wzr
  4252b0:	bl	42b410 <ferror@plt+0x29680>
  4252b4:	ldr	w8, [x29, #28]
  4252b8:	mov	x20, x0
  4252bc:	lsr	x9, x0, #32
  4252c0:	add	x19, x19, x8
  4252c4:	cbz	x9, 4252d4 <ferror@plt+0x23544>
  4252c8:	ldr	w8, [x29, #24]
  4252cc:	orr	w8, w8, #0x2
  4252d0:	str	w8, [x29, #24]
  4252d4:	ldr	w0, [x29, #24]
  4252d8:	bl	428a88 <ferror@plt+0x26cf8>
  4252dc:	adrp	x8, 469000 <warn@@Base+0x27c10>
  4252e0:	adrp	x9, 469000 <warn@@Base+0x27c10>
  4252e4:	add	x8, x8, #0x751
  4252e8:	add	x9, x9, #0x759
  4252ec:	cmp	w20, #0x0
  4252f0:	csel	x1, x9, x8, eq  // eq = none
  4252f4:	mov	w2, #0x5                   	// #5
  4252f8:	mov	x0, xzr
  4252fc:	bl	401cc0 <dcgettext@plt>
  425300:	mov	x1, x0
  425304:	adrp	x0, 469000 <warn@@Base+0x27c10>
  425308:	add	x0, x0, #0x735
  42530c:	bl	401d10 <printf@plt>
  425310:	b	425474 <ferror@plt+0x236e4>
  425314:	add	x3, x29, #0x1c
  425318:	add	x4, x29, #0x18
  42531c:	mov	x0, x19
  425320:	mov	x1, x20
  425324:	mov	w2, wzr
  425328:	bl	42b410 <ferror@plt+0x29680>
  42532c:	ldr	w8, [x29, #28]
  425330:	mov	x20, x0
  425334:	lsr	x9, x0, #32
  425338:	add	x19, x19, x8
  42533c:	cbz	x9, 42534c <ferror@plt+0x235bc>
  425340:	ldr	w8, [x29, #24]
  425344:	orr	w8, w8, #0x2
  425348:	str	w8, [x29, #24]
  42534c:	ldr	w0, [x29, #24]
  425350:	bl	428a88 <ferror@plt+0x26cf8>
  425354:	adrp	x0, 469000 <warn@@Base+0x27c10>
  425358:	add	x0, x0, #0x7d1
  42535c:	b	4253c0 <ferror@plt+0x23630>
  425360:	and	w0, w21, #0x1
  425364:	mov	x1, x19
  425368:	mov	x2, x20
  42536c:	bl	428da8 <ferror@plt+0x27018>
  425370:	mov	x19, x0
  425374:	b	425474 <ferror@plt+0x236e4>
  425378:	add	x3, x29, #0x1c
  42537c:	add	x4, x29, #0x18
  425380:	mov	x0, x19
  425384:	mov	x1, x20
  425388:	mov	w2, wzr
  42538c:	bl	42b410 <ferror@plt+0x29680>
  425390:	ldr	w8, [x29, #28]
  425394:	mov	x20, x0
  425398:	lsr	x9, x0, #32
  42539c:	add	x19, x19, x8
  4253a0:	cbz	x9, 4253b0 <ferror@plt+0x23620>
  4253a4:	ldr	w8, [x29, #24]
  4253a8:	orr	w8, w8, #0x2
  4253ac:	str	w8, [x29, #24]
  4253b0:	ldr	w0, [x29, #24]
  4253b4:	bl	428a88 <ferror@plt+0x26cf8>
  4253b8:	adrp	x0, 469000 <warn@@Base+0x27c10>
  4253bc:	add	x0, x0, #0x7ef
  4253c0:	mov	w1, w20
  4253c4:	bl	401d10 <printf@plt>
  4253c8:	b	425474 <ferror@plt+0x236e4>
  4253cc:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4253d0:	add	x1, x1, #0x660
  4253d4:	b	425464 <ferror@plt+0x236d4>
  4253d8:	adrp	x0, 451000 <warn@@Base+0xfc10>
  4253dc:	add	x0, x0, #0x559
  4253e0:	bl	401bb0 <puts@plt>
  4253e4:	b	425474 <ferror@plt+0x236e4>
  4253e8:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  4253ec:	add	x0, x0, #0x2f2
  4253f0:	bl	401bb0 <puts@plt>
  4253f4:	b	425474 <ferror@plt+0x236e4>
  4253f8:	adrp	x0, 468000 <warn@@Base+0x26c10>
  4253fc:	add	x0, x0, #0x891
  425400:	bl	401bb0 <puts@plt>
  425404:	b	425474 <ferror@plt+0x236e4>
  425408:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42540c:	add	x0, x0, #0x2fd
  425410:	bl	401bb0 <puts@plt>
  425414:	b	425474 <ferror@plt+0x236e4>
  425418:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42541c:	add	x0, x0, #0x2f7
  425420:	bl	401bb0 <puts@plt>
  425424:	b	425474 <ferror@plt+0x236e4>
  425428:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42542c:	add	x0, x0, #0x30b
  425430:	bl	401bb0 <puts@plt>
  425434:	b	425474 <ferror@plt+0x236e4>
  425438:	adrp	x1, 469000 <warn@@Base+0x27c10>
  42543c:	add	x1, x1, #0x621
  425440:	b	425464 <ferror@plt+0x236d4>
  425444:	adrp	x1, 469000 <warn@@Base+0x27c10>
  425448:	add	x1, x1, #0x632
  42544c:	b	425464 <ferror@plt+0x236d4>
  425450:	adrp	x1, 469000 <warn@@Base+0x27c10>
  425454:	add	x1, x1, #0x645
  425458:	b	425464 <ferror@plt+0x236d4>
  42545c:	adrp	x1, 469000 <warn@@Base+0x27c10>
  425460:	add	x1, x1, #0x653
  425464:	mov	w2, #0x5                   	// #5
  425468:	mov	x0, xzr
  42546c:	bl	401cc0 <dcgettext@plt>
  425470:	bl	401d10 <printf@plt>
  425474:	mov	x0, x19
  425478:	ldp	x20, x19, [sp, #32]
  42547c:	ldr	x21, [sp, #16]
  425480:	ldp	x29, x30, [sp], #48
  425484:	ret
  425488:	cbz	w1, 4254ac <ferror@plt+0x2371c>
  42548c:	stp	x29, x30, [sp, #-16]!
  425490:	mov	x8, x0
  425494:	mov	w0, w1
  425498:	mov	x1, x8
  42549c:	mov	x29, sp
  4254a0:	bl	428da8 <ferror@plt+0x27018>
  4254a4:	mov	x2, x0
  4254a8:	ldp	x29, x30, [sp], #16
  4254ac:	mov	x0, x2
  4254b0:	ret
  4254b4:	sub	sp, sp, #0x40
  4254b8:	stp	x29, x30, [sp, #16]
  4254bc:	add	x29, sp, #0x10
  4254c0:	sub	x3, x29, #0x4
  4254c4:	add	x4, sp, #0x8
  4254c8:	mov	w2, wzr
  4254cc:	stp	x22, x21, [sp, #32]
  4254d0:	stp	x20, x19, [sp, #48]
  4254d4:	mov	x20, x1
  4254d8:	mov	x19, x0
  4254dc:	bl	42b410 <ferror@plt+0x29680>
  4254e0:	ldur	w8, [x29, #-4]
  4254e4:	mov	x21, x0
  4254e8:	lsr	x9, x0, #32
  4254ec:	add	x19, x19, x8
  4254f0:	cbz	x9, 425500 <ferror@plt+0x23770>
  4254f4:	ldr	w8, [sp, #8]
  4254f8:	orr	w8, w8, #0x2
  4254fc:	str	w8, [sp, #8]
  425500:	ldr	w0, [sp, #8]
  425504:	bl	428a88 <ferror@plt+0x26cf8>
  425508:	adrp	x9, 447000 <warn@@Base+0x5c10>
  42550c:	mov	x8, xzr
  425510:	add	x9, x9, #0x928
  425514:	ldr	w10, [x9, x8]
  425518:	cmp	w10, w21
  42551c:	b.eq	42553c <ferror@plt+0x237ac>  // b.none
  425520:	add	x8, x8, #0x20
  425524:	cmp	w8, #0x540
  425528:	b.ne	425514 <ferror@plt+0x23784>  // b.any
  42552c:	mov	x22, xzr
  425530:	cbnz	x22, 425544 <ferror@plt+0x237b4>
  425534:	mov	w0, w21
  425538:	b	42560c <ferror@plt+0x2387c>
  42553c:	add	x22, x9, x8
  425540:	cbz	x22, 425534 <ferror@plt+0x237a4>
  425544:	ldr	x1, [x22, #8]
  425548:	adrp	x0, 469000 <warn@@Base+0x27c10>
  42554c:	add	x0, x0, #0x80a
  425550:	bl	401d10 <printf@plt>
  425554:	ldr	w8, [x22, #16]
  425558:	cmp	w8, #0x2
  42555c:	b.eq	425608 <ferror@plt+0x23878>  // b.none
  425560:	cmp	w8, #0x1
  425564:	b.eq	425600 <ferror@plt+0x23870>  // b.none
  425568:	cbnz	w8, 425634 <ferror@plt+0x238a4>
  42556c:	sub	w8, w21, #0x7
  425570:	cmp	w8, #0x3a
  425574:	b.hi	4257b4 <ferror@plt+0x23a24>  // b.pmore
  425578:	adrp	x9, 447000 <warn@@Base+0x5c10>
  42557c:	add	x9, x9, #0x2bc
  425580:	adr	x10, 425590 <ferror@plt+0x23800>
  425584:	ldrb	w11, [x9, x8]
  425588:	add	x10, x10, x11, lsl #2
  42558c:	br	x10
  425590:	sub	x3, x29, #0x4
  425594:	add	x4, sp, #0x8
  425598:	mov	x0, x19
  42559c:	mov	x1, x20
  4255a0:	mov	w2, wzr
  4255a4:	bl	42b410 <ferror@plt+0x29680>
  4255a8:	ldur	w8, [x29, #-4]
  4255ac:	mov	x20, x0
  4255b0:	lsr	x9, x0, #32
  4255b4:	add	x19, x19, x8
  4255b8:	cbz	x9, 4255c8 <ferror@plt+0x23838>
  4255bc:	ldr	w8, [sp, #8]
  4255c0:	orr	w8, w8, #0x2
  4255c4:	str	w8, [sp, #8]
  4255c8:	ldr	w0, [sp, #8]
  4255cc:	bl	428a88 <ferror@plt+0x26cf8>
  4255d0:	sub	w8, w20, #0x41
  4255d4:	cmp	w8, #0x12
  4255d8:	b.hi	42594c <ferror@plt+0x23bbc>  // b.pmore
  4255dc:	adrp	x9, 447000 <warn@@Base+0x5c10>
  4255e0:	add	x9, x9, #0x2ff
  4255e4:	adr	x10, 4255f4 <ferror@plt+0x23864>
  4255e8:	ldrb	w11, [x9, x8]
  4255ec:	add	x10, x10, x11, lsl #2
  4255f0:	br	x10
  4255f4:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4255f8:	add	x1, x1, #0x815
  4255fc:	b	4259e0 <ferror@plt+0x23c50>
  425600:	mov	w0, #0xffffffff            	// #-1
  425604:	b	42560c <ferror@plt+0x2387c>
  425608:	mov	w0, wzr
  42560c:	mov	x1, x19
  425610:	mov	x2, x20
  425614:	bl	428da8 <ferror@plt+0x27018>
  425618:	mov	x19, x0
  42561c:	mov	x0, x19
  425620:	ldp	x20, x19, [sp, #48]
  425624:	ldp	x22, x21, [sp, #32]
  425628:	ldp	x29, x30, [sp, #16]
  42562c:	add	sp, sp, #0x40
  425630:	ret
  425634:	tbz	w8, #7, 4259f4 <ferror@plt+0x23c64>
  425638:	sub	x3, x29, #0x4
  42563c:	add	x4, sp, #0x8
  425640:	mov	x0, x19
  425644:	mov	x1, x20
  425648:	mov	w2, wzr
  42564c:	bl	42b410 <ferror@plt+0x29680>
  425650:	ldur	w8, [x29, #-4]
  425654:	mov	x20, x0
  425658:	lsr	x9, x0, #32
  42565c:	add	x19, x19, x8
  425660:	cbz	x9, 425670 <ferror@plt+0x238e0>
  425664:	ldr	w8, [sp, #8]
  425668:	orr	w8, w8, #0x2
  42566c:	str	w8, [sp, #8]
  425670:	ldr	w0, [sp, #8]
  425674:	bl	428a88 <ferror@plt+0x26cf8>
  425678:	ldr	w8, [x22, #16]
  42567c:	and	w8, w8, #0x7f
  425680:	cmp	w8, w20
  425684:	b.ls	42595c <ferror@plt+0x23bcc>  // b.plast
  425688:	ldr	x8, [x22, #24]
  42568c:	and	x9, x20, #0xffffffff
  425690:	ldr	x0, [x8, x9, lsl #3]
  425694:	bl	401bb0 <puts@plt>
  425698:	b	42561c <ferror@plt+0x2388c>
  42569c:	sub	x3, x29, #0x4
  4256a0:	add	x4, sp, #0x8
  4256a4:	mov	x0, x19
  4256a8:	mov	x1, x20
  4256ac:	mov	w2, wzr
  4256b0:	bl	42b410 <ferror@plt+0x29680>
  4256b4:	ldur	w8, [x29, #-4]
  4256b8:	mov	x20, x0
  4256bc:	lsr	x9, x0, #32
  4256c0:	add	x19, x19, x8
  4256c4:	cbz	x9, 4256d4 <ferror@plt+0x23944>
  4256c8:	ldr	w8, [sp, #8]
  4256cc:	orr	w8, w8, #0x2
  4256d0:	str	w8, [sp, #8]
  4256d4:	ldr	w0, [sp, #8]
  4256d8:	bl	428a88 <ferror@plt+0x26cf8>
  4256dc:	cmp	w20, #0x3
  4256e0:	b.hi	425920 <ferror@plt+0x23b90>  // b.pmore
  4256e4:	adrp	x9, 447000 <warn@@Base+0x5c10>
  4256e8:	mov	w8, w20
  4256ec:	add	x9, x9, #0x2f7
  4256f0:	adr	x10, 425700 <ferror@plt+0x23970>
  4256f4:	ldrb	w11, [x9, x8]
  4256f8:	add	x10, x10, x11, lsl #2
  4256fc:	br	x10
  425700:	adrp	x1, 469000 <warn@@Base+0x27c10>
  425704:	add	x1, x1, #0x879
  425708:	b	4259e0 <ferror@plt+0x23c50>
  42570c:	sub	x3, x29, #0x4
  425710:	add	x4, sp, #0x8
  425714:	mov	x0, x19
  425718:	mov	x1, x20
  42571c:	mov	w2, wzr
  425720:	bl	42b410 <ferror@plt+0x29680>
  425724:	ldur	w8, [x29, #-4]
  425728:	mov	x21, x0
  42572c:	lsr	x9, x0, #32
  425730:	add	x19, x19, x8
  425734:	cbz	x9, 425744 <ferror@plt+0x239b4>
  425738:	ldr	w8, [sp, #8]
  42573c:	orr	w8, w8, #0x2
  425740:	str	w8, [sp, #8]
  425744:	ldr	w0, [sp, #8]
  425748:	bl	428a88 <ferror@plt+0x26cf8>
  42574c:	cmp	w21, #0x6
  425750:	b.ne	4258ec <ferror@plt+0x23b5c>  // b.any
  425754:	sub	x3, x29, #0x4
  425758:	add	x4, sp, #0x8
  42575c:	mov	x0, x19
  425760:	mov	x1, x20
  425764:	mov	w2, wzr
  425768:	bl	42b410 <ferror@plt+0x29680>
  42576c:	ldur	w8, [x29, #-4]
  425770:	mov	x21, x0
  425774:	lsr	x9, x0, #32
  425778:	and	x22, x0, #0xffffffff
  42577c:	add	x19, x19, x8
  425780:	cbz	x9, 425790 <ferror@plt+0x23a00>
  425784:	ldr	w8, [sp, #8]
  425788:	orr	w8, w8, #0x2
  42578c:	str	w8, [sp, #8]
  425790:	ldr	w0, [sp, #8]
  425794:	bl	428a88 <ferror@plt+0x26cf8>
  425798:	cmp	x22, #0x16
  42579c:	b.cc	425970 <ferror@plt+0x23be0>  // b.lo, b.ul, b.last
  4257a0:	adrp	x0, 469000 <warn@@Base+0x27c10>
  4257a4:	add	x0, x0, #0x84c
  4257a8:	mov	w1, w21
  4257ac:	bl	401d10 <printf@plt>
  4257b0:	b	425980 <ferror@plt+0x23bf0>
  4257b4:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4257b8:	add	x1, x1, #0x897
  4257bc:	mov	w2, #0x5                   	// #5
  4257c0:	mov	x0, xzr
  4257c4:	bl	401cc0 <dcgettext@plt>
  4257c8:	mov	w1, w21
  4257cc:	bl	401d10 <printf@plt>
  4257d0:	b	42561c <ferror@plt+0x2388c>
  4257d4:	sub	x3, x29, #0x4
  4257d8:	add	x4, sp, #0x8
  4257dc:	mov	x0, x19
  4257e0:	mov	x1, x20
  4257e4:	mov	w2, wzr
  4257e8:	bl	42b410 <ferror@plt+0x29680>
  4257ec:	ldur	w8, [x29, #-4]
  4257f0:	mov	x20, x0
  4257f4:	lsr	x9, x0, #32
  4257f8:	add	x19, x19, x8
  4257fc:	cbz	x9, 42580c <ferror@plt+0x23a7c>
  425800:	ldr	w8, [sp, #8]
  425804:	orr	w8, w8, #0x2
  425808:	str	w8, [sp, #8]
  42580c:	ldr	w0, [sp, #8]
  425810:	bl	428a88 <ferror@plt+0x26cf8>
  425814:	cmp	w20, #0x3
  425818:	b.hi	425920 <ferror@plt+0x23b90>  // b.pmore
  42581c:	adrp	x9, 447000 <warn@@Base+0x5c10>
  425820:	mov	w8, w20
  425824:	add	x9, x9, #0x2fb
  425828:	adr	x10, 425838 <ferror@plt+0x23aa8>
  42582c:	ldrb	w11, [x9, x8]
  425830:	add	x10, x10, x11, lsl #2
  425834:	br	x10
  425838:	adrp	x1, 469000 <warn@@Base+0x27c10>
  42583c:	add	x1, x1, #0xeb
  425840:	b	4259e0 <ferror@plt+0x23c50>
  425844:	sub	x3, x29, #0x4
  425848:	add	x4, sp, #0x8
  42584c:	mov	x0, x19
  425850:	mov	x1, x20
  425854:	mov	w2, wzr
  425858:	bl	42b410 <ferror@plt+0x29680>
  42585c:	ldur	w8, [x29, #-4]
  425860:	mov	x21, x0
  425864:	lsr	x9, x0, #32
  425868:	add	x19, x19, x8
  42586c:	cbz	x9, 42587c <ferror@plt+0x23aec>
  425870:	ldr	w8, [sp, #8]
  425874:	orr	w8, w8, #0x2
  425878:	str	w8, [sp, #8]
  42587c:	ldr	w0, [sp, #8]
  425880:	bl	428a88 <ferror@plt+0x26cf8>
  425884:	adrp	x1, 469000 <warn@@Base+0x27c10>
  425888:	add	x1, x1, #0x4d5
  42588c:	mov	w2, #0x5                   	// #5
  425890:	mov	x0, xzr
  425894:	bl	401cc0 <dcgettext@plt>
  425898:	mov	w1, w21
  42589c:	bl	401d10 <printf@plt>
  4258a0:	sub	x8, x20, #0x1
  4258a4:	cmp	x19, x8
  4258a8:	b.cs	4258f8 <ferror@plt+0x23b68>  // b.hs, b.nlast
  4258ac:	mvn	x8, x19
  4258b0:	add	x20, x8, x20
  4258b4:	mov	w0, w20
  4258b8:	mov	x1, x19
  4258bc:	bl	412810 <ferror@plt+0x10a80>
  4258c0:	mov	x0, x19
  4258c4:	mov	x1, x20
  4258c8:	bl	401980 <strnlen@plt>
  4258cc:	add	x8, x0, x19
  4258d0:	add	x20, x8, #0x1
  4258d4:	b	425910 <ferror@plt+0x23b80>
  4258d8:	cmp	x19, x20
  4258dc:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4258e0:	cinc	x19, x19, cc  // cc = lo, ul, last
  4258e4:	add	x1, x1, #0x891
  4258e8:	b	4259e0 <ferror@plt+0x23c50>
  4258ec:	adrp	x0, 465000 <warn@@Base+0x23c10>
  4258f0:	add	x0, x0, #0x520
  4258f4:	b	42597c <ferror@plt+0x23bec>
  4258f8:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4258fc:	add	x1, x1, #0x744
  425900:	mov	w2, #0x5                   	// #5
  425904:	mov	x0, xzr
  425908:	bl	401cc0 <dcgettext@plt>
  42590c:	bl	401d10 <printf@plt>
  425910:	mov	w0, #0xa                   	// #10
  425914:	bl	401d40 <putchar@plt>
  425918:	mov	x19, x20
  42591c:	b	42561c <ferror@plt+0x2388c>
  425920:	cmp	w20, #0xc
  425924:	b.hi	42595c <ferror@plt+0x23bcc>  // b.pmore
  425928:	adrp	x1, 469000 <warn@@Base+0x27c10>
  42592c:	add	x1, x1, #0x856
  425930:	mov	w2, #0x5                   	// #5
  425934:	mov	x0, xzr
  425938:	bl	401cc0 <dcgettext@plt>
  42593c:	mov	w8, #0x1                   	// #1
  425940:	lsl	w1, w8, w20
  425944:	bl	401d10 <printf@plt>
  425948:	b	42561c <ferror@plt+0x2388c>
  42594c:	cbnz	w20, 42595c <ferror@plt+0x23bcc>
  425950:	adrp	x1, 455000 <warn@@Base+0x13c10>
  425954:	add	x1, x1, #0x6e7
  425958:	b	4259e0 <ferror@plt+0x23c50>
  42595c:	adrp	x0, 469000 <warn@@Base+0x27c10>
  425960:	add	x0, x0, #0x84c
  425964:	mov	w1, w20
  425968:	bl	401d10 <printf@plt>
  42596c:	b	42561c <ferror@plt+0x2388c>
  425970:	adrp	x8, 48a000 <warn@@Base+0x48c10>
  425974:	add	x8, x8, #0x728
  425978:	ldr	x0, [x8, x22, lsl #3]
  42597c:	bl	401bb0 <puts@plt>
  425980:	cmp	x19, x20
  425984:	b.cs	42561c <ferror@plt+0x2388c>  // b.hs, b.nlast
  425988:	ldrb	w8, [x19], #1
  42598c:	cbnz	w8, 425980 <ferror@plt+0x23bf0>
  425990:	b	42561c <ferror@plt+0x2388c>
  425994:	adrp	x0, 469000 <warn@@Base+0x27c10>
  425998:	add	x0, x0, #0xce6
  42599c:	bl	401bb0 <puts@plt>
  4259a0:	b	42561c <ferror@plt+0x2388c>
  4259a4:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4259a8:	add	x1, x1, #0xe3
  4259ac:	b	4259e0 <ferror@plt+0x23c50>
  4259b0:	adrp	x0, 469000 <warn@@Base+0x27c10>
  4259b4:	add	x0, x0, #0xce6
  4259b8:	bl	401bb0 <puts@plt>
  4259bc:	b	42561c <ferror@plt+0x2388c>
  4259c0:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4259c4:	add	x1, x1, #0x822
  4259c8:	b	4259e0 <ferror@plt+0x23c50>
  4259cc:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4259d0:	add	x1, x1, #0x842
  4259d4:	b	4259e0 <ferror@plt+0x23c50>
  4259d8:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4259dc:	add	x1, x1, #0x833
  4259e0:	mov	w2, #0x5                   	// #5
  4259e4:	mov	x0, xzr
  4259e8:	bl	401cc0 <dcgettext@plt>
  4259ec:	bl	401d10 <printf@plt>
  4259f0:	b	42561c <ferror@plt+0x2388c>
  4259f4:	adrp	x0, 469000 <warn@@Base+0x27c10>
  4259f8:	adrp	x1, 451000 <warn@@Base+0xfc10>
  4259fc:	adrp	x3, 469000 <warn@@Base+0x27c10>
  425a00:	add	x0, x0, #0x8a6
  425a04:	add	x1, x1, #0xe8
  425a08:	add	x3, x3, #0x8b8
  425a0c:	mov	w2, #0x3af2                	// #15090
  425a10:	bl	401d20 <__assert_fail@plt>
  425a14:	sub	sp, sp, #0x190
  425a18:	adrp	x4, 428000 <ferror@plt+0x26270>
  425a1c:	mov	w2, #0xfff5                	// #65525
  425a20:	add	x4, x4, #0xeec
  425a24:	movk	w2, #0x6fff, lsl #16
  425a28:	mov	x1, xzr
  425a2c:	mov	x3, xzr
  425a30:	stp	x29, x30, [sp, #304]
  425a34:	stp	x28, x27, [sp, #320]
  425a38:	stp	x26, x25, [sp, #336]
  425a3c:	stp	x24, x23, [sp, #352]
  425a40:	stp	x22, x21, [sp, #368]
  425a44:	stp	x20, x19, [sp, #384]
  425a48:	add	x29, sp, #0x130
  425a4c:	mov	x22, x0
  425a50:	bl	424860 <ferror@plt+0x22ad0>
  425a54:	adrp	x1, 469000 <warn@@Base+0x27c10>
  425a58:	cmp	w0, #0x0
  425a5c:	add	x1, x1, #0xf5c
  425a60:	mov	x0, x22
  425a64:	cset	w28, ne  // ne = any
  425a68:	bl	40317c <ferror@plt+0x13ec>
  425a6c:	cbz	x0, 425cdc <ferror@plt+0x23f4c>
  425a70:	ldr	x8, [x0, #32]
  425a74:	cmp	x8, #0x18
  425a78:	b.ne	425cc0 <ferror@plt+0x23f30>  // b.any
  425a7c:	ldr	x19, [x0, #24]
  425a80:	adrp	x1, 469000 <warn@@Base+0x27c10>
  425a84:	add	x1, x1, #0xf8c
  425a88:	mov	w2, #0x5                   	// #5
  425a8c:	mov	x0, xzr
  425a90:	bl	401cc0 <dcgettext@plt>
  425a94:	mov	x5, x0
  425a98:	mov	w3, #0x1                   	// #1
  425a9c:	mov	w4, #0x18                  	// #24
  425aa0:	mov	x0, xzr
  425aa4:	mov	x1, x22
  425aa8:	mov	x2, x19
  425aac:	bl	402054 <ferror@plt+0x2c4>
  425ab0:	cbz	x0, 425cdc <ferror@plt+0x23f4c>
  425ab4:	str	x22, [sp, #120]
  425ab8:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4180>
  425abc:	ldr	x8, [x22, #3328]
  425ac0:	mov	w1, #0x2                   	// #2
  425ac4:	mov	x21, x0
  425ac8:	str	w28, [sp, #60]
  425acc:	blr	x8
  425ad0:	ldr	x8, [x22, #3328]
  425ad4:	mov	x27, x0
  425ad8:	add	x0, x21, #0x2
  425adc:	mov	w1, #0x1                   	// #1
  425ae0:	blr	x8
  425ae4:	ldr	x8, [x22, #3328]
  425ae8:	mov	x19, x0
  425aec:	add	x0, x21, #0x3
  425af0:	mov	w1, #0x1                   	// #1
  425af4:	blr	x8
  425af8:	ldr	x8, [x22, #3328]
  425afc:	mov	x20, x0
  425b00:	add	x0, x21, #0x4
  425b04:	mov	w1, #0x1                   	// #1
  425b08:	blr	x8
  425b0c:	ldr	x8, [x22, #3328]
  425b10:	mov	x28, x0
  425b14:	add	x0, x21, #0x5
  425b18:	mov	w1, #0x1                   	// #1
  425b1c:	blr	x8
  425b20:	ldr	x8, [x22, #3328]
  425b24:	mov	x26, x0
  425b28:	add	x0, x21, #0x6
  425b2c:	mov	w1, #0x1                   	// #1
  425b30:	blr	x8
  425b34:	ldr	x8, [x22, #3328]
  425b38:	mov	x25, x0
  425b3c:	add	x0, x21, #0x7
  425b40:	mov	w1, #0x1                   	// #1
  425b44:	blr	x8
  425b48:	ldr	x8, [x22, #3328]
  425b4c:	mov	x24, x0
  425b50:	add	x0, x21, #0x8
  425b54:	mov	w1, #0x4                   	// #4
  425b58:	blr	x8
  425b5c:	ldr	x8, [x22, #3328]
  425b60:	mov	x23, x0
  425b64:	add	x0, x21, #0xc
  425b68:	mov	w1, #0x4                   	// #4
  425b6c:	blr	x8
  425b70:	ldr	x8, [x22, #3328]
  425b74:	str	x0, [sp, #152]
  425b78:	add	x0, x21, #0x10
  425b7c:	mov	w1, #0x4                   	// #4
  425b80:	blr	x8
  425b84:	ldr	x8, [x22, #3328]
  425b88:	str	x0, [sp, #144]
  425b8c:	add	x0, x21, #0x14
  425b90:	mov	w1, #0x4                   	// #4
  425b94:	blr	x8
  425b98:	mov	x22, x0
  425b9c:	adrp	x0, 469000 <warn@@Base+0x27c10>
  425ba0:	and	w1, w27, #0xffff
  425ba4:	add	x0, x0, #0xfa3
  425ba8:	bl	401d10 <printf@plt>
  425bac:	adrp	x0, 469000 <warn@@Base+0x27c10>
  425bb0:	and	w1, w19, #0xff
  425bb4:	add	x0, x0, #0xfc0
  425bb8:	bl	401d10 <printf@plt>
  425bbc:	and	w1, w20, #0xff
  425bc0:	cmp	w1, #0x2
  425bc4:	b.cc	425bd4 <ferror@plt+0x23e44>  // b.lo, b.ul, b.last
  425bc8:	adrp	x0, 465000 <warn@@Base+0x23c10>
  425bcc:	add	x0, x0, #0xc3a
  425bd0:	bl	401d10 <printf@plt>
  425bd4:	and	w0, w28, #0xff
  425bd8:	bl	429028 <ferror@plt+0x27298>
  425bdc:	mov	w1, w0
  425be0:	adrp	x0, 469000 <warn@@Base+0x27c10>
  425be4:	add	x0, x0, #0xfcd
  425be8:	bl	401d10 <printf@plt>
  425bec:	and	w0, w26, #0xff
  425bf0:	bl	429028 <ferror@plt+0x27298>
  425bf4:	mov	w1, w0
  425bf8:	adrp	x0, 469000 <warn@@Base+0x27c10>
  425bfc:	add	x0, x0, #0xfdb
  425c00:	bl	401d10 <printf@plt>
  425c04:	and	w0, w25, #0xff
  425c08:	bl	429028 <ferror@plt+0x27298>
  425c0c:	mov	w1, w0
  425c10:	adrp	x0, 469000 <warn@@Base+0x27c10>
  425c14:	add	x0, x0, #0xfea
  425c18:	bl	401d10 <printf@plt>
  425c1c:	adrp	x19, 48b000 <warn@@Base+0x49c10>
  425c20:	ldr	x3, [x19, #3712]
  425c24:	adrp	x0, 469000 <warn@@Base+0x27c10>
  425c28:	add	x0, x0, #0xff9
  425c2c:	mov	w1, #0x9                   	// #9
  425c30:	mov	w2, #0x1                   	// #1
  425c34:	bl	401c60 <fwrite@plt>
  425c38:	and	w0, w24, #0xff
  425c3c:	bl	429044 <ferror@plt+0x272b4>
  425c40:	ldr	x3, [x19, #3712]
  425c44:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  425c48:	add	x0, x0, #0x3
  425c4c:	mov	w1, #0xf                   	// #15
  425c50:	mov	w2, #0x1                   	// #1
  425c54:	bl	401c60 <fwrite@plt>
  425c58:	mov	w0, w23
  425c5c:	bl	429108 <ferror@plt+0x27378>
  425c60:	ldr	x3, [x19, #3712]
  425c64:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  425c68:	add	x0, x0, #0x13
  425c6c:	mov	w1, #0x6                   	// #6
  425c70:	mov	w2, #0x1                   	// #1
  425c74:	bl	401c60 <fwrite@plt>
  425c78:	ldr	x0, [sp, #152]
  425c7c:	bl	429368 <ferror@plt+0x275d8>
  425c80:	ldr	x1, [sp, #144]
  425c84:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  425c88:	add	x0, x0, #0x1a
  425c8c:	bl	401d10 <printf@plt>
  425c90:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  425c94:	add	x0, x0, #0x2b
  425c98:	mov	x1, x22
  425c9c:	bl	401d10 <printf@plt>
  425ca0:	ldr	x1, [x19, #3712]
  425ca4:	mov	w0, #0xa                   	// #10
  425ca8:	bl	4019e0 <fputc@plt>
  425cac:	mov	x0, x21
  425cb0:	bl	401c10 <free@plt>
  425cb4:	ldr	w28, [sp, #60]
  425cb8:	ldr	x22, [sp, #120]
  425cbc:	b	425cdc <ferror@plt+0x23f4c>
  425cc0:	adrp	x1, 469000 <warn@@Base+0x27c10>
  425cc4:	add	x1, x1, #0xf6b
  425cc8:	mov	w2, #0x5                   	// #5
  425ccc:	mov	x0, xzr
  425cd0:	bl	401cc0 <dcgettext@plt>
  425cd4:	bl	44132c <error@@Base>
  425cd8:	mov	w28, wzr
  425cdc:	adrp	x19, 48c000 <stdout@@GLIBC_2.17+0x180>
  425ce0:	ldr	x20, [x19, #856]
  425ce4:	cbz	x20, 425d3c <ferror@plt+0x23fac>
  425ce8:	adrp	x21, 48d000 <stdout@@GLIBC_2.17+0x1180>
  425cec:	ldr	x8, [x19, #856]
  425cf0:	ldr	x9, [x21, #3352]
  425cf4:	add	x8, x8, x9, lsl #4
  425cf8:	cmp	x20, x8
  425cfc:	b.cs	426118 <ferror@plt+0x24388>  // b.hs, b.nlast
  425d00:	mov	x24, #0xfffffffffffffff8    	// #-8
  425d04:	adrp	x25, 447000 <warn@@Base+0x5c10>
  425d08:	adrp	x26, 447000 <warn@@Base+0x5c10>
  425d0c:	mov	x23, xzr
  425d10:	mov	x27, xzr
  425d14:	movk	x24, #0x8fff, lsl #16
  425d18:	add	x25, x25, #0x312
  425d1c:	add	x26, x26, #0x32a
  425d20:	stp	xzr, xzr, [sp, #144]
  425d24:	stp	xzr, xzr, [sp, #128]
  425d28:	stp	xzr, xzr, [sp, #104]
  425d2c:	stp	xzr, xzr, [sp, #64]
  425d30:	stp	xzr, xzr, [sp, #80]
  425d34:	str	xzr, [sp, #96]
  425d38:	b	426028 <ferror@plt+0x24298>
  425d3c:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  425d40:	add	x1, x1, #0x3c
  425d44:	mov	x0, x22
  425d48:	bl	40317c <ferror@plt+0x13ec>
  425d4c:	cbz	x0, 427738 <ferror@plt+0x259a8>
  425d50:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  425d54:	ldr	w8, [x8, #100]
  425d58:	ldp	x19, x24, [x0, #24]
  425d5c:	ldr	x21, [x0, #16]
  425d60:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  425d64:	mov	w9, #0x4                   	// #4
  425d68:	cmp	w8, #0x0
  425d6c:	mov	w8, #0x8                   	// #8
  425d70:	add	x1, x1, #0x41
  425d74:	mov	w2, #0x5                   	// #5
  425d78:	mov	x0, xzr
  425d7c:	csel	w23, w8, w9, eq  // eq = none
  425d80:	bl	401cc0 <dcgettext@plt>
  425d84:	mov	x5, x0
  425d88:	mov	w4, #0x1                   	// #1
  425d8c:	mov	x0, xzr
  425d90:	mov	x1, x22
  425d94:	mov	x2, x19
  425d98:	mov	x3, x24
  425d9c:	bl	402054 <ferror@plt+0x2c4>
  425da0:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  425da4:	mov	x20, x0
  425da8:	add	x22, x0, x24
  425dac:	add	x1, x1, #0x5a
  425db0:	mov	w2, #0x5                   	// #5
  425db4:	mov	x0, xzr
  425db8:	bl	401cc0 <dcgettext@plt>
  425dbc:	bl	401d10 <printf@plt>
  425dc0:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  425dc4:	add	x1, x1, #0x68
  425dc8:	mov	w2, #0x5                   	// #5
  425dcc:	mov	x0, xzr
  425dd0:	bl	401cc0 <dcgettext@plt>
  425dd4:	bl	401d10 <printf@plt>
  425dd8:	mov	w8, #0x7ff0                	// #32752
  425ddc:	add	x0, x21, x8
  425de0:	mov	w1, #0x6                   	// #6
  425de4:	bl	406f54 <ferror@plt+0x51c4>
  425de8:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  425dec:	add	x0, x0, #0x7c7
  425df0:	bl	401bb0 <puts@plt>
  425df4:	mov	x19, x21
  425df8:	cbz	x20, 425f44 <ferror@plt+0x241b4>
  425dfc:	cmp	x24, x23
  425e00:	mov	x19, x21
  425e04:	b.lt	425f44 <ferror@plt+0x241b4>  // b.tstop
  425e08:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  425e0c:	ldr	x8, [x8, #3328]
  425e10:	mov	x0, x20
  425e14:	mov	w1, w23
  425e18:	blr	x8
  425e1c:	mov	x19, x21
  425e20:	cbnz	x0, 425f44 <ferror@plt+0x241b4>
  425e24:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  425e28:	add	x1, x1, #0x7e
  425e2c:	mov	w2, #0x5                   	// #5
  425e30:	bl	401cc0 <dcgettext@plt>
  425e34:	bl	401d10 <printf@plt>
  425e38:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  425e3c:	add	x1, x1, #0x92
  425e40:	mov	w2, #0x5                   	// #5
  425e44:	mov	x0, xzr
  425e48:	bl	401cc0 <dcgettext@plt>
  425e4c:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  425e50:	mov	x19, x0
  425e54:	add	x1, x1, #0xa2
  425e58:	mov	w2, #0x5                   	// #5
  425e5c:	mov	x0, xzr
  425e60:	lsl	w25, w23, #1
  425e64:	bl	401cc0 <dcgettext@plt>
  425e68:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  425e6c:	mov	x26, x0
  425e70:	add	x1, x1, #0xaa
  425e74:	mov	w2, #0x5                   	// #5
  425e78:	mov	x0, xzr
  425e7c:	bl	401cc0 <dcgettext@plt>
  425e80:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  425e84:	mov	x27, x0
  425e88:	add	x1, x1, #0xb1
  425e8c:	mov	w2, #0x5                   	// #5
  425e90:	mov	x0, xzr
  425e94:	bl	401cc0 <dcgettext@plt>
  425e98:	mov	x5, x0
  425e9c:	mov	x0, x19
  425ea0:	mov	w1, w25
  425ea4:	mov	x2, x26
  425ea8:	mov	x3, x27
  425eac:	mov	w4, w25
  425eb0:	bl	401d10 <printf@plt>
  425eb4:	mov	x0, x20
  425eb8:	mov	x1, x21
  425ebc:	mov	x2, x21
  425ec0:	mov	x3, x22
  425ec4:	bl	4296f0 <ferror@plt+0x27960>
  425ec8:	mov	x19, x0
  425ecc:	mov	w0, #0xa                   	// #10
  425ed0:	bl	401d40 <putchar@plt>
  425ed4:	cmn	x19, #0x1
  425ed8:	b.eq	426538 <ferror@plt+0x247a8>  // b.none
  425edc:	neg	x8, x21
  425ee0:	add	x9, x20, x19
  425ee4:	add	x0, x9, x8
  425ee8:	add	x8, x0, x23
  425eec:	cmp	x8, x22
  425ef0:	b.hi	425f3c <ferror@plt+0x241ac>  // b.pmore
  425ef4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  425ef8:	ldr	x8, [x8, #3328]
  425efc:	mov	w1, w23
  425f00:	blr	x8
  425f04:	lsl	w8, w23, #3
  425f08:	sub	w8, w8, #0x1
  425f0c:	lsr	x8, x0, x8
  425f10:	cbz	x8, 425f3c <ferror@plt+0x241ac>
  425f14:	mov	x0, x20
  425f18:	mov	x1, x21
  425f1c:	mov	x2, x19
  425f20:	mov	x3, x22
  425f24:	bl	4296f0 <ferror@plt+0x27960>
  425f28:	mov	x19, x0
  425f2c:	mov	w0, #0xa                   	// #10
  425f30:	bl	401d40 <putchar@plt>
  425f34:	cmn	x19, #0x1
  425f38:	b.eq	426538 <ferror@plt+0x247a8>  // b.none
  425f3c:	mov	w0, #0xa                   	// #10
  425f40:	bl	401d40 <putchar@plt>
  425f44:	cbz	x20, 426538 <ferror@plt+0x247a8>
  425f48:	add	x26, x24, x21
  425f4c:	cmp	x19, x26
  425f50:	b.cs	426538 <ferror@plt+0x247a8>  // b.hs, b.nlast
  425f54:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  425f58:	add	x1, x1, #0xb7
  425f5c:	mov	w2, #0x5                   	// #5
  425f60:	mov	x0, xzr
  425f64:	bl	401cc0 <dcgettext@plt>
  425f68:	bl	401d10 <printf@plt>
  425f6c:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  425f70:	add	x1, x1, #0xa2
  425f74:	mov	w2, #0x5                   	// #5
  425f78:	mov	x0, xzr
  425f7c:	lsl	w23, w23, #1
  425f80:	bl	401cc0 <dcgettext@plt>
  425f84:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  425f88:	mov	x24, x0
  425f8c:	add	x1, x1, #0xaa
  425f90:	mov	w2, #0x5                   	// #5
  425f94:	mov	x0, xzr
  425f98:	bl	401cc0 <dcgettext@plt>
  425f9c:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  425fa0:	mov	x25, x0
  425fa4:	add	x1, x1, #0xb1
  425fa8:	mov	w2, #0x5                   	// #5
  425fac:	mov	x0, xzr
  425fb0:	bl	401cc0 <dcgettext@plt>
  425fb4:	mov	x5, x0
  425fb8:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  425fbc:	add	x0, x0, #0x92
  425fc0:	mov	w1, w23
  425fc4:	mov	x2, x24
  425fc8:	mov	x3, x25
  425fcc:	mov	w4, w23
  425fd0:	bl	401d10 <printf@plt>
  425fd4:	cmp	x19, x26
  425fd8:	b.cs	426530 <ferror@plt+0x247a0>  // b.hs, b.nlast
  425fdc:	mov	x0, x20
  425fe0:	mov	x1, x21
  425fe4:	mov	x2, x19
  425fe8:	mov	x3, x22
  425fec:	bl	4296f0 <ferror@plt+0x27960>
  425ff0:	mov	x19, x0
  425ff4:	mov	w0, #0xa                   	// #10
  425ff8:	bl	401d40 <putchar@plt>
  425ffc:	cmn	x19, #0x1
  426000:	b.ne	425fd4 <ferror@plt+0x24244>  // b.any
  426004:	b	426538 <ferror@plt+0x247a8>
  426008:	ldr	x8, [x20, #8]
  42600c:	str	x8, [sp, #144]
  426010:	ldr	x8, [x19, #856]
  426014:	ldr	x9, [x21, #3352]
  426018:	add	x20, x20, #0x10
  42601c:	add	x8, x8, x9, lsl #4
  426020:	cmp	x20, x8
  426024:	b.cs	426138 <ferror@plt+0x243a8>  // b.hs, b.nlast
  426028:	ldr	x8, [x20]
  42602c:	add	x9, x8, x24
  426030:	cmp	x9, #0x2a
  426034:	b.hi	426064 <ferror@plt+0x242d4>  // b.pmore
  426038:	adr	x8, 426008 <ferror@plt+0x24278>
  42603c:	ldrb	w10, [x26, x9]
  426040:	add	x8, x8, x10, lsl #2
  426044:	br	x8
  426048:	ldr	x8, [sp, #152]
  42604c:	ldr	x1, [x20, #8]
  426050:	mov	x0, x22
  426054:	lsl	x2, x8, #2
  426058:	bl	41461c <ferror@plt+0x1288c>
  42605c:	str	x0, [sp, #104]
  426060:	b	426010 <ferror@plt+0x24280>
  426064:	cmp	x8, #0x17
  426068:	b.hi	426010 <ferror@plt+0x24280>  // b.pmore
  42606c:	adr	x9, 426010 <ferror@plt+0x24280>
  426070:	ldrb	w10, [x25, x8]
  426074:	add	x9, x9, x10, lsl #2
  426078:	br	x9
  42607c:	ldr	x8, [x20, #8]
  426080:	str	x8, [sp, #64]
  426084:	b	426010 <ferror@plt+0x24280>
  426088:	ldr	x1, [x20, #8]
  42608c:	add	x8, x27, x27, lsl #2
  426090:	lsl	x2, x8, #2
  426094:	mov	x0, x22
  426098:	bl	41461c <ferror@plt+0x1288c>
  42609c:	mov	x23, x0
  4260a0:	b	426010 <ferror@plt+0x24280>
  4260a4:	ldr	x8, [x20, #8]
  4260a8:	str	x8, [sp, #96]
  4260ac:	b	426010 <ferror@plt+0x24280>
  4260b0:	ldr	x8, [x20, #8]
  4260b4:	str	x8, [sp, #152]
  4260b8:	b	426010 <ferror@plt+0x24280>
  4260bc:	ldr	x27, [x20, #8]
  4260c0:	b	426010 <ferror@plt+0x24280>
  4260c4:	ldr	x8, [x20, #8]
  4260c8:	str	x8, [sp, #88]
  4260cc:	b	426010 <ferror@plt+0x24280>
  4260d0:	ldr	x8, [x20, #8]
  4260d4:	str	x8, [sp, #128]
  4260d8:	b	426010 <ferror@plt+0x24280>
  4260dc:	ldr	x1, [x20, #8]
  4260e0:	mov	x0, x22
  4260e4:	mov	x2, xzr
  4260e8:	bl	41461c <ferror@plt+0x1288c>
  4260ec:	str	x0, [sp, #136]
  4260f0:	b	426010 <ferror@plt+0x24280>
  4260f4:	ldr	x8, [x20, #8]
  4260f8:	str	x8, [sp, #112]
  4260fc:	b	426010 <ferror@plt+0x24280>
  426100:	ldr	x8, [x20, #8]
  426104:	str	x8, [sp, #72]
  426108:	b	426010 <ferror@plt+0x24280>
  42610c:	ldr	x8, [x20, #8]
  426110:	str	x8, [sp, #80]
  426114:	b	426010 <ferror@plt+0x24280>
  426118:	stp	xzr, xzr, [sp, #88]
  42611c:	stp	xzr, xzr, [sp, #128]
  426120:	stp	xzr, xzr, [sp, #72]
  426124:	stp	xzr, xzr, [sp, #144]
  426128:	stp	xzr, xzr, [sp, #104]
  42612c:	str	xzr, [sp, #64]
  426130:	mov	x27, xzr
  426134:	mov	x23, xzr
  426138:	cbz	x27, 42639c <ferror@plt+0x2460c>
  42613c:	cbz	x23, 42639c <ferror@plt+0x2460c>
  426140:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  426144:	ldrb	w8, [x8, #336]
  426148:	cbz	w8, 42639c <ferror@plt+0x2460c>
  42614c:	adrp	x1, 469000 <warn@@Base+0x27c10>
  426150:	add	x1, x1, #0x12f
  426154:	mov	w2, #0x5                   	// #5
  426158:	mov	x0, xzr
  42615c:	bl	401cc0 <dcgettext@plt>
  426160:	mov	x5, x0
  426164:	mov	w4, #0x14                  	// #20
  426168:	mov	x0, xzr
  42616c:	mov	x1, x22
  426170:	mov	x2, x23
  426174:	mov	x3, x27
  426178:	bl	402054 <ferror@plt+0x2c4>
  42617c:	cbz	x0, 426398 <ferror@plt+0x24608>
  426180:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426184:	adrp	x2, 46a000 <warn@@Base+0x28c10>
  426188:	mov	x23, x0
  42618c:	add	x1, x1, #0xc8
  426190:	add	x2, x2, #0xf1
  426194:	mov	w4, #0x5                   	// #5
  426198:	mov	x0, xzr
  42619c:	mov	x3, x27
  4261a0:	str	x22, [sp, #120]
  4261a4:	str	w28, [sp, #60]
  4261a8:	bl	401c70 <dcngettext@plt>
  4261ac:	mov	x1, x27
  4261b0:	bl	401d10 <printf@plt>
  4261b4:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4261b8:	add	x1, x1, #0x11c
  4261bc:	mov	w2, #0x5                   	// #5
  4261c0:	mov	x0, xzr
  4261c4:	bl	401cc0 <dcgettext@plt>
  4261c8:	adrp	x22, 48b000 <warn@@Base+0x49c10>
  4261cc:	ldr	x1, [x22, #3712]
  4261d0:	bl	401950 <fputs@plt>
  4261d4:	adrp	x28, 447000 <warn@@Base+0x5c10>
  4261d8:	mov	x24, xzr
  4261dc:	adrp	x26, 490000 <stdout@@GLIBC_2.17+0x4180>
  4261e0:	add	x28, x28, #0xe68
  4261e4:	b	426210 <ferror@plt+0x24480>
  4261e8:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4261ec:	mov	w2, #0x5                   	// #5
  4261f0:	mov	x0, xzr
  4261f4:	add	x1, x1, #0x185
  4261f8:	bl	401cc0 <dcgettext@plt>
  4261fc:	bl	401bb0 <puts@plt>
  426200:	mov	x27, x19
  426204:	add	x24, x24, #0x1
  426208:	cmp	x24, x27
  42620c:	b.eq	426384 <ferror@plt+0x245f4>  // b.none
  426210:	ldr	x8, [x26, #3328]
  426214:	mov	w9, #0x14                  	// #20
  426218:	madd	x21, x24, x9, x23
  42621c:	mov	w1, #0x4                   	// #4
  426220:	mov	x0, x21
  426224:	mov	x19, x27
  426228:	blr	x8
  42622c:	ldr	x8, [x26, #3328]
  426230:	mov	x25, x0
  426234:	add	x0, x21, #0x4
  426238:	mov	w1, #0x4                   	// #4
  42623c:	blr	x8
  426240:	ldr	x8, [x26, #3328]
  426244:	stur	x0, [x29, #-16]
  426248:	add	x0, x21, #0x8
  42624c:	mov	w1, #0x4                   	// #4
  426250:	blr	x8
  426254:	ldr	x8, [x26, #3328]
  426258:	mov	x27, x0
  42625c:	add	x0, x21, #0xc
  426260:	mov	w1, #0x4                   	// #4
  426264:	blr	x8
  426268:	ldr	x8, [x26, #3328]
  42626c:	mov	x20, x0
  426270:	add	x0, x21, #0x10
  426274:	mov	w1, #0x4                   	// #4
  426278:	blr	x8
  42627c:	mov	x21, x0
  426280:	sub	x0, x29, #0x10
  426284:	bl	401af0 <gmtime@plt>
  426288:	ldp	w9, w8, [x0, #16]
  42628c:	ldp	w6, w5, [x0, #8]
  426290:	ldp	w10, w7, [x0]
  426294:	adrp	x2, 456000 <warn@@Base+0x14c10>
  426298:	add	w3, w8, #0x76c
  42629c:	add	w4, w9, #0x1
  4262a0:	sub	x0, x29, #0x90
  4262a4:	mov	w1, #0x80                  	// #128
  4262a8:	add	x2, x2, #0x424
  4262ac:	str	w10, [sp]
  4262b0:	bl	401a20 <snprintf@plt>
  4262b4:	adrp	x0, 466000 <warn@@Base+0x24c10>
  4262b8:	add	x0, x0, #0x9e0
  4262bc:	mov	x1, x24
  4262c0:	bl	401d10 <printf@plt>
  4262c4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4262c8:	ldr	x8, [x8, #816]
  4262cc:	cbz	x8, 4262f0 <ferror@plt+0x24560>
  4262d0:	adrp	x9, 48c000 <stdout@@GLIBC_2.17+0x180>
  4262d4:	ldr	x9, [x9, #824]
  4262d8:	cmp	x25, x9
  4262dc:	b.cs	4262f0 <ferror@plt+0x24560>  // b.hs, b.nlast
  4262e0:	add	x1, x8, x25
  4262e4:	mov	w0, #0x14                  	// #20
  4262e8:	bl	412810 <ferror@plt+0x10a80>
  4262ec:	b	42630c <ferror@plt+0x2457c>
  4262f0:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4262f4:	mov	w2, #0x5                   	// #5
  4262f8:	mov	x0, xzr
  4262fc:	add	x1, x1, #0x164
  426300:	bl	401cc0 <dcgettext@plt>
  426304:	mov	x1, x25
  426308:	bl	401d10 <printf@plt>
  42630c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426310:	sub	x1, x29, #0x90
  426314:	add	x0, x0, #0x174
  426318:	mov	x2, x27
  42631c:	mov	x3, x20
  426320:	bl	401d10 <printf@plt>
  426324:	cbz	x21, 4261e8 <ferror@plt+0x24458>
  426328:	mov	x20, xzr
  42632c:	b	42633c <ferror@plt+0x245ac>
  426330:	add	x20, x20, #0x10
  426334:	cmp	x20, #0x60
  426338:	b.eq	426360 <ferror@plt+0x245d0>  // b.none
  42633c:	add	x8, x28, x20
  426340:	ldr	w25, [x8, #8]
  426344:	tst	w25, w21
  426348:	b.eq	426330 <ferror@plt+0x245a0>  // b.none
  42634c:	ldr	x0, [x28, x20]
  426350:	ldr	x1, [x22, #3712]
  426354:	bl	401950 <fputs@plt>
  426358:	eor	w21, w25, w21
  42635c:	b	426330 <ferror@plt+0x245a0>
  426360:	mov	x27, x19
  426364:	cbz	w21, 426378 <ferror@plt+0x245e8>
  426368:	adrp	x0, 452000 <warn@@Base+0x10c10>
  42636c:	add	x0, x0, #0xb60
  426370:	mov	w1, w21
  426374:	bl	401d10 <printf@plt>
  426378:	mov	w0, #0xa                   	// #10
  42637c:	bl	401d40 <putchar@plt>
  426380:	b	426204 <ferror@plt+0x24474>
  426384:	mov	x0, x23
  426388:	bl	401c10 <free@plt>
  42638c:	ldr	w28, [sp, #60]
  426390:	ldr	x22, [sp, #120]
  426394:	b	42639c <ferror@plt+0x2460c>
  426398:	mov	w28, wzr
  42639c:	ldr	x23, [sp, #152]
  4263a0:	ldr	x8, [sp, #136]
  4263a4:	cbz	x8, 426ba8 <ferror@plt+0x24e18>
  4263a8:	mov	x0, x22
  4263ac:	bl	429884 <ferror@plt+0x27af4>
  4263b0:	cbz	x0, 4263d8 <ferror@plt+0x24648>
  4263b4:	ldr	x20, [x0, #32]
  4263b8:	mov	x19, x0
  4263bc:	cmp	x20, #0x7
  4263c0:	b.hi	4263f4 <ferror@plt+0x24664>  // b.pmore
  4263c4:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4263c8:	add	x1, x1, #0x1f1
  4263cc:	mov	w2, #0x5                   	// #5
  4263d0:	mov	x0, xzr
  4263d4:	b	4263e4 <ferror@plt+0x24654>
  4263d8:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4263dc:	add	x1, x1, #0x1d3
  4263e0:	mov	w2, #0x5                   	// #5
  4263e4:	bl	401cc0 <dcgettext@plt>
  4263e8:	bl	44132c <error@@Base>
  4263ec:	mov	w8, #0x1                   	// #1
  4263f0:	b	426ba4 <ferror@plt+0x24e14>
  4263f4:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4263f8:	add	x1, x1, #0x219
  4263fc:	mov	w2, #0x5                   	// #5
  426400:	mov	x0, xzr
  426404:	bl	401cc0 <dcgettext@plt>
  426408:	ldr	x2, [sp, #136]
  42640c:	mov	x5, x0
  426410:	mov	w3, #0x1                   	// #1
  426414:	mov	x0, xzr
  426418:	mov	x1, x22
  42641c:	mov	x4, x20
  426420:	bl	402054 <ferror@plt+0x2c4>
  426424:	cbz	x0, 426548 <ferror@plt+0x247b8>
  426428:	ldr	x8, [x19, #32]
  42642c:	mov	x24, x0
  426430:	mov	w1, #0x10                  	// #16
  426434:	str	x22, [sp, #120]
  426438:	lsr	x0, x8, #3
  42643c:	str	w28, [sp, #60]
  426440:	bl	42b880 <ferror@plt+0x29af0>
  426444:	cbz	x0, 426550 <ferror@plt+0x247c0>
  426448:	ldr	x8, [x19, #32]
  42644c:	adrp	x20, 46a000 <warn@@Base+0x28c10>
  426450:	mov	x22, x0
  426454:	mov	w23, wzr
  426458:	lsl	x8, x8, #1
  42645c:	and	x8, x8, #0xfffffffffffffff0
  426460:	mov	x26, xzr
  426464:	adrp	x25, 490000 <stdout@@GLIBC_2.17+0x4180>
  426468:	add	x8, x0, x8
  42646c:	add	x20, x20, #0x252
  426470:	mov	x27, x0
  426474:	str	x8, [sp, #136]
  426478:	b	42649c <ferror@plt+0x2470c>
  42647c:	mov	w2, #0x5                   	// #5
  426480:	mov	x0, xzr
  426484:	mov	x1, x20
  426488:	bl	401cc0 <dcgettext@plt>
  42648c:	ldrb	w1, [x27, #1]
  426490:	bl	44132c <error@@Base>
  426494:	mov	w8, #0x1                   	// #1
  426498:	cbnz	w8, 426b90 <ferror@plt+0x24e00>
  42649c:	ldr	x8, [x19, #32]
  4264a0:	sub	x8, x8, #0x8
  4264a4:	cmp	x26, x8
  4264a8:	b.hi	426574 <ferror@plt+0x247e4>  // b.pmore
  4264ac:	ldr	x8, [x25, #3328]
  4264b0:	add	x21, x24, x26
  4264b4:	mov	w1, #0x1                   	// #1
  4264b8:	mov	x0, x21
  4264bc:	blr	x8
  4264c0:	strb	w0, [x27]
  4264c4:	ldr	x8, [x25, #3328]
  4264c8:	add	x0, x21, #0x1
  4264cc:	mov	w1, #0x1                   	// #1
  4264d0:	blr	x8
  4264d4:	strb	w0, [x27, #1]
  4264d8:	ldr	x8, [x25, #3328]
  4264dc:	add	x0, x21, #0x2
  4264e0:	mov	w1, #0x2                   	// #2
  4264e4:	blr	x8
  4264e8:	strh	w0, [x27, #2]
  4264ec:	ldr	x8, [x25, #3328]
  4264f0:	add	x0, x21, #0x4
  4264f4:	mov	w1, #0x4                   	// #4
  4264f8:	blr	x8
  4264fc:	ldrb	w8, [x27, #1]
  426500:	str	x0, [x27, #8]
  426504:	cmp	x8, #0x8
  426508:	b.cc	42647c <ferror@plt+0x246ec>  // b.lo, b.ul, b.last
  42650c:	ldr	x9, [x19, #32]
  426510:	add	x8, x26, x8
  426514:	cmp	x8, x9
  426518:	b.hi	42647c <ferror@plt+0x246ec>  // b.pmore
  42651c:	add	x27, x27, #0x10
  426520:	add	w23, w23, #0x1
  426524:	mov	x26, x8
  426528:	cbz	wzr, 42649c <ferror@plt+0x2470c>
  42652c:	b	426b8c <ferror@plt+0x24dfc>
  426530:	mov	w0, #0xa                   	// #10
  426534:	bl	401d40 <putchar@plt>
  426538:	cbz	x20, 427738 <ferror@plt+0x259a8>
  42653c:	mov	x0, x20
  426540:	bl	401c10 <free@plt>
  426544:	b	427738 <ferror@plt+0x259a8>
  426548:	mov	w28, wzr
  42654c:	b	426ba0 <ferror@plt+0x24e10>
  426550:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426554:	add	x1, x1, #0x221
  426558:	mov	w2, #0x5                   	// #5
  42655c:	bl	401cc0 <dcgettext@plt>
  426560:	bl	44132c <error@@Base>
  426564:	ldr	w28, [sp, #60]
  426568:	ldr	x22, [sp, #120]
  42656c:	mov	w8, #0x1                   	// #1
  426570:	b	426b9c <ferror@plt+0x24e0c>
  426574:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426578:	adrp	x2, 46a000 <warn@@Base+0x28c10>
  42657c:	sxtw	x3, w23
  426580:	add	x1, x1, #0x275
  426584:	add	x2, x2, #0x297
  426588:	mov	w4, #0x5                   	// #5
  42658c:	mov	x0, xzr
  426590:	bl	401c70 <dcngettext@plt>
  426594:	mov	x20, x0
  426598:	ldr	x0, [sp, #120]
  42659c:	mov	x1, x19
  4265a0:	bl	40344c <ferror@plt+0x16bc>
  4265a4:	adrp	x1, 48c000 <stdout@@GLIBC_2.17+0x180>
  4265a8:	add	x1, x1, #0x68
  4265ac:	mov	x0, x20
  4265b0:	mov	w2, w23
  4265b4:	bl	401d10 <printf@plt>
  4265b8:	cmp	w23, #0x1
  4265bc:	b.lt	426b84 <ferror@plt+0x24df4>  // b.tstop
  4265c0:	adrp	x20, 478000 <warn@@Base+0x36c10>
  4265c4:	adrp	x21, 46a000 <warn@@Base+0x28c10>
  4265c8:	mov	x19, xzr
  4265cc:	add	x20, x20, #0xef6
  4265d0:	add	x21, x21, #0x4a4
  4265d4:	adrp	x26, 48b000 <warn@@Base+0x49c10>
  4265d8:	ldrb	w1, [x22]
  4265dc:	sub	w23, w23, #0x1
  4265e0:	cmp	w1, #0xa
  4265e4:	b.hi	426618 <ferror@plt+0x24888>  // b.pmore
  4265e8:	adrp	x10, 447000 <warn@@Base+0x5c10>
  4265ec:	add	x10, x10, #0x355
  4265f0:	adr	x8, 426600 <ferror@plt+0x24870>
  4265f4:	ldrb	w9, [x10, x1]
  4265f8:	add	x8, x8, x9, lsl #2
  4265fc:	br	x8
  426600:	ldrh	w1, [x22, #2]
  426604:	ldr	x2, [x22, #8]
  426608:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  42660c:	add	x0, x0, #0x2bb
  426610:	bl	401d10 <printf@plt>
  426614:	b	4268b4 <ferror@plt+0x24b24>
  426618:	ldrh	w2, [x22, #2]
  42661c:	ldr	x3, [x22, #8]
  426620:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426624:	add	x0, x0, #0x490
  426628:	bl	401d10 <printf@plt>
  42662c:	b	4268b4 <ferror@plt+0x24b24>
  426630:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426634:	add	x0, x0, #0x2ce
  426638:	bl	401d10 <printf@plt>
  42663c:	ldr	x8, [sp, #120]
  426640:	ldrh	w8, [x8, #82]
  426644:	cmp	w8, #0x8
  426648:	add	x8, x22, #0x20
  42664c:	b.ne	426920 <ferror@plt+0x24b90>  // b.any
  426650:	ldr	x9, [sp, #136]
  426654:	cmp	x8, x9
  426658:	b.hi	42692c <ferror@plt+0x24b9c>  // b.pmore
  42665c:	ldr	x8, [x25, #3328]
  426660:	add	x0, x22, #0x10
  426664:	mov	w1, #0x4                   	// #4
  426668:	blr	x8
  42666c:	ldr	x8, [x25, #3328]
  426670:	str	x0, [sp, #48]
  426674:	add	x0, x22, #0x14
  426678:	mov	w1, #0x4                   	// #4
  42667c:	blr	x8
  426680:	ldr	x8, [x25, #3328]
  426684:	str	x0, [sp, #40]
  426688:	add	x0, x22, #0x18
  42668c:	mov	w1, #0x4                   	// #4
  426690:	blr	x8
  426694:	ldr	x8, [x25, #3328]
  426698:	str	x0, [sp, #32]
  42669c:	add	x0, x22, #0x1c
  4266a0:	mov	w1, #0x4                   	// #4
  4266a4:	blr	x8
  4266a8:	ldr	x8, [x25, #3328]
  4266ac:	mov	x28, x0
  4266b0:	add	x0, x22, #0x20
  4266b4:	mov	w1, #0x4                   	// #4
  4266b8:	blr	x8
  4266bc:	ldr	x8, [x25, #3328]
  4266c0:	mov	x27, x0
  4266c4:	add	x0, x22, #0x24
  4266c8:	mov	w1, #0x4                   	// #4
  4266cc:	blr	x8
  4266d0:	ldr	x1, [sp, #48]
  4266d4:	mov	x2, x0
  4266d8:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4266dc:	add	x0, x0, #0x2fa
  4266e0:	bl	401d10 <printf@plt>
  4266e4:	ldp	x2, x1, [sp, #32]
  4266e8:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4266ec:	add	x0, x0, #0x30f
  4266f0:	mov	x3, x28
  4266f4:	b	426b70 <ferror@plt+0x24de0>
  4266f8:	ldr	x3, [x26, #3712]
  4266fc:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426700:	mov	w1, #0x14                  	// #20
  426704:	mov	w2, #0x1                   	// #1
  426708:	add	x0, x0, #0x35c
  42670c:	bl	401c60 <fwrite@plt>
  426710:	ldr	w8, [x22, #8]
  426714:	and	w0, w8, #0x1f
  426718:	bl	4298d8 <ferror@plt+0x27b48>
  42671c:	ldr	x3, [x26, #3712]
  426720:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426724:	mov	w1, #0xa                   	// #10
  426728:	mov	w2, #0x1                   	// #1
  42672c:	add	x0, x0, #0x371
  426730:	bl	401c60 <fwrite@plt>
  426734:	ldr	w8, [x22, #8]
  426738:	ubfx	w0, w8, #8, #5
  42673c:	bl	4298d8 <ferror@plt+0x27b48>
  426740:	ldr	x1, [x26, #3712]
  426744:	mov	w0, #0x29                  	// #41
  426748:	bl	4019e0 <fputc@plt>
  42674c:	ldrb	w8, [x22, #10]
  426750:	tbnz	w8, #0, 426968 <ferror@plt+0x24bd8>
  426754:	ldrb	w8, [x22, #10]
  426758:	tbnz	w8, #1, 426988 <ferror@plt+0x24bf8>
  42675c:	ldrb	w8, [x22, #10]
  426760:	tbnz	w8, #2, 4269a8 <ferror@plt+0x24c18>
  426764:	ldrb	w8, [x22, #10]
  426768:	tbnz	w8, #3, 4269c8 <ferror@plt+0x24c38>
  42676c:	b	4268b4 <ferror@plt+0x24b24>
  426770:	ldr	x3, [x26, #3712]
  426774:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426778:	mov	w1, #0xb                   	// #11
  42677c:	mov	w2, #0x1                   	// #1
  426780:	add	x0, x0, #0x399
  426784:	bl	401c60 <fwrite@plt>
  426788:	ldrb	w8, [x22, #8]
  42678c:	tbnz	w8, #0, 4269e4 <ferror@plt+0x24c54>
  426790:	ldrb	w8, [x22, #8]
  426794:	tbnz	w8, #1, 426a04 <ferror@plt+0x24c74>
  426798:	ldrb	w8, [x22, #8]
  42679c:	tbnz	w8, #2, 426a24 <ferror@plt+0x24c94>
  4267a0:	b	4268b4 <ferror@plt+0x24b24>
  4267a4:	ldr	x3, [x26, #3712]
  4267a8:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4267ac:	mov	w1, #0xb                   	// #11
  4267b0:	mov	w2, #0x1                   	// #1
  4267b4:	add	x0, x0, #0x3be
  4267b8:	bl	401c60 <fwrite@plt>
  4267bc:	ldrb	w8, [x22, #8]
  4267c0:	tbnz	w8, #0, 426a40 <ferror@plt+0x24cb0>
  4267c4:	ldrb	w8, [x22, #8]
  4267c8:	tbnz	w8, #1, 426a60 <ferror@plt+0x24cd0>
  4267cc:	ldrb	w8, [x22, #8]
  4267d0:	tbnz	w8, #2, 426a80 <ferror@plt+0x24cf0>
  4267d4:	ldrb	w8, [x22, #8]
  4267d8:	tbnz	w8, #3, 426aa0 <ferror@plt+0x24d10>
  4267dc:	b	4268b4 <ferror@plt+0x24b24>
  4267e0:	ldr	x3, [x26, #3712]
  4267e4:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4267e8:	mov	w1, #0xc                   	// #12
  4267ec:	mov	w2, #0x1                   	// #1
  4267f0:	add	x0, x0, #0x3ee
  4267f4:	bl	401c60 <fwrite@plt>
  4267f8:	b	4268b4 <ferror@plt+0x24b24>
  4267fc:	ldr	x3, [x26, #3712]
  426800:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426804:	mov	w1, #0xc                   	// #12
  426808:	mov	w2, #0x1                   	// #1
  42680c:	add	x0, x0, #0x3fb
  426810:	bl	401c60 <fwrite@plt>
  426814:	b	4268b4 <ferror@plt+0x24b24>
  426818:	ldr	x3, [x26, #3712]
  42681c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426820:	mov	w1, #0xb                   	// #11
  426824:	mov	w2, #0x1                   	// #1
  426828:	add	x0, x0, #0x408
  42682c:	b	426844 <ferror@plt+0x24ab4>
  426830:	ldr	x3, [x26, #3712]
  426834:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426838:	mov	w1, #0xb                   	// #11
  42683c:	mov	w2, #0x1                   	// #1
  426840:	add	x0, x0, #0x432
  426844:	bl	401c60 <fwrite@plt>
  426848:	ldrb	w8, [x22, #8]
  42684c:	tbz	w8, #0, 426868 <ferror@plt+0x24ad8>
  426850:	ldr	x3, [x26, #3712]
  426854:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426858:	mov	w1, #0xf                   	// #15
  42685c:	mov	w2, #0x1                   	// #1
  426860:	add	x0, x0, #0x414
  426864:	bl	401c60 <fwrite@plt>
  426868:	ldrb	w8, [x22, #8]
  42686c:	tbz	w8, #1, 4268b4 <ferror@plt+0x24b24>
  426870:	ldr	x3, [x26, #3712]
  426874:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426878:	mov	w1, #0xd                   	// #13
  42687c:	mov	w2, #0x1                   	// #1
  426880:	add	x0, x0, #0x424
  426884:	bl	401c60 <fwrite@plt>
  426888:	b	4268b4 <ferror@plt+0x24b24>
  42688c:	ldr	x8, [x22, #8]
  426890:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426894:	add	x0, x0, #0x43e
  426898:	b	4268a8 <ferror@plt+0x24b18>
  42689c:	ldr	x8, [x22, #8]
  4268a0:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4268a4:	add	x0, x0, #0x467
  4268a8:	and	x1, x8, #0xffff
  4268ac:	ubfx	x2, x8, #16, #16
  4268b0:	bl	401d10 <printf@plt>
  4268b4:	ldrb	w8, [x22, #1]
  4268b8:	cmp	w8, #0x9
  4268bc:	b.cc	4268fc <ferror@plt+0x24b6c>  // b.lo, b.ul, b.last
  4268c0:	add	x27, x24, x19
  4268c4:	mov	w28, #0x8                   	// #8
  4268c8:	b	4268e4 <ferror@plt+0x24b54>
  4268cc:	mov	x0, x21
  4268d0:	bl	401d10 <printf@plt>
  4268d4:	ldrb	w8, [x22, #1]
  4268d8:	add	x28, x28, #0x1
  4268dc:	cmp	x28, x8
  4268e0:	b.cs	4268fc <ferror@plt+0x24b6c>  // b.hs, b.nlast
  4268e4:	ldrb	w1, [x27, x28]
  4268e8:	ldrh	w8, [x20, x1, lsl #1]
  4268ec:	tbz	w8, #4, 4268cc <ferror@plt+0x24b3c>
  4268f0:	mov	w0, w1
  4268f4:	bl	401d40 <putchar@plt>
  4268f8:	b	4268d4 <ferror@plt+0x24b44>
  4268fc:	ldr	x1, [x26, #3712]
  426900:	mov	w0, #0xa                   	// #10
  426904:	bl	4019e0 <fputc@plt>
  426908:	ldrb	w8, [x22, #1]
  42690c:	add	x19, x19, x8
  426910:	cmp	w23, #0x0
  426914:	add	x22, x22, #0x10
  426918:	b.gt	4265d8 <ferror@plt+0x24848>
  42691c:	b	426b84 <ferror@plt+0x24df4>
  426920:	ldr	x9, [sp, #136]
  426924:	cmp	x8, x9
  426928:	b.ls	426abc <ferror@plt+0x24d2c>  // b.plast
  42692c:	adrp	x1, 467000 <warn@@Base+0x25c10>
  426930:	mov	w2, #0x5                   	// #5
  426934:	mov	x0, xzr
  426938:	add	x1, x1, #0x2e4
  42693c:	bl	401cc0 <dcgettext@plt>
  426940:	bl	401d10 <printf@plt>
  426944:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426948:	mov	w2, #0x5                   	// #5
  42694c:	mov	x0, xzr
  426950:	add	x1, x1, #0x2db
  426954:	bl	401cc0 <dcgettext@plt>
  426958:	bl	44132c <error@@Base>
  42695c:	mov	w23, wzr
  426960:	tbz	wzr, #0, 4268b4 <ferror@plt+0x24b24>
  426964:	b	426910 <ferror@plt+0x24b80>
  426968:	ldr	x3, [x26, #3712]
  42696c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426970:	mov	w1, #0x6                   	// #6
  426974:	mov	w2, #0x1                   	// #1
  426978:	add	x0, x0, #0x37c
  42697c:	bl	401c60 <fwrite@plt>
  426980:	ldrb	w8, [x22, #10]
  426984:	tbz	w8, #1, 42675c <ferror@plt+0x249cc>
  426988:	ldr	x3, [x26, #3712]
  42698c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426990:	mov	w1, #0x4                   	// #4
  426994:	mov	w2, #0x1                   	// #1
  426998:	add	x0, x0, #0x383
  42699c:	bl	401c60 <fwrite@plt>
  4269a0:	ldrb	w8, [x22, #10]
  4269a4:	tbz	w8, #2, 426764 <ferror@plt+0x249d4>
  4269a8:	ldr	x3, [x26, #3712]
  4269ac:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4269b0:	mov	w1, #0x7                   	// #7
  4269b4:	mov	w2, #0x1                   	// #1
  4269b8:	add	x0, x0, #0x388
  4269bc:	bl	401c60 <fwrite@plt>
  4269c0:	ldrb	w8, [x22, #10]
  4269c4:	tbz	w8, #3, 4268b4 <ferror@plt+0x24b24>
  4269c8:	ldr	x3, [x26, #3712]
  4269cc:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4269d0:	mov	w1, #0x8                   	// #8
  4269d4:	mov	w2, #0x1                   	// #1
  4269d8:	add	x0, x0, #0x390
  4269dc:	bl	401c60 <fwrite@plt>
  4269e0:	b	4268b4 <ferror@plt+0x24b24>
  4269e4:	ldr	x3, [x26, #3712]
  4269e8:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4269ec:	mov	w1, #0x7                   	// #7
  4269f0:	mov	w2, #0x1                   	// #1
  4269f4:	add	x0, x0, #0x3a5
  4269f8:	bl	401c60 <fwrite@plt>
  4269fc:	ldrb	w8, [x22, #8]
  426a00:	tbz	w8, #1, 426798 <ferror@plt+0x24a08>
  426a04:	ldr	x3, [x26, #3712]
  426a08:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426a0c:	mov	w1, #0x8                   	// #8
  426a10:	mov	w2, #0x1                   	// #1
  426a14:	add	x0, x0, #0x3ad
  426a18:	bl	401c60 <fwrite@plt>
  426a1c:	ldrb	w8, [x22, #8]
  426a20:	tbz	w8, #2, 4268b4 <ferror@plt+0x24b24>
  426a24:	ldr	x3, [x26, #3712]
  426a28:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426a2c:	mov	w1, #0x7                   	// #7
  426a30:	mov	w2, #0x1                   	// #1
  426a34:	add	x0, x0, #0x3b6
  426a38:	bl	401c60 <fwrite@plt>
  426a3c:	b	4268b4 <ferror@plt+0x24b24>
  426a40:	ldr	x3, [x26, #3712]
  426a44:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426a48:	mov	w1, #0x7                   	// #7
  426a4c:	mov	w2, #0x1                   	// #1
  426a50:	add	x0, x0, #0x3ca
  426a54:	bl	401c60 <fwrite@plt>
  426a58:	ldrb	w8, [x22, #8]
  426a5c:	tbz	w8, #1, 4267cc <ferror@plt+0x24a3c>
  426a60:	ldr	x3, [x26, #3712]
  426a64:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426a68:	mov	w1, #0xa                   	// #10
  426a6c:	mov	w2, #0x1                   	// #1
  426a70:	add	x0, x0, #0x3d2
  426a74:	bl	401c60 <fwrite@plt>
  426a78:	ldrb	w8, [x22, #8]
  426a7c:	tbz	w8, #2, 4267d4 <ferror@plt+0x24a44>
  426a80:	ldr	x3, [x26, #3712]
  426a84:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426a88:	mov	w1, #0x7                   	// #7
  426a8c:	mov	w2, #0x1                   	// #1
  426a90:	add	x0, x0, #0x3dd
  426a94:	bl	401c60 <fwrite@plt>
  426a98:	ldrb	w8, [x22, #8]
  426a9c:	tbz	w8, #3, 4268b4 <ferror@plt+0x24b24>
  426aa0:	ldr	x3, [x26, #3712]
  426aa4:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426aa8:	mov	w1, #0x8                   	// #8
  426aac:	mov	w2, #0x1                   	// #1
  426ab0:	add	x0, x0, #0x3e5
  426ab4:	bl	401c60 <fwrite@plt>
  426ab8:	b	4268b4 <ferror@plt+0x24b24>
  426abc:	ldr	x8, [x25, #3328]
  426ac0:	add	x0, x22, #0x10
  426ac4:	mov	w1, #0x4                   	// #4
  426ac8:	blr	x8
  426acc:	ldr	x8, [x25, #3328]
  426ad0:	str	x0, [sp, #32]
  426ad4:	add	x0, x22, #0x18
  426ad8:	mov	w1, #0x4                   	// #4
  426adc:	blr	x8
  426ae0:	ldr	x8, [x25, #3328]
  426ae4:	str	x0, [sp, #48]
  426ae8:	add	x0, x22, #0x1c
  426aec:	mov	w1, #0x4                   	// #4
  426af0:	blr	x8
  426af4:	ldr	x8, [x25, #3328]
  426af8:	str	x0, [sp, #40]
  426afc:	add	x0, x22, #0x20
  426b00:	mov	w1, #0x4                   	// #4
  426b04:	blr	x8
  426b08:	ldr	x8, [x25, #3328]
  426b0c:	str	x0, [sp, #24]
  426b10:	add	x0, x22, #0x24
  426b14:	mov	w1, #0x4                   	// #4
  426b18:	blr	x8
  426b1c:	ldr	x8, [x25, #3328]
  426b20:	mov	x27, x0
  426b24:	add	x0, x22, #0x28
  426b28:	mov	w1, #0x8                   	// #8
  426b2c:	blr	x8
  426b30:	ldr	x1, [sp, #32]
  426b34:	mov	x28, x0
  426b38:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426b3c:	add	x0, x0, #0x34b
  426b40:	bl	401d10 <printf@plt>
  426b44:	ldr	x0, [x26, #3712]
  426b48:	adrp	x1, 451000 <warn@@Base+0xfc10>
  426b4c:	add	x1, x1, #0x7e
  426b50:	mov	x2, x28
  426b54:	bl	401d70 <fprintf@plt>
  426b58:	mov	w0, #0xa                   	// #10
  426b5c:	bl	401d40 <putchar@plt>
  426b60:	ldp	x2, x1, [sp, #40]
  426b64:	ldr	x3, [sp, #24]
  426b68:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426b6c:	add	x0, x0, #0x30f
  426b70:	mov	x4, x27
  426b74:	bl	401d10 <printf@plt>
  426b78:	mov	w8, #0x1                   	// #1
  426b7c:	tbnz	w8, #0, 426910 <ferror@plt+0x24b80>
  426b80:	b	4268b4 <ferror@plt+0x24b24>
  426b84:	mov	x0, x24
  426b88:	bl	401c10 <free@plt>
  426b8c:	mov	w8, wzr
  426b90:	ldr	w28, [sp, #60]
  426b94:	ldr	x22, [sp, #120]
  426b98:	ldr	x23, [sp, #152]
  426b9c:	cbnz	w8, 426ba4 <ferror@plt+0x24e14>
  426ba0:	mov	w8, wzr
  426ba4:	cbnz	w8, 427734 <ferror@plt+0x259a4>
  426ba8:	ldr	x8, [sp, #104]
  426bac:	cbz	x8, 426cc4 <ferror@plt+0x24f34>
  426bb0:	cbz	x23, 426cc4 <ferror@plt+0x24f34>
  426bb4:	adrp	x24, 48c000 <stdout@@GLIBC_2.17+0x180>
  426bb8:	ldr	x8, [x24, #832]
  426bbc:	cbz	x8, 426bec <ferror@plt+0x24e5c>
  426bc0:	ldr	x8, [x22, #16]
  426bc4:	cmp	x8, x23, lsl #3
  426bc8:	b.cs	426c00 <ferror@plt+0x24e70>  // b.hs, b.nlast
  426bcc:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426bd0:	add	x1, x1, #0x4de
  426bd4:	mov	w2, #0x5                   	// #5
  426bd8:	mov	x0, xzr
  426bdc:	bl	401cc0 <dcgettext@plt>
  426be0:	mov	x1, x23
  426be4:	bl	44132c <error@@Base>
  426be8:	b	426cbc <ferror@plt+0x24f2c>
  426bec:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426bf0:	add	x1, x1, #0x4aa
  426bf4:	mov	w2, #0x5                   	// #5
  426bf8:	mov	x0, xzr
  426bfc:	b	426cb4 <ferror@plt+0x24f24>
  426c00:	mov	w1, #0x8                   	// #8
  426c04:	mov	x0, x23
  426c08:	bl	42b880 <ferror@plt+0x29af0>
  426c0c:	cbz	x0, 426ca8 <ferror@plt+0x24f18>
  426c10:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  426c14:	ldr	w19, [x8, #100]
  426c18:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426c1c:	mov	x21, x0
  426c20:	add	x1, x1, #0x541
  426c24:	mov	w2, #0x5                   	// #5
  426c28:	mov	x0, xzr
  426c2c:	bl	401cc0 <dcgettext@plt>
  426c30:	mov	x5, x0
  426c34:	cbz	w19, 426ffc <ferror@plt+0x2526c>
  426c38:	ldr	x2, [sp, #104]
  426c3c:	mov	w4, #0x4                   	// #4
  426c40:	mov	x0, xzr
  426c44:	mov	x1, x22
  426c48:	mov	x3, x23
  426c4c:	bl	402054 <ferror@plt+0x2c4>
  426c50:	cbz	x0, 427060 <ferror@plt+0x252d0>
  426c54:	mov	x19, x0
  426c58:	mov	x26, x22
  426c5c:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4180>
  426c60:	mov	x20, x0
  426c64:	mov	x25, x23
  426c68:	mov	x23, x21
  426c6c:	ldr	x8, [x22, #3328]
  426c70:	mov	w1, #0x4                   	// #4
  426c74:	mov	x0, x20
  426c78:	blr	x8
  426c7c:	str	x0, [x23], #8
  426c80:	subs	x25, x25, #0x1
  426c84:	add	x20, x20, #0x4
  426c88:	b.ne	426c6c <ferror@plt+0x24edc>  // b.any
  426c8c:	mov	x0, x19
  426c90:	bl	401c10 <free@plt>
  426c94:	ldr	x23, [sp, #152]
  426c98:	mov	w8, wzr
  426c9c:	mov	x22, x26
  426ca0:	cbnz	wzr, 426cc0 <ferror@plt+0x24f30>
  426ca4:	b	427074 <ferror@plt+0x252e4>
  426ca8:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426cac:	add	x1, x1, #0x50b
  426cb0:	mov	w2, #0x5                   	// #5
  426cb4:	bl	401cc0 <dcgettext@plt>
  426cb8:	bl	44132c <error@@Base>
  426cbc:	mov	w8, #0x1                   	// #1
  426cc0:	cbnz	w8, 427734 <ferror@plt+0x259a4>
  426cc4:	ldr	x8, [sp, #96]
  426cc8:	cbz	x8, 427450 <ferror@plt+0x256c0>
  426ccc:	ldr	x8, [sp, #112]
  426cd0:	cbz	x8, 427450 <ferror@plt+0x256c0>
  426cd4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  426cd8:	ldr	w8, [x8, #100]
  426cdc:	ldr	x19, [sp, #88]
  426ce0:	ldr	x20, [sp, #128]
  426ce4:	mov	w9, #0x4                   	// #4
  426ce8:	mov	w10, #0x8                   	// #8
  426cec:	cmp	w8, #0x0
  426cf0:	csel	w23, w10, w9, eq  // eq = none
  426cf4:	subs	x8, x19, x20
  426cf8:	b.cs	426d20 <ferror@plt+0x24f90>  // b.hs, b.nlast
  426cfc:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426d00:	add	x1, x1, #0x5e6
  426d04:	mov	w2, #0x5                   	// #5
  426d08:	mov	x0, xzr
  426d0c:	bl	401cc0 <dcgettext@plt>
  426d10:	mov	x1, x20
  426d14:	mov	x2, x19
  426d18:	bl	44132c <error@@Base>
  426d1c:	b	427734 <ferror@plt+0x259a4>
  426d20:	ldr	x25, [sp, #112]
  426d24:	ldr	x9, [sp, #96]
  426d28:	mul	x8, x8, x23
  426d2c:	madd	x26, x9, x23, x25
  426d30:	adds	x8, x26, x8
  426d34:	b.cc	426d58 <ferror@plt+0x24fc8>  // b.lo, b.ul, b.last
  426d38:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426d3c:	add	x1, x1, #0x62f
  426d40:	mov	w2, #0x5                   	// #5
  426d44:	mov	x0, xzr
  426d48:	bl	401cc0 <dcgettext@plt>
  426d4c:	ldr	x1, [sp, #88]
  426d50:	bl	44132c <error@@Base>
  426d54:	b	427734 <ferror@plt+0x259a4>
  426d58:	sub	x19, x8, x25
  426d5c:	mov	x0, x22
  426d60:	mov	x1, x25
  426d64:	mov	x2, x19
  426d68:	str	w28, [sp, #60]
  426d6c:	bl	41461c <ferror@plt+0x1288c>
  426d70:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426d74:	mov	x20, x0
  426d78:	add	x1, x1, #0x41
  426d7c:	mov	w2, #0x5                   	// #5
  426d80:	mov	x0, xzr
  426d84:	bl	401cc0 <dcgettext@plt>
  426d88:	mov	x5, x0
  426d8c:	mov	w4, #0x1                   	// #1
  426d90:	mov	x0, xzr
  426d94:	mov	x1, x22
  426d98:	mov	x2, x20
  426d9c:	mov	x3, x19
  426da0:	str	x22, [sp, #120]
  426da4:	bl	402054 <ferror@plt+0x2c4>
  426da8:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426dac:	mov	x21, x0
  426db0:	add	x22, x0, x19
  426db4:	add	x1, x1, #0x64a
  426db8:	mov	w2, #0x5                   	// #5
  426dbc:	mov	x0, xzr
  426dc0:	bl	401cc0 <dcgettext@plt>
  426dc4:	bl	401d10 <printf@plt>
  426dc8:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426dcc:	add	x1, x1, #0x68
  426dd0:	mov	w2, #0x5                   	// #5
  426dd4:	mov	x0, xzr
  426dd8:	bl	401cc0 <dcgettext@plt>
  426ddc:	bl	401d10 <printf@plt>
  426de0:	mov	w8, #0x7ff0                	// #32752
  426de4:	add	x0, x25, x8
  426de8:	mov	w1, #0x6                   	// #6
  426dec:	bl	406f54 <ferror@plt+0x51c4>
  426df0:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  426df4:	add	x0, x0, #0x7c7
  426df8:	bl	401bb0 <puts@plt>
  426dfc:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426e00:	add	x1, x1, #0x7e
  426e04:	mov	w2, #0x5                   	// #5
  426e08:	mov	x0, xzr
  426e0c:	bl	401cc0 <dcgettext@plt>
  426e10:	bl	401d10 <printf@plt>
  426e14:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426e18:	add	x1, x1, #0x659
  426e1c:	mov	w2, #0x5                   	// #5
  426e20:	mov	x0, xzr
  426e24:	bl	401cc0 <dcgettext@plt>
  426e28:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426e2c:	mov	x19, x0
  426e30:	add	x1, x1, #0xa2
  426e34:	mov	w2, #0x5                   	// #5
  426e38:	mov	x0, xzr
  426e3c:	lsl	w27, w23, #1
  426e40:	bl	401cc0 <dcgettext@plt>
  426e44:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426e48:	mov	x20, x0
  426e4c:	add	x1, x1, #0xaa
  426e50:	mov	w2, #0x5                   	// #5
  426e54:	mov	x0, xzr
  426e58:	bl	401cc0 <dcgettext@plt>
  426e5c:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426e60:	mov	x24, x0
  426e64:	add	x1, x1, #0x671
  426e68:	mov	w2, #0x5                   	// #5
  426e6c:	mov	x0, xzr
  426e70:	bl	401cc0 <dcgettext@plt>
  426e74:	mov	x5, x0
  426e78:	mov	x0, x19
  426e7c:	mov	w1, w27
  426e80:	mov	x2, x20
  426e84:	mov	x3, x24
  426e88:	mov	w4, w27
  426e8c:	bl	401d10 <printf@plt>
  426e90:	mov	x0, x21
  426e94:	mov	x1, x25
  426e98:	mov	x2, x25
  426e9c:	mov	x3, x22
  426ea0:	bl	4296f0 <ferror@plt+0x27960>
  426ea4:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426ea8:	mov	x24, x0
  426eac:	add	x1, x1, #0x679
  426eb0:	mov	w2, #0x5                   	// #5
  426eb4:	mov	x0, xzr
  426eb8:	bl	401cc0 <dcgettext@plt>
  426ebc:	bl	401d10 <printf@plt>
  426ec0:	cmn	x24, #0x1
  426ec4:	b.eq	42743c <ferror@plt+0x256ac>  // b.none
  426ec8:	cbz	x21, 426f38 <ferror@plt+0x251a8>
  426ecc:	add	x8, x21, x24
  426ed0:	sub	x0, x8, x25
  426ed4:	add	x8, x0, x23
  426ed8:	cmp	x8, x22
  426edc:	b.hi	426f38 <ferror@plt+0x251a8>  // b.pmore
  426ee0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  426ee4:	ldr	x8, [x8, #3328]
  426ee8:	mov	w1, w23
  426eec:	blr	x8
  426ef0:	lsl	w8, w23, #3
  426ef4:	sub	w8, w8, #0x1
  426ef8:	lsr	x8, x0, x8
  426efc:	cbz	x8, 426f38 <ferror@plt+0x251a8>
  426f00:	mov	x0, x21
  426f04:	mov	x1, x25
  426f08:	mov	x2, x24
  426f0c:	mov	x3, x22
  426f10:	bl	4296f0 <ferror@plt+0x27960>
  426f14:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426f18:	mov	x24, x0
  426f1c:	add	x1, x1, #0x689
  426f20:	mov	w2, #0x5                   	// #5
  426f24:	mov	x0, xzr
  426f28:	bl	401cc0 <dcgettext@plt>
  426f2c:	bl	401d10 <printf@plt>
  426f30:	cmn	x24, #0x1
  426f34:	b.eq	42743c <ferror@plt+0x256ac>  // b.none
  426f38:	mov	w0, #0xa                   	// #10
  426f3c:	bl	401d40 <putchar@plt>
  426f40:	cbz	x21, 4271c0 <ferror@plt+0x25430>
  426f44:	cmp	x24, x26
  426f48:	b.cs	4271c0 <ferror@plt+0x25430>  // b.hs, b.nlast
  426f4c:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426f50:	add	x1, x1, #0xb7
  426f54:	mov	w2, #0x5                   	// #5
  426f58:	mov	x0, xzr
  426f5c:	bl	401cc0 <dcgettext@plt>
  426f60:	bl	401d10 <printf@plt>
  426f64:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426f68:	add	x1, x1, #0xa2
  426f6c:	mov	w2, #0x5                   	// #5
  426f70:	mov	x0, xzr
  426f74:	bl	401cc0 <dcgettext@plt>
  426f78:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426f7c:	mov	x19, x0
  426f80:	add	x1, x1, #0xaa
  426f84:	mov	w2, #0x5                   	// #5
  426f88:	mov	x0, xzr
  426f8c:	bl	401cc0 <dcgettext@plt>
  426f90:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  426f94:	mov	x20, x0
  426f98:	add	x1, x1, #0x671
  426f9c:	mov	w2, #0x5                   	// #5
  426fa0:	mov	x0, xzr
  426fa4:	bl	401cc0 <dcgettext@plt>
  426fa8:	mov	x5, x0
  426fac:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  426fb0:	add	x0, x0, #0x92
  426fb4:	mov	w1, w27
  426fb8:	mov	x2, x19
  426fbc:	mov	x3, x20
  426fc0:	mov	w4, w27
  426fc4:	bl	401d10 <printf@plt>
  426fc8:	cmp	x24, x26
  426fcc:	b.cs	4271b8 <ferror@plt+0x25428>  // b.hs, b.nlast
  426fd0:	mov	x0, x21
  426fd4:	mov	x1, x25
  426fd8:	mov	x2, x24
  426fdc:	mov	x3, x22
  426fe0:	bl	4296f0 <ferror@plt+0x27960>
  426fe4:	mov	x24, x0
  426fe8:	mov	w0, #0xa                   	// #10
  426fec:	bl	401d40 <putchar@plt>
  426ff0:	cmn	x24, #0x1
  426ff4:	b.ne	426fc8 <ferror@plt+0x25238>  // b.any
  426ff8:	b	42743c <ferror@plt+0x256ac>
  426ffc:	ldr	x2, [sp, #104]
  427000:	mov	w4, #0x8                   	// #8
  427004:	mov	x0, xzr
  427008:	mov	x1, x22
  42700c:	mov	x3, x23
  427010:	bl	402054 <ferror@plt+0x2c4>
  427014:	cbz	x0, 42706c <ferror@plt+0x252dc>
  427018:	mov	x19, x0
  42701c:	mov	x25, x22
  427020:	mov	x20, xzr
  427024:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4180>
  427028:	ldr	x8, [x22, #3328]
  42702c:	add	x0, x19, x20
  427030:	mov	w1, #0x8                   	// #8
  427034:	blr	x8
  427038:	str	x0, [x21, x20]
  42703c:	subs	x23, x23, #0x1
  427040:	add	x20, x20, #0x8
  427044:	b.ne	427028 <ferror@plt+0x25298>  // b.any
  427048:	mov	x0, x19
  42704c:	bl	401c10 <free@plt>
  427050:	ldr	x23, [sp, #152]
  427054:	mov	w8, wzr
  427058:	mov	x22, x25
  42705c:	b	427070 <ferror@plt+0x252e0>
  427060:	mov	w8, #0x1                   	// #1
  427064:	cbnz	w8, 426cc0 <ferror@plt+0x24f30>
  427068:	b	427074 <ferror@plt+0x252e4>
  42706c:	mov	w8, #0x1                   	// #1
  427070:	cbnz	w8, 426cc0 <ferror@plt+0x24f30>
  427074:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427078:	adrp	x2, 46a000 <warn@@Base+0x28c10>
  42707c:	add	x1, x1, #0x54a
  427080:	add	x2, x2, #0x574
  427084:	mov	w4, #0x5                   	// #5
  427088:	mov	x0, xzr
  42708c:	mov	x3, x23
  427090:	str	x22, [sp, #120]
  427094:	str	w28, [sp, #60]
  427098:	bl	401c70 <dcngettext@plt>
  42709c:	mov	x1, x23
  4270a0:	bl	401d10 <printf@plt>
  4270a4:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4270a8:	add	x1, x1, #0x5a0
  4270ac:	mov	w2, #0x5                   	// #5
  4270b0:	mov	x0, xzr
  4270b4:	bl	401cc0 <dcgettext@plt>
  4270b8:	bl	401bb0 <puts@plt>
  4270bc:	adrp	x20, 46a000 <warn@@Base+0x28c10>
  4270c0:	adrp	x22, 466000 <warn@@Base+0x24c10>
  4270c4:	adrp	x23, 46a000 <warn@@Base+0x28c10>
  4270c8:	mov	x19, xzr
  4270cc:	add	x20, x20, #0x5c2
  4270d0:	adrp	x25, 48c000 <stdout@@GLIBC_2.17+0x180>
  4270d4:	adrp	x26, 48c000 <stdout@@GLIBC_2.17+0x180>
  4270d8:	add	x22, x22, #0xa23
  4270dc:	add	x23, x23, #0x5cf
  4270e0:	b	427110 <ferror@plt+0x25380>
  4270e4:	mov	w2, #0x5                   	// #5
  4270e8:	mov	x0, xzr
  4270ec:	mov	x1, x23
  4270f0:	bl	401cc0 <dcgettext@plt>
  4270f4:	bl	401d10 <printf@plt>
  4270f8:	mov	w0, #0xa                   	// #10
  4270fc:	bl	401d40 <putchar@plt>
  427100:	ldr	x8, [sp, #152]
  427104:	add	x19, x19, #0x1
  427108:	cmp	x19, x8
  42710c:	b.cs	4271a0 <ferror@plt+0x25410>  // b.hs, b.nlast
  427110:	lsl	x27, x19, #3
  427114:	ldr	x2, [x21, x27]
  427118:	mov	x0, x20
  42711c:	mov	x1, x19
  427120:	bl	401d10 <printf@plt>
  427124:	ldr	x28, [x21, x27]
  427128:	ldr	x8, [x25, #840]
  42712c:	cmp	x28, x8
  427130:	b.cs	4270e4 <ferror@plt+0x25354>  // b.hs, b.nlast
  427134:	ldr	x27, [x24, #832]
  427138:	lsl	x8, x28, #5
  42713c:	mov	w1, #0x5                   	// #5
  427140:	ldr	x0, [x27, x8]
  427144:	bl	406f54 <ferror@plt+0x51c4>
  427148:	mov	w0, #0x20                  	// #32
  42714c:	bl	401d40 <putchar@plt>
  427150:	ldr	x8, [x26, #816]
  427154:	cbz	x8, 427180 <ferror@plt+0x253f0>
  427158:	add	x9, x27, x28, lsl #5
  42715c:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  427160:	ldr	x9, [x9, #16]
  427164:	ldr	x10, [x10, #824]
  427168:	cmp	x9, x10
  42716c:	b.cs	427180 <ferror@plt+0x253f0>  // b.hs, b.nlast
  427170:	add	x1, x8, x9
  427174:	mov	w0, #0x19                  	// #25
  427178:	bl	412810 <ferror@plt+0x10a80>
  42717c:	b	4270f8 <ferror@plt+0x25368>
  427180:	mov	w2, #0x5                   	// #5
  427184:	mov	x0, xzr
  427188:	mov	x1, x22
  42718c:	bl	401cc0 <dcgettext@plt>
  427190:	add	x8, x27, x28, lsl #5
  427194:	ldr	x1, [x8, #16]
  427198:	bl	401d10 <printf@plt>
  42719c:	b	4270f8 <ferror@plt+0x25368>
  4271a0:	mov	x0, x21
  4271a4:	bl	401c10 <free@plt>
  4271a8:	ldr	w28, [sp, #60]
  4271ac:	ldr	x22, [sp, #120]
  4271b0:	mov	w8, wzr
  4271b4:	b	426cc0 <ferror@plt+0x24f30>
  4271b8:	mov	w0, #0xa                   	// #10
  4271bc:	bl	401d40 <putchar@plt>
  4271c0:	ldr	x9, [sp, #128]
  4271c4:	ldr	x8, [sp, #88]
  4271c8:	cmp	x8, x9
  4271cc:	b.ls	42743c <ferror@plt+0x256ac>  // b.plast
  4271d0:	cbz	x21, 42743c <ferror@plt+0x256ac>
  4271d4:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4271d8:	add	x1, x1, #0x6aa
  4271dc:	mov	w2, #0x5                   	// #5
  4271e0:	mov	x0, xzr
  4271e4:	bl	401cc0 <dcgettext@plt>
  4271e8:	bl	401d10 <printf@plt>
  4271ec:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4271f0:	add	x1, x1, #0xa2
  4271f4:	mov	w2, #0x5                   	// #5
  4271f8:	mov	x0, xzr
  4271fc:	bl	401cc0 <dcgettext@plt>
  427200:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427204:	mov	x25, x0
  427208:	add	x1, x1, #0xaa
  42720c:	mov	w2, #0x5                   	// #5
  427210:	mov	x0, xzr
  427214:	bl	401cc0 <dcgettext@plt>
  427218:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  42721c:	str	x0, [sp, #152]
  427220:	add	x1, x1, #0x671
  427224:	mov	w2, #0x5                   	// #5
  427228:	mov	x0, xzr
  42722c:	bl	401cc0 <dcgettext@plt>
  427230:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427234:	mov	x20, x0
  427238:	add	x1, x1, #0x6dc
  42723c:	mov	w2, #0x5                   	// #5
  427240:	mov	x0, xzr
  427244:	bl	401cc0 <dcgettext@plt>
  427248:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  42724c:	mov	x26, x0
  427250:	add	x1, x1, #0x6e5
  427254:	mov	w2, #0x5                   	// #5
  427258:	mov	x0, xzr
  42725c:	bl	401cc0 <dcgettext@plt>
  427260:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427264:	mov	x28, x0
  427268:	add	x1, x1, #0x6ea
  42726c:	mov	w2, #0x5                   	// #5
  427270:	mov	x0, xzr
  427274:	bl	401cc0 <dcgettext@plt>
  427278:	adrp	x1, 473000 <warn@@Base+0x31c10>
  42727c:	mov	x19, x0
  427280:	add	x1, x1, #0xb9d
  427284:	mov	w2, #0x5                   	// #5
  427288:	mov	x0, xzr
  42728c:	bl	401cc0 <dcgettext@plt>
  427290:	ldr	x3, [sp, #152]
  427294:	stp	x19, x0, [sp, #8]
  427298:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  42729c:	add	x0, x0, #0x6bc
  4272a0:	mov	w1, w27
  4272a4:	mov	x2, x25
  4272a8:	mov	w4, w27
  4272ac:	mov	x5, x20
  4272b0:	mov	w6, w27
  4272b4:	mov	x7, x26
  4272b8:	str	x28, [sp]
  4272bc:	bl	401d10 <printf@plt>
  4272c0:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4272c4:	ldr	w8, [x8, #100]
  4272c8:	mov	w9, #0x34                  	// #52
  4272cc:	mov	w10, #0x84                  	// #132
  4272d0:	mov	w11, #0xfffffffa            	// #-6
  4272d4:	cmp	w8, #0x0
  4272d8:	ldr	x12, [sp, #128]
  4272dc:	csel	w8, w10, w9, eq  // eq = none
  4272e0:	madd	w8, w23, w11, w8
  4272e4:	ldr	x23, [sp, #88]
  4272e8:	adrp	x19, 46a000 <warn@@Base+0x28c10>
  4272ec:	lsl	x28, x12, #5
  4272f0:	adrp	x25, 48c000 <stdout@@GLIBC_2.17+0x180>
  4272f4:	add	x19, x19, #0x6ee
  4272f8:	adrp	x20, 48c000 <stdout@@GLIBC_2.17+0x180>
  4272fc:	sub	w8, w8, #0x1
  427300:	str	w8, [sp, #152]
  427304:	ldr	x1, [sp, #112]
  427308:	mov	x0, x21
  42730c:	mov	x2, x24
  427310:	mov	x3, x22
  427314:	bl	4296f0 <ferror@plt+0x27960>
  427318:	mov	x24, x0
  42731c:	mov	w0, #0x20                  	// #32
  427320:	bl	401d40 <putchar@plt>
  427324:	ldr	x8, [x25, #832]
  427328:	cbz	x8, 4273b4 <ferror@plt+0x25624>
  42732c:	ldr	x9, [x20, #840]
  427330:	ldr	x26, [sp, #128]
  427334:	cmp	x26, x9
  427338:	b.cs	4273cc <ferror@plt+0x2563c>  // b.hs, b.nlast
  42733c:	add	x23, x8, x28
  427340:	ldr	x0, [x23]
  427344:	mov	w1, #0x6                   	// #6
  427348:	bl	406f54 <ferror@plt+0x51c4>
  42734c:	ldrb	w8, [x23, #24]
  427350:	ldr	x26, [sp, #120]
  427354:	and	w1, w8, #0xf
  427358:	mov	x0, x26
  42735c:	bl	4058dc <ferror@plt+0x3b4c>
  427360:	ldr	w1, [x23, #28]
  427364:	mov	x27, x0
  427368:	mov	x0, x26
  42736c:	bl	41f1d8 <ferror@plt+0x1d448>
  427370:	mov	x2, x0
  427374:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  427378:	add	x0, x0, #0x703
  42737c:	mov	x1, x27
  427380:	bl	401d10 <printf@plt>
  427384:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  427388:	ldr	x8, [x8, #816]
  42738c:	cbz	x8, 4273ec <ferror@plt+0x2565c>
  427390:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  427394:	ldr	x9, [x23, #16]
  427398:	ldr	x10, [x10, #824]
  42739c:	cmp	x9, x10
  4273a0:	b.cs	4273ec <ferror@plt+0x2565c>  // b.hs, b.nlast
  4273a4:	ldr	w0, [sp, #152]
  4273a8:	add	x1, x8, x9
  4273ac:	bl	412810 <ferror@plt+0x10a80>
  4273b0:	b	427408 <ferror@plt+0x25678>
  4273b4:	mov	w2, #0x5                   	// #5
  4273b8:	mov	x0, xzr
  4273bc:	mov	x1, x19
  4273c0:	bl	401cc0 <dcgettext@plt>
  4273c4:	bl	401d10 <printf@plt>
  4273c8:	b	42740c <ferror@plt+0x2567c>
  4273cc:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4273d0:	mov	w2, #0x5                   	// #5
  4273d4:	mov	x0, xzr
  4273d8:	add	x1, x1, #0x70e
  4273dc:	bl	401cc0 <dcgettext@plt>
  4273e0:	mov	x1, x26
  4273e4:	bl	401d10 <printf@plt>
  4273e8:	b	42740c <ferror@plt+0x2567c>
  4273ec:	adrp	x1, 466000 <warn@@Base+0x24c10>
  4273f0:	mov	w2, #0x5                   	// #5
  4273f4:	mov	x0, xzr
  4273f8:	add	x1, x1, #0xa23
  4273fc:	bl	401cc0 <dcgettext@plt>
  427400:	ldr	x1, [x23, #16]
  427404:	bl	401d10 <printf@plt>
  427408:	ldr	x23, [sp, #88]
  42740c:	mov	w0, #0xa                   	// #10
  427410:	bl	401d40 <putchar@plt>
  427414:	cmn	x24, #0x1
  427418:	b.eq	427434 <ferror@plt+0x256a4>  // b.none
  42741c:	ldr	x8, [sp, #128]
  427420:	add	x28, x28, #0x20
  427424:	add	x8, x8, #0x1
  427428:	cmp	x8, x23
  42742c:	str	x8, [sp, #128]
  427430:	b.cc	427304 <ferror@plt+0x25574>  // b.lo, b.ul, b.last
  427434:	mov	w0, #0xa                   	// #10
  427438:	bl	401d40 <putchar@plt>
  42743c:	ldr	w28, [sp, #60]
  427440:	ldr	x22, [sp, #120]
  427444:	cbz	x21, 427450 <ferror@plt+0x256c0>
  427448:	mov	x0, x21
  42744c:	bl	401c10 <free@plt>
  427450:	ldr	x1, [sp, #80]
  427454:	cbz	x1, 427738 <ferror@plt+0x259a8>
  427458:	ldr	x8, [sp, #144]
  42745c:	cbz	x8, 427738 <ferror@plt+0x259a8>
  427460:	ldr	x20, [sp, #72]
  427464:	cbz	x20, 427738 <ferror@plt+0x259a8>
  427468:	ldr	x19, [sp, #64]
  42746c:	cbz	x19, 427738 <ferror@plt+0x259a8>
  427470:	mov	x0, x22
  427474:	mov	x2, x19
  427478:	bl	41461c <ferror@plt+0x1288c>
  42747c:	cmp	x20, #0x7
  427480:	mov	x1, x0
  427484:	sub	x3, x29, #0x10
  427488:	sub	x4, x29, #0x90
  42748c:	mov	x0, x22
  427490:	mov	x2, x19
  427494:	b.ne	4274a4 <ferror@plt+0x25714>  // b.any
  427498:	bl	403cec <ferror@plt+0x1f5c>
  42749c:	cbnz	w0, 4274ac <ferror@plt+0x2571c>
  4274a0:	b	427734 <ferror@plt+0x259a4>
  4274a4:	bl	403fec <ferror@plt+0x225c>
  4274a8:	cbz	w0, 427734 <ferror@plt+0x259a4>
  4274ac:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4274b0:	ldr	w8, [x8, #100]
  4274b4:	ldur	x27, [x29, #-144]
  4274b8:	mov	w9, #0x4                   	// #4
  4274bc:	mov	w10, #0x8                   	// #8
  4274c0:	cmp	w8, #0x0
  4274c4:	ldr	x1, [sp, #144]
  4274c8:	csel	w23, w10, w9, eq  // eq = none
  4274cc:	add	x8, x27, #0x2
  4274d0:	mul	x19, x8, x23
  4274d4:	mov	x0, x22
  4274d8:	mov	x2, x19
  4274dc:	bl	41461c <ferror@plt+0x1288c>
  4274e0:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4274e4:	mov	x20, x0
  4274e8:	add	x1, x1, #0x743
  4274ec:	mov	w2, #0x5                   	// #5
  4274f0:	mov	x0, xzr
  4274f4:	bl	401cc0 <dcgettext@plt>
  4274f8:	mov	x5, x0
  4274fc:	mov	w4, #0x1                   	// #1
  427500:	mov	x0, xzr
  427504:	mov	x1, x22
  427508:	mov	x2, x20
  42750c:	mov	x3, x19
  427510:	bl	402054 <ferror@plt+0x2c4>
  427514:	cbz	x0, 427734 <ferror@plt+0x259a4>
  427518:	mov	x21, x0
  42751c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  427520:	add	x0, x0, #0x311
  427524:	str	x22, [sp, #120]
  427528:	str	w28, [sp, #60]
  42752c:	bl	401bb0 <puts@plt>
  427530:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427534:	add	x1, x1, #0x7e
  427538:	mov	w2, #0x5                   	// #5
  42753c:	mov	x0, xzr
  427540:	bl	401cc0 <dcgettext@plt>
  427544:	bl	401d10 <printf@plt>
  427548:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  42754c:	add	x1, x1, #0x760
  427550:	mov	w2, #0x5                   	// #5
  427554:	mov	x0, xzr
  427558:	bl	401cc0 <dcgettext@plt>
  42755c:	adrp	x20, 46a000 <warn@@Base+0x28c10>
  427560:	add	x20, x20, #0xa2
  427564:	mov	x22, x0
  427568:	mov	w2, #0x5                   	// #5
  42756c:	mov	x0, xzr
  427570:	mov	x1, x20
  427574:	mov	x28, x23
  427578:	lsl	w19, w23, #1
  42757c:	bl	401cc0 <dcgettext@plt>
  427580:	adrp	x23, 46a000 <warn@@Base+0x28c10>
  427584:	add	x23, x23, #0x671
  427588:	mov	x24, x0
  42758c:	mov	w2, #0x5                   	// #5
  427590:	mov	x0, xzr
  427594:	mov	x1, x23
  427598:	bl	401cc0 <dcgettext@plt>
  42759c:	mov	x4, x0
  4275a0:	mov	x0, x22
  4275a4:	mov	w1, w19
  4275a8:	mov	x2, x24
  4275ac:	mov	w3, w19
  4275b0:	bl	401d10 <printf@plt>
  4275b4:	ldr	x24, [sp, #144]
  4275b8:	mov	x0, x21
  4275bc:	mov	x1, x24
  4275c0:	mov	x2, x24
  4275c4:	bl	4299cc <ferror@plt+0x27c3c>
  4275c8:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4275cc:	mov	x22, x0
  4275d0:	add	x1, x1, #0x773
  4275d4:	mov	w2, #0x5                   	// #5
  4275d8:	mov	x0, xzr
  4275dc:	bl	401cc0 <dcgettext@plt>
  4275e0:	bl	401d10 <printf@plt>
  4275e4:	mov	x0, x21
  4275e8:	mov	x1, x24
  4275ec:	mov	x2, x22
  4275f0:	bl	4299cc <ferror@plt+0x27c3c>
  4275f4:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4275f8:	mov	x22, x0
  4275fc:	add	x1, x1, #0x787
  427600:	mov	w2, #0x5                   	// #5
  427604:	mov	x0, xzr
  427608:	bl	401cc0 <dcgettext@plt>
  42760c:	bl	401d10 <printf@plt>
  427610:	mov	w0, #0xa                   	// #10
  427614:	bl	401d40 <putchar@plt>
  427618:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  42761c:	add	x1, x1, #0x798
  427620:	mov	w2, #0x5                   	// #5
  427624:	mov	x0, xzr
  427628:	bl	401cc0 <dcgettext@plt>
  42762c:	bl	401d10 <printf@plt>
  427630:	mov	w2, #0x5                   	// #5
  427634:	mov	x0, xzr
  427638:	mov	x1, x20
  42763c:	bl	401cc0 <dcgettext@plt>
  427640:	mov	x20, x0
  427644:	mov	w2, #0x5                   	// #5
  427648:	mov	x0, xzr
  42764c:	mov	x1, x23
  427650:	bl	401cc0 <dcgettext@plt>
  427654:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427658:	mov	x23, x0
  42765c:	add	x1, x1, #0x6dc
  427660:	mov	w2, #0x5                   	// #5
  427664:	mov	x0, xzr
  427668:	bl	401cc0 <dcgettext@plt>
  42766c:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427670:	mov	x24, x0
  427674:	add	x1, x1, #0x6e5
  427678:	mov	w2, #0x5                   	// #5
  42767c:	mov	x0, xzr
  427680:	bl	401cc0 <dcgettext@plt>
  427684:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427688:	mov	x25, x0
  42768c:	add	x1, x1, #0x6ea
  427690:	mov	w2, #0x5                   	// #5
  427694:	mov	x0, xzr
  427698:	bl	401cc0 <dcgettext@plt>
  42769c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  4276a0:	mov	x26, x0
  4276a4:	add	x1, x1, #0xb9d
  4276a8:	mov	w2, #0x5                   	// #5
  4276ac:	mov	x0, xzr
  4276b0:	bl	401cc0 <dcgettext@plt>
  4276b4:	adrp	x8, 46a000 <warn@@Base+0x28c10>
  4276b8:	add	x8, x8, #0x7a3
  4276bc:	stp	x26, x0, [sp]
  4276c0:	mov	x0, x8
  4276c4:	mov	w1, w19
  4276c8:	mov	x2, x20
  4276cc:	mov	w3, w19
  4276d0:	mov	x4, x23
  4276d4:	mov	w5, w19
  4276d8:	mov	x6, x24
  4276dc:	mov	x7, x25
  4276e0:	bl	401d10 <printf@plt>
  4276e4:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4276e8:	ldr	w8, [x8, #100]
  4276ec:	mov	w9, #0x3f                  	// #63
  4276f0:	cmp	w8, #0x0
  4276f4:	mov	w8, #0x8f                  	// #143
  4276f8:	csel	w8, w8, w9, eq  // eq = none
  4276fc:	cbz	x27, 427850 <ferror@plt+0x25ac0>
  427700:	ldur	x10, [x29, #-16]
  427704:	ldr	x20, [sp, #120]
  427708:	mov	w9, #0xfffffffa            	// #-6
  42770c:	adrp	x19, 46a000 <warn@@Base+0x28c10>
  427710:	madd	w8, w28, w9, w8
  427714:	adrp	x24, 46a000 <warn@@Base+0x28c10>
  427718:	adrp	x26, 48c000 <stdout@@GLIBC_2.17+0x180>
  42771c:	add	x19, x19, #0x703
  427720:	sub	w8, w8, #0x1
  427724:	add	x23, x10, #0x8
  427728:	add	x24, x24, #0x7be
  42772c:	str	w8, [sp, #152]
  427730:	b	427788 <ferror@plt+0x259f8>
  427734:	mov	w28, wzr
  427738:	mov	w0, w28
  42773c:	ldp	x20, x19, [sp, #384]
  427740:	ldp	x22, x21, [sp, #368]
  427744:	ldp	x24, x23, [sp, #352]
  427748:	ldp	x26, x25, [sp, #336]
  42774c:	ldp	x28, x27, [sp, #320]
  427750:	ldp	x29, x30, [sp, #304]
  427754:	add	sp, sp, #0x190
  427758:	ret
  42775c:	mov	w2, #0x5                   	// #5
  427760:	mov	x0, xzr
  427764:	mov	x1, x24
  427768:	bl	401cc0 <dcgettext@plt>
  42776c:	mov	x1, x25
  427770:	bl	401d10 <printf@plt>
  427774:	mov	w0, #0xa                   	// #10
  427778:	bl	401d40 <putchar@plt>
  42777c:	subs	x27, x27, #0x1
  427780:	add	x23, x23, #0x18
  427784:	b.eq	427850 <ferror@plt+0x25ac0>  // b.none
  427788:	ldr	x0, [x23]
  42778c:	bl	4058bc <ferror@plt+0x3b2c>
  427790:	ldr	x1, [sp, #144]
  427794:	mov	x25, x0
  427798:	mov	x0, x21
  42779c:	mov	x2, x22
  4277a0:	bl	4299cc <ferror@plt+0x27c3c>
  4277a4:	mov	x22, x0
  4277a8:	mov	w0, #0x20                  	// #32
  4277ac:	bl	401d40 <putchar@plt>
  4277b0:	ldr	x8, [x26, #840]
  4277b4:	cmp	x25, x8
  4277b8:	b.cs	42775c <ferror@plt+0x259cc>  // b.hs, b.nlast
  4277bc:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  4277c0:	ldr	x8, [x8, #832]
  4277c4:	mov	w1, #0x6                   	// #6
  4277c8:	add	x28, x8, x25, lsl #5
  4277cc:	ldr	x0, [x28]
  4277d0:	bl	406f54 <ferror@plt+0x51c4>
  4277d4:	ldrb	w8, [x28, #24]
  4277d8:	mov	x0, x20
  4277dc:	and	w1, w8, #0xf
  4277e0:	bl	4058dc <ferror@plt+0x3b4c>
  4277e4:	ldr	w1, [x28, #28]
  4277e8:	mov	x25, x0
  4277ec:	mov	x0, x20
  4277f0:	bl	41f1d8 <ferror@plt+0x1d448>
  4277f4:	mov	x2, x0
  4277f8:	mov	x0, x19
  4277fc:	mov	x1, x25
  427800:	bl	401d10 <printf@plt>
  427804:	adrp	x8, 48c000 <stdout@@GLIBC_2.17+0x180>
  427808:	ldr	x8, [x8, #816]
  42780c:	cbz	x8, 427834 <ferror@plt+0x25aa4>
  427810:	adrp	x10, 48c000 <stdout@@GLIBC_2.17+0x180>
  427814:	ldr	x9, [x28, #16]
  427818:	ldr	x10, [x10, #824]
  42781c:	cmp	x9, x10
  427820:	b.cs	427834 <ferror@plt+0x25aa4>  // b.hs, b.nlast
  427824:	ldr	w0, [sp, #152]
  427828:	add	x1, x8, x9
  42782c:	bl	412810 <ferror@plt+0x10a80>
  427830:	b	427774 <ferror@plt+0x259e4>
  427834:	adrp	x1, 466000 <warn@@Base+0x24c10>
  427838:	mov	w2, #0x5                   	// #5
  42783c:	mov	x0, xzr
  427840:	add	x1, x1, #0xa23
  427844:	bl	401cc0 <dcgettext@plt>
  427848:	ldr	x1, [x28, #16]
  42784c:	b	427770 <ferror@plt+0x259e0>
  427850:	mov	w0, #0xa                   	// #10
  427854:	bl	401d40 <putchar@plt>
  427858:	mov	x0, x21
  42785c:	bl	401c10 <free@plt>
  427860:	ldur	x0, [x29, #-16]
  427864:	bl	401c10 <free@plt>
  427868:	ldr	w28, [sp, #60]
  42786c:	b	427738 <ferror@plt+0x259a8>
  427870:	stp	x29, x30, [sp, #-48]!
  427874:	mov	x29, sp
  427878:	add	x3, x29, #0x1c
  42787c:	add	x4, x29, #0x18
  427880:	mov	w2, wzr
  427884:	str	x21, [sp, #16]
  427888:	stp	x20, x19, [sp, #32]
  42788c:	mov	x19, x1
  427890:	mov	x20, x0
  427894:	bl	42b410 <ferror@plt+0x29680>
  427898:	ldr	w8, [x29, #28]
  42789c:	mov	x21, x0
  4278a0:	lsr	x9, x0, #32
  4278a4:	add	x20, x20, x8
  4278a8:	cbz	x9, 4278b8 <ferror@plt+0x25b28>
  4278ac:	ldr	w8, [x29, #24]
  4278b0:	orr	w8, w8, #0x2
  4278b4:	str	w8, [x29, #24]
  4278b8:	ldr	w0, [x29, #24]
  4278bc:	bl	428a88 <ferror@plt+0x26cf8>
  4278c0:	cmp	w21, #0x8
  4278c4:	b.eq	4279a4 <ferror@plt+0x25c14>  // b.none
  4278c8:	cmp	w21, #0x6
  4278cc:	b.eq	427940 <ferror@plt+0x25bb0>  // b.none
  4278d0:	cmp	w21, #0x4
  4278d4:	b.ne	427a20 <ferror@plt+0x25c90>  // b.any
  4278d8:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4278dc:	add	x0, x0, #0xc39
  4278e0:	bl	401d10 <printf@plt>
  4278e4:	add	x3, x29, #0x1c
  4278e8:	add	x4, x29, #0x18
  4278ec:	mov	x0, x20
  4278f0:	mov	x1, x19
  4278f4:	mov	w2, wzr
  4278f8:	bl	42b410 <ferror@plt+0x29680>
  4278fc:	ldr	w8, [x29, #28]
  427900:	mov	x21, x0
  427904:	lsr	x9, x0, #32
  427908:	add	x20, x20, x8
  42790c:	cbz	x9, 42791c <ferror@plt+0x25b8c>
  427910:	ldr	w8, [x29, #24]
  427914:	orr	w8, w8, #0x2
  427918:	str	w8, [x29, #24]
  42791c:	ldr	w0, [x29, #24]
  427920:	bl	428a88 <ferror@plt+0x26cf8>
  427924:	cmp	w21, #0x2
  427928:	b.eq	427b04 <ferror@plt+0x25d74>  // b.none
  42792c:	cmp	w21, #0x1
  427930:	b.ne	42799c <ferror@plt+0x25c0c>  // b.any
  427934:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427938:	add	x1, x1, #0xc45
  42793c:	b	427b44 <ferror@plt+0x25db4>
  427940:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  427944:	add	x0, x0, #0xc56
  427948:	bl	401d10 <printf@plt>
  42794c:	add	x3, x29, #0x1c
  427950:	add	x4, x29, #0x18
  427954:	mov	x0, x20
  427958:	mov	x1, x19
  42795c:	mov	w2, wzr
  427960:	bl	42b410 <ferror@plt+0x29680>
  427964:	ldr	w8, [x29, #28]
  427968:	mov	x21, x0
  42796c:	lsr	x9, x0, #32
  427970:	add	x20, x20, x8
  427974:	cbz	x9, 427984 <ferror@plt+0x25bf4>
  427978:	ldr	w8, [x29, #24]
  42797c:	orr	w8, w8, #0x2
  427980:	str	w8, [x29, #24]
  427984:	ldr	w0, [x29, #24]
  427988:	bl	428a88 <ferror@plt+0x26cf8>
  42798c:	cmp	w21, #0x2
  427990:	b.eq	427af8 <ferror@plt+0x25d68>  // b.none
  427994:	cmp	w21, #0x1
  427998:	b.eq	427aec <ferror@plt+0x25d5c>  // b.none
  42799c:	cbnz	w21, 427a98 <ferror@plt+0x25d08>
  4279a0:	b	427a14 <ferror@plt+0x25c84>
  4279a4:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4279a8:	add	x0, x0, #0xc70
  4279ac:	bl	401d10 <printf@plt>
  4279b0:	add	x3, x29, #0x1c
  4279b4:	add	x4, x29, #0x18
  4279b8:	mov	x0, x20
  4279bc:	mov	x1, x19
  4279c0:	mov	w2, wzr
  4279c4:	bl	42b410 <ferror@plt+0x29680>
  4279c8:	ldr	w8, [x29, #28]
  4279cc:	mov	x21, x0
  4279d0:	lsr	x9, x0, #32
  4279d4:	add	x20, x20, x8
  4279d8:	cbz	x9, 4279e8 <ferror@plt+0x25c58>
  4279dc:	ldr	w8, [x29, #24]
  4279e0:	orr	w8, w8, #0x2
  4279e4:	str	w8, [x29, #24]
  4279e8:	ldr	w0, [x29, #24]
  4279ec:	bl	428a88 <ferror@plt+0x26cf8>
  4279f0:	cmp	w21, #0x3
  4279f4:	b.hi	427a98 <ferror@plt+0x25d08>  // b.pmore
  4279f8:	adrp	x9, 447000 <warn@@Base+0x5c10>
  4279fc:	mov	w8, w21
  427a00:	add	x9, x9, #0x360
  427a04:	adr	x10, 427a14 <ferror@plt+0x25c84>
  427a08:	ldrb	w11, [x9, x8]
  427a0c:	add	x10, x10, x11, lsl #2
  427a10:	br	x10
  427a14:	adrp	x1, 455000 <warn@@Base+0x13c10>
  427a18:	add	x1, x1, #0x6e7
  427a1c:	b	427b44 <ferror@plt+0x25db4>
  427a20:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427a24:	add	x1, x1, #0xc95
  427a28:	mov	w2, #0x5                   	// #5
  427a2c:	mov	x0, xzr
  427a30:	bl	401cc0 <dcgettext@plt>
  427a34:	mov	w1, w21
  427a38:	bl	401d10 <printf@plt>
  427a3c:	tbnz	w21, #0, 427aac <ferror@plt+0x25d1c>
  427a40:	add	x3, x29, #0x1c
  427a44:	add	x4, x29, #0x18
  427a48:	mov	x0, x20
  427a4c:	mov	x1, x19
  427a50:	mov	w2, wzr
  427a54:	bl	42b410 <ferror@plt+0x29680>
  427a58:	ldr	w8, [x29, #28]
  427a5c:	mov	x21, x0
  427a60:	lsr	x9, x0, #32
  427a64:	add	x20, x20, x8
  427a68:	cbz	x9, 427a78 <ferror@plt+0x25ce8>
  427a6c:	ldr	w8, [x29, #24]
  427a70:	orr	w8, w8, #0x2
  427a74:	str	w8, [x29, #24]
  427a78:	ldr	w0, [x29, #24]
  427a7c:	bl	428a88 <ferror@plt+0x26cf8>
  427a80:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  427a84:	add	x0, x0, #0xcaa
  427a88:	mov	w1, w21
  427a8c:	mov	w2, w21
  427a90:	bl	401d10 <printf@plt>
  427a94:	b	427b54 <ferror@plt+0x25dc4>
  427a98:	adrp	x0, 469000 <warn@@Base+0x27c10>
  427a9c:	add	x0, x0, #0x84c
  427aa0:	mov	w1, w21
  427aa4:	bl	401d10 <printf@plt>
  427aa8:	b	427b54 <ferror@plt+0x25dc4>
  427aac:	mov	w0, #0x22                  	// #34
  427ab0:	bl	401d40 <putchar@plt>
  427ab4:	sub	x8, x19, #0x1
  427ab8:	cmp	x20, x8
  427abc:	b.cs	427b10 <ferror@plt+0x25d80>  // b.hs, b.nlast
  427ac0:	mvn	x8, x20
  427ac4:	add	x21, x8, x19
  427ac8:	mov	w0, w21
  427acc:	mov	x1, x20
  427ad0:	bl	412810 <ferror@plt+0x10a80>
  427ad4:	mov	x0, x20
  427ad8:	mov	x1, x21
  427adc:	bl	401980 <strnlen@plt>
  427ae0:	add	x8, x0, x20
  427ae4:	add	x20, x8, #0x1
  427ae8:	b	427b2c <ferror@plt+0x25d9c>
  427aec:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427af0:	add	x1, x1, #0xc69
  427af4:	b	427b44 <ferror@plt+0x25db4>
  427af8:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427afc:	add	x1, x1, #0xc8e
  427b00:	b	427b44 <ferror@plt+0x25db4>
  427b04:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427b08:	add	x1, x1, #0xc4d
  427b0c:	b	427b44 <ferror@plt+0x25db4>
  427b10:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  427b14:	add	x1, x1, #0x744
  427b18:	mov	w2, #0x5                   	// #5
  427b1c:	mov	x0, xzr
  427b20:	bl	401cc0 <dcgettext@plt>
  427b24:	bl	401d10 <printf@plt>
  427b28:	mov	x20, x19
  427b2c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  427b30:	add	x0, x0, #0x2bc
  427b34:	bl	401bb0 <puts@plt>
  427b38:	b	427b54 <ferror@plt+0x25dc4>
  427b3c:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427b40:	add	x1, x1, #0xc83
  427b44:	mov	w2, #0x5                   	// #5
  427b48:	mov	x0, xzr
  427b4c:	bl	401cc0 <dcgettext@plt>
  427b50:	bl	401d10 <printf@plt>
  427b54:	cmp	x20, x19
  427b58:	b.hi	427b70 <ferror@plt+0x25de0>  // b.pmore
  427b5c:	mov	x0, x20
  427b60:	ldp	x20, x19, [sp, #32]
  427b64:	ldr	x21, [sp, #16]
  427b68:	ldp	x29, x30, [sp], #48
  427b6c:	ret
  427b70:	adrp	x0, 469000 <warn@@Base+0x27c10>
  427b74:	adrp	x1, 451000 <warn@@Base+0xfc10>
  427b78:	adrp	x3, 46a000 <warn@@Base+0x28c10>
  427b7c:	add	x0, x0, #0x548
  427b80:	add	x1, x1, #0xe8
  427b84:	add	x3, x3, #0xcb5
  427b88:	mov	w2, #0x3de3                	// #15843
  427b8c:	bl	401d20 <__assert_fail@plt>
  427b90:	sub	sp, sp, #0x30
  427b94:	stp	x20, x19, [sp, #32]
  427b98:	mov	x20, x2
  427b9c:	cmp	w1, #0x4
  427ba0:	mov	x19, x0
  427ba4:	stp	x29, x30, [sp, #16]
  427ba8:	add	x29, sp, #0x10
  427bac:	b.ne	427c18 <ferror@plt+0x25e88>  // b.any
  427bb0:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  427bb4:	add	x0, x0, #0xd0b
  427bb8:	bl	401d10 <printf@plt>
  427bbc:	sub	x3, x29, #0x4
  427bc0:	add	x4, sp, #0x8
  427bc4:	mov	x0, x19
  427bc8:	mov	x1, x20
  427bcc:	mov	w2, wzr
  427bd0:	bl	42b410 <ferror@plt+0x29680>
  427bd4:	ldur	w8, [x29, #-4]
  427bd8:	mov	x20, x0
  427bdc:	lsr	x9, x0, #32
  427be0:	add	x19, x19, x8
  427be4:	cbz	x9, 427bf4 <ferror@plt+0x25e64>
  427be8:	ldr	w8, [sp, #8]
  427bec:	orr	w8, w8, #0x2
  427bf0:	str	w8, [sp, #8]
  427bf4:	ldr	w0, [sp, #8]
  427bf8:	bl	428a88 <ferror@plt+0x26cf8>
  427bfc:	cmp	w20, #0x1
  427c00:	b.eq	427c30 <ferror@plt+0x25ea0>  // b.none
  427c04:	cmp	w20, #0x2
  427c08:	b.ne	427c4c <ferror@plt+0x25ebc>  // b.any
  427c0c:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427c10:	add	x1, x1, #0xd2a
  427c14:	b	427c38 <ferror@plt+0x25ea8>
  427c18:	and	w0, w1, #0x1
  427c1c:	mov	x1, x19
  427c20:	mov	x2, x20
  427c24:	bl	428da8 <ferror@plt+0x27018>
  427c28:	mov	x19, x0
  427c2c:	b	427c5c <ferror@plt+0x25ecc>
  427c30:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427c34:	add	x1, x1, #0xd36
  427c38:	mov	w2, #0x5                   	// #5
  427c3c:	mov	x0, xzr
  427c40:	bl	401cc0 <dcgettext@plt>
  427c44:	bl	401d10 <printf@plt>
  427c48:	b	427c5c <ferror@plt+0x25ecc>
  427c4c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  427c50:	add	x0, x0, #0xd49
  427c54:	mov	w1, w20
  427c58:	bl	401d10 <printf@plt>
  427c5c:	mov	x0, x19
  427c60:	ldp	x20, x19, [sp, #32]
  427c64:	ldp	x29, x30, [sp, #16]
  427c68:	add	sp, sp, #0x30
  427c6c:	ret
  427c70:	stp	x29, x30, [sp, #-48]!
  427c74:	mov	x29, sp
  427c78:	add	x3, x29, #0x1c
  427c7c:	add	x4, x29, #0x18
  427c80:	mov	w2, wzr
  427c84:	str	x21, [sp, #16]
  427c88:	stp	x20, x19, [sp, #32]
  427c8c:	mov	x20, x1
  427c90:	mov	x19, x0
  427c94:	bl	42b410 <ferror@plt+0x29680>
  427c98:	ldr	w8, [x29, #28]
  427c9c:	mov	x21, x0
  427ca0:	lsr	x9, x0, #32
  427ca4:	add	x19, x19, x8
  427ca8:	cbz	x9, 427cb8 <ferror@plt+0x25f28>
  427cac:	ldr	w8, [x29, #24]
  427cb0:	orr	w8, w8, #0x2
  427cb4:	str	w8, [x29, #24]
  427cb8:	ldr	w0, [x29, #24]
  427cbc:	bl	428a88 <ferror@plt+0x26cf8>
  427cc0:	adrp	x9, 447000 <warn@@Base+0x5c10>
  427cc4:	mov	x8, xzr
  427cc8:	add	x9, x9, #0xec8
  427ccc:	add	x10, x9, x8
  427cd0:	ldr	w11, [x10, #8]
  427cd4:	cmp	w11, w21
  427cd8:	b.eq	427cec <ferror@plt+0x25f5c>  // b.none
  427cdc:	add	x8, x8, #0x10
  427ce0:	cmp	w8, #0x60
  427ce4:	b.ne	427ccc <ferror@plt+0x25f3c>  // b.any
  427ce8:	mov	x10, xzr
  427cec:	cbz	x10, 427d70 <ferror@plt+0x25fe0>
  427cf0:	ldr	x1, [x10]
  427cf4:	adrp	x0, 469000 <warn@@Base+0x27c10>
  427cf8:	add	x0, x0, #0x22
  427cfc:	bl	401d10 <printf@plt>
  427d00:	sub	w8, w21, #0x4
  427d04:	cmp	w8, #0x8
  427d08:	b.hi	427d70 <ferror@plt+0x25fe0>  // b.pmore
  427d0c:	adrp	x9, 447000 <warn@@Base+0x5c10>
  427d10:	add	x9, x9, #0x364
  427d14:	adr	x10, 427d24 <ferror@plt+0x25f94>
  427d18:	ldrb	w11, [x9, x8]
  427d1c:	add	x10, x10, x11, lsl #2
  427d20:	br	x10
  427d24:	add	x3, x29, #0x1c
  427d28:	add	x4, x29, #0x18
  427d2c:	mov	x0, x19
  427d30:	mov	x1, x20
  427d34:	mov	w2, wzr
  427d38:	bl	42b410 <ferror@plt+0x29680>
  427d3c:	ldr	w8, [x29, #28]
  427d40:	mov	x20, x0
  427d44:	lsr	x9, x0, #32
  427d48:	add	x19, x19, x8
  427d4c:	cbz	x9, 427d5c <ferror@plt+0x25fcc>
  427d50:	ldr	w8, [x29, #24]
  427d54:	orr	w8, w8, #0x2
  427d58:	str	w8, [x29, #24]
  427d5c:	ldr	w0, [x29, #24]
  427d60:	bl	428a88 <ferror@plt+0x26cf8>
  427d64:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  427d68:	add	x1, x1, #0x7c3
  427d6c:	b	427dd0 <ferror@plt+0x26040>
  427d70:	mov	w0, w21
  427d74:	mov	x1, x19
  427d78:	mov	x2, x20
  427d7c:	bl	428da8 <ferror@plt+0x27018>
  427d80:	mov	x19, x0
  427d84:	b	427de4 <ferror@plt+0x26054>
  427d88:	add	x3, x29, #0x1c
  427d8c:	add	x4, x29, #0x18
  427d90:	mov	x0, x19
  427d94:	mov	x1, x20
  427d98:	mov	w2, wzr
  427d9c:	bl	42b410 <ferror@plt+0x29680>
  427da0:	ldr	w8, [x29, #28]
  427da4:	mov	x20, x0
  427da8:	lsr	x9, x0, #32
  427dac:	add	x19, x19, x8
  427db0:	cbz	x9, 427dc0 <ferror@plt+0x26030>
  427db4:	ldr	w8, [x29, #24]
  427db8:	orr	w8, w8, #0x2
  427dbc:	str	w8, [x29, #24]
  427dc0:	ldr	w0, [x29, #24]
  427dc4:	bl	428a88 <ferror@plt+0x26cf8>
  427dc8:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427dcc:	add	x1, x1, #0xd7a
  427dd0:	mov	w2, #0x5                   	// #5
  427dd4:	mov	x0, xzr
  427dd8:	bl	401cc0 <dcgettext@plt>
  427ddc:	mov	w1, w20
  427de0:	bl	401d10 <printf@plt>
  427de4:	mov	x0, x19
  427de8:	ldp	x20, x19, [sp, #32]
  427dec:	ldr	x21, [sp, #16]
  427df0:	ldp	x29, x30, [sp], #48
  427df4:	ret
  427df8:	mov	w0, #0xffffffff            	// #-1
  427dfc:	b	427d74 <ferror@plt+0x25fe4>
  427e00:	add	x3, x29, #0x1c
  427e04:	add	x4, x29, #0x18
  427e08:	mov	x0, x19
  427e0c:	mov	x1, x20
  427e10:	mov	w2, wzr
  427e14:	bl	42b410 <ferror@plt+0x29680>
  427e18:	ldr	w8, [x29, #28]
  427e1c:	mov	x20, x0
  427e20:	lsr	x9, x0, #32
  427e24:	add	x19, x19, x8
  427e28:	cbz	x9, 427e38 <ferror@plt+0x260a8>
  427e2c:	ldr	w8, [x29, #24]
  427e30:	orr	w8, w8, #0x2
  427e34:	str	w8, [x29, #24]
  427e38:	ldr	w0, [x29, #24]
  427e3c:	bl	428a88 <ferror@plt+0x26cf8>
  427e40:	cmp	w20, #0x1
  427e44:	b.eq	427e58 <ferror@plt+0x260c8>  // b.none
  427e48:	cbnz	w20, 427de4 <ferror@plt+0x26054>
  427e4c:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427e50:	add	x1, x1, #0xd53
  427e54:	b	427e60 <ferror@plt+0x260d0>
  427e58:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427e5c:	add	x1, x1, #0xd68
  427e60:	mov	w2, #0x5                   	// #5
  427e64:	mov	x0, xzr
  427e68:	bl	401cc0 <dcgettext@plt>
  427e6c:	bl	401d10 <printf@plt>
  427e70:	b	427de4 <ferror@plt+0x26054>
  427e74:	stp	x29, x30, [sp, #-48]!
  427e78:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427e7c:	add	x1, x1, #0xe0f
  427e80:	str	x21, [sp, #16]
  427e84:	stp	x20, x19, [sp, #32]
  427e88:	mov	x29, sp
  427e8c:	mov	x19, x0
  427e90:	bl	40317c <ferror@plt+0x13ec>
  427e94:	cbz	x0, 427f30 <ferror@plt+0x261a0>
  427e98:	mov	x20, x0
  427e9c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  427ea0:	add	x0, x0, #0x31c
  427ea4:	bl	401bb0 <puts@plt>
  427ea8:	ldp	x21, x20, [x20, #24]
  427eac:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  427eb0:	add	x1, x1, #0xe1e
  427eb4:	mov	w2, #0x5                   	// #5
  427eb8:	mov	x0, xzr
  427ebc:	bl	401cc0 <dcgettext@plt>
  427ec0:	mov	x5, x0
  427ec4:	mov	w3, #0x1                   	// #1
  427ec8:	mov	x0, xzr
  427ecc:	mov	x1, x19
  427ed0:	mov	x2, x21
  427ed4:	mov	x4, x20
  427ed8:	bl	402054 <ferror@plt+0x2c4>
  427edc:	cbz	x0, 427f34 <ferror@plt+0x261a4>
  427ee0:	ldr	w8, [x0]
  427ee4:	adrp	x9, 447000 <warn@@Base+0x5c10>
  427ee8:	add	x9, x9, #0x36d
  427eec:	and	x8, x8, #0x3
  427ef0:	adr	x10, 427f00 <ferror@plt+0x26170>
  427ef4:	ldrb	w11, [x9, x8]
  427ef8:	add	x10, x10, x11, lsl #2
  427efc:	br	x10
  427f00:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  427f04:	add	x0, x0, #0x374
  427f08:	b	427f2c <ferror@plt+0x2619c>
  427f0c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  427f10:	add	x0, x0, #0x360
  427f14:	b	427f2c <ferror@plt+0x2619c>
  427f18:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  427f1c:	add	x0, x0, #0x34b
  427f20:	b	427f2c <ferror@plt+0x2619c>
  427f24:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  427f28:	add	x0, x0, #0x336
  427f2c:	bl	401bb0 <puts@plt>
  427f30:	mov	w0, #0x1                   	// #1
  427f34:	ldp	x20, x19, [sp, #32]
  427f38:	ldr	x21, [sp, #16]
  427f3c:	ldp	x29, x30, [sp], #48
  427f40:	ret
  427f44:	sub	sp, sp, #0x30
  427f48:	stp	x20, x19, [sp, #32]
  427f4c:	mov	x20, x2
  427f50:	cmp	w1, #0xc
  427f54:	mov	x19, x0
  427f58:	stp	x29, x30, [sp, #16]
  427f5c:	add	x29, sp, #0x10
  427f60:	b.eq	428028 <ferror@plt+0x26298>  // b.none
  427f64:	cmp	w1, #0x8
  427f68:	b.eq	4280c0 <ferror@plt+0x26330>  // b.none
  427f6c:	cmp	w1, #0x4
  427f70:	b.ne	428170 <ferror@plt+0x263e0>  // b.any
  427f74:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  427f78:	add	x0, x0, #0xe36
  427f7c:	bl	401d10 <printf@plt>
  427f80:	cmp	x19, x20
  427f84:	b.eq	428154 <ferror@plt+0x263c4>  // b.none
  427f88:	sub	x3, x29, #0x4
  427f8c:	add	x4, sp, #0x8
  427f90:	mov	x0, x19
  427f94:	mov	x1, x20
  427f98:	mov	w2, wzr
  427f9c:	bl	42b410 <ferror@plt+0x29680>
  427fa0:	ldur	w8, [x29, #-4]
  427fa4:	mov	x20, x0
  427fa8:	lsr	x9, x0, #32
  427fac:	cbz	x9, 427fbc <ferror@plt+0x2622c>
  427fb0:	ldr	w9, [sp, #8]
  427fb4:	orr	w9, w9, #0x2
  427fb8:	str	w9, [sp, #8]
  427fbc:	ldr	w0, [sp, #8]
  427fc0:	add	x19, x19, x8
  427fc4:	bl	428a88 <ferror@plt+0x26cf8>
  427fc8:	cmp	w20, #0x10
  427fcc:	b.cc	427fe0 <ferror@plt+0x26250>  // b.lo, b.ul, b.last
  427fd0:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  427fd4:	add	x0, x0, #0xe4f
  427fd8:	mov	w1, w20
  427fdc:	bl	401d10 <printf@plt>
  427fe0:	adrp	x9, 44f000 <warn@@Base+0xdc10>
  427fe4:	and	x8, x20, #0x3
  427fe8:	add	x9, x9, #0x5f0
  427fec:	ldr	x1, [x9, x8, lsl #3]
  427ff0:	mov	w2, #0x5                   	// #5
  427ff4:	mov	x0, xzr
  427ff8:	bl	401cc0 <dcgettext@plt>
  427ffc:	bl	401d10 <printf@plt>
  428000:	adrp	x9, 447000 <warn@@Base+0x5c10>
  428004:	ubfx	w8, w20, #2, #2
  428008:	add	x9, x9, #0x379
  42800c:	adr	x10, 42801c <ferror@plt+0x2628c>
  428010:	ldrb	w11, [x9, x8]
  428014:	add	x10, x10, x11, lsl #2
  428018:	br	x10
  42801c:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  428020:	add	x1, x1, #0xe93
  428024:	b	42815c <ferror@plt+0x263cc>
  428028:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  42802c:	add	x0, x0, #0xf26
  428030:	bl	401d10 <printf@plt>
  428034:	cmp	x19, x20
  428038:	b.eq	428154 <ferror@plt+0x263c4>  // b.none
  42803c:	sub	x3, x29, #0x4
  428040:	add	x4, sp, #0x8
  428044:	mov	x0, x19
  428048:	mov	x1, x20
  42804c:	mov	w2, wzr
  428050:	bl	42b410 <ferror@plt+0x29680>
  428054:	ldur	w8, [x29, #-4]
  428058:	mov	x20, x0
  42805c:	lsr	x9, x0, #32
  428060:	cbz	x9, 428070 <ferror@plt+0x262e0>
  428064:	ldr	w9, [sp, #8]
  428068:	orr	w9, w9, #0x2
  42806c:	str	w9, [sp, #8]
  428070:	ldr	w0, [sp, #8]
  428074:	add	x19, x19, x8
  428078:	bl	428a88 <ferror@plt+0x26cf8>
  42807c:	cmp	w20, #0x3
  428080:	b.cc	428094 <ferror@plt+0x26304>  // b.lo, b.ul, b.last
  428084:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  428088:	add	x0, x0, #0xe4f
  42808c:	mov	w1, w20
  428090:	bl	401d10 <printf@plt>
  428094:	adrp	x9, 447000 <warn@@Base+0x5c10>
  428098:	and	w8, w20, #0x3
  42809c:	add	x9, x9, #0x371
  4280a0:	adr	x10, 4280b0 <ferror@plt+0x26320>
  4280a4:	ldrb	w11, [x9, x8]
  4280a8:	add	x10, x10, x11, lsl #2
  4280ac:	br	x10
  4280b0:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  4280b4:	add	x0, x0, #0x38a
  4280b8:	bl	401bb0 <puts@plt>
  4280bc:	b	428184 <ferror@plt+0x263f4>
  4280c0:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4280c4:	add	x0, x0, #0xef3
  4280c8:	bl	401d10 <printf@plt>
  4280cc:	cmp	x19, x20
  4280d0:	b.eq	428154 <ferror@plt+0x263c4>  // b.none
  4280d4:	sub	x3, x29, #0x4
  4280d8:	add	x4, sp, #0x8
  4280dc:	mov	x0, x19
  4280e0:	mov	x1, x20
  4280e4:	mov	w2, wzr
  4280e8:	bl	42b410 <ferror@plt+0x29680>
  4280ec:	ldur	w8, [x29, #-4]
  4280f0:	mov	x20, x0
  4280f4:	lsr	x9, x0, #32
  4280f8:	cbz	x9, 428108 <ferror@plt+0x26378>
  4280fc:	ldr	w9, [sp, #8]
  428100:	orr	w9, w9, #0x2
  428104:	str	w9, [sp, #8]
  428108:	ldr	w0, [sp, #8]
  42810c:	add	x19, x19, x8
  428110:	bl	428a88 <ferror@plt+0x26cf8>
  428114:	cmp	w20, #0x4
  428118:	b.cc	42812c <ferror@plt+0x2639c>  // b.lo, b.ul, b.last
  42811c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  428120:	add	x0, x0, #0xe4f
  428124:	mov	w1, w20
  428128:	bl	401d10 <printf@plt>
  42812c:	adrp	x9, 447000 <warn@@Base+0x5c10>
  428130:	and	w8, w20, #0x3
  428134:	add	x9, x9, #0x375
  428138:	adr	x10, 428148 <ferror@plt+0x263b8>
  42813c:	ldrb	w11, [x9, x8]
  428140:	add	x10, x10, x11, lsl #2
  428144:	br	x10
  428148:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  42814c:	add	x1, x1, #0xf10
  428150:	b	42815c <ferror@plt+0x263cc>
  428154:	adrp	x1, 467000 <warn@@Base+0x25c10>
  428158:	add	x1, x1, #0x2e4
  42815c:	mov	w2, #0x5                   	// #5
  428160:	mov	x0, xzr
  428164:	bl	401cc0 <dcgettext@plt>
  428168:	bl	401d10 <printf@plt>
  42816c:	b	428184 <ferror@plt+0x263f4>
  428170:	and	w0, w1, #0x1
  428174:	mov	x1, x19
  428178:	mov	x2, x20
  42817c:	bl	428da8 <ferror@plt+0x27018>
  428180:	mov	x19, x0
  428184:	mov	x0, x19
  428188:	ldp	x20, x19, [sp, #32]
  42818c:	ldp	x29, x30, [sp, #16]
  428190:	add	sp, sp, #0x30
  428194:	ret
  428198:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  42819c:	add	x1, x1, #0xeac
  4281a0:	b	42815c <ferror@plt+0x263cc>
  4281a4:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4281a8:	add	x1, x1, #0xec5
  4281ac:	b	42815c <ferror@plt+0x263cc>
  4281b0:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4281b4:	add	x1, x1, #0xed9
  4281b8:	b	42815c <ferror@plt+0x263cc>
  4281bc:	adrp	x1, 475000 <warn@@Base+0x33c10>
  4281c0:	add	x1, x1, #0x9e2
  4281c4:	b	42815c <ferror@plt+0x263cc>
  4281c8:	adrp	x0, 465000 <warn@@Base+0x23c10>
  4281cc:	add	x0, x0, #0x520
  4281d0:	bl	401bb0 <puts@plt>
  4281d4:	b	428184 <ferror@plt+0x263f4>
  4281d8:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4281dc:	add	x1, x1, #0xf1d
  4281e0:	b	42815c <ferror@plt+0x263cc>
  4281e4:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  4281e8:	add	x0, x0, #0x394
  4281ec:	bl	401bb0 <puts@plt>
  4281f0:	b	428184 <ferror@plt+0x263f4>
  4281f4:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  4281f8:	add	x0, x0, #0x390
  4281fc:	bl	401bb0 <puts@plt>
  428200:	b	428184 <ferror@plt+0x263f4>
  428204:	sub	sp, sp, #0x30
  428208:	stp	x20, x19, [sp, #32]
  42820c:	mov	x20, x2
  428210:	cmp	w1, #0x8
  428214:	mov	x19, x0
  428218:	stp	x29, x30, [sp, #16]
  42821c:	add	x29, sp, #0x10
  428220:	b.ne	428290 <ferror@plt+0x26500>  // b.any
  428224:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  428228:	add	x0, x0, #0xf4a
  42822c:	bl	401d10 <printf@plt>
  428230:	sub	x3, x29, #0x4
  428234:	add	x4, sp, #0x8
  428238:	mov	x0, x19
  42823c:	mov	x1, x20
  428240:	mov	w2, wzr
  428244:	bl	42b410 <ferror@plt+0x29680>
  428248:	ldur	w8, [x29, #-4]
  42824c:	mov	x20, x0
  428250:	lsr	x9, x0, #32
  428254:	add	x19, x19, x8
  428258:	cbz	x9, 428268 <ferror@plt+0x264d8>
  42825c:	ldr	w8, [sp, #8]
  428260:	orr	w8, w8, #0x2
  428264:	str	w8, [sp, #8]
  428268:	ldr	w0, [sp, #8]
  42826c:	bl	428a88 <ferror@plt+0x26cf8>
  428270:	cmp	w20, #0x2
  428274:	b.eq	4282a8 <ferror@plt+0x26518>  // b.none
  428278:	cmp	w20, #0x1
  42827c:	b.eq	4282b4 <ferror@plt+0x26524>  // b.none
  428280:	cbnz	w20, 4282d0 <ferror@plt+0x26540>
  428284:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  428288:	add	x1, x1, #0xf66
  42828c:	b	4282bc <ferror@plt+0x2652c>
  428290:	and	w0, w1, #0x1
  428294:	mov	x1, x19
  428298:	mov	x2, x20
  42829c:	bl	428da8 <ferror@plt+0x27018>
  4282a0:	mov	x19, x0
  4282a4:	b	4282e0 <ferror@plt+0x26550>
  4282a8:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4282ac:	add	x1, x1, #0xf75
  4282b0:	b	4282bc <ferror@plt+0x2652c>
  4282b4:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4282b8:	add	x1, x1, #0xf6b
  4282bc:	mov	w2, #0x5                   	// #5
  4282c0:	mov	x0, xzr
  4282c4:	bl	401cc0 <dcgettext@plt>
  4282c8:	bl	401d10 <printf@plt>
  4282cc:	b	4282e0 <ferror@plt+0x26550>
  4282d0:	adrp	x0, 469000 <warn@@Base+0x27c10>
  4282d4:	add	x0, x0, #0x84c
  4282d8:	mov	w1, w20
  4282dc:	bl	401d10 <printf@plt>
  4282e0:	mov	x0, x19
  4282e4:	ldp	x20, x19, [sp, #32]
  4282e8:	ldp	x29, x30, [sp, #16]
  4282ec:	add	sp, sp, #0x30
  4282f0:	ret
  4282f4:	sub	sp, sp, #0x30
  4282f8:	stp	x20, x19, [sp, #32]
  4282fc:	cmp	w1, #0x8
  428300:	mov	x19, x0
  428304:	stp	x29, x30, [sp, #16]
  428308:	add	x29, sp, #0x10
  42830c:	b.eq	428370 <ferror@plt+0x265e0>  // b.none
  428310:	cmp	w1, #0x4
  428314:	b.ne	4283c8 <ferror@plt+0x26638>  // b.any
  428318:	sub	x3, x29, #0x4
  42831c:	add	x4, sp, #0x8
  428320:	mov	x0, x19
  428324:	mov	x1, x2
  428328:	mov	w2, wzr
  42832c:	bl	42b410 <ferror@plt+0x29680>
  428330:	ldur	w8, [x29, #-4]
  428334:	mov	x20, x0
  428338:	lsr	x9, x0, #32
  42833c:	add	x19, x19, x8
  428340:	cbz	x9, 428350 <ferror@plt+0x265c0>
  428344:	ldr	w8, [sp, #8]
  428348:	orr	w8, w8, #0x2
  42834c:	str	w8, [sp, #8]
  428350:	ldr	w0, [sp, #8]
  428354:	bl	428a88 <ferror@plt+0x26cf8>
  428358:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  42835c:	add	x0, x0, #0xf7f
  428360:	bl	401d10 <printf@plt>
  428364:	mov	w0, w20
  428368:	bl	429aa8 <ferror@plt+0x27d18>
  42836c:	b	4283d8 <ferror@plt+0x26648>
  428370:	sub	x3, x29, #0x4
  428374:	add	x4, sp, #0x8
  428378:	mov	x0, x19
  42837c:	mov	x1, x2
  428380:	mov	w2, wzr
  428384:	bl	42b410 <ferror@plt+0x29680>
  428388:	ldur	w8, [x29, #-4]
  42838c:	mov	x20, x0
  428390:	lsr	x9, x0, #32
  428394:	add	x19, x19, x8
  428398:	cbz	x9, 4283a8 <ferror@plt+0x26618>
  42839c:	ldr	w8, [sp, #8]
  4283a0:	orr	w8, w8, #0x2
  4283a4:	str	w8, [sp, #8]
  4283a8:	ldr	w0, [sp, #8]
  4283ac:	bl	428a88 <ferror@plt+0x26cf8>
  4283b0:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4283b4:	add	x0, x0, #0xf98
  4283b8:	bl	401d10 <printf@plt>
  4283bc:	mov	w0, w20
  4283c0:	bl	429d04 <ferror@plt+0x27f74>
  4283c4:	b	4283d8 <ferror@plt+0x26648>
  4283c8:	mov	w0, w1
  4283cc:	mov	x1, x19
  4283d0:	bl	428da8 <ferror@plt+0x27018>
  4283d4:	mov	x19, x0
  4283d8:	mov	x0, x19
  4283dc:	ldp	x20, x19, [sp, #32]
  4283e0:	ldp	x29, x30, [sp, #16]
  4283e4:	add	sp, sp, #0x30
  4283e8:	ret
  4283ec:	stp	x29, x30, [sp, #-48]!
  4283f0:	mov	x29, sp
  4283f4:	add	x3, x29, #0x1c
  4283f8:	add	x4, x29, #0x18
  4283fc:	mov	w2, wzr
  428400:	str	x21, [sp, #16]
  428404:	stp	x20, x19, [sp, #32]
  428408:	mov	x19, x1
  42840c:	mov	x20, x0
  428410:	bl	42b410 <ferror@plt+0x29680>
  428414:	ldr	w8, [x29, #28]
  428418:	mov	x21, x0
  42841c:	lsr	x9, x0, #32
  428420:	add	x20, x20, x8
  428424:	cbz	x9, 428434 <ferror@plt+0x266a4>
  428428:	ldr	w8, [x29, #24]
  42842c:	orr	w8, w8, #0x2
  428430:	str	w8, [x29, #24]
  428434:	ldr	w0, [x29, #24]
  428438:	bl	428a88 <ferror@plt+0x26cf8>
  42843c:	sub	w8, w21, #0x4
  428440:	cmp	w8, #0x3f
  428444:	b.hi	4287d8 <ferror@plt+0x26a48>  // b.pmore
  428448:	adrp	x9, 447000 <warn@@Base+0x5c10>
  42844c:	add	x9, x9, #0x37e
  428450:	adr	x10, 428460 <ferror@plt+0x266d0>
  428454:	ldrh	w11, [x9, x8, lsl #1]
  428458:	add	x10, x10, x11, lsl #2
  42845c:	br	x10
  428460:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  428464:	add	x0, x0, #0xc39
  428468:	bl	401d10 <printf@plt>
  42846c:	add	x3, x29, #0x1c
  428470:	add	x4, x29, #0x18
  428474:	mov	x0, x20
  428478:	mov	x1, x19
  42847c:	mov	w2, wzr
  428480:	bl	42b410 <ferror@plt+0x29680>
  428484:	ldr	w8, [x29, #28]
  428488:	mov	x21, x0
  42848c:	lsr	x9, x0, #32
  428490:	add	x19, x20, x8
  428494:	cbz	x9, 4284a4 <ferror@plt+0x26714>
  428498:	ldr	w8, [x29, #24]
  42849c:	orr	w8, w8, #0x2
  4284a0:	str	w8, [x29, #24]
  4284a4:	ldr	w0, [x29, #24]
  4284a8:	bl	428a88 <ferror@plt+0x26cf8>
  4284ac:	cmp	w21, #0x8
  4284b0:	b.hi	42885c <ferror@plt+0x26acc>  // b.pmore
  4284b4:	adrp	x9, 447000 <warn@@Base+0x5c10>
  4284b8:	mov	w8, w21
  4284bc:	add	x9, x9, #0x3fe
  4284c0:	adr	x10, 4284d0 <ferror@plt+0x26740>
  4284c4:	ldrh	w11, [x9, x8, lsl #1]
  4284c8:	add	x10, x10, x11, lsl #2
  4284cc:	br	x10
  4284d0:	adrp	x1, 455000 <warn@@Base+0x13c10>
  4284d4:	add	x1, x1, #0x6e7
  4284d8:	b	4289ac <ferror@plt+0x26c1c>
  4284dc:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  4284e0:	add	x0, x0, #0x8d
  4284e4:	bl	401d10 <printf@plt>
  4284e8:	add	x3, x29, #0x1c
  4284ec:	add	x4, x29, #0x18
  4284f0:	mov	x0, x20
  4284f4:	mov	x1, x19
  4284f8:	mov	w2, wzr
  4284fc:	bl	42b410 <ferror@plt+0x29680>
  428500:	ldr	w8, [x29, #28]
  428504:	mov	x21, x0
  428508:	lsr	x9, x0, #32
  42850c:	add	x19, x20, x8
  428510:	cbz	x9, 428520 <ferror@plt+0x26790>
  428514:	ldr	w8, [x29, #24]
  428518:	orr	w8, w8, #0x2
  42851c:	str	w8, [x29, #24]
  428520:	ldr	w0, [x29, #24]
  428524:	bl	428a88 <ferror@plt+0x26cf8>
  428528:	cmp	w21, #0x2
  42852c:	b.eq	428980 <ferror@plt+0x26bf0>  // b.none
  428530:	cmp	w21, #0x1
  428534:	b.eq	42898c <ferror@plt+0x26bfc>  // b.none
  428538:	cbnz	w21, 42885c <ferror@plt+0x26acc>
  42853c:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  428540:	add	x1, x1, #0xa1
  428544:	b	4289ac <ferror@plt+0x26c1c>
  428548:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42854c:	add	x0, x0, #0xbd
  428550:	bl	401d10 <printf@plt>
  428554:	add	x3, x29, #0x1c
  428558:	add	x4, x29, #0x18
  42855c:	mov	x0, x20
  428560:	mov	x1, x19
  428564:	mov	w2, wzr
  428568:	bl	42b410 <ferror@plt+0x29680>
  42856c:	ldr	w8, [x29, #28]
  428570:	mov	x21, x0
  428574:	lsr	x9, x0, #32
  428578:	add	x19, x20, x8
  42857c:	cbz	x9, 42858c <ferror@plt+0x267fc>
  428580:	ldr	w8, [x29, #24]
  428584:	orr	w8, w8, #0x2
  428588:	str	w8, [x29, #24]
  42858c:	ldr	w0, [x29, #24]
  428590:	bl	428a88 <ferror@plt+0x26cf8>
  428594:	cmp	w21, #0x1
  428598:	b.ne	42884c <ferror@plt+0x26abc>  // b.any
  42859c:	b	428870 <ferror@plt+0x26ae0>
  4285a0:	add	x3, x29, #0x1c
  4285a4:	add	x4, x29, #0x18
  4285a8:	mov	x0, x20
  4285ac:	mov	x1, x19
  4285b0:	mov	w2, wzr
  4285b4:	bl	42b410 <ferror@plt+0x29680>
  4285b8:	ldr	w8, [x29, #28]
  4285bc:	mov	x21, x0
  4285c0:	lsr	x9, x0, #32
  4285c4:	add	x19, x20, x8
  4285c8:	cbz	x9, 4285d8 <ferror@plt+0x26848>
  4285cc:	ldr	w8, [x29, #24]
  4285d0:	orr	w8, w8, #0x2
  4285d4:	str	w8, [x29, #24]
  4285d8:	ldr	w0, [x29, #24]
  4285dc:	bl	428a88 <ferror@plt+0x26cf8>
  4285e0:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  4285e4:	add	x0, x0, #0xe5
  4285e8:	bl	401d10 <printf@plt>
  4285ec:	cmp	w21, #0x1
  4285f0:	b.ne	42884c <ferror@plt+0x26abc>  // b.any
  4285f4:	b	428870 <ferror@plt+0x26ae0>
  4285f8:	add	x3, x29, #0x1c
  4285fc:	add	x4, x29, #0x18
  428600:	mov	x0, x20
  428604:	mov	x1, x19
  428608:	mov	w2, wzr
  42860c:	bl	42b410 <ferror@plt+0x29680>
  428610:	ldr	w8, [x29, #28]
  428614:	mov	x21, x0
  428618:	lsr	x9, x0, #32
  42861c:	add	x19, x20, x8
  428620:	cbz	x9, 428630 <ferror@plt+0x268a0>
  428624:	ldr	w8, [x29, #24]
  428628:	orr	w8, w8, #0x2
  42862c:	str	w8, [x29, #24]
  428630:	ldr	w0, [x29, #24]
  428634:	bl	428a88 <ferror@plt+0x26cf8>
  428638:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42863c:	add	x0, x0, #0x107
  428640:	bl	401d10 <printf@plt>
  428644:	cmp	w21, #0x1
  428648:	b.eq	428968 <ferror@plt+0x26bd8>  // b.none
  42864c:	cbnz	w21, 42885c <ferror@plt+0x26acc>
  428650:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  428654:	add	x1, x1, #0x118
  428658:	b	4289ac <ferror@plt+0x26c1c>
  42865c:	add	x3, x29, #0x1c
  428660:	add	x4, x29, #0x18
  428664:	mov	x0, x20
  428668:	mov	x1, x19
  42866c:	mov	w2, wzr
  428670:	bl	42b410 <ferror@plt+0x29680>
  428674:	ldr	w8, [x29, #28]
  428678:	mov	x21, x0
  42867c:	lsr	x9, x0, #32
  428680:	add	x19, x20, x8
  428684:	cbz	x9, 428694 <ferror@plt+0x26904>
  428688:	ldr	w8, [x29, #24]
  42868c:	orr	w8, w8, #0x2
  428690:	str	w8, [x29, #24]
  428694:	ldr	w0, [x29, #24]
  428698:	bl	428a88 <ferror@plt+0x26cf8>
  42869c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  4286a0:	add	x0, x0, #0x148
  4286a4:	bl	401d10 <printf@plt>
  4286a8:	cmp	w21, #0x2
  4286ac:	b.eq	428998 <ferror@plt+0x26c08>  // b.none
  4286b0:	cmp	w21, #0x1
  4286b4:	b.eq	4289a4 <ferror@plt+0x26c14>  // b.none
  4286b8:	cbnz	w21, 42885c <ferror@plt+0x26acc>
  4286bc:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  4286c0:	add	x1, x1, #0x158
  4286c4:	b	4289ac <ferror@plt+0x26c1c>
  4286c8:	add	x3, x29, #0x1c
  4286cc:	add	x4, x29, #0x18
  4286d0:	mov	x0, x20
  4286d4:	mov	x1, x19
  4286d8:	mov	w2, wzr
  4286dc:	bl	42b410 <ferror@plt+0x29680>
  4286e0:	ldr	w8, [x29, #28]
  4286e4:	mov	x21, x0
  4286e8:	lsr	x9, x0, #32
  4286ec:	add	x19, x20, x8
  4286f0:	cbz	x9, 428700 <ferror@plt+0x26970>
  4286f4:	ldr	w8, [x29, #24]
  4286f8:	orr	w8, w8, #0x2
  4286fc:	str	w8, [x29, #24]
  428700:	ldr	w0, [x29, #24]
  428704:	bl	428a88 <ferror@plt+0x26cf8>
  428708:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42870c:	add	x0, x0, #0x1e6
  428710:	bl	401d10 <printf@plt>
  428714:	cmp	w21, #0x1
  428718:	b.eq	428974 <ferror@plt+0x26be4>  // b.none
  42871c:	cbnz	w21, 42885c <ferror@plt+0x26acc>
  428720:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  428724:	add	x1, x1, #0x1f6
  428728:	b	4289ac <ferror@plt+0x26c1c>
  42872c:	add	x3, x29, #0x1c
  428730:	add	x4, x29, #0x18
  428734:	mov	x0, x20
  428738:	mov	x1, x19
  42873c:	mov	w2, wzr
  428740:	bl	42b410 <ferror@plt+0x29680>
  428744:	ldr	w8, [x29, #28]
  428748:	mov	x21, x0
  42874c:	lsr	x9, x0, #32
  428750:	add	x19, x20, x8
  428754:	cbz	x9, 428764 <ferror@plt+0x269d4>
  428758:	ldr	w8, [x29, #24]
  42875c:	orr	w8, w8, #0x2
  428760:	str	w8, [x29, #24]
  428764:	ldr	w0, [x29, #24]
  428768:	bl	428a88 <ferror@plt+0x26cf8>
  42876c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  428770:	add	x0, x0, #0x240
  428774:	bl	401d10 <printf@plt>
  428778:	cmp	w21, #0x2
  42877c:	b.eq	428870 <ferror@plt+0x26ae0>  // b.none
  428780:	cmp	w21, #0x1
  428784:	b.ne	42884c <ferror@plt+0x26abc>  // b.any
  428788:	adrp	x1, 469000 <warn@@Base+0x27c10>
  42878c:	add	x1, x1, #0xe3
  428790:	b	4289ac <ferror@plt+0x26c1c>
  428794:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  428798:	add	x0, x0, #0x2a5
  42879c:	bl	401d10 <printf@plt>
  4287a0:	sub	x8, x19, #0x1
  4287a4:	cmp	x20, x8
  4287a8:	b.cs	42891c <ferror@plt+0x26b8c>  // b.hs, b.nlast
  4287ac:	mvn	x8, x20
  4287b0:	add	x19, x8, x19
  4287b4:	mov	w0, w19
  4287b8:	mov	x1, x20
  4287bc:	bl	412810 <ferror@plt+0x10a80>
  4287c0:	mov	x0, x20
  4287c4:	mov	x1, x19
  4287c8:	bl	401980 <strnlen@plt>
  4287cc:	add	x8, x0, x20
  4287d0:	add	x19, x8, #0x1
  4287d4:	b	428934 <ferror@plt+0x26ba4>
  4287d8:	mov	w0, w21
  4287dc:	mov	x1, x20
  4287e0:	mov	x2, x19
  4287e4:	bl	428da8 <ferror@plt+0x27018>
  4287e8:	mov	x19, x0
  4287ec:	b	4289bc <ferror@plt+0x26c2c>
  4287f0:	add	x3, x29, #0x1c
  4287f4:	add	x4, x29, #0x18
  4287f8:	mov	x0, x20
  4287fc:	mov	x1, x19
  428800:	mov	w2, wzr
  428804:	bl	42b410 <ferror@plt+0x29680>
  428808:	ldr	w8, [x29, #28]
  42880c:	mov	x21, x0
  428810:	lsr	x9, x0, #32
  428814:	add	x19, x20, x8
  428818:	cbz	x9, 428828 <ferror@plt+0x26a98>
  42881c:	ldr	w8, [x29, #24]
  428820:	orr	w8, w8, #0x2
  428824:	str	w8, [x29, #24]
  428828:	ldr	w0, [x29, #24]
  42882c:	bl	428a88 <ferror@plt+0x26cf8>
  428830:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  428834:	add	x0, x0, #0x263
  428838:	bl	401d10 <printf@plt>
  42883c:	cmp	w21, #0x2
  428840:	b.eq	428870 <ferror@plt+0x26ae0>  // b.none
  428844:	cmp	w21, #0x1
  428848:	b.eq	428788 <ferror@plt+0x269f8>  // b.none
  42884c:	cbnz	w21, 42885c <ferror@plt+0x26acc>
  428850:	adrp	x1, 469000 <warn@@Base+0x27c10>
  428854:	add	x1, x1, #0xeb
  428858:	b	4289ac <ferror@plt+0x26c1c>
  42885c:	adrp	x0, 469000 <warn@@Base+0x27c10>
  428860:	add	x0, x0, #0x84c
  428864:	mov	w1, w21
  428868:	bl	401d10 <printf@plt>
  42886c:	b	4289bc <ferror@plt+0x26c2c>
  428870:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  428874:	add	x1, x1, #0xdc
  428878:	b	4289ac <ferror@plt+0x26c1c>
  42887c:	add	x3, x29, #0x1c
  428880:	add	x4, x29, #0x18
  428884:	mov	x0, x20
  428888:	mov	x1, x19
  42888c:	mov	w2, wzr
  428890:	bl	42b410 <ferror@plt+0x29680>
  428894:	ldr	w8, [x29, #28]
  428898:	mov	x21, x0
  42889c:	lsr	x9, x0, #32
  4288a0:	add	x20, x20, x8
  4288a4:	cbz	x9, 4288b4 <ferror@plt+0x26b24>
  4288a8:	ldr	w8, [x29, #24]
  4288ac:	orr	w8, w8, #0x2
  4288b0:	str	w8, [x29, #24]
  4288b4:	ldr	w0, [x29, #24]
  4288b8:	bl	428a88 <ferror@plt+0x26cf8>
  4288bc:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  4288c0:	add	x0, x0, #0x28b
  4288c4:	bl	401d10 <printf@plt>
  4288c8:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4288cc:	add	x1, x1, #0x4d5
  4288d0:	mov	w2, #0x5                   	// #5
  4288d4:	mov	x0, xzr
  4288d8:	bl	401cc0 <dcgettext@plt>
  4288dc:	mov	w1, w21
  4288e0:	bl	401d10 <printf@plt>
  4288e4:	sub	x8, x19, #0x1
  4288e8:	cmp	x20, x8
  4288ec:	b.cs	428944 <ferror@plt+0x26bb4>  // b.hs, b.nlast
  4288f0:	mvn	x8, x20
  4288f4:	add	x19, x8, x19
  4288f8:	mov	w0, w19
  4288fc:	mov	x1, x20
  428900:	bl	412810 <ferror@plt+0x10a80>
  428904:	mov	x0, x20
  428908:	mov	x1, x19
  42890c:	bl	401980 <strnlen@plt>
  428910:	add	x8, x0, x20
  428914:	add	x19, x8, #0x1
  428918:	b	42895c <ferror@plt+0x26bcc>
  42891c:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  428920:	add	x1, x1, #0x744
  428924:	mov	w2, #0x5                   	// #5
  428928:	mov	x0, xzr
  42892c:	bl	401cc0 <dcgettext@plt>
  428930:	bl	401d10 <printf@plt>
  428934:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  428938:	add	x0, x0, #0x2bc
  42893c:	bl	401bb0 <puts@plt>
  428940:	b	4289bc <ferror@plt+0x26c2c>
  428944:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  428948:	add	x1, x1, #0x744
  42894c:	mov	w2, #0x5                   	// #5
  428950:	mov	x0, xzr
  428954:	bl	401cc0 <dcgettext@plt>
  428958:	bl	401d10 <printf@plt>
  42895c:	mov	w0, #0xa                   	// #10
  428960:	bl	401d40 <putchar@plt>
  428964:	b	4289bc <ferror@plt+0x26c2c>
  428968:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42896c:	add	x1, x1, #0x132
  428970:	b	4289ac <ferror@plt+0x26c1c>
  428974:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  428978:	add	x1, x1, #0x21a
  42897c:	b	4289ac <ferror@plt+0x26c1c>
  428980:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  428984:	add	x1, x1, #0xb4
  428988:	b	4289ac <ferror@plt+0x26c1c>
  42898c:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  428990:	add	x1, x1, #0xab
  428994:	b	4289ac <ferror@plt+0x26c1c>
  428998:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42899c:	add	x1, x1, #0x1af
  4289a0:	b	4289ac <ferror@plt+0x26c1c>
  4289a4:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  4289a8:	add	x1, x1, #0x17c
  4289ac:	mov	w2, #0x5                   	// #5
  4289b0:	mov	x0, xzr
  4289b4:	bl	401cc0 <dcgettext@plt>
  4289b8:	bl	401d10 <printf@plt>
  4289bc:	mov	x0, x19
  4289c0:	ldp	x20, x19, [sp, #32]
  4289c4:	ldr	x21, [sp, #16]
  4289c8:	ldp	x29, x30, [sp], #48
  4289cc:	ret
  4289d0:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  4289d4:	add	x0, x0, #0x3b8
  4289d8:	bl	401bb0 <puts@plt>
  4289dc:	b	4289bc <ferror@plt+0x26c2c>
  4289e0:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  4289e4:	add	x0, x0, #0x3b3
  4289e8:	bl	401bb0 <puts@plt>
  4289ec:	b	4289bc <ferror@plt+0x26c2c>
  4289f0:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  4289f4:	add	x0, x0, #0x3ad
  4289f8:	bl	401bb0 <puts@plt>
  4289fc:	b	4289bc <ferror@plt+0x26c2c>
  428a00:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  428a04:	add	x0, x0, #0x3a8
  428a08:	bl	401bb0 <puts@plt>
  428a0c:	b	4289bc <ferror@plt+0x26c2c>
  428a10:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  428a14:	add	x0, x0, #0x3a2
  428a18:	bl	401bb0 <puts@plt>
  428a1c:	b	4289bc <ferror@plt+0x26c2c>
  428a20:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  428a24:	add	x0, x0, #0x39c
  428a28:	bl	401bb0 <puts@plt>
  428a2c:	b	4289bc <ferror@plt+0x26c2c>
  428a30:	stp	x29, x30, [sp, #-32]!
  428a34:	stp	x20, x19, [sp, #16]
  428a38:	mov	x19, x1
  428a3c:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  428a40:	mov	x20, x0
  428a44:	add	x1, x1, #0x2be
  428a48:	mov	w2, #0x5                   	// #5
  428a4c:	mov	x0, xzr
  428a50:	mov	x29, sp
  428a54:	bl	401cc0 <dcgettext@plt>
  428a58:	mov	x1, x20
  428a5c:	bl	401d10 <printf@plt>
  428a60:	sub	x1, x19, x20
  428a64:	mov	x0, x20
  428a68:	bl	401980 <strnlen@plt>
  428a6c:	add	x0, x20, x0
  428a70:	mov	x1, x19
  428a74:	bl	428c68 <ferror@plt+0x26ed8>
  428a78:	mov	x0, x19
  428a7c:	ldp	x20, x19, [sp, #16]
  428a80:	ldp	x29, x30, [sp], #32
  428a84:	ret
  428a88:	tbnz	w0, #0, 428a9c <ferror@plt+0x26d0c>
  428a8c:	tbz	w0, #1, 428ac0 <ferror@plt+0x26d30>
  428a90:	adrp	x1, 469000 <warn@@Base+0x27c10>
  428a94:	add	x1, x1, #0x4c0
  428a98:	b	428aa4 <ferror@plt+0x26d14>
  428a9c:	adrp	x1, 469000 <warn@@Base+0x27c10>
  428aa0:	add	x1, x1, #0x4af
  428aa4:	stp	x29, x30, [sp, #-16]!
  428aa8:	mov	w2, #0x5                   	// #5
  428aac:	mov	x0, xzr
  428ab0:	mov	x29, sp
  428ab4:	bl	401cc0 <dcgettext@plt>
  428ab8:	bl	44132c <error@@Base>
  428abc:	ldp	x29, x30, [sp], #16
  428ac0:	ret
  428ac4:	sub	sp, sp, #0x40
  428ac8:	stp	x29, x30, [sp, #16]
  428acc:	add	x29, sp, #0x10
  428ad0:	stp	x20, x19, [sp, #48]
  428ad4:	mov	x19, x2
  428ad8:	mov	x20, x1
  428adc:	sub	x3, x29, #0x4
  428ae0:	add	x4, sp, #0x8
  428ae4:	mov	x1, x2
  428ae8:	mov	w2, wzr
  428aec:	stp	x22, x21, [sp, #32]
  428af0:	mov	x21, x0
  428af4:	bl	42b410 <ferror@plt+0x29680>
  428af8:	ldur	w8, [x29, #-4]
  428afc:	mov	x22, x0
  428b00:	lsr	x9, x0, #32
  428b04:	add	x21, x21, x8
  428b08:	cbz	x9, 428b18 <ferror@plt+0x26d88>
  428b0c:	ldr	w8, [sp, #8]
  428b10:	orr	w8, w8, #0x2
  428b14:	str	w8, [sp, #8]
  428b18:	ldr	w0, [sp, #8]
  428b1c:	bl	428a88 <ferror@plt+0x26cf8>
  428b20:	cmp	w22, #0x20
  428b24:	b.ne	428bc4 <ferror@plt+0x26e34>  // b.any
  428b28:	sub	x3, x29, #0x4
  428b2c:	add	x4, sp, #0x8
  428b30:	mov	x0, x21
  428b34:	mov	x1, x19
  428b38:	mov	w2, wzr
  428b3c:	bl	42b410 <ferror@plt+0x29680>
  428b40:	ldur	w8, [x29, #-4]
  428b44:	mov	x22, x0
  428b48:	lsr	x9, x0, #32
  428b4c:	add	x20, x21, x8
  428b50:	cbz	x9, 428b60 <ferror@plt+0x26dd0>
  428b54:	ldr	w8, [sp, #8]
  428b58:	orr	w8, w8, #0x2
  428b5c:	str	w8, [sp, #8]
  428b60:	ldr	w0, [sp, #8]
  428b64:	bl	428a88 <ferror@plt+0x26cf8>
  428b68:	adrp	x1, 469000 <warn@@Base+0x27c10>
  428b6c:	add	x1, x1, #0x4d5
  428b70:	mov	w2, #0x5                   	// #5
  428b74:	mov	x0, xzr
  428b78:	bl	401cc0 <dcgettext@plt>
  428b7c:	mov	w1, w22
  428b80:	bl	401d10 <printf@plt>
  428b84:	cmp	x20, x19
  428b88:	b.eq	428bf8 <ferror@plt+0x26e68>  // b.none
  428b8c:	sub	x8, x19, #0x1
  428b90:	cmp	x20, x8
  428b94:	b.cs	428c2c <ferror@plt+0x26e9c>  // b.hs, b.nlast
  428b98:	mvn	x8, x20
  428b9c:	add	x19, x8, x19
  428ba0:	mov	w0, w19
  428ba4:	mov	x1, x20
  428ba8:	bl	412810 <ferror@plt+0x10a80>
  428bac:	mov	x0, x20
  428bb0:	mov	x1, x19
  428bb4:	bl	401980 <strnlen@plt>
  428bb8:	add	x8, x0, x20
  428bbc:	add	x19, x8, #0x1
  428bc0:	b	428c44 <ferror@plt+0x26eb4>
  428bc4:	cbz	x20, 428be0 <ferror@plt+0x26e50>
  428bc8:	tbnz	w22, #1, 428be0 <ferror@plt+0x26e50>
  428bcc:	mov	x0, x21
  428bd0:	mov	w1, w22
  428bd4:	mov	x2, x19
  428bd8:	blr	x20
  428bdc:	b	428bf0 <ferror@plt+0x26e60>
  428be0:	mov	w0, w22
  428be4:	mov	x1, x21
  428be8:	mov	x2, x19
  428bec:	bl	428da8 <ferror@plt+0x27018>
  428bf0:	mov	x20, x0
  428bf4:	b	428c50 <ferror@plt+0x26ec0>
  428bf8:	adrp	x1, 467000 <warn@@Base+0x25c10>
  428bfc:	add	x1, x1, #0x2e4
  428c00:	mov	w2, #0x5                   	// #5
  428c04:	mov	x0, xzr
  428c08:	bl	401cc0 <dcgettext@plt>
  428c0c:	bl	401d10 <printf@plt>
  428c10:	adrp	x1, 469000 <warn@@Base+0x27c10>
  428c14:	add	x1, x1, #0x4ea
  428c18:	mov	w2, #0x5                   	// #5
  428c1c:	mov	x0, xzr
  428c20:	bl	401cc0 <dcgettext@plt>
  428c24:	bl	4413f0 <warn@@Base>
  428c28:	b	428c50 <ferror@plt+0x26ec0>
  428c2c:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  428c30:	add	x1, x1, #0x744
  428c34:	mov	w2, #0x5                   	// #5
  428c38:	mov	x0, xzr
  428c3c:	bl	401cc0 <dcgettext@plt>
  428c40:	bl	401d10 <printf@plt>
  428c44:	mov	w0, #0xa                   	// #10
  428c48:	bl	401d40 <putchar@plt>
  428c4c:	mov	x20, x19
  428c50:	mov	x0, x20
  428c54:	ldp	x20, x19, [sp, #48]
  428c58:	ldp	x22, x21, [sp, #32]
  428c5c:	ldp	x29, x30, [sp, #16]
  428c60:	add	sp, sp, #0x40
  428c64:	ret
  428c68:	stp	x29, x30, [sp, #-96]!
  428c6c:	stp	x24, x23, [sp, #48]
  428c70:	subs	x24, x1, x0
  428c74:	stp	x28, x27, [sp, #16]
  428c78:	stp	x26, x25, [sp, #32]
  428c7c:	stp	x22, x21, [sp, #64]
  428c80:	stp	x20, x19, [sp, #80]
  428c84:	mov	x29, sp
  428c88:	b.cc	428d88 <ferror@plt+0x26ff8>  // b.lo, b.ul, b.last
  428c8c:	cbz	x24, 428d64 <ferror@plt+0x26fd4>
  428c90:	adrp	x21, 467000 <warn@@Base+0x25c10>
  428c94:	adrp	x22, 467000 <warn@@Base+0x25c10>
  428c98:	adrp	x23, 454000 <warn@@Base+0x12c10>
  428c9c:	mov	x19, x0
  428ca0:	mov	x20, xzr
  428ca4:	mov	w25, #0x10                  	// #16
  428ca8:	add	x21, x21, #0x214
  428cac:	add	x22, x22, #0x220
  428cb0:	mov	w26, #0x2e                  	// #46
  428cb4:	add	x23, x23, #0x5c
  428cb8:	b	428cd4 <ferror@plt+0x26f44>
  428cbc:	mov	w0, #0xa                   	// #10
  428cc0:	bl	401d40 <putchar@plt>
  428cc4:	add	x19, x19, x27
  428cc8:	subs	x24, x24, x27
  428ccc:	add	x20, x27, x20
  428cd0:	b.eq	428d64 <ferror@plt+0x26fd4>  // b.none
  428cd4:	cmp	x24, #0x10
  428cd8:	mov	x0, x21
  428cdc:	mov	x1, x20
  428ce0:	csel	x27, x24, x25, cc  // cc = lo, ul, last
  428ce4:	bl	401d10 <printf@plt>
  428ce8:	mov	x28, xzr
  428cec:	b	428cfc <ferror@plt+0x26f6c>
  428cf0:	add	x28, x28, #0x1
  428cf4:	cmp	x28, #0x10
  428cf8:	b.eq	428d34 <ferror@plt+0x26fa4>  // b.none
  428cfc:	cmp	x28, x27
  428d00:	b.cs	428d14 <ferror@plt+0x26f84>  // b.hs, b.nlast
  428d04:	ldrb	w1, [x19, x28]
  428d08:	mov	x0, x22
  428d0c:	bl	401d10 <printf@plt>
  428d10:	b	428d1c <ferror@plt+0x26f8c>
  428d14:	mov	x0, x23
  428d18:	bl	401d10 <printf@plt>
  428d1c:	mvn	w8, w28
  428d20:	tst	x8, #0x3
  428d24:	b.ne	428cf0 <ferror@plt+0x26f60>  // b.any
  428d28:	mov	w0, #0x20                  	// #32
  428d2c:	bl	401d40 <putchar@plt>
  428d30:	b	428cf0 <ferror@plt+0x26f60>
  428d34:	cbz	x27, 428cbc <ferror@plt+0x26f2c>
  428d38:	mov	x28, xzr
  428d3c:	ldrb	w8, [x19, x28]
  428d40:	sub	w9, w8, #0x20
  428d44:	cmp	w9, #0x5f
  428d48:	csel	w8, w8, w26, cc  // cc = lo, ul, last
  428d4c:	and	w0, w8, #0xff
  428d50:	bl	401d40 <putchar@plt>
  428d54:	add	x28, x28, #0x1
  428d58:	cmp	x28, x27
  428d5c:	b.cc	428d3c <ferror@plt+0x26fac>  // b.lo, b.ul, b.last
  428d60:	b	428cbc <ferror@plt+0x26f2c>
  428d64:	mov	w0, #0xa                   	// #10
  428d68:	bl	401d40 <putchar@plt>
  428d6c:	ldp	x20, x19, [sp, #80]
  428d70:	ldp	x22, x21, [sp, #64]
  428d74:	ldp	x24, x23, [sp, #48]
  428d78:	ldp	x26, x25, [sp, #32]
  428d7c:	ldp	x28, x27, [sp, #16]
  428d80:	ldp	x29, x30, [sp], #96
  428d84:	ret
  428d88:	adrp	x0, 469000 <warn@@Base+0x27c10>
  428d8c:	adrp	x1, 451000 <warn@@Base+0xfc10>
  428d90:	adrp	x3, 469000 <warn@@Base+0x27c10>
  428d94:	add	x0, x0, #0x5a4
  428d98:	add	x1, x1, #0xe8
  428d9c:	add	x3, x3, #0x5ad
  428da0:	mov	w2, #0x3d70                	// #15728
  428da4:	bl	401d20 <__assert_fail@plt>
  428da8:	stp	x29, x30, [sp, #-48]!
  428dac:	str	x21, [sp, #16]
  428db0:	stp	x20, x19, [sp, #32]
  428db4:	mov	x19, x2
  428db8:	mov	w21, w0
  428dbc:	cmp	w0, #0x1
  428dc0:	mov	x20, x1
  428dc4:	mov	x29, sp
  428dc8:	b.lt	428ddc <ferror@plt+0x2704c>  // b.tstop
  428dcc:	adrp	x0, 469000 <warn@@Base+0x27c10>
  428dd0:	add	x0, x0, #0x504
  428dd4:	mov	w1, w21
  428dd8:	bl	401d10 <printf@plt>
  428ddc:	cmp	x20, x19
  428de0:	b.cs	428e30 <ferror@plt+0x270a0>  // b.hs, b.nlast
  428de4:	tbnz	w21, #0, 428e64 <ferror@plt+0x270d4>
  428de8:	add	x3, x29, #0x1c
  428dec:	add	x4, x29, #0x18
  428df0:	mov	x0, x20
  428df4:	mov	x1, x19
  428df8:	mov	w2, wzr
  428dfc:	bl	42b410 <ferror@plt+0x29680>
  428e00:	mov	x21, x0
  428e04:	ldp	w0, w8, [x29, #24]
  428e08:	add	x20, x20, x8
  428e0c:	bl	428a88 <ferror@plt+0x26cf8>
  428e10:	adrp	x0, 469000 <warn@@Base+0x27c10>
  428e14:	add	x0, x0, #0x53b
  428e18:	mov	x1, x21
  428e1c:	mov	x2, x21
  428e20:	bl	401d10 <printf@plt>
  428e24:	cmp	x20, x19
  428e28:	b.ls	428e50 <ferror@plt+0x270c0>  // b.plast
  428e2c:	b	428ecc <ferror@plt+0x2713c>
  428e30:	adrp	x1, 469000 <warn@@Base+0x27c10>
  428e34:	add	x1, x1, #0x517
  428e38:	mov	w2, #0x5                   	// #5
  428e3c:	mov	x0, xzr
  428e40:	bl	401cc0 <dcgettext@plt>
  428e44:	bl	4413f0 <warn@@Base>
  428e48:	cmp	x20, x19
  428e4c:	b.hi	428ecc <ferror@plt+0x2713c>  // b.pmore
  428e50:	mov	x0, x20
  428e54:	ldp	x20, x19, [sp, #32]
  428e58:	ldr	x21, [sp, #16]
  428e5c:	ldp	x29, x30, [sp], #48
  428e60:	ret
  428e64:	mvn	x8, x20
  428e68:	mov	w0, #0x22                  	// #34
  428e6c:	add	x21, x19, x8
  428e70:	bl	401d40 <putchar@plt>
  428e74:	cbz	x21, 428e9c <ferror@plt+0x2710c>
  428e78:	mov	w0, w21
  428e7c:	mov	x1, x20
  428e80:	bl	412810 <ferror@plt+0x10a80>
  428e84:	mov	x0, x20
  428e88:	mov	x1, x21
  428e8c:	bl	401980 <strnlen@plt>
  428e90:	add	x8, x0, x20
  428e94:	add	x20, x8, #0x1
  428e98:	b	428eb8 <ferror@plt+0x27128>
  428e9c:	adrp	x1, 469000 <warn@@Base+0x27c10>
  428ea0:	add	x1, x1, #0x526
  428ea4:	mov	w2, #0x5                   	// #5
  428ea8:	mov	x0, xzr
  428eac:	bl	401cc0 <dcgettext@plt>
  428eb0:	bl	401d10 <printf@plt>
  428eb4:	mov	x20, x19
  428eb8:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  428ebc:	add	x0, x0, #0x2bc
  428ec0:	bl	401bb0 <puts@plt>
  428ec4:	cmp	x20, x19
  428ec8:	b.ls	428e50 <ferror@plt+0x270c0>  // b.plast
  428ecc:	adrp	x0, 469000 <warn@@Base+0x27c10>
  428ed0:	adrp	x1, 451000 <warn@@Base+0xfc10>
  428ed4:	adrp	x3, 469000 <warn@@Base+0x27c10>
  428ed8:	add	x0, x0, #0x548
  428edc:	add	x1, x1, #0xe8
  428ee0:	add	x3, x3, #0x551
  428ee4:	mov	w2, #0x3941                	// #14657
  428ee8:	bl	401d20 <__assert_fail@plt>
  428eec:	sub	sp, sp, #0x30
  428ef0:	stp	x20, x19, [sp, #32]
  428ef4:	mov	x20, x2
  428ef8:	cmp	w1, #0x8
  428efc:	mov	x19, x0
  428f00:	stp	x29, x30, [sp, #16]
  428f04:	add	x29, sp, #0x10
  428f08:	b.eq	428f6c <ferror@plt+0x271dc>  // b.none
  428f0c:	cmp	w1, #0x4
  428f10:	b.ne	428fd0 <ferror@plt+0x27240>  // b.any
  428f14:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  428f18:	add	x0, x0, #0x7da
  428f1c:	bl	401d10 <printf@plt>
  428f20:	sub	x3, x29, #0x4
  428f24:	add	x4, sp, #0x8
  428f28:	mov	x0, x19
  428f2c:	mov	x1, x20
  428f30:	mov	w2, wzr
  428f34:	bl	42b410 <ferror@plt+0x29680>
  428f38:	ldur	w8, [x29, #-4]
  428f3c:	mov	x20, x0
  428f40:	lsr	x9, x0, #32
  428f44:	add	x19, x19, x8
  428f48:	cbz	x9, 428f58 <ferror@plt+0x271c8>
  428f4c:	ldr	w8, [sp, #8]
  428f50:	orr	w8, w8, #0x2
  428f54:	str	w8, [sp, #8]
  428f58:	ldr	w0, [sp, #8]
  428f5c:	bl	428a88 <ferror@plt+0x26cf8>
  428f60:	mov	w0, w20
  428f64:	bl	429044 <ferror@plt+0x272b4>
  428f68:	b	429014 <ferror@plt+0x27284>
  428f6c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  428f70:	add	x0, x0, #0x7f2
  428f74:	bl	401d10 <printf@plt>
  428f78:	sub	x3, x29, #0x4
  428f7c:	add	x4, sp, #0x8
  428f80:	mov	x0, x19
  428f84:	mov	x1, x20
  428f88:	mov	w2, wzr
  428f8c:	bl	42b410 <ferror@plt+0x29680>
  428f90:	ldur	w8, [x29, #-4]
  428f94:	mov	x20, x0
  428f98:	lsr	x9, x0, #32
  428f9c:	add	x19, x19, x8
  428fa0:	cbz	x9, 428fb0 <ferror@plt+0x27220>
  428fa4:	ldr	w8, [sp, #8]
  428fa8:	orr	w8, w8, #0x2
  428fac:	str	w8, [sp, #8]
  428fb0:	ldr	w0, [sp, #8]
  428fb4:	bl	428a88 <ferror@plt+0x26cf8>
  428fb8:	cmp	w20, #0x1
  428fbc:	b.eq	428fe8 <ferror@plt+0x27258>  // b.none
  428fc0:	cbnz	w20, 429004 <ferror@plt+0x27274>
  428fc4:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  428fc8:	add	x1, x1, #0x80b
  428fcc:	b	428ff0 <ferror@plt+0x27260>
  428fd0:	and	w0, w1, #0x1
  428fd4:	mov	x1, x19
  428fd8:	mov	x2, x20
  428fdc:	bl	428da8 <ferror@plt+0x27018>
  428fe0:	mov	x19, x0
  428fe4:	b	429014 <ferror@plt+0x27284>
  428fe8:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  428fec:	add	x1, x1, #0x81b
  428ff0:	mov	w2, #0x5                   	// #5
  428ff4:	mov	x0, xzr
  428ff8:	bl	401cc0 <dcgettext@plt>
  428ffc:	bl	401d10 <printf@plt>
  429000:	b	429014 <ferror@plt+0x27284>
  429004:	adrp	x0, 469000 <warn@@Base+0x27c10>
  429008:	add	x0, x0, #0x84c
  42900c:	mov	w1, w20
  429010:	bl	401d10 <printf@plt>
  429014:	mov	x0, x19
  429018:	ldp	x20, x19, [sp, #32]
  42901c:	ldp	x29, x30, [sp, #16]
  429020:	add	sp, sp, #0x30
  429024:	ret
  429028:	cmp	w0, #0x3
  42902c:	b.cs	429038 <ferror@plt+0x272a8>  // b.hs, b.nlast
  429030:	lsl	w0, w0, #5
  429034:	ret
  429038:	mov	w8, #0x80                  	// #128
  42903c:	csinv	w0, w8, wzr, eq  // eq = none
  429040:	ret
  429044:	stp	x29, x30, [sp, #-16]!
  429048:	mov	w1, w0
  42904c:	cmp	w0, #0x8
  429050:	mov	x29, sp
  429054:	b.hi	429080 <ferror@plt+0x272f0>  // b.pmore
  429058:	adrp	x9, 447000 <warn@@Base+0x5c10>
  42905c:	mov	w8, w1
  429060:	add	x9, x9, #0x410
  429064:	adr	x10, 429074 <ferror@plt+0x272e4>
  429068:	ldrb	w11, [x9, x8]
  42906c:	add	x10, x10, x11, lsl #2
  429070:	br	x10
  429074:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  429078:	add	x1, x1, #0x828
  42907c:	b	4290f0 <ferror@plt+0x27360>
  429080:	adrp	x0, 469000 <warn@@Base+0x27c10>
  429084:	add	x0, x0, #0x84c
  429088:	bl	401d10 <printf@plt>
  42908c:	ldp	x29, x30, [sp], #16
  429090:	ret
  429094:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  429098:	add	x1, x1, #0x83c
  42909c:	b	4290f0 <ferror@plt+0x27360>
  4290a0:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4290a4:	add	x1, x1, #0x85b
  4290a8:	b	4290f0 <ferror@plt+0x27360>
  4290ac:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4290b0:	add	x1, x1, #0x87a
  4290b4:	b	4290f0 <ferror@plt+0x27360>
  4290b8:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4290bc:	add	x1, x1, #0x886
  4290c0:	b	4290f0 <ferror@plt+0x27360>
  4290c4:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4290c8:	add	x1, x1, #0x8b8
  4290cc:	b	4290f0 <ferror@plt+0x27360>
  4290d0:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4290d4:	add	x1, x1, #0x8da
  4290d8:	b	4290f0 <ferror@plt+0x27360>
  4290dc:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4290e0:	add	x1, x1, #0x8ff
  4290e4:	b	4290f0 <ferror@plt+0x27360>
  4290e8:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4290ec:	add	x1, x1, #0x92b
  4290f0:	mov	w2, #0x5                   	// #5
  4290f4:	mov	x0, xzr
  4290f8:	bl	401cc0 <dcgettext@plt>
  4290fc:	bl	401d10 <printf@plt>
  429100:	ldp	x29, x30, [sp], #16
  429104:	ret
  429108:	stp	x29, x30, [sp, #-32]!
  42910c:	stp	x20, x19, [sp, #16]
  429110:	mov	w19, w0
  429114:	cmp	w0, #0x14
  429118:	mov	x29, sp
  42911c:	b.hi	4291a0 <ferror@plt+0x27410>  // b.pmore
  429120:	adrp	x9, 447000 <warn@@Base+0x5c10>
  429124:	mov	w8, w19
  429128:	add	x9, x9, #0x419
  42912c:	adr	x10, 42913c <ferror@plt+0x273ac>
  429130:	ldrb	w11, [x9, x8]
  429134:	add	x10, x10, x11, lsl #2
  429138:	br	x10
  42913c:	adrp	x1, 451000 <warn@@Base+0xfc10>
  429140:	add	x1, x1, #0x6f1
  429144:	mov	w2, #0x5                   	// #5
  429148:	mov	x0, xzr
  42914c:	bl	401cc0 <dcgettext@plt>
  429150:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429154:	ldr	x1, [x8, #3712]
  429158:	bl	401950 <fputs@plt>
  42915c:	b	42935c <ferror@plt+0x275cc>
  429160:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429164:	ldr	x3, [x8, #3712]
  429168:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  42916c:	add	x0, x0, #0x943
  429170:	mov	w1, #0x7                   	// #7
  429174:	b	429354 <ferror@plt+0x275c4>
  429178:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  42917c:	ldr	x3, [x8, #3712]
  429180:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429184:	add	x0, x0, #0x963
  429188:	b	429338 <ferror@plt+0x275a8>
  42918c:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429190:	ldr	x3, [x8, #3712]
  429194:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429198:	add	x0, x0, #0x97b
  42919c:	b	429338 <ferror@plt+0x275a8>
  4291a0:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4291a4:	ldr	x20, [x8, #3712]
  4291a8:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4291ac:	add	x1, x1, #0x891
  4291b0:	mov	w2, #0x5                   	// #5
  4291b4:	mov	x0, xzr
  4291b8:	bl	401cc0 <dcgettext@plt>
  4291bc:	adrp	x1, 466000 <warn@@Base+0x24c10>
  4291c0:	mov	x2, x0
  4291c4:	add	x1, x1, #0x666
  4291c8:	mov	x0, x20
  4291cc:	mov	w3, w19
  4291d0:	bl	401d70 <fprintf@plt>
  4291d4:	b	42935c <ferror@plt+0x275cc>
  4291d8:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4291dc:	ldr	x3, [x8, #3712]
  4291e0:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4291e4:	add	x0, x0, #0x993
  4291e8:	mov	w1, #0x16                  	// #22
  4291ec:	b	429354 <ferror@plt+0x275c4>
  4291f0:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4291f4:	ldr	x3, [x8, #3712]
  4291f8:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4291fc:	add	x0, x0, #0x9aa
  429200:	mov	w1, #0xd                   	// #13
  429204:	b	429354 <ferror@plt+0x275c4>
  429208:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  42920c:	ldr	x3, [x8, #3712]
  429210:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429214:	add	x0, x0, #0x9b8
  429218:	mov	w1, #0xa                   	// #10
  42921c:	b	429354 <ferror@plt+0x275c4>
  429220:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429224:	ldr	x3, [x8, #3712]
  429228:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  42922c:	add	x0, x0, #0x9c3
  429230:	mov	w1, #0x9                   	// #9
  429234:	b	429354 <ferror@plt+0x275c4>
  429238:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  42923c:	ldr	x3, [x8, #3712]
  429240:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429244:	add	x0, x0, #0x9cd
  429248:	mov	w1, #0xa                   	// #10
  42924c:	b	429354 <ferror@plt+0x275c4>
  429250:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429254:	ldr	x3, [x8, #3712]
  429258:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  42925c:	add	x0, x0, #0x9d8
  429260:	mov	w1, #0xd                   	// #13
  429264:	b	429354 <ferror@plt+0x275c4>
  429268:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  42926c:	ldr	x3, [x8, #3712]
  429270:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429274:	add	x0, x0, #0x9e6
  429278:	mov	w1, #0xb                   	// #11
  42927c:	b	429354 <ferror@plt+0x275c4>
  429280:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429284:	ldr	x3, [x8, #3712]
  429288:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  42928c:	add	x0, x0, #0x9f2
  429290:	mov	w1, #0xd                   	// #13
  429294:	b	429354 <ferror@plt+0x275c4>
  429298:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  42929c:	ldr	x3, [x8, #3712]
  4292a0:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4292a4:	add	x0, x0, #0xa00
  4292a8:	mov	w1, #0x11                  	// #17
  4292ac:	b	429354 <ferror@plt+0x275c4>
  4292b0:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4292b4:	ldr	x3, [x8, #3712]
  4292b8:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4292bc:	add	x0, x0, #0xa12
  4292c0:	mov	w1, #0xa                   	// #10
  4292c4:	b	429354 <ferror@plt+0x275c4>
  4292c8:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4292cc:	ldr	x3, [x8, #3712]
  4292d0:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4292d4:	add	x0, x0, #0xa1d
  4292d8:	mov	w1, #0xa                   	// #10
  4292dc:	b	429354 <ferror@plt+0x275c4>
  4292e0:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4292e4:	ldr	x3, [x8, #3712]
  4292e8:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4292ec:	add	x0, x0, #0xa28
  4292f0:	mov	w1, #0xa                   	// #10
  4292f4:	b	429354 <ferror@plt+0x275c4>
  4292f8:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4292fc:	ldr	x3, [x8, #3712]
  429300:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429304:	add	x0, x0, #0xa33
  429308:	mov	w1, #0x1f                  	// #31
  42930c:	b	429354 <ferror@plt+0x275c4>
  429310:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429314:	ldr	x3, [x8, #3712]
  429318:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  42931c:	add	x0, x0, #0xa53
  429320:	mov	w1, #0x1f                  	// #31
  429324:	b	429354 <ferror@plt+0x275c4>
  429328:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  42932c:	ldr	x3, [x8, #3712]
  429330:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429334:	add	x0, x0, #0x94b
  429338:	mov	w1, #0x17                  	// #23
  42933c:	b	429354 <ferror@plt+0x275c4>
  429340:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429344:	ldr	x3, [x8, #3712]
  429348:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  42934c:	add	x0, x0, #0xa73
  429350:	mov	w1, #0x1a                  	// #26
  429354:	mov	w2, #0x1                   	// #1
  429358:	bl	401c60 <fwrite@plt>
  42935c:	ldp	x20, x19, [sp, #16]
  429360:	ldp	x29, x30, [sp], #32
  429364:	ret
  429368:	stp	x29, x30, [sp, #-32]!
  42936c:	stp	x20, x19, [sp, #16]
  429370:	mov	w19, w0
  429374:	mov	x29, sp
  429378:	tbnz	w0, #0, 429414 <ferror@plt+0x27684>
  42937c:	tbnz	w19, #1, 429434 <ferror@plt+0x276a4>
  429380:	tbnz	w19, #13, 429454 <ferror@plt+0x276c4>
  429384:	tbnz	w19, #2, 429474 <ferror@plt+0x276e4>
  429388:	tbnz	w19, #3, 429494 <ferror@plt+0x27704>
  42938c:	tbnz	w19, #4, 4294b4 <ferror@plt+0x27724>
  429390:	tbnz	w19, #5, 4294d4 <ferror@plt+0x27744>
  429394:	tbnz	w19, #6, 4294f4 <ferror@plt+0x27764>
  429398:	tbnz	w19, #7, 429514 <ferror@plt+0x27784>
  42939c:	tbnz	w19, #8, 429534 <ferror@plt+0x277a4>
  4293a0:	tbnz	w19, #9, 429554 <ferror@plt+0x277c4>
  4293a4:	tbnz	w19, #10, 429574 <ferror@plt+0x277e4>
  4293a8:	tbnz	w19, #11, 429594 <ferror@plt+0x27804>
  4293ac:	tbnz	w19, #12, 4295b4 <ferror@plt+0x27824>
  4293b0:	tbnz	w19, #14, 4295d4 <ferror@plt+0x27844>
  4293b4:	tbnz	w19, #15, 4295f4 <ferror@plt+0x27864>
  4293b8:	tbnz	w19, #17, 429614 <ferror@plt+0x27884>
  4293bc:	tbnz	w19, #18, 429634 <ferror@plt+0x278a4>
  4293c0:	tbnz	w19, #19, 429654 <ferror@plt+0x278c4>
  4293c4:	tbnz	w19, #20, 429674 <ferror@plt+0x278e4>
  4293c8:	tbnz	w19, #21, 429694 <ferror@plt+0x27904>
  4293cc:	cbz	w19, 4296b4 <ferror@plt+0x27924>
  4293d0:	mov	w8, #0xffc10000            	// #-4128768
  4293d4:	ands	w19, w19, w8
  4293d8:	b.eq	4296e4 <ferror@plt+0x27954>  // b.none
  4293dc:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4293e0:	ldr	x20, [x8, #3712]
  4293e4:	adrp	x1, 468000 <warn@@Base+0x26c10>
  4293e8:	add	x1, x1, #0x891
  4293ec:	mov	w2, #0x5                   	// #5
  4293f0:	mov	x0, xzr
  4293f4:	bl	401cc0 <dcgettext@plt>
  4293f8:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4293fc:	mov	x2, x0
  429400:	add	x1, x1, #0xbc5
  429404:	mov	x0, x20
  429408:	mov	w3, w19
  42940c:	bl	401d70 <fprintf@plt>
  429410:	b	4296e4 <ferror@plt+0x27954>
  429414:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429418:	ldr	x3, [x8, #3712]
  42941c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429420:	add	x0, x0, #0xa8e
  429424:	mov	w1, #0x9                   	// #9
  429428:	mov	w2, #0x1                   	// #1
  42942c:	bl	401c60 <fwrite@plt>
  429430:	tbz	w19, #1, 429380 <ferror@plt+0x275f0>
  429434:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429438:	ldr	x3, [x8, #3712]
  42943c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429440:	add	x0, x0, #0xa98
  429444:	mov	w1, #0xc                   	// #12
  429448:	mov	w2, #0x1                   	// #1
  42944c:	bl	401c60 <fwrite@plt>
  429450:	tbz	w19, #13, 429384 <ferror@plt+0x275f4>
  429454:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429458:	ldr	x3, [x8, #3712]
  42945c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429460:	add	x0, x0, #0xaa5
  429464:	mov	w1, #0xc                   	// #12
  429468:	mov	w2, #0x1                   	// #1
  42946c:	bl	401c60 <fwrite@plt>
  429470:	tbz	w19, #2, 429388 <ferror@plt+0x275f8>
  429474:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429478:	ldr	x3, [x8, #3712]
  42947c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429480:	add	x0, x0, #0xab2
  429484:	mov	w1, #0x14                  	// #20
  429488:	mov	w2, #0x1                   	// #1
  42948c:	bl	401c60 <fwrite@plt>
  429490:	tbz	w19, #3, 42938c <ferror@plt+0x275fc>
  429494:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429498:	ldr	x3, [x8, #3712]
  42949c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4294a0:	add	x0, x0, #0xac7
  4294a4:	mov	w1, #0x1b                  	// #27
  4294a8:	mov	w2, #0x1                   	// #1
  4294ac:	bl	401c60 <fwrite@plt>
  4294b0:	tbz	w19, #4, 429390 <ferror@plt+0x27600>
  4294b4:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4294b8:	ldr	x3, [x8, #3712]
  4294bc:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4294c0:	add	x0, x0, #0xae3
  4294c4:	mov	w1, #0xa                   	// #10
  4294c8:	mov	w2, #0x1                   	// #1
  4294cc:	bl	401c60 <fwrite@plt>
  4294d0:	tbz	w19, #5, 429394 <ferror@plt+0x27604>
  4294d4:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4294d8:	ldr	x3, [x8, #3712]
  4294dc:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4294e0:	add	x0, x0, #0xaee
  4294e4:	mov	w1, #0xd                   	// #13
  4294e8:	mov	w2, #0x1                   	// #1
  4294ec:	bl	401c60 <fwrite@plt>
  4294f0:	tbz	w19, #6, 429398 <ferror@plt+0x27608>
  4294f4:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4294f8:	ldr	x3, [x8, #3712]
  4294fc:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429500:	add	x0, x0, #0xafc
  429504:	mov	w1, #0x8                   	// #8
  429508:	mov	w2, #0x1                   	// #1
  42950c:	bl	401c60 <fwrite@plt>
  429510:	tbz	w19, #7, 42939c <ferror@plt+0x2760c>
  429514:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429518:	ldr	x3, [x8, #3712]
  42951c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429520:	add	x0, x0, #0xb05
  429524:	mov	w1, #0xf                   	// #15
  429528:	mov	w2, #0x1                   	// #1
  42952c:	bl	401c60 <fwrite@plt>
  429530:	tbz	w19, #8, 4293a0 <ferror@plt+0x27610>
  429534:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429538:	ldr	x3, [x8, #3712]
  42953c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429540:	add	x0, x0, #0xb15
  429544:	mov	w1, #0x8                   	// #8
  429548:	mov	w2, #0x1                   	// #1
  42954c:	bl	401c60 <fwrite@plt>
  429550:	tbz	w19, #9, 4293a4 <ferror@plt+0x27614>
  429554:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429558:	ldr	x3, [x8, #3712]
  42955c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429560:	add	x0, x0, #0xb1e
  429564:	mov	w1, #0x9                   	// #9
  429568:	mov	w2, #0x1                   	// #1
  42956c:	bl	401c60 <fwrite@plt>
  429570:	tbz	w19, #10, 4293a8 <ferror@plt+0x27618>
  429574:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429578:	ldr	x3, [x8, #3712]
  42957c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429580:	add	x0, x0, #0xb28
  429584:	mov	w1, #0xc                   	// #12
  429588:	mov	w2, #0x1                   	// #1
  42958c:	bl	401c60 <fwrite@plt>
  429590:	tbz	w19, #11, 4293ac <ferror@plt+0x2761c>
  429594:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429598:	ldr	x3, [x8, #3712]
  42959c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4295a0:	add	x0, x0, #0xb35
  4295a4:	mov	w1, #0xf                   	// #15
  4295a8:	mov	w2, #0x1                   	// #1
  4295ac:	bl	401c60 <fwrite@plt>
  4295b0:	tbz	w19, #12, 4293b0 <ferror@plt+0x27620>
  4295b4:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4295b8:	ldr	x3, [x8, #3712]
  4295bc:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4295c0:	add	x0, x0, #0xb45
  4295c4:	mov	w1, #0x9                   	// #9
  4295c8:	mov	w2, #0x1                   	// #1
  4295cc:	bl	401c60 <fwrite@plt>
  4295d0:	tbz	w19, #14, 4293b4 <ferror@plt+0x27624>
  4295d4:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4295d8:	ldr	x3, [x8, #3712]
  4295dc:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4295e0:	add	x0, x0, #0xb4f
  4295e4:	mov	w1, #0xe                   	// #14
  4295e8:	mov	w2, #0x1                   	// #1
  4295ec:	bl	401c60 <fwrite@plt>
  4295f0:	tbz	w19, #15, 4293b8 <ferror@plt+0x27628>
  4295f4:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4295f8:	ldr	x3, [x8, #3712]
  4295fc:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429600:	add	x0, x0, #0xb5e
  429604:	mov	w1, #0x9                   	// #9
  429608:	mov	w2, #0x1                   	// #1
  42960c:	bl	401c60 <fwrite@plt>
  429610:	tbz	w19, #17, 4293bc <ferror@plt+0x2762c>
  429614:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429618:	ldr	x3, [x8, #3712]
  42961c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429620:	add	x0, x0, #0xb68
  429624:	mov	w1, #0xa                   	// #10
  429628:	mov	w2, #0x1                   	// #1
  42962c:	bl	401c60 <fwrite@plt>
  429630:	tbz	w19, #18, 4293c0 <ferror@plt+0x27630>
  429634:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429638:	ldr	x3, [x8, #3712]
  42963c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429640:	add	x0, x0, #0xb73
  429644:	mov	w1, #0x12                  	// #18
  429648:	mov	w2, #0x1                   	// #1
  42964c:	bl	401c60 <fwrite@plt>
  429650:	tbz	w19, #19, 4293c4 <ferror@plt+0x27634>
  429654:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429658:	ldr	x3, [x8, #3712]
  42965c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429660:	add	x0, x0, #0xb86
  429664:	mov	w1, #0x12                  	// #18
  429668:	mov	w2, #0x1                   	// #1
  42966c:	bl	401c60 <fwrite@plt>
  429670:	tbz	w19, #20, 4293c8 <ferror@plt+0x27638>
  429674:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429678:	ldr	x3, [x8, #3712]
  42967c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429680:	add	x0, x0, #0xb99
  429684:	mov	w1, #0x12                  	// #18
  429688:	mov	w2, #0x1                   	// #1
  42968c:	bl	401c60 <fwrite@plt>
  429690:	tbz	w19, #21, 4293cc <ferror@plt+0x2763c>
  429694:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429698:	ldr	x3, [x8, #3712]
  42969c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4296a0:	add	x0, x0, #0xbac
  4296a4:	mov	w1, #0x13                  	// #19
  4296a8:	mov	w2, #0x1                   	// #1
  4296ac:	bl	401c60 <fwrite@plt>
  4296b0:	cbnz	w19, 4293d0 <ferror@plt+0x27640>
  4296b4:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4296b8:	ldr	x19, [x8, #3712]
  4296bc:	adrp	x1, 451000 <warn@@Base+0xfc10>
  4296c0:	add	x1, x1, #0x6f1
  4296c4:	mov	w2, #0x5                   	// #5
  4296c8:	mov	x0, xzr
  4296cc:	bl	401cc0 <dcgettext@plt>
  4296d0:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4296d4:	mov	x2, x0
  4296d8:	add	x1, x1, #0xbc0
  4296dc:	mov	x0, x19
  4296e0:	bl	401d70 <fprintf@plt>
  4296e4:	ldp	x20, x19, [sp, #16]
  4296e8:	ldp	x29, x30, [sp], #32
  4296ec:	ret
  4296f0:	stp	x29, x30, [sp, #-64]!
  4296f4:	stp	x22, x21, [sp, #32]
  4296f8:	mov	x22, x0
  4296fc:	adrp	x0, 454000 <warn@@Base+0x12c10>
  429700:	add	x0, x0, #0x5c
  429704:	str	x23, [sp, #16]
  429708:	stp	x20, x19, [sp, #48]
  42970c:	mov	x29, sp
  429710:	mov	x20, x3
  429714:	mov	x19, x2
  429718:	mov	x21, x1
  42971c:	bl	401d10 <printf@plt>
  429720:	mov	w1, #0x6                   	// #6
  429724:	mov	x0, x19
  429728:	bl	406f54 <ferror@plt+0x51c4>
  42972c:	mov	w0, #0x20                  	// #32
  429730:	bl	401d40 <putchar@plt>
  429734:	mov	w8, #0xfff0                	// #65520
  429738:	add	x8, x21, x8
  42973c:	cmp	x8, x19
  429740:	b.ls	429760 <ferror@plt+0x279d0>  // b.plast
  429744:	sub	w8, w19, w21
  429748:	mov	w9, #0xffff8010            	// #-32752
  42974c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429750:	add	w1, w8, w9
  429754:	add	x0, x0, #0xbcf
  429758:	bl	401d10 <printf@plt>
  42975c:	b	429774 <ferror@plt+0x279e4>
  429760:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429764:	adrp	x1, 466000 <warn@@Base+0x24c10>
  429768:	add	x0, x0, #0xbd7
  42976c:	add	x1, x1, #0x215
  429770:	bl	401d10 <printf@plt>
  429774:	mov	w0, #0x20                  	// #32
  429778:	bl	401d40 <putchar@plt>
  42977c:	adrp	x23, 48c000 <stdout@@GLIBC_2.17+0x180>
  429780:	cbz	x22, 429804 <ferror@plt+0x27a74>
  429784:	ldr	w8, [x23, #100]
  429788:	add	x9, x22, x19
  42978c:	mov	w10, #0x4                   	// #4
  429790:	sub	x0, x9, x21
  429794:	cmp	w8, #0x0
  429798:	mov	w21, #0x8                   	// #8
  42979c:	csel	w1, w21, w10, eq  // eq = none
  4297a0:	add	x8, x0, x1
  4297a4:	cmp	x8, x20
  4297a8:	b.ls	429844 <ferror@plt+0x27ab4>  // b.plast
  4297ac:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  4297b0:	add	x1, x1, #0xbdc
  4297b4:	mov	w2, #0x5                   	// #5
  4297b8:	mov	x0, xzr
  4297bc:	bl	401cc0 <dcgettext@plt>
  4297c0:	bl	4413f0 <warn@@Base>
  4297c4:	ldr	w8, [x23, #100]
  4297c8:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4297cc:	add	x1, x1, #0x744
  4297d0:	mov	w2, #0x5                   	// #5
  4297d4:	cmp	w8, #0x0
  4297d8:	mov	w8, #0x10                  	// #16
  4297dc:	mov	x0, xzr
  4297e0:	csel	w19, w8, w21, eq  // eq = none
  4297e4:	bl	401cc0 <dcgettext@plt>
  4297e8:	mov	x2, x0
  4297ec:	adrp	x0, 455000 <warn@@Base+0x13c10>
  4297f0:	add	x0, x0, #0x680
  4297f4:	mov	w1, w19
  4297f8:	bl	401d10 <printf@plt>
  4297fc:	mov	x0, #0xffffffffffffffff    	// #-1
  429800:	b	429870 <ferror@plt+0x27ae0>
  429804:	ldr	w8, [x23, #100]
  429808:	adrp	x1, 453000 <warn@@Base+0x11c10>
  42980c:	mov	w9, #0x8                   	// #8
  429810:	add	x1, x1, #0x14c
  429814:	cmp	w8, #0x0
  429818:	mov	w8, #0x10                  	// #16
  42981c:	mov	w2, #0x5                   	// #5
  429820:	mov	x0, xzr
  429824:	csel	w20, w8, w9, eq  // eq = none
  429828:	bl	401cc0 <dcgettext@plt>
  42982c:	mov	x2, x0
  429830:	adrp	x0, 455000 <warn@@Base+0x13c10>
  429834:	add	x0, x0, #0x680
  429838:	mov	w1, w20
  42983c:	bl	401d10 <printf@plt>
  429840:	b	429858 <ferror@plt+0x27ac8>
  429844:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  429848:	ldr	x8, [x8, #3328]
  42984c:	blr	x8
  429850:	mov	w1, #0x6                   	// #6
  429854:	bl	406f54 <ferror@plt+0x51c4>
  429858:	ldr	w8, [x23, #100]
  42985c:	mov	w9, #0x4                   	// #4
  429860:	cmp	w8, #0x0
  429864:	mov	w8, #0x8                   	// #8
  429868:	csel	x8, x8, x9, eq  // eq = none
  42986c:	add	x0, x8, x19
  429870:	ldp	x20, x19, [sp, #48]
  429874:	ldp	x22, x21, [sp, #32]
  429878:	ldr	x23, [sp, #16]
  42987c:	ldp	x29, x30, [sp], #64
  429880:	ret
  429884:	ldr	x9, [x0, #112]
  429888:	cbz	x9, 4298c8 <ferror@plt+0x27b38>
  42988c:	ldr	w8, [x0, #100]
  429890:	cbz	w8, 4298c8 <ferror@plt+0x27b38>
  429894:	mov	w12, #0xd                   	// #13
  429898:	mov	w10, wzr
  42989c:	mov	w11, #0x50                  	// #80
  4298a0:	movk	w12, #0x7000, lsl #16
  4298a4:	umaddl	x13, w10, w11, x9
  4298a8:	ldr	w14, [x13, #4]
  4298ac:	cmp	w14, w12
  4298b0:	csel	x8, x13, x8, eq  // eq = none
  4298b4:	b.eq	4298d0 <ferror@plt+0x27b40>  // b.none
  4298b8:	ldr	w13, [x0, #100]
  4298bc:	add	w10, w10, #0x1
  4298c0:	cmp	w10, w13
  4298c4:	b.cc	4298a4 <ferror@plt+0x27b14>  // b.lo, b.ul, b.last
  4298c8:	mov	x0, xzr
  4298cc:	ret
  4298d0:	mov	x0, x8
  4298d4:	ret
  4298d8:	stp	x29, x30, [sp, #-48]!
  4298dc:	str	x21, [sp, #16]
  4298e0:	stp	x20, x19, [sp, #32]
  4298e4:	mov	x29, sp
  4298e8:	cbz	w0, 4298fc <ferror@plt+0x27b6c>
  4298ec:	mov	w19, w0
  4298f0:	tbnz	w0, #0, 429910 <ferror@plt+0x27b80>
  4298f4:	mov	w8, #0x1                   	// #1
  4298f8:	b	429930 <ferror@plt+0x27ba0>
  4298fc:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429900:	ldr	x1, [x8, #3712]
  429904:	mov	w0, #0x30                  	// #48
  429908:	bl	4019e0 <fputc@plt>
  42990c:	b	429964 <ferror@plt+0x27bd4>
  429910:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  429914:	ldr	x3, [x8, #3712]
  429918:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  42991c:	add	x0, x0, #0xc15
  429920:	mov	w1, #0x4                   	// #4
  429924:	mov	w2, #0x1                   	// #1
  429928:	bl	401c60 <fwrite@plt>
  42992c:	mov	w8, wzr
  429930:	adrp	x20, 466000 <warn@@Base+0x24c10>
  429934:	adrp	x21, 46a000 <warn@@Base+0x28c10>
  429938:	add	x20, x20, #0x215
  42993c:	add	x21, x21, #0xc21
  429940:	tbnz	w19, #1, 429974 <ferror@plt+0x27be4>
  429944:	tbnz	w19, #2, 429990 <ferror@plt+0x27c00>
  429948:	tbnz	w19, #3, 4299ac <ferror@plt+0x27c1c>
  42994c:	tbz	w19, #4, 429964 <ferror@plt+0x27bd4>
  429950:	cmp	w8, #0x0
  429954:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429958:	csel	x1, x21, x20, eq  // eq = none
  42995c:	add	x0, x0, #0xc31
  429960:	bl	401d10 <printf@plt>
  429964:	ldp	x20, x19, [sp, #32]
  429968:	ldr	x21, [sp, #16]
  42996c:	ldp	x29, x30, [sp], #48
  429970:	ret
  429974:	cmp	w8, #0x0
  429978:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  42997c:	csel	x1, x21, x20, eq  // eq = none
  429980:	add	x0, x0, #0xc1a
  429984:	bl	401d10 <printf@plt>
  429988:	mov	w8, wzr
  42998c:	tbz	w19, #2, 429948 <ferror@plt+0x27bb8>
  429990:	cmp	w8, #0x0
  429994:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429998:	csel	x1, x21, x20, eq  // eq = none
  42999c:	add	x0, x0, #0xc23
  4299a0:	bl	401d10 <printf@plt>
  4299a4:	mov	w8, wzr
  4299a8:	tbz	w19, #3, 42994c <ferror@plt+0x27bbc>
  4299ac:	cmp	w8, #0x0
  4299b0:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  4299b4:	csel	x1, x21, x20, eq  // eq = none
  4299b8:	add	x0, x0, #0xc2a
  4299bc:	bl	401d10 <printf@plt>
  4299c0:	mov	w8, wzr
  4299c4:	tbnz	w19, #4, 429950 <ferror@plt+0x27bc0>
  4299c8:	b	429964 <ferror@plt+0x27bd4>
  4299cc:	stp	x29, x30, [sp, #-48]!
  4299d0:	stp	x22, x21, [sp, #16]
  4299d4:	mov	x21, x0
  4299d8:	adrp	x0, 454000 <warn@@Base+0x12c10>
  4299dc:	add	x0, x0, #0x5c
  4299e0:	stp	x20, x19, [sp, #32]
  4299e4:	mov	x29, sp
  4299e8:	mov	x19, x2
  4299ec:	mov	x20, x1
  4299f0:	bl	401d10 <printf@plt>
  4299f4:	mov	w1, #0x6                   	// #6
  4299f8:	mov	x0, x19
  4299fc:	bl	406f54 <ferror@plt+0x51c4>
  429a00:	mov	w0, #0x20                  	// #32
  429a04:	bl	401d40 <putchar@plt>
  429a08:	adrp	x22, 48c000 <stdout@@GLIBC_2.17+0x180>
  429a0c:	cbz	x21, 429a44 <ferror@plt+0x27cb4>
  429a10:	ldr	w10, [x22, #100]
  429a14:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  429a18:	ldr	x8, [x8, #3328]
  429a1c:	add	x9, x21, x19
  429a20:	mov	w11, #0x4                   	// #4
  429a24:	sub	x0, x9, x20
  429a28:	cmp	w10, #0x0
  429a2c:	mov	w9, #0x8                   	// #8
  429a30:	csel	w1, w9, w11, eq  // eq = none
  429a34:	blr	x8
  429a38:	mov	w1, #0x6                   	// #6
  429a3c:	bl	406f54 <ferror@plt+0x51c4>
  429a40:	b	429a80 <ferror@plt+0x27cf0>
  429a44:	ldr	w8, [x22, #100]
  429a48:	adrp	x1, 453000 <warn@@Base+0x11c10>
  429a4c:	mov	w9, #0x8                   	// #8
  429a50:	add	x1, x1, #0x14c
  429a54:	cmp	w8, #0x0
  429a58:	mov	w8, #0x10                  	// #16
  429a5c:	mov	w2, #0x5                   	// #5
  429a60:	mov	x0, xzr
  429a64:	csel	w20, w8, w9, eq  // eq = none
  429a68:	bl	401cc0 <dcgettext@plt>
  429a6c:	mov	x2, x0
  429a70:	adrp	x0, 455000 <warn@@Base+0x13c10>
  429a74:	add	x0, x0, #0x680
  429a78:	mov	w1, w20
  429a7c:	bl	401d10 <printf@plt>
  429a80:	ldr	w8, [x22, #100]
  429a84:	mov	w9, #0x4                   	// #4
  429a88:	ldp	x22, x21, [sp, #16]
  429a8c:	cmp	w8, #0x0
  429a90:	mov	w8, #0x8                   	// #8
  429a94:	csel	x8, x8, x9, eq  // eq = none
  429a98:	add	x0, x8, x19
  429a9c:	ldp	x20, x19, [sp, #32]
  429aa0:	ldp	x29, x30, [sp], #48
  429aa4:	ret
  429aa8:	stp	x29, x30, [sp, #-48]!
  429aac:	stp	x20, x19, [sp, #32]
  429ab0:	adrp	x20, 48b000 <warn@@Base+0x49c10>
  429ab4:	stp	x22, x21, [sp, #16]
  429ab8:	mov	x29, sp
  429abc:	cbz	w0, 429ad0 <ferror@plt+0x27d40>
  429ac0:	mov	w19, w0
  429ac4:	tbnz	w0, #0, 429ae0 <ferror@plt+0x27d50>
  429ac8:	mov	w8, #0x1                   	// #1
  429acc:	b	429afc <ferror@plt+0x27d6c>
  429ad0:	ldr	x1, [x20, #3712]
  429ad4:	mov	w0, #0x30                  	// #48
  429ad8:	bl	4019e0 <fputc@plt>
  429adc:	b	429b5c <ferror@plt+0x27dcc>
  429ae0:	ldr	x3, [x20, #3712]
  429ae4:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429ae8:	add	x0, x0, #0xfb2
  429aec:	mov	w1, #0x5                   	// #5
  429af0:	mov	w2, #0x1                   	// #1
  429af4:	bl	401c60 <fwrite@plt>
  429af8:	mov	w8, wzr
  429afc:	adrp	x21, 466000 <warn@@Base+0x24c10>
  429b00:	adrp	x22, 46a000 <warn@@Base+0x28c10>
  429b04:	add	x21, x21, #0x215
  429b08:	add	x22, x22, #0xc21
  429b0c:	tbnz	w19, #1, 429b78 <ferror@plt+0x27de8>
  429b10:	tbnz	w19, #2, 429b94 <ferror@plt+0x27e04>
  429b14:	tbnz	w19, #3, 429bb0 <ferror@plt+0x27e20>
  429b18:	tbnz	w19, #4, 429bcc <ferror@plt+0x27e3c>
  429b1c:	tbnz	w19, #5, 429be8 <ferror@plt+0x27e58>
  429b20:	tbnz	w19, #6, 429c04 <ferror@plt+0x27e74>
  429b24:	tbnz	w19, #7, 429c20 <ferror@plt+0x27e90>
  429b28:	tbnz	w19, #8, 429c3c <ferror@plt+0x27eac>
  429b2c:	tbnz	w19, #10, 429c58 <ferror@plt+0x27ec8>
  429b30:	tbnz	w19, #11, 429c74 <ferror@plt+0x27ee4>
  429b34:	tbnz	w19, #12, 429c90 <ferror@plt+0x27f00>
  429b38:	tbnz	w19, #13, 429cac <ferror@plt+0x27f1c>
  429b3c:	tbnz	w19, #14, 429cc8 <ferror@plt+0x27f38>
  429b40:	tbnz	w19, #15, 429ce4 <ferror@plt+0x27f54>
  429b44:	tbz	w19, #16, 429b5c <ferror@plt+0x27dcc>
  429b48:	cmp	w8, #0x0
  429b4c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  429b50:	csel	x1, x22, x21, eq  // eq = none
  429b54:	add	x0, x0, #0x27
  429b58:	bl	401d10 <printf@plt>
  429b5c:	ldr	x1, [x20, #3712]
  429b60:	mov	w0, #0xa                   	// #10
  429b64:	bl	4019e0 <fputc@plt>
  429b68:	ldp	x20, x19, [sp, #32]
  429b6c:	ldp	x22, x21, [sp, #16]
  429b70:	ldp	x29, x30, [sp], #48
  429b74:	ret
  429b78:	cmp	w8, #0x0
  429b7c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429b80:	csel	x1, x22, x21, eq  // eq = none
  429b84:	add	x0, x0, #0xfb8
  429b88:	bl	401d10 <printf@plt>
  429b8c:	mov	w8, wzr
  429b90:	tbz	w19, #2, 429b14 <ferror@plt+0x27d84>
  429b94:	cmp	w8, #0x0
  429b98:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429b9c:	csel	x1, x22, x21, eq  // eq = none
  429ba0:	add	x0, x0, #0xfc0
  429ba4:	bl	401d10 <printf@plt>
  429ba8:	mov	w8, wzr
  429bac:	tbz	w19, #3, 429b18 <ferror@plt+0x27d88>
  429bb0:	cmp	w8, #0x0
  429bb4:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429bb8:	csel	x1, x22, x21, eq  // eq = none
  429bbc:	add	x0, x0, #0xfc9
  429bc0:	bl	401d10 <printf@plt>
  429bc4:	mov	w8, wzr
  429bc8:	tbz	w19, #4, 429b1c <ferror@plt+0x27d8c>
  429bcc:	cmp	w8, #0x0
  429bd0:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429bd4:	csel	x1, x22, x21, eq  // eq = none
  429bd8:	add	x0, x0, #0xfd2
  429bdc:	bl	401d10 <printf@plt>
  429be0:	mov	w8, wzr
  429be4:	tbz	w19, #5, 429b20 <ferror@plt+0x27d90>
  429be8:	cmp	w8, #0x0
  429bec:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429bf0:	csel	x1, x22, x21, eq  // eq = none
  429bf4:	add	x0, x0, #0xfd9
  429bf8:	bl	401d10 <printf@plt>
  429bfc:	mov	w8, wzr
  429c00:	tbz	w19, #6, 429b24 <ferror@plt+0x27d94>
  429c04:	cmp	w8, #0x0
  429c08:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429c0c:	csel	x1, x22, x21, eq  // eq = none
  429c10:	add	x0, x0, #0xfdf
  429c14:	bl	401d10 <printf@plt>
  429c18:	mov	w8, wzr
  429c1c:	tbz	w19, #7, 429b28 <ferror@plt+0x27d98>
  429c20:	cmp	w8, #0x0
  429c24:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429c28:	csel	x1, x22, x21, eq  // eq = none
  429c2c:	add	x0, x0, #0xfe6
  429c30:	bl	401d10 <printf@plt>
  429c34:	mov	w8, wzr
  429c38:	tbz	w19, #8, 429b2c <ferror@plt+0x27d9c>
  429c3c:	cmp	w8, #0x0
  429c40:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429c44:	csel	x1, x22, x21, eq  // eq = none
  429c48:	add	x0, x0, #0xff3
  429c4c:	bl	401d10 <printf@plt>
  429c50:	mov	w8, wzr
  429c54:	tbz	w19, #10, 429b30 <ferror@plt+0x27da0>
  429c58:	cmp	w8, #0x0
  429c5c:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  429c60:	csel	x1, x22, x21, eq  // eq = none
  429c64:	add	x0, x0, #0xffa
  429c68:	bl	401d10 <printf@plt>
  429c6c:	mov	w8, wzr
  429c70:	tbz	w19, #11, 429b34 <ferror@plt+0x27da4>
  429c74:	cmp	w8, #0x0
  429c78:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  429c7c:	csel	x1, x22, x21, eq  // eq = none
  429c80:	add	x0, x0, #0x1
  429c84:	bl	401d10 <printf@plt>
  429c88:	mov	w8, wzr
  429c8c:	tbz	w19, #12, 429b38 <ferror@plt+0x27da8>
  429c90:	cmp	w8, #0x0
  429c94:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  429c98:	csel	x1, x22, x21, eq  // eq = none
  429c9c:	add	x0, x0, #0x7
  429ca0:	bl	401d10 <printf@plt>
  429ca4:	mov	w8, wzr
  429ca8:	tbz	w19, #13, 429b3c <ferror@plt+0x27dac>
  429cac:	cmp	w8, #0x0
  429cb0:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  429cb4:	csel	x1, x22, x21, eq  // eq = none
  429cb8:	add	x0, x0, #0x10
  429cbc:	bl	401d10 <printf@plt>
  429cc0:	mov	w8, wzr
  429cc4:	tbz	w19, #14, 429b40 <ferror@plt+0x27db0>
  429cc8:	cmp	w8, #0x0
  429ccc:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  429cd0:	csel	x1, x22, x21, eq  // eq = none
  429cd4:	add	x0, x0, #0x18
  429cd8:	bl	401d10 <printf@plt>
  429cdc:	mov	w8, wzr
  429ce0:	tbz	w19, #15, 429b44 <ferror@plt+0x27db4>
  429ce4:	cmp	w8, #0x0
  429ce8:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  429cec:	csel	x1, x22, x21, eq  // eq = none
  429cf0:	add	x0, x0, #0x21
  429cf4:	bl	401d10 <printf@plt>
  429cf8:	mov	w8, wzr
  429cfc:	tbnz	w19, #16, 429b48 <ferror@plt+0x27db8>
  429d00:	b	429b5c <ferror@plt+0x27dcc>
  429d04:	stp	x29, x30, [sp, #-48]!
  429d08:	stp	x20, x19, [sp, #32]
  429d0c:	adrp	x20, 48b000 <warn@@Base+0x49c10>
  429d10:	stp	x22, x21, [sp, #16]
  429d14:	mov	x29, sp
  429d18:	cbz	w0, 429d2c <ferror@plt+0x27f9c>
  429d1c:	mov	w19, w0
  429d20:	tbnz	w0, #0, 429d3c <ferror@plt+0x27fac>
  429d24:	mov	w8, #0x1                   	// #1
  429d28:	b	429d58 <ferror@plt+0x27fc8>
  429d2c:	ldr	x1, [x20, #3712]
  429d30:	mov	w0, #0x30                  	// #48
  429d34:	bl	4019e0 <fputc@plt>
  429d38:	b	429da4 <ferror@plt+0x28014>
  429d3c:	ldr	x3, [x20, #3712]
  429d40:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  429d44:	add	x0, x0, #0x30
  429d48:	mov	w1, #0x9                   	// #9
  429d4c:	mov	w2, #0x1                   	// #1
  429d50:	bl	401c60 <fwrite@plt>
  429d54:	mov	w8, wzr
  429d58:	adrp	x21, 466000 <warn@@Base+0x24c10>
  429d5c:	adrp	x22, 46a000 <warn@@Base+0x28c10>
  429d60:	add	x21, x21, #0x215
  429d64:	add	x22, x22, #0xc21
  429d68:	tbnz	w19, #1, 429dc0 <ferror@plt+0x28030>
  429d6c:	tbnz	w19, #2, 429ddc <ferror@plt+0x2804c>
  429d70:	tbnz	w19, #3, 429df8 <ferror@plt+0x28068>
  429d74:	tbnz	w19, #4, 429e14 <ferror@plt+0x28084>
  429d78:	tbnz	w19, #5, 429e30 <ferror@plt+0x280a0>
  429d7c:	tbnz	w19, #6, 429e4c <ferror@plt+0x280bc>
  429d80:	tbnz	w19, #7, 429e68 <ferror@plt+0x280d8>
  429d84:	tbnz	w19, #12, 429e84 <ferror@plt+0x280f4>
  429d88:	tbnz	w19, #13, 429ea0 <ferror@plt+0x28110>
  429d8c:	tbz	w19, #16, 429da4 <ferror@plt+0x28014>
  429d90:	cmp	w8, #0x0
  429d94:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  429d98:	csel	x1, x22, x21, eq  // eq = none
  429d9c:	add	x0, x0, #0x85
  429da0:	bl	401d10 <printf@plt>
  429da4:	ldr	x1, [x20, #3712]
  429da8:	mov	w0, #0xa                   	// #10
  429dac:	bl	4019e0 <fputc@plt>
  429db0:	ldp	x20, x19, [sp, #32]
  429db4:	ldp	x22, x21, [sp, #16]
  429db8:	ldp	x29, x30, [sp], #48
  429dbc:	ret
  429dc0:	cmp	w8, #0x0
  429dc4:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  429dc8:	csel	x1, x22, x21, eq  // eq = none
  429dcc:	add	x0, x0, #0x3a
  429dd0:	bl	401d10 <printf@plt>
  429dd4:	mov	w8, wzr
  429dd8:	tbz	w19, #2, 429d70 <ferror@plt+0x27fe0>
  429ddc:	cmp	w8, #0x0
  429de0:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  429de4:	csel	x1, x22, x21, eq  // eq = none
  429de8:	add	x0, x0, #0x42
  429dec:	bl	401d10 <printf@plt>
  429df0:	mov	w8, wzr
  429df4:	tbz	w19, #3, 429d74 <ferror@plt+0x27fe4>
  429df8:	cmp	w8, #0x0
  429dfc:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  429e00:	csel	x1, x22, x21, eq  // eq = none
  429e04:	add	x0, x0, #0x48
  429e08:	bl	401d10 <printf@plt>
  429e0c:	mov	w8, wzr
  429e10:	tbz	w19, #4, 429d78 <ferror@plt+0x27fe8>
  429e14:	cmp	w8, #0x0
  429e18:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  429e1c:	csel	x1, x22, x21, eq  // eq = none
  429e20:	add	x0, x0, #0x51
  429e24:	bl	401d10 <printf@plt>
  429e28:	mov	w8, wzr
  429e2c:	tbz	w19, #5, 429d7c <ferror@plt+0x27fec>
  429e30:	cmp	w8, #0x0
  429e34:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  429e38:	csel	x1, x22, x21, eq  // eq = none
  429e3c:	add	x0, x0, #0x59
  429e40:	bl	401d10 <printf@plt>
  429e44:	mov	w8, wzr
  429e48:	tbz	w19, #6, 429d80 <ferror@plt+0x27ff0>
  429e4c:	cmp	w8, #0x0
  429e50:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  429e54:	csel	x1, x22, x21, eq  // eq = none
  429e58:	add	x0, x0, #0x62
  429e5c:	bl	401d10 <printf@plt>
  429e60:	mov	w8, wzr
  429e64:	tbz	w19, #7, 429d84 <ferror@plt+0x27ff4>
  429e68:	cmp	w8, #0x0
  429e6c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  429e70:	csel	x1, x22, x21, eq  // eq = none
  429e74:	add	x0, x0, #0x6b
  429e78:	bl	401d10 <printf@plt>
  429e7c:	mov	w8, wzr
  429e80:	tbz	w19, #12, 429d88 <ferror@plt+0x27ff8>
  429e84:	cmp	w8, #0x0
  429e88:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  429e8c:	csel	x1, x22, x21, eq  // eq = none
  429e90:	add	x0, x0, #0x72
  429e94:	bl	401d10 <printf@plt>
  429e98:	mov	w8, wzr
  429e9c:	tbz	w19, #13, 429d8c <ferror@plt+0x27ffc>
  429ea0:	cmp	w8, #0x0
  429ea4:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  429ea8:	csel	x1, x22, x21, eq  // eq = none
  429eac:	add	x0, x0, #0x7d
  429eb0:	bl	401d10 <printf@plt>
  429eb4:	mov	w8, wzr
  429eb8:	tbnz	w19, #16, 429d90 <ferror@plt+0x28000>
  429ebc:	b	429da4 <ferror@plt+0x28014>
  429ec0:	stp	x29, x30, [sp, #-16]!
  429ec4:	mov	x1, x0
  429ec8:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  429ecc:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  429ed0:	add	x0, x0, #0x3bd
  429ed4:	add	x2, x2, #0x3c8
  429ed8:	mov	x29, sp
  429edc:	bl	401d10 <printf@plt>
  429ee0:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  429ee4:	add	x1, x1, #0x3dc
  429ee8:	mov	w2, #0x5                   	// #5
  429eec:	mov	x0, xzr
  429ef0:	bl	401cc0 <dcgettext@plt>
  429ef4:	bl	401d10 <printf@plt>
  429ef8:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  429efc:	add	x1, x1, #0x40f
  429f00:	mov	w2, #0x5                   	// #5
  429f04:	mov	x0, xzr
  429f08:	bl	401cc0 <dcgettext@plt>
  429f0c:	bl	401d10 <printf@plt>
  429f10:	mov	w0, wzr
  429f14:	bl	401960 <exit@plt>
  429f18:	stp	x29, x30, [sp, #-32]!
  429f1c:	sub	x8, x3, x0
  429f20:	str	x19, [sp, #16]
  429f24:	mov	x19, x3
  429f28:	cmp	x8, #0x0
  429f2c:	mov	x29, sp
  429f30:	b.le	429f68 <ferror@plt+0x281d8>
  429f34:	ldrb	w8, [x0], #1
  429f38:	adrp	x10, 46b000 <warn@@Base+0x29c10>
  429f3c:	sxtw	x9, w1
  429f40:	add	x10, x10, #0x520
  429f44:	lsr	x11, x8, #2
  429f48:	and	x11, x11, #0x38
  429f4c:	add	x9, x10, x9, lsl #6
  429f50:	ldr	x9, [x9, x11]
  429f54:	and	w1, w8, #0xff
  429f58:	mov	x3, x19
  429f5c:	blr	x9
  429f60:	mov	x19, x0
  429f64:	b	429f80 <ferror@plt+0x281f0>
  429f68:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  429f6c:	add	x1, x1, #0x650
  429f70:	mov	w2, #0x5                   	// #5
  429f74:	mov	x0, xzr
  429f78:	bl	401cc0 <dcgettext@plt>
  429f7c:	bl	401d10 <printf@plt>
  429f80:	mov	x0, x19
  429f84:	ldr	x19, [sp, #16]
  429f88:	ldp	x29, x30, [sp], #32
  429f8c:	ret
  429f90:	stp	x29, x30, [sp, #-32]!
  429f94:	adrp	x10, 46b000 <warn@@Base+0x29c10>
  429f98:	adrp	x11, 46b000 <warn@@Base+0x29c10>
  429f9c:	str	x19, [sp, #16]
  429fa0:	mov	x19, x0
  429fa4:	ubfx	w8, w1, #5, #1
  429fa8:	and	w3, w1, #0x1f
  429fac:	adrp	x9, 48e000 <stdout@@GLIBC_2.17+0x2180>
  429fb0:	add	x10, x10, #0x684
  429fb4:	add	x11, x11, #0x689
  429fb8:	tst	w1, #0x20
  429fbc:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  429fc0:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  429fc4:	str	x3, [x9, #248]
  429fc8:	str	w8, [x2]
  429fcc:	csel	x2, x11, x10, eq  // eq = none
  429fd0:	add	x0, x0, #0x66c
  429fd4:	add	x1, x1, #0x681
  429fd8:	mov	x29, sp
  429fdc:	bl	401d10 <printf@plt>
  429fe0:	mov	x0, x19
  429fe4:	ldr	x19, [sp, #16]
  429fe8:	ldp	x29, x30, [sp], #32
  429fec:	ret
  429ff0:	sub	sp, sp, #0x90
  429ff4:	sub	x8, x3, x0
  429ff8:	stp	x29, x30, [sp, #96]
  429ffc:	stp	x20, x19, [sp, #128]
  42a000:	add	x29, sp, #0x60
  42a004:	mov	x19, x3
  42a008:	cmp	x8, #0x1
  42a00c:	stp	x22, x21, [sp, #112]
  42a010:	stur	x0, [x29, #-8]
  42a014:	b.gt	42a034 <ferror@plt+0x282a4>
  42a018:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42a01c:	add	x1, x1, #0x692
  42a020:	mov	w2, #0x5                   	// #5
  42a024:	mov	x0, xzr
  42a028:	bl	401cc0 <dcgettext@plt>
  42a02c:	bl	401d10 <printf@plt>
  42a030:	b	42a170 <ferror@plt+0x283e0>
  42a034:	add	x8, x0, #0x1
  42a038:	stur	x8, [x29, #-8]
  42a03c:	ldrb	w22, [x0]
  42a040:	mov	w20, w1
  42a044:	sub	x0, x29, #0x8
  42a048:	mov	x1, x19
  42a04c:	mov	x21, x2
  42a050:	bl	42ae00 <ferror@plt+0x29070>
  42a054:	mov	x19, x0
  42a058:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42a05c:	str	x0, [x8, #248]
  42a060:	str	wzr, [x21]
  42a064:	strb	wzr, [sp, #8]
  42a068:	tbnz	w20, #2, 42a07c <ferror@plt+0x282ec>
  42a06c:	adrp	x1, 466000 <warn@@Base+0x24c10>
  42a070:	add	x1, x1, #0x215
  42a074:	tbnz	w20, #1, 42a0a4 <ferror@plt+0x28314>
  42a078:	b	42a0dc <ferror@plt+0x2834c>
  42a07c:	add	x0, sp, #0x8
  42a080:	add	x21, sp, #0x8
  42a084:	bl	401940 <strlen@plt>
  42a088:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42a08c:	add	x8, x21, x0
  42a090:	mov	w9, #0x7072                	// #28786
  42a094:	add	x1, x1, #0x6a1
  42a098:	strh	w9, [x8]
  42a09c:	strb	wzr, [x8, #2]
  42a0a0:	tbz	w20, #1, 42a0dc <ferror@plt+0x2834c>
  42a0a4:	add	x0, sp, #0x8
  42a0a8:	add	x21, sp, #0x8
  42a0ac:	bl	401ac0 <strcat@plt>
  42a0b0:	add	x0, sp, #0x8
  42a0b4:	bl	401940 <strlen@plt>
  42a0b8:	mov	w9, #0x7261                	// #29281
  42a0bc:	mov	w10, #0x6670                	// #26224
  42a0c0:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42a0c4:	add	x8, x21, x0
  42a0c8:	movk	w9, #0x702e, lsl #16
  42a0cc:	movk	w10, #0x73, lsl #16
  42a0d0:	add	x1, x1, #0x6a1
  42a0d4:	str	w9, [x8]
  42a0d8:	stur	w10, [x8, #3]
  42a0dc:	and	w21, w22, #0x7f
  42a0e0:	sxtb	w22, w22
  42a0e4:	tbz	w20, #0, 42a110 <ferror@plt+0x28380>
  42a0e8:	add	x0, sp, #0x8
  42a0ec:	add	x20, sp, #0x8
  42a0f0:	bl	401ac0 <strcat@plt>
  42a0f4:	add	x0, sp, #0x8
  42a0f8:	bl	401940 <strlen@plt>
  42a0fc:	mov	w8, #0x7370                	// #29552
  42a100:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42a104:	movk	w8, #0x70, lsl #16
  42a108:	add	x1, x1, #0x6a1
  42a10c:	str	w8, [x20, x0]
  42a110:	tbz	w22, #31, 42a138 <ferror@plt+0x283a8>
  42a114:	add	x0, sp, #0x8
  42a118:	add	x20, sp, #0x8
  42a11c:	bl	401ac0 <strcat@plt>
  42a120:	add	x0, sp, #0x8
  42a124:	bl	401940 <strlen@plt>
  42a128:	add	x8, x20, x0
  42a12c:	mov	w9, #0x7270                	// #29296
  42a130:	strh	w9, [x8]
  42a134:	strb	wzr, [x8, #2]
  42a138:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42a13c:	add	x1, x1, #0x6ae
  42a140:	sub	x0, x29, #0x18
  42a144:	mov	w2, w21
  42a148:	bl	4019c0 <sprintf@plt>
  42a14c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a150:	adrp	x1, 46a000 <warn@@Base+0x28c10>
  42a154:	add	x0, x0, #0x6b2
  42a158:	add	x1, x1, #0xa8b
  42a15c:	add	x2, sp, #0x8
  42a160:	sub	x3, x29, #0x18
  42a164:	mov	x4, x19
  42a168:	bl	401d10 <printf@plt>
  42a16c:	ldur	x19, [x29, #-8]
  42a170:	mov	x0, x19
  42a174:	ldp	x20, x19, [sp, #128]
  42a178:	ldp	x22, x21, [sp, #112]
  42a17c:	ldp	x29, x30, [sp, #96]
  42a180:	add	sp, sp, #0x90
  42a184:	ret
  42a188:	sub	sp, sp, #0x30
  42a18c:	stp	x20, x19, [sp, #32]
  42a190:	mov	w20, w1
  42a194:	str	x0, [sp, #8]
  42a198:	add	x0, sp, #0x8
  42a19c:	mov	x1, x3
  42a1a0:	stp	x29, x30, [sp, #16]
  42a1a4:	add	x29, sp, #0x10
  42a1a8:	mov	x19, x2
  42a1ac:	bl	42ae00 <ferror@plt+0x29070>
  42a1b0:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42a1b4:	and	w9, w20, #0x3
  42a1b8:	adrp	x10, 46b000 <warn@@Base+0x29c10>
  42a1bc:	adrp	x11, 46b000 <warn@@Base+0x29c10>
  42a1c0:	mov	x3, x0
  42a1c4:	add	x10, x10, #0x689
  42a1c8:	add	x11, x11, #0x684
  42a1cc:	str	x0, [x8, #248]
  42a1d0:	cmp	w9, #0x1
  42a1d4:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a1d8:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42a1dc:	cset	w8, eq  // eq = none
  42a1e0:	csel	x2, x11, x10, eq  // eq = none
  42a1e4:	add	x0, x0, #0x66c
  42a1e8:	add	x1, x1, #0x6e4
  42a1ec:	str	w8, [x19]
  42a1f0:	bl	401d10 <printf@plt>
  42a1f4:	ldr	x0, [sp, #8]
  42a1f8:	ldp	x20, x19, [sp, #32]
  42a1fc:	ldp	x29, x30, [sp, #16]
  42a200:	add	sp, sp, #0x30
  42a204:	ret
  42a208:	sub	sp, sp, #0x40
  42a20c:	str	x19, [sp, #48]
  42a210:	mov	x19, x0
  42a214:	and	w1, w1, #0x1f
  42a218:	add	x0, sp, #0xc
  42a21c:	stp	x29, x30, [sp, #32]
  42a220:	add	x29, sp, #0x20
  42a224:	bl	42ae50 <ferror@plt+0x290c0>
  42a228:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a22c:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a230:	add	x0, x0, #0x6e7
  42a234:	add	x1, x1, #0xa0a
  42a238:	add	x2, sp, #0xc
  42a23c:	bl	401d10 <printf@plt>
  42a240:	mov	x0, x19
  42a244:	ldr	x19, [sp, #48]
  42a248:	ldp	x29, x30, [sp, #32]
  42a24c:	add	sp, sp, #0x40
  42a250:	ret
  42a254:	sub	sp, sp, #0x130
  42a258:	stp	x22, x21, [sp, #272]
  42a25c:	stp	x20, x19, [sp, #288]
  42a260:	mov	x20, x3
  42a264:	mov	w21, w1
  42a268:	mov	x19, x0
  42a26c:	stp	x29, x30, [sp, #224]
  42a270:	stp	x28, x25, [sp, #240]
  42a274:	stp	x24, x23, [sp, #256]
  42a278:	add	x29, sp, #0xe0
  42a27c:	tbnz	w1, #4, 42a2c8 <ferror@plt+0x28538>
  42a280:	sub	x8, x20, x19
  42a284:	cmp	x8, #0x0
  42a288:	b.le	42a370 <ferror@plt+0x285e0>
  42a28c:	ldrb	w22, [x19], #1
  42a290:	add	x0, sp, #0x18
  42a294:	lsr	w1, w22, #7
  42a298:	bfi	w1, w21, #1, #4
  42a29c:	bl	42ae50 <ferror@plt+0x290c0>
  42a2a0:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a2a4:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a2a8:	and	w3, w22, #0x7f
  42a2ac:	add	x0, x0, #0x70f
  42a2b0:	add	x1, x1, #0xa1c
  42a2b4:	add	x2, sp, #0x18
  42a2b8:	bl	401d10 <printf@plt>
  42a2bc:	mov	w8, #0x1                   	// #1
  42a2c0:	tbnz	w8, #0, 42a4d8 <ferror@plt+0x28748>
  42a2c4:	b	42a4dc <ferror@plt+0x2874c>
  42a2c8:	tbnz	w21, #3, 42a324 <ferror@plt+0x28594>
  42a2cc:	sub	x8, x20, x19
  42a2d0:	cmp	x8, #0x0
  42a2d4:	b.le	42a37c <ferror@plt+0x285ec>
  42a2d8:	ldrb	w8, [x19], #1
  42a2dc:	lsr	w22, w8, #7
  42a2e0:	bfi	w22, w21, #1, #3
  42a2e4:	cmp	w22, #0xb
  42a2e8:	b.hi	42a4fc <ferror@plt+0x2876c>  // b.pmore
  42a2ec:	adrp	x9, 46b000 <warn@@Base+0x29c10>
  42a2f0:	add	x9, x9, #0x4d8
  42a2f4:	adr	x10, 42a308 <ferror@plt+0x28578>
  42a2f8:	ldrb	w11, [x9, x22]
  42a2fc:	add	x10, x10, x11, lsl #2
  42a300:	and	w3, w8, #0x7f
  42a304:	br	x10
  42a308:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a30c:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a310:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42a314:	add	x0, x0, #0x73d
  42a318:	add	x1, x1, #0xa2e
  42a31c:	add	x2, x2, #0x6aa
  42a320:	b	42a2b8 <ferror@plt+0x28528>
  42a324:	and	w8, w21, #0x7
  42a328:	cmp	w8, #0x1
  42a32c:	b.eq	42a388 <ferror@plt+0x285f8>  // b.none
  42a330:	cbnz	w8, 42a3b4 <ferror@plt+0x28624>
  42a334:	adrp	x21, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42a338:	ldr	x8, [x21, #248]
  42a33c:	add	x8, x19, x8, lsr #2
  42a340:	cmp	x8, x20
  42a344:	b.ls	42a3d4 <ferror@plt+0x28644>  // b.plast
  42a348:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42a34c:	add	x1, x1, #0x798
  42a350:	mov	w2, #0x5                   	// #5
  42a354:	mov	x0, xzr
  42a358:	bl	401cc0 <dcgettext@plt>
  42a35c:	ldr	x8, [x21, #248]
  42a360:	sub	x2, x20, x19
  42a364:	lsr	x1, x8, #2
  42a368:	bl	401d10 <printf@plt>
  42a36c:	b	42a4d8 <ferror@plt+0x28748>
  42a370:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42a374:	add	x1, x1, #0x700
  42a378:	b	42a39c <ferror@plt+0x2860c>
  42a37c:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42a380:	add	x1, x1, #0x72e
  42a384:	b	42a39c <ferror@plt+0x2860c>
  42a388:	sub	x8, x20, x19
  42a38c:	cmp	x8, #0x2
  42a390:	b.gt	42a470 <ferror@plt+0x286e0>
  42a394:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42a398:	add	x1, x1, #0x7e0
  42a39c:	mov	w2, #0x5                   	// #5
  42a3a0:	mov	x0, xzr
  42a3a4:	bl	401cc0 <dcgettext@plt>
  42a3a8:	bl	401d10 <printf@plt>
  42a3ac:	tbnz	wzr, #0, 42a4d8 <ferror@plt+0x28748>
  42a3b0:	b	42a4dc <ferror@plt+0x2874c>
  42a3b4:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42a3b8:	add	x1, x1, #0x77e
  42a3bc:	mov	w2, #0x5                   	// #5
  42a3c0:	mov	x0, xzr
  42a3c4:	bl	401cc0 <dcgettext@plt>
  42a3c8:	mov	w1, w21
  42a3cc:	bl	401d10 <printf@plt>
  42a3d0:	b	42a4d8 <ferror@plt+0x28748>
  42a3d4:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a3d8:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a3dc:	add	x0, x0, #0x7c9
  42a3e0:	add	x1, x1, #0xe7d
  42a3e4:	bl	401d10 <printf@plt>
  42a3e8:	ldr	x8, [x21, #248]
  42a3ec:	cbz	x8, 42a4cc <ferror@plt+0x2873c>
  42a3f0:	mov	x24, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  42a3f4:	adrp	x25, 46b000 <warn@@Base+0x29c10>
  42a3f8:	mov	w20, wzr
  42a3fc:	mov	w23, wzr
  42a400:	mov	x22, xzr
  42a404:	movk	x24, #0xaaab
  42a408:	add	x25, x25, #0x793
  42a40c:	b	42a440 <ferror@plt+0x286b0>
  42a410:	mvn	w9, w20
  42a414:	and	w8, w23, #0xff
  42a418:	and	w9, w9, #0x6
  42a41c:	lsr	w8, w8, w9
  42a420:	and	x8, x8, #0x3
  42a424:	ldrb	w0, [x25, x8]
  42a428:	bl	401d40 <putchar@plt>
  42a42c:	ldr	x8, [x21, #248]
  42a430:	add	x22, x22, #0x1
  42a434:	add	w20, w20, #0x2
  42a438:	cmp	x22, x8
  42a43c:	b.cs	42a4cc <ferror@plt+0x2873c>  // b.hs, b.nlast
  42a440:	tst	x22, #0x3
  42a444:	b.ne	42a44c <ferror@plt+0x286bc>  // b.any
  42a448:	ldrb	w23, [x19], #1
  42a44c:	cbz	x22, 42a410 <ferror@plt+0x28680>
  42a450:	umulh	x8, x22, x24
  42a454:	lsr	x8, x8, #1
  42a458:	add	x8, x8, x8, lsl #1
  42a45c:	cmp	x8, x22
  42a460:	b.ne	42a410 <ferror@plt+0x28680>  // b.any
  42a464:	mov	w0, #0x2c                  	// #44
  42a468:	bl	401d40 <putchar@plt>
  42a46c:	b	42a410 <ferror@plt+0x28680>
  42a470:	ldrb	w8, [x19, #1]
  42a474:	ldrb	w9, [x19]
  42a478:	ldrb	w10, [x19, #2]
  42a47c:	add	x0, sp, #0x4
  42a480:	lsl	w8, w8, #8
  42a484:	bfi	w8, w9, #16, #4
  42a488:	lsr	w1, w9, #4
  42a48c:	orr	w21, w8, w10
  42a490:	bl	42aea0 <ferror@plt+0x29110>
  42a494:	add	x0, sp, #0x18
  42a498:	mov	w1, w21
  42a49c:	bl	42aef0 <ferror@plt+0x29160>
  42a4a0:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a4a4:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a4a8:	add	x0, x0, #0x7ef
  42a4ac:	add	x1, x1, #0xe8f
  42a4b0:	add	x2, sp, #0x4
  42a4b4:	add	x3, sp, #0x18
  42a4b8:	bl	401d10 <printf@plt>
  42a4bc:	mov	w8, #0x1                   	// #1
  42a4c0:	tbz	w8, #0, 42a4dc <ferror@plt+0x2874c>
  42a4c4:	add	x19, x19, #0x3
  42a4c8:	b	42a4d8 <ferror@plt+0x28748>
  42a4cc:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a4d0:	add	x0, x0, #0xc69
  42a4d4:	bl	401bb0 <puts@plt>
  42a4d8:	mov	x20, x19
  42a4dc:	mov	x0, x20
  42a4e0:	ldp	x20, x19, [sp, #288]
  42a4e4:	ldp	x22, x21, [sp, #272]
  42a4e8:	ldp	x24, x23, [sp, #256]
  42a4ec:	ldp	x28, x25, [sp, #240]
  42a4f0:	ldp	x29, x30, [sp, #224]
  42a4f4:	add	sp, sp, #0x130
  42a4f8:	ret
  42a4fc:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42a500:	add	x1, x1, #0x77e
  42a504:	mov	w2, #0x5                   	// #5
  42a508:	mov	x0, xzr
  42a50c:	bl	401cc0 <dcgettext@plt>
  42a510:	mov	w1, w22
  42a514:	bl	401d10 <printf@plt>
  42a518:	b	42a2bc <ferror@plt+0x2852c>
  42a51c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a520:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a524:	adrp	x2, 46f000 <warn@@Base+0x2dc10>
  42a528:	add	x0, x0, #0x73d
  42a52c:	add	x1, x1, #0xa2e
  42a530:	add	x2, x2, #0x755
  42a534:	b	42a2b8 <ferror@plt+0x28528>
  42a538:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a53c:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a540:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42a544:	add	x0, x0, #0x73d
  42a548:	add	x1, x1, #0xa2e
  42a54c:	add	x2, x2, #0x6a6
  42a550:	b	42a2b8 <ferror@plt+0x28528>
  42a554:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a558:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a55c:	adrp	x2, 451000 <warn@@Base+0xfc10>
  42a560:	add	x0, x0, #0x73d
  42a564:	add	x1, x1, #0xa2e
  42a568:	add	x2, x2, #0x929
  42a56c:	b	42a2b8 <ferror@plt+0x28528>
  42a570:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a574:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a578:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42a57c:	add	x0, x0, #0x73d
  42a580:	add	x1, x1, #0xa2e
  42a584:	add	x2, x2, #0xa88
  42a588:	b	42a2b8 <ferror@plt+0x28528>
  42a58c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a590:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a594:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42a598:	add	x0, x0, #0x73d
  42a59c:	add	x1, x1, #0xa2e
  42a5a0:	add	x2, x2, #0xa98
  42a5a4:	b	42a2b8 <ferror@plt+0x28528>
  42a5a8:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a5ac:	add	x0, x0, #0x751
  42a5b0:	b	42a62c <ferror@plt+0x2889c>
  42a5b4:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a5b8:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a5bc:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42a5c0:	add	x0, x0, #0x73d
  42a5c4:	add	x1, x1, #0xa2e
  42a5c8:	add	x2, x2, #0xa80
  42a5cc:	b	42a2b8 <ferror@plt+0x28528>
  42a5d0:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a5d4:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a5d8:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42a5dc:	add	x0, x0, #0x73d
  42a5e0:	add	x1, x1, #0xa2e
  42a5e4:	add	x2, x2, #0xa6d
  42a5e8:	b	42a2b8 <ferror@plt+0x28528>
  42a5ec:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a5f0:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a5f4:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42a5f8:	add	x0, x0, #0x73d
  42a5fc:	add	x1, x1, #0xa2e
  42a600:	add	x2, x2, #0xa74
  42a604:	b	42a2b8 <ferror@plt+0x28528>
  42a608:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a60c:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a610:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42a614:	add	x0, x0, #0x73d
  42a618:	add	x1, x1, #0xa2e
  42a61c:	add	x2, x2, #0xa90
  42a620:	b	42a2b8 <ferror@plt+0x28528>
  42a624:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a628:	add	x0, x0, #0x765
  42a62c:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a630:	add	x1, x1, #0xa2e
  42a634:	mov	w2, w3
  42a638:	bl	401d10 <printf@plt>
  42a63c:	b	42a2bc <ferror@plt+0x2852c>
  42a640:	sub	sp, sp, #0xf0
  42a644:	str	x19, [sp, #224]
  42a648:	mov	w8, w1
  42a64c:	mov	x19, x0
  42a650:	and	w1, w1, #0xf
  42a654:	add	x0, sp, #0x8
  42a658:	stp	x29, x30, [sp, #208]
  42a65c:	add	x29, sp, #0xd0
  42a660:	tbnz	w8, #4, 42a674 <ferror@plt+0x288e4>
  42a664:	bl	42aef0 <ferror@plt+0x29160>
  42a668:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a66c:	add	x0, x0, #0x82f
  42a670:	b	42a680 <ferror@plt+0x288f0>
  42a674:	bl	42aea0 <ferror@plt+0x29110>
  42a678:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a67c:	add	x0, x0, #0x816
  42a680:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a684:	add	x1, x1, #0xea1
  42a688:	add	x2, sp, #0x8
  42a68c:	bl	401d10 <printf@plt>
  42a690:	mov	x0, x19
  42a694:	ldr	x19, [sp, #224]
  42a698:	ldp	x29, x30, [sp, #208]
  42a69c:	add	sp, sp, #0xf0
  42a6a0:	ret
  42a6a4:	sub	sp, sp, #0x50
  42a6a8:	stp	x29, x30, [sp, #32]
  42a6ac:	str	x21, [sp, #48]
  42a6b0:	stp	x20, x19, [sp, #64]
  42a6b4:	add	x29, sp, #0x20
  42a6b8:	mov	x19, x3
  42a6bc:	and	w21, w1, #0xf
  42a6c0:	str	x0, [x29, #24]
  42a6c4:	tbnz	w1, #4, 42a718 <ferror@plt+0x28988>
  42a6c8:	add	x0, x29, #0x18
  42a6cc:	mov	x1, x19
  42a6d0:	bl	42ae00 <ferror@plt+0x29070>
  42a6d4:	adrp	x8, 46b000 <warn@@Base+0x29c10>
  42a6d8:	add	x8, x8, #0x507
  42a6dc:	adr	x9, 42a6f0 <ferror@plt+0x28960>
  42a6e0:	ldrb	w10, [x8, x21]
  42a6e4:	add	x9, x9, x10, lsl #2
  42a6e8:	mov	x20, x0
  42a6ec:	br	x9
  42a6f0:	add	x0, x29, #0x18
  42a6f4:	mov	x1, x19
  42a6f8:	bl	42ae00 <ferror@plt+0x29070>
  42a6fc:	lsl	x3, x0, #4
  42a700:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a704:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a708:	add	x0, x0, #0x848
  42a70c:	add	x1, x1, #0xeb3
  42a710:	mov	x2, x20
  42a714:	b	42aa80 <ferror@plt+0x28cf0>
  42a718:	mov	w20, w1
  42a71c:	cmp	w21, #0xf
  42a720:	b.hi	42a9b4 <ferror@plt+0x28c24>  // b.pmore
  42a724:	adrp	x8, 46b000 <warn@@Base+0x29c10>
  42a728:	add	x8, x8, #0x4e4
  42a72c:	adr	x9, 42a73c <ferror@plt+0x289ac>
  42a730:	ldrb	w10, [x8, x21]
  42a734:	add	x9, x9, x10, lsl #2
  42a738:	br	x9
  42a73c:	sub	x8, x19, x0
  42a740:	cmp	x8, #0x1
  42a744:	b.gt	42a95c <ferror@plt+0x28bcc>
  42a748:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42a74c:	add	x1, x1, #0x8f5
  42a750:	b	42a7c0 <ferror@plt+0x28a30>
  42a754:	sub	x8, x19, x0
  42a758:	cmp	x8, #0x1
  42a75c:	b.gt	42a9d4 <ferror@plt+0x28c44>
  42a760:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42a764:	add	x1, x1, #0x984
  42a768:	b	42a7c0 <ferror@plt+0x28a30>
  42a76c:	mov	x1, x19
  42a770:	bl	42af90 <ferror@plt+0x29200>
  42a774:	mov	x19, x0
  42a778:	b	42aa88 <ferror@plt+0x28cf8>
  42a77c:	mov	x1, x19
  42a780:	bl	42b064 <ferror@plt+0x292d4>
  42a784:	mov	x19, x0
  42a788:	b	42aa88 <ferror@plt+0x28cf8>
  42a78c:	mov	x1, x19
  42a790:	bl	42b160 <ferror@plt+0x293d0>
  42a794:	mov	x19, x0
  42a798:	b	42aa88 <ferror@plt+0x28cf8>
  42a79c:	mov	x1, x19
  42a7a0:	bl	42b250 <ferror@plt+0x294c0>
  42a7a4:	mov	x19, x0
  42a7a8:	b	42aa88 <ferror@plt+0x28cf8>
  42a7ac:	sub	x8, x19, x0
  42a7b0:	cmp	x8, #0x1
  42a7b4:	b.gt	42aa18 <ferror@plt+0x28c88>
  42a7b8:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42a7bc:	add	x1, x1, #0x9b2
  42a7c0:	mov	w2, #0x5                   	// #5
  42a7c4:	mov	x0, xzr
  42a7c8:	bl	401cc0 <dcgettext@plt>
  42a7cc:	bl	401d10 <printf@plt>
  42a7d0:	b	42aa88 <ferror@plt+0x28cf8>
  42a7d4:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a7d8:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a7dc:	add	x0, x0, #0x869
  42a7e0:	add	x1, x1, #0xeb3
  42a7e4:	mov	x2, x20
  42a7e8:	bl	401d10 <printf@plt>
  42a7ec:	b	42aa84 <ferror@plt+0x28cf4>
  42a7f0:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a7f4:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a7f8:	lsl	x2, x20, #2
  42a7fc:	add	x0, x0, #0x881
  42a800:	add	x1, x1, #0xeb3
  42a804:	bl	401d10 <printf@plt>
  42a808:	b	42aa84 <ferror@plt+0x28cf4>
  42a80c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a810:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a814:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42a818:	lsl	x3, x20, #2
  42a81c:	add	x0, x0, #0x8a4
  42a820:	add	x1, x1, #0xeb3
  42a824:	add	x2, x2, #0x6aa
  42a828:	b	42aa80 <ferror@plt+0x28cf0>
  42a82c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a830:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a834:	adrp	x2, 46f000 <warn@@Base+0x2dc10>
  42a838:	add	x0, x0, #0x8bf
  42a83c:	add	x1, x1, #0xeb3
  42a840:	add	x2, x2, #0x755
  42a844:	b	42aa7c <ferror@plt+0x28cec>
  42a848:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a84c:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a850:	lsl	x3, x20, #2
  42a854:	add	x0, x0, #0x8d3
  42a858:	add	x1, x1, #0xeb3
  42a85c:	adrp	x2, 46f000 <warn@@Base+0x2dc10>
  42a860:	add	x2, x2, #0x755
  42a864:	b	42aa80 <ferror@plt+0x28cf0>
  42a868:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a86c:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a870:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42a874:	add	x0, x0, #0x8bf
  42a878:	add	x1, x1, #0xeb3
  42a87c:	add	x2, x2, #0x6a6
  42a880:	b	42aa7c <ferror@plt+0x28cec>
  42a884:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a888:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a88c:	lsl	x3, x20, #2
  42a890:	add	x0, x0, #0x8d3
  42a894:	add	x1, x1, #0xeb3
  42a898:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42a89c:	add	x2, x2, #0x6a6
  42a8a0:	b	42aa80 <ferror@plt+0x28cf0>
  42a8a4:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a8a8:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a8ac:	lsl	x3, x20, #2
  42a8b0:	add	x0, x0, #0x8d3
  42a8b4:	add	x1, x1, #0xeb3
  42a8b8:	adrp	x2, 451000 <warn@@Base+0xfc10>
  42a8bc:	add	x2, x2, #0x929
  42a8c0:	b	42aa80 <ferror@plt+0x28cf0>
  42a8c4:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a8c8:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a8cc:	lsl	x3, x20, #2
  42a8d0:	add	x0, x0, #0x8d3
  42a8d4:	add	x1, x1, #0xeb3
  42a8d8:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42a8dc:	add	x2, x2, #0xa98
  42a8e0:	b	42aa80 <ferror@plt+0x28cf0>
  42a8e4:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a8e8:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a8ec:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42a8f0:	add	x0, x0, #0x8bf
  42a8f4:	add	x1, x1, #0xeb3
  42a8f8:	add	x2, x2, #0xa88
  42a8fc:	b	42aa7c <ferror@plt+0x28cec>
  42a900:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a904:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a908:	lsl	x3, x20, #2
  42a90c:	add	x0, x0, #0x8d3
  42a910:	add	x1, x1, #0xeb3
  42a914:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42a918:	add	x2, x2, #0xa88
  42a91c:	b	42aa80 <ferror@plt+0x28cf0>
  42a920:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a924:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a928:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42a92c:	add	x0, x0, #0x8bf
  42a930:	add	x1, x1, #0xeb3
  42a934:	add	x2, x2, #0xa90
  42a938:	b	42aa7c <ferror@plt+0x28cec>
  42a93c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a940:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42a944:	lsl	x3, x20, #2
  42a948:	add	x0, x0, #0x8d3
  42a94c:	add	x1, x1, #0xeb3
  42a950:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42a954:	add	x2, x2, #0xa90
  42a958:	b	42aa80 <ferror@plt+0x28cf0>
  42a95c:	add	x8, x0, #0x1
  42a960:	str	x8, [x29, #24]
  42a964:	ldrb	w20, [x0]
  42a968:	add	x0, x29, #0x18
  42a96c:	mov	x1, x19
  42a970:	bl	42ae00 <ferror@plt+0x29070>
  42a974:	sub	w8, w20, #0x1
  42a978:	cmp	w8, #0x12
  42a97c:	b.hi	42a9b4 <ferror@plt+0x28c24>  // b.pmore
  42a980:	adrp	x9, 46b000 <warn@@Base+0x29c10>
  42a984:	add	x9, x9, #0x4f4
  42a988:	adr	x10, 42a99c <ferror@plt+0x28c0c>
  42a98c:	ldrb	w11, [x9, x8]
  42a990:	add	x10, x10, x11, lsl #2
  42a994:	mov	x3, x0
  42a998:	br	x10
  42a99c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a9a0:	adrp	x1, 45e000 <warn@@Base+0x1cc10>
  42a9a4:	lsl	x3, x3, #2
  42a9a8:	add	x0, x0, #0x8a4
  42a9ac:	add	x1, x1, #0x8b8
  42a9b0:	b	42a85c <ferror@plt+0x28acc>
  42a9b4:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42a9b8:	add	x1, x1, #0x77e
  42a9bc:	mov	w2, #0x5                   	// #5
  42a9c0:	mov	x0, xzr
  42a9c4:	bl	401cc0 <dcgettext@plt>
  42a9c8:	mov	w1, w20
  42a9cc:	bl	401d10 <printf@plt>
  42a9d0:	b	42aa84 <ferror@plt+0x28cf4>
  42a9d4:	add	x8, x0, #0x1
  42a9d8:	str	x8, [x29, #24]
  42a9dc:	mov	x8, x0
  42a9e0:	ldrb	w9, [x8], #2
  42a9e4:	str	x8, [x29, #24]
  42a9e8:	ldrb	w19, [x0, #1]
  42a9ec:	and	w1, w9, #0xf
  42a9f0:	add	x0, sp, #0xc
  42a9f4:	bl	42aea0 <ferror@plt+0x29110>
  42a9f8:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42a9fc:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42aa00:	and	w3, w19, #0x7f
  42aa04:	add	x0, x0, #0x993
  42aa08:	add	x1, x1, #0x9af
  42aa0c:	add	x2, sp, #0xc
  42aa10:	bl	401d10 <printf@plt>
  42aa14:	b	42aa84 <ferror@plt+0x28cf4>
  42aa18:	add	x8, x0, #0x1
  42aa1c:	str	x8, [x29, #24]
  42aa20:	mov	x8, x0
  42aa24:	ldrb	w2, [x8], #2
  42aa28:	str	x8, [x29, #24]
  42aa2c:	ldrb	w19, [x0, #1]
  42aa30:	cmp	x2, #0x2
  42aa34:	b.hi	42aaa0 <ferror@plt+0x28d10>  // b.pmore
  42aa38:	adrp	x8, 46b000 <warn@@Base+0x29c10>
  42aa3c:	add	x8, x8, #0x5a0
  42aa40:	ldr	x20, [x8, x2, lsl #3]
  42aa44:	b	42aab4 <ferror@plt+0x28d24>
  42aa48:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42aa4c:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42aa50:	adrp	x2, 451000 <warn@@Base+0xfc10>
  42aa54:	add	x0, x0, #0x8bf
  42aa58:	add	x1, x1, #0xeb3
  42aa5c:	add	x2, x2, #0x929
  42aa60:	b	42aa7c <ferror@plt+0x28cec>
  42aa64:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42aa68:	adrp	x1, 45b000 <warn@@Base+0x19c10>
  42aa6c:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42aa70:	add	x0, x0, #0x8bf
  42aa74:	add	x1, x1, #0xeb3
  42aa78:	add	x2, x2, #0xa98
  42aa7c:	mov	x3, x20
  42aa80:	bl	401d10 <printf@plt>
  42aa84:	ldr	x19, [x29, #24]
  42aa88:	mov	x0, x19
  42aa8c:	ldp	x20, x19, [sp, #64]
  42aa90:	ldr	x21, [sp, #48]
  42aa94:	ldp	x29, x30, [sp, #32]
  42aa98:	add	sp, sp, #0x50
  42aa9c:	ret
  42aaa0:	adrp	x1, 452000 <warn@@Base+0x10c10>
  42aaa4:	add	x1, x1, #0x9e5
  42aaa8:	add	x0, sp, #0xc
  42aaac:	add	x20, sp, #0xc
  42aab0:	bl	4019c0 <sprintf@plt>
  42aab4:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42aab8:	adrp	x1, 459000 <warn@@Base+0x17c10>
  42aabc:	add	x0, x0, #0x9d2
  42aac0:	add	x1, x1, #0x2cd
  42aac4:	mov	x2, x20
  42aac8:	mov	w3, w19
  42aacc:	bl	401d10 <printf@plt>
  42aad0:	b	42aa84 <ferror@plt+0x28cf4>
  42aad4:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42aad8:	adrp	x1, 45e000 <warn@@Base+0x1cc10>
  42aadc:	lsl	x3, x3, #2
  42aae0:	add	x0, x0, #0x8a4
  42aae4:	add	x1, x1, #0x8b8
  42aae8:	b	42a898 <ferror@plt+0x28b08>
  42aaec:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42aaf0:	adrp	x1, 45e000 <warn@@Base+0x1cc10>
  42aaf4:	lsl	x3, x3, #2
  42aaf8:	add	x0, x0, #0x8a4
  42aafc:	add	x1, x1, #0x8b8
  42ab00:	b	42a8b8 <ferror@plt+0x28b28>
  42ab04:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42ab08:	adrp	x1, 45e000 <warn@@Base+0x1cc10>
  42ab0c:	lsl	x3, x3, #2
  42ab10:	add	x0, x0, #0x8a4
  42ab14:	add	x1, x1, #0x8b8
  42ab18:	b	42a8d8 <ferror@plt+0x28b48>
  42ab1c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42ab20:	adrp	x1, 45e000 <warn@@Base+0x1cc10>
  42ab24:	lsl	x3, x3, #2
  42ab28:	add	x0, x0, #0x8a4
  42ab2c:	add	x1, x1, #0x8b8
  42ab30:	b	42a914 <ferror@plt+0x28b84>
  42ab34:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42ab38:	adrp	x1, 45e000 <warn@@Base+0x1cc10>
  42ab3c:	lsl	x3, x3, #2
  42ab40:	add	x0, x0, #0x8a4
  42ab44:	add	x1, x1, #0x8b8
  42ab48:	b	42a950 <ferror@plt+0x28bc0>
  42ab4c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42ab50:	add	x0, x0, #0x8bf
  42ab54:	b	42ab74 <ferror@plt+0x28de4>
  42ab58:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42ab5c:	lsl	x3, x3, #2
  42ab60:	add	x0, x0, #0x8d3
  42ab64:	b	42ab74 <ferror@plt+0x28de4>
  42ab68:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42ab6c:	lsl	x3, x3, #2
  42ab70:	add	x0, x0, #0x8a4
  42ab74:	adrp	x1, 45e000 <warn@@Base+0x1cc10>
  42ab78:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42ab7c:	add	x1, x1, #0x8b8
  42ab80:	add	x2, x2, #0xa6d
  42ab84:	b	42aa80 <ferror@plt+0x28cf0>
  42ab88:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42ab8c:	add	x0, x0, #0x8bf
  42ab90:	b	42abb0 <ferror@plt+0x28e20>
  42ab94:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42ab98:	lsl	x3, x3, #2
  42ab9c:	add	x0, x0, #0x8d3
  42aba0:	b	42abb0 <ferror@plt+0x28e20>
  42aba4:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42aba8:	lsl	x3, x3, #2
  42abac:	add	x0, x0, #0x8a4
  42abb0:	adrp	x1, 45e000 <warn@@Base+0x1cc10>
  42abb4:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42abb8:	add	x1, x1, #0x8b8
  42abbc:	add	x2, x2, #0xa74
  42abc0:	b	42aa80 <ferror@plt+0x28cf0>
  42abc4:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42abc8:	add	x0, x0, #0x8bf
  42abcc:	b	42abec <ferror@plt+0x28e5c>
  42abd0:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42abd4:	lsl	x3, x3, #2
  42abd8:	add	x0, x0, #0x8d3
  42abdc:	b	42abec <ferror@plt+0x28e5c>
  42abe0:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42abe4:	lsl	x3, x3, #2
  42abe8:	add	x0, x0, #0x8a4
  42abec:	adrp	x1, 45e000 <warn@@Base+0x1cc10>
  42abf0:	adrp	x2, 46b000 <warn@@Base+0x29c10>
  42abf4:	add	x1, x1, #0x8b8
  42abf8:	add	x2, x2, #0xa80
  42abfc:	b	42aa80 <ferror@plt+0x28cf0>
  42ac00:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42ac04:	add	x0, x0, #0x904
  42ac08:	b	42ac40 <ferror@plt+0x28eb0>
  42ac0c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42ac10:	lsl	x2, x3, #2
  42ac14:	add	x0, x0, #0x920
  42ac18:	b	42ac28 <ferror@plt+0x28e98>
  42ac1c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42ac20:	lsl	x2, x3, #2
  42ac24:	add	x0, x0, #0x947
  42ac28:	adrp	x1, 45e000 <warn@@Base+0x1cc10>
  42ac2c:	add	x1, x1, #0x8b8
  42ac30:	bl	401d10 <printf@plt>
  42ac34:	b	42aa84 <ferror@plt+0x28cf4>
  42ac38:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42ac3c:	add	x0, x0, #0x967
  42ac40:	adrp	x1, 45e000 <warn@@Base+0x1cc10>
  42ac44:	add	x1, x1, #0x8b8
  42ac48:	mov	x2, x3
  42ac4c:	bl	401d10 <printf@plt>
  42ac50:	b	42aa84 <ferror@plt+0x28cf4>
  42ac54:	stp	x29, x30, [sp, #-32]!
  42ac58:	adrp	x8, 46b000 <warn@@Base+0x29c10>
  42ac5c:	adrp	x9, 46b000 <warn@@Base+0x29c10>
  42ac60:	and	w2, w1, #0x1f
  42ac64:	add	x8, x8, #0xc09
  42ac68:	add	x9, x9, #0xc27
  42ac6c:	tst	w1, #0x20
  42ac70:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42ac74:	str	x19, [sp, #16]
  42ac78:	mov	x19, x0
  42ac7c:	csel	x0, x9, x8, eq  // eq = none
  42ac80:	add	x1, x1, #0xc24
  42ac84:	mov	x29, sp
  42ac88:	bl	401d10 <printf@plt>
  42ac8c:	mov	x0, x19
  42ac90:	ldr	x19, [sp, #16]
  42ac94:	ldp	x29, x30, [sp], #32
  42ac98:	ret
  42ac9c:	stp	x29, x30, [sp, #-32]!
  42aca0:	mov	x29, sp
  42aca4:	str	x19, [sp, #16]
  42aca8:	mov	w19, w1
  42acac:	str	x0, [x29, #24]
  42acb0:	add	x0, x29, #0x18
  42acb4:	mov	x1, x3
  42acb8:	bl	42ae00 <ferror@plt+0x29070>
  42acbc:	mov	x2, x0
  42acc0:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42acc4:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42acc8:	and	w3, w19, #0x1f
  42accc:	add	x0, x0, #0xc43
  42acd0:	add	x1, x1, #0xc63
  42acd4:	bl	401d10 <printf@plt>
  42acd8:	ldr	x0, [x29, #24]
  42acdc:	ldr	x19, [sp, #16]
  42ace0:	ldp	x29, x30, [sp], #32
  42ace4:	ret
  42ace8:	sub	sp, sp, #0x30
  42acec:	stp	x20, x19, [sp, #32]
  42acf0:	mov	x19, x3
  42acf4:	stp	x29, x30, [sp, #16]
  42acf8:	add	x29, sp, #0x10
  42acfc:	str	x0, [sp, #8]
  42ad00:	tbnz	w1, #4, 42ad50 <ferror@plt+0x28fc0>
  42ad04:	add	x0, sp, #0x8
  42ad08:	mov	x1, x19
  42ad0c:	bl	42ae00 <ferror@plt+0x29070>
  42ad10:	mov	x20, x0
  42ad14:	add	x0, sp, #0x8
  42ad18:	mov	x1, x19
  42ad1c:	bl	42ae00 <ferror@plt+0x29070>
  42ad20:	mov	x3, x0
  42ad24:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42ad28:	adrp	x1, 465000 <warn@@Base+0x23c10>
  42ad2c:	add	x0, x0, #0xc43
  42ad30:	add	x1, x1, #0xf0c
  42ad34:	mov	x2, x20
  42ad38:	bl	401d10 <printf@plt>
  42ad3c:	ldr	x0, [sp, #8]
  42ad40:	ldp	x20, x19, [sp, #32]
  42ad44:	ldp	x29, x30, [sp, #16]
  42ad48:	add	sp, sp, #0x30
  42ad4c:	ret
  42ad50:	and	w8, w1, #0x7
  42ad54:	mov	w20, w1
  42ad58:	cmp	w8, #0x4
  42ad5c:	b.hi	42adbc <ferror@plt+0x2902c>  // b.pmore
  42ad60:	adrp	x9, 46b000 <warn@@Base+0x29c10>
  42ad64:	add	x9, x9, #0x517
  42ad68:	adr	x10, 42ad78 <ferror@plt+0x28fe8>
  42ad6c:	ldrb	w11, [x9, x8]
  42ad70:	add	x10, x10, x11, lsl #2
  42ad74:	br	x10
  42ad78:	add	x0, sp, #0x8
  42ad7c:	mov	x1, x19
  42ad80:	bl	42ae00 <ferror@plt+0x29070>
  42ad84:	mov	x2, x0
  42ad88:	tbnz	w20, #3, 42ade8 <ferror@plt+0x29058>
  42ad8c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42ad90:	add	x0, x0, #0xc27
  42ad94:	b	42adf0 <ferror@plt+0x29060>
  42ad98:	mov	x1, x19
  42ad9c:	bl	42b064 <ferror@plt+0x292d4>
  42ada0:	b	42ad40 <ferror@plt+0x28fb0>
  42ada4:	mov	x1, x19
  42ada8:	bl	42b160 <ferror@plt+0x293d0>
  42adac:	b	42ad40 <ferror@plt+0x28fb0>
  42adb0:	mov	x1, x19
  42adb4:	bl	42b250 <ferror@plt+0x294c0>
  42adb8:	b	42ad40 <ferror@plt+0x28fb0>
  42adbc:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42adc0:	add	x1, x1, #0x77e
  42adc4:	mov	w2, #0x5                   	// #5
  42adc8:	mov	x0, xzr
  42adcc:	bl	401cc0 <dcgettext@plt>
  42add0:	mov	w1, w20
  42add4:	bl	401d10 <printf@plt>
  42add8:	b	42ad3c <ferror@plt+0x28fac>
  42addc:	mov	x1, x19
  42ade0:	bl	42af90 <ferror@plt+0x29200>
  42ade4:	b	42ad40 <ferror@plt+0x28fb0>
  42ade8:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42adec:	add	x0, x0, #0xc09
  42adf0:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42adf4:	add	x1, x1, #0xc66
  42adf8:	bl	401d10 <printf@plt>
  42adfc:	b	42ad3c <ferror@plt+0x28fac>
  42ae00:	ldr	x9, [x0]
  42ae04:	cmp	x9, x1
  42ae08:	b.cs	42ae40 <ferror@plt+0x290b0>  // b.hs, b.nlast
  42ae0c:	mov	x8, xzr
  42ae10:	mov	w10, wzr
  42ae14:	mov	x11, x9
  42ae18:	ldrb	w12, [x9], #1
  42ae1c:	and	x13, x12, #0x7f
  42ae20:	lsl	x13, x13, x10
  42ae24:	orr	x8, x13, x8
  42ae28:	tbz	w12, #7, 42ae38 <ferror@plt+0x290a8>
  42ae2c:	cmp	x1, x9
  42ae30:	add	w10, w10, #0x7
  42ae34:	b.ne	42ae14 <ferror@plt+0x29084>  // b.any
  42ae38:	add	x9, x11, #0x1
  42ae3c:	b	42ae44 <ferror@plt+0x290b4>
  42ae40:	mov	x8, xzr
  42ae44:	str	x9, [x0]
  42ae48:	mov	x0, x8
  42ae4c:	ret
  42ae50:	cbz	w1, 42ae98 <ferror@plt+0x29108>
  42ae54:	mov	w8, wzr
  42ae58:	mov	w11, wzr
  42ae5c:	mov	w9, #0x62                  	// #98
  42ae60:	mov	w10, #0x2c                  	// #44
  42ae64:	tbz	w1, #0, 42ae84 <ferror@plt+0x290f4>
  42ae68:	cbz	w11, 42ae70 <ferror@plt+0x290e0>
  42ae6c:	strb	w10, [x0], #1
  42ae70:	add	w11, w8, #0x31
  42ae74:	strb	w9, [x0]
  42ae78:	strb	w11, [x0, #1]
  42ae7c:	add	x0, x0, #0x2
  42ae80:	mov	w11, #0x1                   	// #1
  42ae84:	lsr	w1, w1, #1
  42ae88:	cbz	w1, 42ae98 <ferror@plt+0x29108>
  42ae8c:	cmp	w8, #0x4
  42ae90:	add	w8, w8, #0x1
  42ae94:	b.cc	42ae64 <ferror@plt+0x290d4>  // b.lo, b.ul, b.last
  42ae98:	strb	wzr, [x0]
  42ae9c:	ret
  42aea0:	mov	w8, wzr
  42aea4:	mov	w11, wzr
  42aea8:	mov	w9, #0x72                  	// #114
  42aeac:	mov	w10, #0x2c                  	// #44
  42aeb0:	b	42aed8 <ferror@plt+0x29148>
  42aeb4:	add	w11, w8, #0x34
  42aeb8:	strb	w9, [x0]
  42aebc:	strb	w11, [x0, #1]
  42aec0:	add	x0, x0, #0x2
  42aec4:	mov	w11, #0x1                   	// #1
  42aec8:	add	w8, w8, #0x1
  42aecc:	cmp	w8, #0x4
  42aed0:	lsr	w1, w1, #1
  42aed4:	b.eq	42aee8 <ferror@plt+0x29158>  // b.none
  42aed8:	tbz	w1, #0, 42aec8 <ferror@plt+0x29138>
  42aedc:	cbz	w11, 42aeb4 <ferror@plt+0x29124>
  42aee0:	strb	w10, [x0], #1
  42aee4:	b	42aeb4 <ferror@plt+0x29124>
  42aee8:	strb	wzr, [x0]
  42aeec:	ret
  42aef0:	mov	w10, #0xcccd                	// #52429
  42aef4:	mov	w8, wzr
  42aef8:	mov	w15, wzr
  42aefc:	mov	w9, #0x2                   	// #2
  42af00:	movk	w10, #0xcccc, lsl #16
  42af04:	mov	w11, #0xa                   	// #10
  42af08:	mov	w12, #0x66                  	// #102
  42af0c:	mov	w13, #0x2c                  	// #44
  42af10:	mov	w14, #0x2                   	// #2
  42af14:	b	42af60 <ferror@plt+0x291d0>
  42af18:	umull	x15, w14, w10
  42af1c:	add	w16, w8, #0x2
  42af20:	lsr	x15, x15, #35
  42af24:	umull	x16, w16, w10
  42af28:	msub	w15, w15, w11, w9
  42af2c:	lsr	x16, x16, #35
  42af30:	add	w15, w8, w15
  42af34:	add	w16, w16, #0x31
  42af38:	orr	w15, w15, #0x30
  42af3c:	strb	w16, [x0, #1]
  42af40:	strb	w15, [x0, #2]
  42af44:	add	x0, x0, #0x3
  42af48:	mov	w15, #0x1                   	// #1
  42af4c:	add	w8, w8, #0x1
  42af50:	lsr	w1, w1, #1
  42af54:	cmp	w8, #0x14
  42af58:	add	w14, w14, #0x1
  42af5c:	b.eq	42af88 <ferror@plt+0x291f8>  // b.none
  42af60:	tbz	w1, #0, 42af4c <ferror@plt+0x291bc>
  42af64:	cbz	w15, 42af6c <ferror@plt+0x291dc>
  42af68:	strb	w13, [x0], #1
  42af6c:	cmp	w8, #0x3
  42af70:	strb	w12, [x0]
  42af74:	b.hi	42af18 <ferror@plt+0x29188>  // b.pmore
  42af78:	add	w15, w8, #0x32
  42af7c:	strb	w15, [x0, #1]
  42af80:	add	x0, x0, #0x2
  42af84:	b	42af48 <ferror@plt+0x291b8>
  42af88:	strb	wzr, [x0]
  42af8c:	ret
  42af90:	sub	sp, sp, #0x50
  42af94:	sub	x8, x1, x0
  42af98:	stp	x29, x30, [sp, #32]
  42af9c:	stp	x20, x19, [sp, #64]
  42afa0:	add	x29, sp, #0x20
  42afa4:	mov	x19, x1
  42afa8:	cmp	x8, #0x2
  42afac:	stp	x22, x21, [sp, #48]
  42afb0:	stur	x0, [x29, #-8]
  42afb4:	b.gt	42afd4 <ferror@plt+0x29244>
  42afb8:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42afbc:	add	x1, x1, #0x9f5
  42afc0:	mov	w2, #0x5                   	// #5
  42afc4:	mov	x0, xzr
  42afc8:	bl	401cc0 <dcgettext@plt>
  42afcc:	bl	401d10 <printf@plt>
  42afd0:	b	42b04c <ferror@plt+0x292bc>
  42afd4:	add	x8, x0, #0x1
  42afd8:	stur	x8, [x29, #-8]
  42afdc:	ldrb	w21, [x0]
  42afe0:	sub	x0, x29, #0x8
  42afe4:	mov	x1, x19
  42afe8:	sxtb	w22, w21
  42afec:	bl	42ae00 <ferror@plt+0x29070>
  42aff0:	mov	x20, x0
  42aff4:	sub	x0, x29, #0x8
  42aff8:	mov	x1, x19
  42affc:	bl	42ae00 <ferror@plt+0x29070>
  42b000:	mov	x19, x0
  42b004:	and	w1, w21, #0x7f
  42b008:	add	x0, sp, #0x4
  42b00c:	tbnz	w22, #31, 42b024 <ferror@plt+0x29294>
  42b010:	bl	42b364 <ferror@plt+0x295d4>
  42b014:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42b018:	lsl	x4, x19, #2
  42b01c:	add	x0, x0, #0xa2f
  42b020:	b	42b034 <ferror@plt+0x292a4>
  42b024:	bl	42b364 <ferror@plt+0x295d4>
  42b028:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42b02c:	lsl	x4, x19, #2
  42b030:	add	x0, x0, #0xa04
  42b034:	adrp	x1, 464000 <warn@@Base+0x22c10>
  42b038:	add	x1, x1, #0xea0
  42b03c:	add	x2, sp, #0x4
  42b040:	mov	x3, x20
  42b044:	bl	401d10 <printf@plt>
  42b048:	ldur	x19, [x29, #-8]
  42b04c:	mov	x0, x19
  42b050:	ldp	x20, x19, [sp, #64]
  42b054:	ldp	x22, x21, [sp, #48]
  42b058:	ldp	x29, x30, [sp, #32]
  42b05c:	add	sp, sp, #0x50
  42b060:	ret
  42b064:	sub	sp, sp, #0x60
  42b068:	sub	x8, x1, x0
  42b06c:	stp	x29, x30, [sp, #48]
  42b070:	stp	x20, x19, [sp, #80]
  42b074:	add	x29, sp, #0x30
  42b078:	mov	x19, x1
  42b07c:	cmp	x8, #0x2
  42b080:	str	x21, [sp, #64]
  42b084:	str	x0, [x29, #24]
  42b088:	b.gt	42b0a8 <ferror@plt+0x29318>
  42b08c:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42b090:	add	x1, x1, #0xad5
  42b094:	mov	w2, #0x5                   	// #5
  42b098:	mov	x0, xzr
  42b09c:	bl	401cc0 <dcgettext@plt>
  42b0a0:	bl	401d10 <printf@plt>
  42b0a4:	b	42b148 <ferror@plt+0x293b8>
  42b0a8:	add	x8, x0, #0x1
  42b0ac:	str	x8, [x29, #24]
  42b0b0:	mov	x8, x0
  42b0b4:	ldrsb	w21, [x8], #2
  42b0b8:	mov	x1, x19
  42b0bc:	str	x8, [x29, #24]
  42b0c0:	ldrb	w20, [x0, #1]
  42b0c4:	add	x0, x29, #0x18
  42b0c8:	bl	42ae00 <ferror@plt+0x29070>
  42b0cc:	mov	x19, x0
  42b0d0:	and	w1, w21, #0x7f
  42b0d4:	tbnz	w21, #31, 42b104 <ferror@plt+0x29374>
  42b0d8:	cbnz	w20, 42b104 <ferror@plt+0x29374>
  42b0dc:	sub	x0, x29, #0x14
  42b0e0:	bl	42b364 <ferror@plt+0x295d4>
  42b0e4:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42b0e8:	adrp	x1, 468000 <warn@@Base+0x26c10>
  42b0ec:	add	x0, x0, #0xae4
  42b0f0:	add	x1, x1, #0xb8b
  42b0f4:	sub	x3, x29, #0x14
  42b0f8:	mov	x2, x19
  42b0fc:	bl	401d10 <printf@plt>
  42b100:	b	42b144 <ferror@plt+0x293b4>
  42b104:	and	w8, w21, #0xff
  42b108:	sub	x0, x29, #0x14
  42b10c:	lsr	w21, w8, #7
  42b110:	bl	42b364 <ferror@plt+0x295d4>
  42b114:	add	x0, sp, #0x8
  42b118:	mov	w1, w21
  42b11c:	mov	w2, w20
  42b120:	bl	42b3dc <ferror@plt+0x2964c>
  42b124:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42b128:	adrp	x1, 468000 <warn@@Base+0x26c10>
  42b12c:	add	x0, x0, #0xaff
  42b130:	add	x1, x1, #0xb8b
  42b134:	sub	x3, x29, #0x14
  42b138:	add	x4, sp, #0x8
  42b13c:	mov	x2, x19
  42b140:	bl	401d10 <printf@plt>
  42b144:	ldr	x19, [x29, #24]
  42b148:	mov	x0, x19
  42b14c:	ldp	x20, x19, [sp, #80]
  42b150:	ldr	x21, [sp, #64]
  42b154:	ldp	x29, x30, [sp, #48]
  42b158:	add	sp, sp, #0x60
  42b15c:	ret
  42b160:	sub	sp, sp, #0x60
  42b164:	sub	x8, x1, x0
  42b168:	stp	x29, x30, [sp, #32]
  42b16c:	stp	x20, x19, [sp, #80]
  42b170:	add	x29, sp, #0x20
  42b174:	mov	x20, x1
  42b178:	cmp	x8, #0x3
  42b17c:	stp	x24, x23, [sp, #48]
  42b180:	stp	x22, x21, [sp, #64]
  42b184:	stur	x0, [x29, #-8]
  42b188:	b.gt	42b1a8 <ferror@plt+0x29418>
  42b18c:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42b190:	add	x1, x1, #0xb24
  42b194:	mov	w2, #0x5                   	// #5
  42b198:	mov	x0, xzr
  42b19c:	bl	401cc0 <dcgettext@plt>
  42b1a0:	bl	401d10 <printf@plt>
  42b1a4:	b	42b234 <ferror@plt+0x294a4>
  42b1a8:	add	x8, x0, #0x1
  42b1ac:	stur	x8, [x29, #-8]
  42b1b0:	mov	x8, x0
  42b1b4:	ldrb	w22, [x8], #2
  42b1b8:	mov	x1, x20
  42b1bc:	stur	x8, [x29, #-8]
  42b1c0:	ldrb	w23, [x0, #1]
  42b1c4:	sub	x0, x29, #0x8
  42b1c8:	sxtb	w24, w22
  42b1cc:	bl	42ae00 <ferror@plt+0x29070>
  42b1d0:	mov	x19, x0
  42b1d4:	sub	x0, x29, #0x8
  42b1d8:	mov	x1, x20
  42b1dc:	bl	42ae00 <ferror@plt+0x29070>
  42b1e0:	mov	x21, x0
  42b1e4:	and	w20, w22, #0x3f
  42b1e8:	and	w1, w23, #0x7f
  42b1ec:	add	x0, sp, #0x4
  42b1f0:	tbnz	w24, #31, 42b208 <ferror@plt+0x29478>
  42b1f4:	bl	42b364 <ferror@plt+0x295d4>
  42b1f8:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42b1fc:	lsl	x5, x21, #2
  42b200:	add	x0, x0, #0xb6a
  42b204:	b	42b218 <ferror@plt+0x29488>
  42b208:	bl	42b364 <ferror@plt+0x295d4>
  42b20c:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42b210:	lsl	x5, x21, #2
  42b214:	add	x0, x0, #0xb33
  42b218:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42b21c:	add	x1, x1, #0xb67
  42b220:	add	x4, sp, #0x4
  42b224:	mov	w2, w20
  42b228:	mov	x3, x19
  42b22c:	bl	401d10 <printf@plt>
  42b230:	ldur	x20, [x29, #-8]
  42b234:	mov	x0, x20
  42b238:	ldp	x20, x19, [sp, #80]
  42b23c:	ldp	x22, x21, [sp, #64]
  42b240:	ldp	x24, x23, [sp, #48]
  42b244:	ldp	x29, x30, [sp, #32]
  42b248:	add	sp, sp, #0x60
  42b24c:	ret
  42b250:	sub	sp, sp, #0x60
  42b254:	sub	x8, x1, x0
  42b258:	stp	x29, x30, [sp, #48]
  42b25c:	stp	x20, x19, [sp, #80]
  42b260:	add	x29, sp, #0x30
  42b264:	mov	x19, x1
  42b268:	cmp	x8, #0x3
  42b26c:	stp	x22, x21, [sp, #64]
  42b270:	stur	x0, [x29, #-8]
  42b274:	b.gt	42b294 <ferror@plt+0x29504>
  42b278:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42b27c:	add	x1, x1, #0xba5
  42b280:	mov	w2, #0x5                   	// #5
  42b284:	mov	x0, xzr
  42b288:	bl	401cc0 <dcgettext@plt>
  42b28c:	bl	401d10 <printf@plt>
  42b290:	b	42b34c <ferror@plt+0x295bc>
  42b294:	add	x8, x0, #0x1
  42b298:	stur	x8, [x29, #-8]
  42b29c:	mov	x8, x0
  42b2a0:	ldrb	w20, [x8], #3
  42b2a4:	add	x9, x0, #0x2
  42b2a8:	stur	x9, [x29, #-8]
  42b2ac:	ldrsb	w22, [x0, #1]
  42b2b0:	stur	x8, [x29, #-8]
  42b2b4:	ldrb	w21, [x0, #2]
  42b2b8:	sub	x0, x29, #0x8
  42b2bc:	mov	x1, x19
  42b2c0:	bl	42ae00 <ferror@plt+0x29070>
  42b2c4:	mov	x19, x0
  42b2c8:	and	w20, w20, #0x3f
  42b2cc:	and	w1, w22, #0x7f
  42b2d0:	tbnz	w22, #31, 42b304 <ferror@plt+0x29574>
  42b2d4:	cbnz	w21, 42b304 <ferror@plt+0x29574>
  42b2d8:	add	x0, sp, #0x14
  42b2dc:	bl	42b364 <ferror@plt+0x295d4>
  42b2e0:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42b2e4:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42b2e8:	add	x0, x0, #0xbb4
  42b2ec:	add	x1, x1, #0xbd8
  42b2f0:	add	x4, sp, #0x14
  42b2f4:	mov	w2, w20
  42b2f8:	mov	x3, x19
  42b2fc:	bl	401d10 <printf@plt>
  42b300:	b	42b348 <ferror@plt+0x295b8>
  42b304:	and	w8, w22, #0xff
  42b308:	add	x0, sp, #0x14
  42b30c:	lsr	w22, w8, #7
  42b310:	bl	42b364 <ferror@plt+0x295d4>
  42b314:	mov	x0, sp
  42b318:	mov	w1, w22
  42b31c:	mov	w2, w21
  42b320:	bl	42b3dc <ferror@plt+0x2964c>
  42b324:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42b328:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42b32c:	add	x0, x0, #0xbdb
  42b330:	add	x1, x1, #0xbd8
  42b334:	add	x4, sp, #0x14
  42b338:	mov	x5, sp
  42b33c:	mov	w2, w20
  42b340:	mov	x3, x19
  42b344:	bl	401d10 <printf@plt>
  42b348:	ldur	x19, [x29, #-8]
  42b34c:	mov	x0, x19
  42b350:	ldp	x20, x19, [sp, #80]
  42b354:	ldp	x22, x21, [sp, #64]
  42b358:	ldp	x29, x30, [sp, #48]
  42b35c:	add	sp, sp, #0x60
  42b360:	ret
  42b364:	stp	x29, x30, [sp, #-16]!
  42b368:	adrp	x9, 46b000 <warn@@Base+0x29c10>
  42b36c:	ubfx	w8, w1, #5, #2
  42b370:	add	x9, x9, #0x51c
  42b374:	adr	x10, 42b388 <ferror@plt+0x295f8>
  42b378:	ldrb	w11, [x9, x8]
  42b37c:	add	x10, x10, x11, lsl #2
  42b380:	mov	x29, sp
  42b384:	br	x10
  42b388:	and	w2, w1, #0x1f
  42b38c:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42b390:	add	x1, x1, #0x6ae
  42b394:	b	42b3d0 <ferror@plt+0x29640>
  42b398:	and	w2, w1, #0x1f
  42b39c:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42b3a0:	add	x1, x1, #0xad1
  42b3a4:	b	42b3d0 <ferror@plt+0x29640>
  42b3a8:	adrp	x9, 46b000 <warn@@Base+0x29c10>
  42b3ac:	and	w8, w1, #0xf
  42b3b0:	add	x9, x9, #0x5b8
  42b3b4:	ldr	x1, [x9, w8, uxtw #3]
  42b3b8:	bl	401c90 <strcpy@plt>
  42b3bc:	ldp	x29, x30, [sp], #16
  42b3c0:	ret
  42b3c4:	and	w2, w1, #0x1f
  42b3c8:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42b3cc:	add	x1, x1, #0xacd
  42b3d0:	bl	4019c0 <sprintf@plt>
  42b3d4:	ldp	x29, x30, [sp], #16
  42b3d8:	ret
  42b3dc:	lsl	w8, w1, #1
  42b3e0:	bfxil	w8, w2, #7, #1
  42b3e4:	cmp	w8, #0x2
  42b3e8:	b.hi	42b40c <ferror@plt+0x2967c>  // b.pmore
  42b3ec:	stp	x29, x30, [sp, #-16]!
  42b3f0:	adrp	x9, 46b000 <warn@@Base+0x29c10>
  42b3f4:	add	x9, x9, #0x638
  42b3f8:	ldr	x1, [x9, w8, sxtw #3]
  42b3fc:	and	w2, w2, #0x1f
  42b400:	mov	x29, sp
  42b404:	bl	4019c0 <sprintf@plt>
  42b408:	ldp	x29, x30, [sp], #16
  42b40c:	ret
  42b410:	mov	x8, x0
  42b414:	mov	x10, xzr
  42b418:	mov	x0, xzr
  42b41c:	mov	w11, wzr
  42b420:	mov	w9, #0x1                   	// #1
  42b424:	mov	x12, #0xffffffffffffffff    	// #-1
  42b428:	b	42b438 <ferror@plt+0x296a8>
  42b42c:	mov	w14, #0x1                   	// #1
  42b430:	add	x10, x10, #0x1
  42b434:	tbz	w14, #0, 42b4b4 <ferror@plt+0x29724>
  42b438:	add	x13, x8, x10
  42b43c:	cmp	x13, x1
  42b440:	b.cs	42b4b4 <ferror@plt+0x29724>  // b.hs, b.nlast
  42b444:	ldrb	w13, [x13]
  42b448:	cmp	w11, #0x3f
  42b44c:	and	x14, x13, #0x7f
  42b450:	b.hi	42b47c <ferror@plt+0x296ec>  // b.pmore
  42b454:	mov	w15, w11
  42b458:	lsl	x17, x14, x15
  42b45c:	orr	x0, x17, x0
  42b460:	lsr	x15, x0, x15
  42b464:	orr	w16, w9, #0x2
  42b468:	cmp	x15, x14
  42b46c:	csel	w9, w9, w16, eq  // eq = none
  42b470:	add	w11, w11, #0x7
  42b474:	tbnz	w13, #7, 42b42c <ferror@plt+0x2969c>
  42b478:	b	42b48c <ferror@plt+0x296fc>
  42b47c:	orr	w15, w9, #0x2
  42b480:	cmp	w14, #0x0
  42b484:	csel	w9, w9, w15, eq  // eq = none
  42b488:	tbnz	w13, #7, 42b42c <ferror@plt+0x2969c>
  42b48c:	and	w9, w9, #0xfffffffe
  42b490:	mov	w14, wzr
  42b494:	cbz	w2, 42b430 <ferror@plt+0x296a0>
  42b498:	tbz	w13, #6, 42b430 <ferror@plt+0x296a0>
  42b49c:	cmp	w11, #0x3f
  42b4a0:	b.hi	42b430 <ferror@plt+0x296a0>  // b.pmore
  42b4a4:	lsl	x13, x12, x11
  42b4a8:	mov	w14, wzr
  42b4ac:	orr	x0, x13, x0
  42b4b0:	b	42b430 <ferror@plt+0x296a0>
  42b4b4:	cbz	x3, 42b4bc <ferror@plt+0x2972c>
  42b4b8:	str	w10, [x3]
  42b4bc:	cbz	x4, 42b4c4 <ferror@plt+0x29734>
  42b4c0:	str	w9, [x4]
  42b4c4:	ret
  42b4c8:	stp	x29, x30, [sp, #-16]!
  42b4cc:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b4d0:	cmp	w0, #0xb3
  42b4d4:	mov	x29, sp
  42b4d8:	str	xzr, [x8, #272]
  42b4dc:	b.gt	42b504 <ferror@plt+0x29774>
  42b4e0:	cmp	w0, #0x15
  42b4e4:	b.gt	42b52c <ferror@plt+0x2979c>
  42b4e8:	cmp	w0, #0x3
  42b4ec:	b.eq	42b548 <ferror@plt+0x297b8>  // b.none
  42b4f0:	cmp	w0, #0x6
  42b4f4:	b.ne	42b558 <ferror@plt+0x297c8>  // b.any
  42b4f8:	bl	42b59c <ferror@plt+0x2980c>
  42b4fc:	ldp	x29, x30, [sp], #16
  42b500:	ret
  42b504:	sub	w8, w0, #0xb4
  42b508:	cmp	w8, #0x2
  42b50c:	b.cc	42b53c <ferror@plt+0x297ac>  // b.lo, b.ul, b.last
  42b510:	cmp	w0, #0xb7
  42b514:	b.eq	42b560 <ferror@plt+0x297d0>  // b.none
  42b518:	cmp	w0, #0xf3
  42b51c:	b.ne	42b558 <ferror@plt+0x297c8>  // b.any
  42b520:	bl	42b65c <ferror@plt+0x298cc>
  42b524:	ldp	x29, x30, [sp], #16
  42b528:	ret
  42b52c:	cmp	w0, #0x16
  42b530:	b.eq	42b554 <ferror@plt+0x297c4>  // b.none
  42b534:	cmp	w0, #0x3e
  42b538:	b.ne	42b558 <ferror@plt+0x297c8>  // b.any
  42b53c:	bl	42b5cc <ferror@plt+0x2983c>
  42b540:	ldp	x29, x30, [sp], #16
  42b544:	ret
  42b548:	bl	42b56c <ferror@plt+0x297dc>
  42b54c:	ldp	x29, x30, [sp], #16
  42b550:	ret
  42b554:	bl	42b62c <ferror@plt+0x2989c>
  42b558:	ldp	x29, x30, [sp], #16
  42b55c:	ret
  42b560:	bl	42b5fc <ferror@plt+0x2986c>
  42b564:	ldp	x29, x30, [sp], #16
  42b568:	ret
  42b56c:	adrp	x9, 46d000 <warn@@Base+0x2bc10>
  42b570:	adrp	x13, 434000 <ferror@plt+0x32270>
  42b574:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b578:	add	x9, x9, #0xa38
  42b57c:	adrp	x10, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b580:	mov	w11, #0x65                  	// #101
  42b584:	adrp	x12, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b588:	add	x13, x13, #0x520
  42b58c:	str	x9, [x8, #320]
  42b590:	str	w11, [x10, #328]
  42b594:	str	x13, [x12, #272]
  42b598:	ret
  42b59c:	adrp	x9, 46d000 <warn@@Base+0x2bc10>
  42b5a0:	adrp	x13, 434000 <ferror@plt+0x32270>
  42b5a4:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b5a8:	add	x9, x9, #0xd60
  42b5ac:	adrp	x10, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b5b0:	mov	w11, #0x65                  	// #101
  42b5b4:	adrp	x12, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b5b8:	add	x13, x13, #0x520
  42b5bc:	str	x9, [x8, #320]
  42b5c0:	str	w11, [x10, #328]
  42b5c4:	str	x13, [x12, #272]
  42b5c8:	ret
  42b5cc:	adrp	x9, 46e000 <warn@@Base+0x2cc10>
  42b5d0:	adrp	x13, 434000 <ferror@plt+0x32270>
  42b5d4:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b5d8:	add	x9, x9, #0x88
  42b5dc:	adrp	x10, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b5e0:	mov	w11, #0x7e                  	// #126
  42b5e4:	adrp	x12, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b5e8:	add	x13, x13, #0x520
  42b5ec:	str	x9, [x8, #320]
  42b5f0:	str	w11, [x10, #328]
  42b5f4:	str	x13, [x12, #272]
  42b5f8:	ret
  42b5fc:	adrp	x9, 46e000 <warn@@Base+0x2cc10>
  42b600:	adrp	x13, 434000 <ferror@plt+0x32270>
  42b604:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b608:	add	x9, x9, #0x478
  42b60c:	adrp	x10, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b610:	mov	w11, #0x80                  	// #128
  42b614:	adrp	x12, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b618:	add	x13, x13, #0x520
  42b61c:	str	x9, [x8, #320]
  42b620:	str	w11, [x10, #328]
  42b624:	str	x13, [x12, #272]
  42b628:	ret
  42b62c:	adrp	x9, 46e000 <warn@@Base+0x2cc10>
  42b630:	adrp	x13, 434000 <ferror@plt+0x32270>
  42b634:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b638:	add	x9, x9, #0x878
  42b63c:	adrp	x10, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b640:	mov	w11, #0x54                  	// #84
  42b644:	adrp	x12, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b648:	add	x13, x13, #0x520
  42b64c:	str	x9, [x8, #320]
  42b650:	str	w11, [x10, #328]
  42b654:	str	x13, [x12, #272]
  42b658:	ret
  42b65c:	adrp	x12, 434000 <ferror@plt+0x32270>
  42b660:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b664:	adrp	x9, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b668:	mov	w10, #0x2000                	// #8192
  42b66c:	adrp	x11, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b670:	add	x12, x12, #0x550
  42b674:	str	xzr, [x8, #320]
  42b678:	str	w10, [x9, #328]
  42b67c:	str	x12, [x11, #272]
  42b680:	ret
  42b684:	stp	x29, x30, [sp, #-16]!
  42b688:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b68c:	cmp	w0, #0x41
  42b690:	mov	x29, sp
  42b694:	str	xzr, [x8, #272]
  42b698:	b.le	42b6c0 <ferror@plt+0x29930>
  42b69c:	cmp	w0, #0x42
  42b6a0:	b.eq	42b6dc <ferror@plt+0x2994c>  // b.none
  42b6a4:	cmp	w0, #0x45
  42b6a8:	b.eq	42b6e8 <ferror@plt+0x29958>  // b.none
  42b6ac:	cmp	w0, #0x52
  42b6b0:	b.ne	42b6e0 <ferror@plt+0x29950>  // b.any
  42b6b4:	bl	42b5fc <ferror@plt+0x2986c>
  42b6b8:	ldp	x29, x30, [sp], #16
  42b6bc:	ret
  42b6c0:	cmp	w0, #0x8
  42b6c4:	b.eq	42b6f4 <ferror@plt+0x29964>  // b.none
  42b6c8:	cmp	w0, #0xb
  42b6cc:	b.ne	42b6e0 <ferror@plt+0x29950>  // b.any
  42b6d0:	bl	42b59c <ferror@plt+0x2980c>
  42b6d4:	ldp	x29, x30, [sp], #16
  42b6d8:	ret
  42b6dc:	bl	42b65c <ferror@plt+0x298cc>
  42b6e0:	ldp	x29, x30, [sp], #16
  42b6e4:	ret
  42b6e8:	bl	42b62c <ferror@plt+0x2989c>
  42b6ec:	ldp	x29, x30, [sp], #16
  42b6f0:	ret
  42b6f4:	cmp	x1, #0x11
  42b6f8:	b.hi	42b714 <ferror@plt+0x29984>  // b.pmore
  42b6fc:	mov	w8, #0x1                   	// #1
  42b700:	mov	w9, #0x300                 	// #768
  42b704:	lsl	x8, x8, x1
  42b708:	movk	w9, #0x3, lsl #16
  42b70c:	tst	x8, x9
  42b710:	b.ne	42b724 <ferror@plt+0x29994>  // b.any
  42b714:	cmp	x1, #0x90
  42b718:	b.eq	42b724 <ferror@plt+0x29994>  // b.none
  42b71c:	cmp	x1, #0x88
  42b720:	b.ne	42b730 <ferror@plt+0x299a0>  // b.any
  42b724:	bl	42b5cc <ferror@plt+0x2983c>
  42b728:	ldp	x29, x30, [sp], #16
  42b72c:	ret
  42b730:	bl	42b56c <ferror@plt+0x297dc>
  42b734:	ldp	x29, x30, [sp], #16
  42b738:	ret
  42b73c:	stp	x29, x30, [sp, #-32]!
  42b740:	str	x19, [sp, #16]
  42b744:	mov	x29, sp
  42b748:	mov	w19, w1
  42b74c:	bl	42b7f4 <ferror@plt+0x29a64>
  42b750:	cbz	w0, 42b7d4 <ferror@plt+0x29a44>
  42b754:	adrp	x11, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b758:	ldr	w8, [x11, #280]
  42b75c:	cmp	w8, #0x0
  42b760:	cset	w9, ne  // ne = any
  42b764:	cbz	w8, 42b7d4 <ferror@plt+0x29a44>
  42b768:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42b76c:	ldr	x10, [x8, #288]
  42b770:	ldr	w12, [x10]
  42b774:	cmp	w12, w19
  42b778:	b.ne	42b788 <ferror@plt+0x299f8>  // b.any
  42b77c:	mov	x10, xzr
  42b780:	cbz	w9, 42b7d4 <ferror@plt+0x29a44>
  42b784:	b	42b7b4 <ferror@plt+0x29a24>
  42b788:	ldr	w11, [x11, #280]
  42b78c:	mov	w12, wzr
  42b790:	add	w12, w12, #0x1
  42b794:	cmp	w12, w11
  42b798:	cset	w9, cc  // cc = lo, ul, last
  42b79c:	b.cs	42b7d4 <ferror@plt+0x29a44>  // b.hs, b.nlast
  42b7a0:	ldr	w13, [x10, w12, uxtw #2]
  42b7a4:	cmp	w13, w19
  42b7a8:	b.ne	42b790 <ferror@plt+0x29a00>  // b.any
  42b7ac:	mov	w10, w12
  42b7b0:	cbz	w9, 42b7d4 <ferror@plt+0x29a44>
  42b7b4:	ldr	x9, [x8, #288]
  42b7b8:	cbz	x10, 42b7e4 <ferror@plt+0x29a54>
  42b7bc:	sub	w11, w10, #0x1
  42b7c0:	ldr	w11, [x9, w11, uxtw #2]
  42b7c4:	sub	x10, x10, #0x1
  42b7c8:	cbnz	w11, 42b7b8 <ferror@plt+0x29a28>
  42b7cc:	add	x9, x10, #0x1
  42b7d0:	b	42b7e8 <ferror@plt+0x29a58>
  42b7d4:	mov	x0, xzr
  42b7d8:	ldr	x19, [sp, #16]
  42b7dc:	ldp	x29, x30, [sp], #32
  42b7e0:	ret
  42b7e4:	mov	x9, xzr
  42b7e8:	ldr	x8, [x8, #288]
  42b7ec:	add	x0, x8, w9, uxtw #2
  42b7f0:	b	42b7d8 <ferror@plt+0x29a48>
  42b7f4:	stp	x29, x30, [sp, #-32]!
  42b7f8:	stp	x20, x19, [sp, #16]
  42b7fc:	adrp	x20, 48b000 <warn@@Base+0x49c10>
  42b800:	ldr	w8, [x20, #3672]
  42b804:	mov	x29, sp
  42b808:	cmn	w8, #0x1
  42b80c:	b.eq	42b820 <ferror@plt+0x29a90>  // b.none
  42b810:	ldr	w0, [x20, #3672]
  42b814:	ldp	x20, x19, [sp, #16]
  42b818:	ldp	x29, x30, [sp], #32
  42b81c:	ret
  42b820:	mov	x19, x0
  42b824:	mov	w8, #0x1                   	// #1
  42b828:	mov	w0, #0x26                  	// #38
  42b82c:	mov	x1, x19
  42b830:	str	w8, [x20, #3672]
  42b834:	bl	435168 <ferror@plt+0x333d8>
  42b838:	cbz	w0, 42b854 <ferror@plt+0x29ac4>
  42b83c:	adrp	x0, 48b000 <warn@@Base+0x49c10>
  42b840:	add	x0, x0, #0xc28
  42b844:	mov	w1, wzr
  42b848:	bl	435238 <ferror@plt+0x334a8>
  42b84c:	cbnz	w0, 42b854 <ferror@plt+0x29ac4>
  42b850:	str	wzr, [x20, #3672]
  42b854:	mov	w0, #0x27                  	// #39
  42b858:	mov	x1, x19
  42b85c:	bl	435168 <ferror@plt+0x333d8>
  42b860:	cbz	w0, 42b810 <ferror@plt+0x29a80>
  42b864:	adrp	x0, 48b000 <warn@@Base+0x49c10>
  42b868:	add	x0, x0, #0xc98
  42b86c:	mov	w1, wzr
  42b870:	bl	435238 <ferror@plt+0x334a8>
  42b874:	cbnz	w0, 42b810 <ferror@plt+0x29a80>
  42b878:	str	wzr, [x20, #3672]
  42b87c:	b	42b810 <ferror@plt+0x29a80>
  42b880:	mov	x8, #0xffffffffffffffff    	// #-1
  42b884:	udiv	x8, x8, x1
  42b888:	cmp	x8, x0
  42b88c:	b.ls	42b8a8 <ferror@plt+0x29b18>  // b.plast
  42b890:	stp	x29, x30, [sp, #-16]!
  42b894:	mul	x0, x1, x0
  42b898:	mov	x29, sp
  42b89c:	bl	4446ec <warn@@Base+0x32fc>
  42b8a0:	ldp	x29, x30, [sp], #16
  42b8a4:	ret
  42b8a8:	mov	x0, xzr
  42b8ac:	ret
  42b8b0:	stp	x29, x30, [sp, #-32]!
  42b8b4:	mov	x8, #0xffffffffffffffff    	// #-1
  42b8b8:	udiv	x8, x8, x1
  42b8bc:	cmp	x8, x0
  42b8c0:	stp	x20, x19, [sp, #16]
  42b8c4:	mov	x29, sp
  42b8c8:	b.ls	42b8e0 <ferror@plt+0x29b50>  // b.plast
  42b8cc:	mul	x0, x1, x0
  42b8d0:	bl	4446ec <warn@@Base+0x32fc>
  42b8d4:	ldp	x20, x19, [sp, #16]
  42b8d8:	ldp	x29, x30, [sp], #32
  42b8dc:	ret
  42b8e0:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  42b8e4:	ldr	x19, [x8, #3688]
  42b8e8:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  42b8ec:	add	x1, x1, #0x5a4
  42b8f0:	mov	w2, #0x5                   	// #5
  42b8f4:	mov	x20, x0
  42b8f8:	mov	x0, xzr
  42b8fc:	bl	401cc0 <dcgettext@plt>
  42b900:	mov	x1, x0
  42b904:	mov	x0, x19
  42b908:	mov	x2, x20
  42b90c:	bl	401d70 <fprintf@plt>
  42b910:	mov	w0, #0x1                   	// #1
  42b914:	bl	444604 <warn@@Base+0x3214>
  42b918:	stp	x29, x30, [sp, #-32]!
  42b91c:	mov	x8, #0xffffffffffffffff    	// #-1
  42b920:	udiv	x8, x8, x2
  42b924:	cmp	x8, x1
  42b928:	str	x19, [sp, #16]
  42b92c:	mov	x29, sp
  42b930:	b.ls	42b948 <ferror@plt+0x29bb8>  // b.plast
  42b934:	mul	x1, x2, x1
  42b938:	bl	444770 <warn@@Base+0x3380>
  42b93c:	ldr	x19, [sp, #16]
  42b940:	ldp	x29, x30, [sp], #32
  42b944:	ret
  42b948:	adrp	x8, 46f000 <warn@@Base+0x2dc10>
  42b94c:	add	x8, x8, #0x5ee
  42b950:	mov	w2, #0x5                   	// #5
  42b954:	mov	x0, xzr
  42b958:	mov	x19, x1
  42b95c:	mov	x1, x8
  42b960:	bl	401cc0 <dcgettext@plt>
  42b964:	mov	x1, x19
  42b968:	bl	44132c <error@@Base>
  42b96c:	mov	w0, #0x1                   	// #1
  42b970:	bl	444604 <warn@@Base+0x3214>
  42b974:	stp	x29, x30, [sp, #-32]!
  42b978:	mov	x8, #0xffffffffffffffff    	// #-1
  42b97c:	udiv	x8, x8, x1
  42b980:	cmp	x8, x0
  42b984:	str	x19, [sp, #16]
  42b988:	mov	x29, sp
  42b98c:	b.ls	42b9a0 <ferror@plt+0x29c10>  // b.plast
  42b990:	bl	444720 <warn@@Base+0x3330>
  42b994:	ldr	x19, [sp, #16]
  42b998:	ldp	x29, x30, [sp], #32
  42b99c:	ret
  42b9a0:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  42b9a4:	add	x1, x1, #0x63b
  42b9a8:	mov	w2, #0x5                   	// #5
  42b9ac:	mov	x19, x0
  42b9b0:	mov	x0, xzr
  42b9b4:	bl	401cc0 <dcgettext@plt>
  42b9b8:	mov	x1, x19
  42b9bc:	bl	44132c <error@@Base>
  42b9c0:	mov	w0, #0x1                   	// #1
  42b9c4:	bl	444604 <warn@@Base+0x3214>
  42b9c8:	sub	sp, sp, #0x70
  42b9cc:	stp	x24, x23, [sp, #64]
  42b9d0:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4180>
  42b9d4:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4180>
  42b9d8:	ldr	w8, [x23, #3260]
  42b9dc:	ldr	w9, [x24, #3308]
  42b9e0:	stp	x29, x30, [sp, #16]
  42b9e4:	stp	x28, x27, [sp, #32]
  42b9e8:	stp	x26, x25, [sp, #48]
  42b9ec:	orr	w8, w9, w8
  42b9f0:	stp	x22, x21, [sp, #80]
  42b9f4:	stp	x20, x19, [sp, #96]
  42b9f8:	add	x29, sp, #0x10
  42b9fc:	cbz	w8, 42bc3c <ferror@plt+0x29eac>
  42ba00:	mov	x20, x0
  42ba04:	mov	x19, x1
  42ba08:	mov	w0, #0xa                   	// #10
  42ba0c:	mov	x1, x20
  42ba10:	bl	401f00 <ferror@plt+0x170>
  42ba14:	cbz	w0, 42bbb8 <ferror@plt+0x29e28>
  42ba18:	mov	w0, wzr
  42ba1c:	mov	x1, x20
  42ba20:	bl	401f00 <ferror@plt+0x170>
  42ba24:	cbz	w0, 42bbb8 <ferror@plt+0x29e28>
  42ba28:	mov	w0, #0x3                   	// #3
  42ba2c:	mov	x1, x20
  42ba30:	bl	401f00 <ferror@plt+0x170>
  42ba34:	cbz	w0, 42bbb8 <ferror@plt+0x29e28>
  42ba38:	bl	42bc6c <ferror@plt+0x29edc>
  42ba3c:	adrp	x0, 48a000 <warn@@Base+0x48c10>
  42ba40:	add	x0, x0, #0xcd8
  42ba44:	mov	w3, #0x1                   	// #1
  42ba48:	mov	x1, x20
  42ba4c:	mov	w2, wzr
  42ba50:	mov	w4, wzr
  42ba54:	bl	42bca4 <ferror@plt+0x29f14>
  42ba58:	cbz	w0, 42bbb8 <ferror@plt+0x29e28>
  42ba5c:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42ba60:	ldr	x25, [x8, #296]
  42ba64:	cbz	x25, 42bbb8 <ferror@plt+0x29e28>
  42ba68:	adrp	x26, 46f000 <warn@@Base+0x2dc10>
  42ba6c:	mov	x21, xzr
  42ba70:	mov	x22, xzr
  42ba74:	mov	w28, wzr
  42ba78:	add	x26, x26, #0x70a
  42ba7c:	b	42ba8c <ferror@plt+0x29cfc>
  42ba80:	ldr	x22, [x25, #8]
  42ba84:	ldr	x25, [x25, #16]
  42ba88:	cbz	x25, 42bbb8 <ferror@plt+0x29e28>
  42ba8c:	ldr	w8, [x25]
  42ba90:	cmp	w8, #0x2
  42ba94:	b.eq	42bb60 <ferror@plt+0x29dd0>  // b.none
  42ba98:	cmp	w8, #0x1
  42ba9c:	b.eq	42ba80 <ferror@plt+0x29cf0>  // b.none
  42baa0:	cbnz	w8, 42bb68 <ferror@plt+0x29dd8>
  42baa4:	ldr	w8, [x24, #3308]
  42baa8:	cbz	w8, 42bb9c <ferror@plt+0x29e0c>
  42baac:	cbnz	w28, 42bad4 <ferror@plt+0x29d44>
  42bab0:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  42bab4:	mov	w2, #0x5                   	// #5
  42bab8:	mov	x0, xzr
  42babc:	add	x1, x1, #0x68c
  42bac0:	bl	401cc0 <dcgettext@plt>
  42bac4:	adrp	x8, 48a000 <warn@@Base+0x48c10>
  42bac8:	ldr	x1, [x8, #3288]
  42bacc:	bl	401d10 <printf@plt>
  42bad0:	mov	w28, #0x1                   	// #1
  42bad4:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  42bad8:	mov	w2, #0x5                   	// #5
  42badc:	mov	x0, xzr
  42bae0:	add	x1, x1, #0x6be
  42bae4:	bl	401cc0 <dcgettext@plt>
  42bae8:	ldr	x1, [x25, #8]
  42baec:	bl	401d10 <printf@plt>
  42baf0:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  42baf4:	mov	w2, #0x5                   	// #5
  42baf8:	mov	x0, xzr
  42bafc:	add	x1, x1, #0x6cf
  42bb00:	bl	401cc0 <dcgettext@plt>
  42bb04:	mov	x27, x0
  42bb08:	mov	x1, x22
  42bb0c:	cbnz	x22, 42bb28 <ferror@plt+0x29d98>
  42bb10:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  42bb14:	mov	w2, #0x5                   	// #5
  42bb18:	mov	x0, xzr
  42bb1c:	add	x1, x1, #0x6e0
  42bb20:	bl	401cc0 <dcgettext@plt>
  42bb24:	mov	x1, x0
  42bb28:	mov	x0, x27
  42bb2c:	bl	401d10 <printf@plt>
  42bb30:	mov	w2, #0x5                   	// #5
  42bb34:	mov	x0, xzr
  42bb38:	cbz	x21, 42bb80 <ferror@plt+0x29df0>
  42bb3c:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  42bb40:	add	x1, x1, #0x6ec
  42bb44:	bl	401cc0 <dcgettext@plt>
  42bb48:	bl	401d10 <printf@plt>
  42bb4c:	mov	w2, #0x8                   	// #8
  42bb50:	sxtw	x0, w0
  42bb54:	mov	x1, x21
  42bb58:	bl	42ce8c <ferror@plt+0x2b0fc>
  42bb5c:	b	42bb90 <ferror@plt+0x29e00>
  42bb60:	ldr	x21, [x25, #8]
  42bb64:	b	42ba84 <ferror@plt+0x29cf4>
  42bb68:	mov	w2, #0x5                   	// #5
  42bb6c:	mov	x0, xzr
  42bb70:	mov	x1, x26
  42bb74:	bl	401cc0 <dcgettext@plt>
  42bb78:	bl	44132c <error@@Base>
  42bb7c:	b	42ba84 <ferror@plt+0x29cf4>
  42bb80:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  42bb84:	add	x1, x1, #0x6f9
  42bb88:	bl	401cc0 <dcgettext@plt>
  42bb8c:	bl	401d10 <printf@plt>
  42bb90:	adrp	x0, 46b000 <warn@@Base+0x29c10>
  42bb94:	add	x0, x0, #0x7c7
  42bb98:	bl	401bb0 <puts@plt>
  42bb9c:	ldr	w8, [x23, #3260]
  42bba0:	cbz	w8, 42ba84 <ferror@plt+0x29cf4>
  42bba4:	ldr	x1, [x25, #8]
  42bba8:	mov	x0, x19
  42bbac:	mov	x2, x22
  42bbb0:	bl	42cf70 <ferror@plt+0x2b1e0>
  42bbb4:	b	42ba84 <ferror@plt+0x29cf4>
  42bbb8:	ldr	w8, [x23, #3260]
  42bbbc:	cbz	w8, 42bc3c <ferror@plt+0x29eac>
  42bbc0:	mov	w0, #0x29                  	// #41
  42bbc4:	mov	x1, x20
  42bbc8:	bl	401f00 <ferror@plt+0x170>
  42bbcc:	cbz	w0, 42bbf4 <ferror@plt+0x29e64>
  42bbd0:	adrp	x1, 48b000 <warn@@Base+0x49c10>
  42bbd4:	adrp	x2, 42d000 <ferror@plt+0x2b270>
  42bbd8:	adrp	x3, 42d000 <ferror@plt+0x2b270>
  42bbdc:	add	x1, x1, #0xd78
  42bbe0:	add	x2, x2, #0x484
  42bbe4:	add	x3, x3, #0x4f8
  42bbe8:	add	x4, sp, #0x8
  42bbec:	mov	x0, x19
  42bbf0:	bl	42d02c <ferror@plt+0x2b29c>
  42bbf4:	mov	w0, #0x28                  	// #40
  42bbf8:	mov	x1, x20
  42bbfc:	bl	401f00 <ferror@plt+0x170>
  42bc00:	cbz	w0, 42bc28 <ferror@plt+0x29e98>
  42bc04:	adrp	x1, 48b000 <warn@@Base+0x49c10>
  42bc08:	adrp	x2, 42d000 <ferror@plt+0x2b270>
  42bc0c:	adrp	x3, 42d000 <ferror@plt+0x2b270>
  42bc10:	add	x1, x1, #0xd08
  42bc14:	add	x2, x2, #0x514
  42bc18:	add	x3, x3, #0x584
  42bc1c:	add	x4, sp, #0x8
  42bc20:	mov	x0, x19
  42bc24:	bl	42d02c <ferror@plt+0x2b29c>
  42bc28:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42bc2c:	ldr	x8, [x8, #256]
  42bc30:	cbz	x8, 42bc60 <ferror@plt+0x29ed0>
  42bc34:	mov	w0, #0x1                   	// #1
  42bc38:	b	42bc40 <ferror@plt+0x29eb0>
  42bc3c:	mov	w0, wzr
  42bc40:	ldp	x20, x19, [sp, #96]
  42bc44:	ldp	x22, x21, [sp, #80]
  42bc48:	ldp	x24, x23, [sp, #64]
  42bc4c:	ldp	x26, x25, [sp, #48]
  42bc50:	ldp	x28, x27, [sp, #32]
  42bc54:	ldp	x29, x30, [sp, #16]
  42bc58:	add	sp, sp, #0x70
  42bc5c:	ret
  42bc60:	mov	w0, wzr
  42bc64:	str	wzr, [x23, #3260]
  42bc68:	b	42bc40 <ferror@plt+0x29eb0>
  42bc6c:	stp	x29, x30, [sp, #-32]!
  42bc70:	stp	x20, x19, [sp, #16]
  42bc74:	adrp	x19, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42bc78:	ldr	x0, [x19, #296]
  42bc7c:	mov	x29, sp
  42bc80:	cbz	x0, 42bc94 <ferror@plt+0x29f04>
  42bc84:	ldr	x20, [x0, #16]
  42bc88:	bl	401c10 <free@plt>
  42bc8c:	mov	x0, x20
  42bc90:	cbnz	x20, 42bc84 <ferror@plt+0x29ef4>
  42bc94:	str	xzr, [x19, #296]
  42bc98:	ldp	x20, x19, [sp, #16]
  42bc9c:	ldp	x29, x30, [sp], #32
  42bca0:	ret
  42bca4:	sub	sp, sp, #0x180
  42bca8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42bcac:	stp	x29, x30, [sp, #288]
  42bcb0:	stp	x28, x27, [sp, #304]
  42bcb4:	stp	x26, x25, [sp, #320]
  42bcb8:	stp	x24, x23, [sp, #336]
  42bcbc:	stp	x22, x21, [sp, #352]
  42bcc0:	stp	x20, x19, [sp, #368]
  42bcc4:	ldr	w8, [x8, #3252]
  42bcc8:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  42bccc:	ldr	x10, [x0, #32]
  42bcd0:	ldr	x25, [x0, #48]
  42bcd4:	ldr	w9, [x9, #3288]
  42bcd8:	orr	w8, w8, w3
  42bcdc:	add	x29, sp, #0x120
  42bce0:	mov	w21, w4
  42bce4:	mov	w19, w2
  42bce8:	mov	x20, x1
  42bcec:	mov	w24, wzr
  42bcf0:	add	x23, x10, x25
  42bcf4:	orr	w8, w8, w9
  42bcf8:	adrp	x9, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42bcfc:	str	x0, [sp, #136]
  42bd00:	stur	x10, [x29, #-104]
  42bd04:	str	w3, [sp, #144]
  42bd08:	cbz	w8, 42be54 <ferror@plt+0x2a0c4>
  42bd0c:	ldr	w8, [x9, #312]
  42bd10:	orr	w8, w8, w21
  42bd14:	cbnz	w8, 42be54 <ferror@plt+0x2a0c4>
  42bd18:	cmp	x25, #0x1
  42bd1c:	stur	w21, [x29, #-108]
  42bd20:	stur	x25, [x29, #-120]
  42bd24:	b.lt	42ccf4 <ferror@plt+0x2af64>  // b.tstop
  42bd28:	ldur	x22, [x29, #-104]
  42bd2c:	mov	w25, wzr
  42bd30:	mov	w26, #0x4                   	// #4
  42bd34:	mov	w27, #0xffffffff            	// #-1
  42bd38:	adrp	x28, 490000 <stdout@@GLIBC_2.17+0x4180>
  42bd3c:	add	x24, x22, #0x4
  42bd40:	sub	w8, w23, w22
  42bd44:	cmp	x24, x23
  42bd48:	csel	w1, w26, w8, cc  // cc = lo, ul, last
  42bd4c:	sub	w8, w1, #0x1
  42bd50:	cmp	w8, #0x7
  42bd54:	b.ls	42bd80 <ferror@plt+0x29ff0>  // b.plast
  42bd58:	mov	x21, xzr
  42bd5c:	cmp	x21, x27
  42bd60:	b.eq	42bd98 <ferror@plt+0x2a008>  // b.none
  42bd64:	mov	x8, #0xffffffffffff0010    	// #-65520
  42bd68:	movk	x8, #0x0, lsl #16
  42bd6c:	add	x8, x21, x8
  42bd70:	cmp	x8, #0xe
  42bd74:	b.ls	42cdc4 <ferror@plt+0x2b034>  // b.plast
  42bd78:	add	x8, x21, #0x4
  42bd7c:	b	42bdec <ferror@plt+0x2a05c>
  42bd80:	ldr	x8, [x28, #3328]
  42bd84:	mov	x0, x22
  42bd88:	blr	x8
  42bd8c:	mov	x21, x0
  42bd90:	cmp	x21, x27
  42bd94:	b.ne	42bd64 <ferror@plt+0x29fd4>  // b.any
  42bd98:	cmp	x24, x23
  42bd9c:	add	x8, x22, #0xc
  42bda0:	cset	w9, cs  // cs = hs, nlast
  42bda4:	cmp	x8, x23
  42bda8:	cset	w8, cc  // cc = lo, ul, last
  42bdac:	orr	w9, w8, w9
  42bdb0:	lsl	w8, w8, #3
  42bdb4:	sub	w10, w23, w24
  42bdb8:	cmp	w9, #0x0
  42bdbc:	csel	w1, w8, w10, ne  // ne = any
  42bdc0:	sub	w8, w1, #0x1
  42bdc4:	cmp	w8, #0x7
  42bdc8:	b.ls	42bdd8 <ferror@plt+0x2a048>  // b.plast
  42bdcc:	mov	x21, xzr
  42bdd0:	add	x8, x21, #0xc
  42bdd4:	b	42bdec <ferror@plt+0x2a05c>
  42bdd8:	ldr	x8, [x28, #3328]
  42bddc:	mov	x0, x24
  42bde0:	blr	x8
  42bde4:	mov	x21, x0
  42bde8:	add	x8, x0, #0xc
  42bdec:	cmp	x21, #0x1
  42bdf0:	b.lt	42cd24 <ferror@plt+0x2af94>  // b.tstop
  42bdf4:	add	x22, x22, x8
  42bdf8:	ldur	x8, [x29, #-104]
  42bdfc:	cmp	x22, x8
  42be00:	b.cc	42cd24 <ferror@plt+0x2af94>  // b.lo, b.ul, b.last
  42be04:	cmp	x22, x23
  42be08:	add	w25, w25, #0x1
  42be0c:	b.cc	42bd3c <ferror@plt+0x29fac>  // b.lo, b.ul, b.last
  42be10:	cbz	w25, 42ccfc <ferror@plt+0x2af6c>
  42be14:	mov	w21, w25
  42be18:	mov	w1, #0x68                  	// #104
  42be1c:	mov	x0, x21
  42be20:	bl	42b880 <ferror@plt+0x29af0>
  42be24:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42be28:	adrp	x22, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42be2c:	str	x0, [x8, #304]
  42be30:	cbz	x0, 42cd98 <ferror@plt+0x2b008>
  42be34:	mov	w8, #0x68                  	// #104
  42be38:	mul	x2, x21, x8
  42be3c:	mov	w1, wzr
  42be40:	bl	401ad0 <memset@plt>
  42be44:	str	w25, [x22, #316]
  42be48:	mov	w24, w25
  42be4c:	ldur	w21, [x29, #-108]
  42be50:	ldur	x25, [x29, #-120]
  42be54:	ldr	w8, [sp, #144]
  42be58:	cbnz	w8, 42bea4 <ferror@plt+0x2a114>
  42be5c:	mov	w0, #0xa                   	// #10
  42be60:	mov	x1, x20
  42be64:	bl	435168 <ferror@plt+0x333d8>
  42be68:	mov	w0, #0xb                   	// #11
  42be6c:	mov	x1, x20
  42be70:	bl	435168 <ferror@plt+0x333d8>
  42be74:	mov	w0, #0x22                  	// #34
  42be78:	mov	x1, x20
  42be7c:	bl	435168 <ferror@plt+0x333d8>
  42be80:	mov	w0, #0x23                  	// #35
  42be84:	mov	x1, x20
  42be88:	bl	435168 <ferror@plt+0x333d8>
  42be8c:	mov	w0, #0x24                  	// #36
  42be90:	mov	x1, x20
  42be94:	bl	435168 <ferror@plt+0x333d8>
  42be98:	mov	w0, #0x25                  	// #37
  42be9c:	mov	x1, x20
  42bea0:	bl	435168 <ferror@plt+0x333d8>
  42bea4:	mov	w0, w19
  42bea8:	mov	x1, x20
  42beac:	bl	435168 <ferror@plt+0x333d8>
  42beb0:	adrp	x20, 48a000 <warn@@Base+0x48c10>
  42beb4:	add	x20, x20, #0xb88
  42beb8:	mov	w8, #0x70                  	// #112
  42bebc:	umaddl	x22, w19, w8, x20
  42bec0:	ldr	x8, [x22, #32]!
  42bec4:	mov	w19, w19
  42bec8:	cbz	x8, 42ccc8 <ferror@plt+0x2af38>
  42becc:	ldr	w8, [sp, #144]
  42bed0:	cbnz	w8, 42beec <ferror@plt+0x2a15c>
  42bed4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42bed8:	ldr	x8, [x8, #3320]
  42bedc:	cbnz	x8, 42beec <ferror@plt+0x2a15c>
  42bee0:	ldr	x0, [sp, #136]
  42bee4:	mov	w1, wzr
  42bee8:	bl	435ebc <ferror@plt+0x3412c>
  42beec:	cmp	x25, #0x1
  42bef0:	str	w24, [sp, #92]
  42bef4:	b.lt	42cd38 <ferror@plt+0x2afa8>  // b.tstop
  42bef8:	ldr	w8, [sp, #144]
  42befc:	str	x22, [sp, #64]
  42bf00:	ldur	x22, [x29, #-104]
  42bf04:	mov	w24, wzr
  42bf08:	cmp	w8, #0x0
  42bf0c:	mov	w8, #0x70                  	// #112
  42bf10:	madd	x8, x19, x8, x20
  42bf14:	add	x8, x8, #0x30
  42bf18:	str	x8, [sp, #120]
  42bf1c:	cset	w8, eq  // eq = none
  42bf20:	stp	w8, wzr, [sp, #72]
  42bf24:	b	42bf3c <ferror@plt+0x2a1ac>
  42bf28:	cmp	w8, #0xb
  42bf2c:	b.ne	42cd30 <ferror@plt+0x2afa0>  // b.any
  42bf30:	cmp	x22, x23
  42bf34:	add	w24, w24, #0x1
  42bf38:	b.cs	42cd38 <ferror@plt+0x2afa8>  // b.hs, b.nlast
  42bf3c:	add	x19, x22, #0x4
  42bf40:	sub	w8, w23, w22
  42bf44:	cmp	x19, x23
  42bf48:	mov	w9, #0x4                   	// #4
  42bf4c:	csel	w1, w9, w8, cc  // cc = lo, ul, last
  42bf50:	sub	w8, w1, #0x1
  42bf54:	stur	w24, [x29, #-140]
  42bf58:	mov	x24, xzr
  42bf5c:	cmp	w8, #0x7
  42bf60:	stp	xzr, xzr, [x29, #-24]
  42bf64:	b.hi	42bf7c <ferror@plt+0x2a1ec>  // b.pmore
  42bf68:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42bf6c:	ldr	x8, [x8, #3328]
  42bf70:	mov	x0, x22
  42bf74:	blr	x8
  42bf78:	mov	x24, x0
  42bf7c:	mov	w8, #0xffffffff            	// #-1
  42bf80:	cmp	x24, x8
  42bf84:	b.ne	42bfc4 <ferror@plt+0x2a234>  // b.any
  42bf88:	cmp	x19, x23
  42bf8c:	add	x20, x22, #0xc
  42bf90:	cset	w8, cs  // cs = hs, nlast
  42bf94:	cmp	x20, x23
  42bf98:	cset	w9, cc  // cc = lo, ul, last
  42bf9c:	orr	w8, w9, w8
  42bfa0:	lsl	w9, w9, #3
  42bfa4:	sub	w10, w23, w19
  42bfa8:	cmp	w8, #0x0
  42bfac:	csel	w1, w9, w10, ne  // ne = any
  42bfb0:	sub	w8, w1, #0x1
  42bfb4:	cmp	w8, #0x7
  42bfb8:	b.ls	42bfd0 <ferror@plt+0x2a240>  // b.plast
  42bfbc:	mov	x24, xzr
  42bfc0:	b	42bfe4 <ferror@plt+0x2a254>
  42bfc4:	mov	w27, #0x4                   	// #4
  42bfc8:	mov	w25, #0x4                   	// #4
  42bfcc:	b	42bff0 <ferror@plt+0x2a260>
  42bfd0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42bfd4:	ldr	x8, [x8, #3328]
  42bfd8:	mov	x0, x19
  42bfdc:	blr	x8
  42bfe0:	mov	x24, x0
  42bfe4:	mov	w27, #0x8                   	// #8
  42bfe8:	mov	x19, x20
  42bfec:	mov	w25, #0xc                   	// #12
  42bff0:	add	x28, x19, #0x2
  42bff4:	cmp	x28, x23
  42bff8:	b.cs	42c004 <ferror@plt+0x2a274>  // b.hs, b.nlast
  42bffc:	mov	w1, #0x2                   	// #2
  42c000:	b	42c018 <ferror@plt+0x2a288>
  42c004:	cmp	x19, x23
  42c008:	b.cs	42c014 <ferror@plt+0x2a284>  // b.hs, b.nlast
  42c00c:	sub	w1, w23, w19
  42c010:	b	42c018 <ferror@plt+0x2a288>
  42c014:	mov	w1, wzr
  42c018:	sub	w8, w1, #0x1
  42c01c:	cmp	w8, #0x7
  42c020:	b.ls	42c02c <ferror@plt+0x2a29c>  // b.plast
  42c024:	mov	w20, wzr
  42c028:	b	42c040 <ferror@plt+0x2a2b0>
  42c02c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42c030:	ldr	x8, [x8, #3328]
  42c034:	mov	x0, x19
  42c038:	blr	x8
  42c03c:	mov	x20, x0
  42c040:	ldur	x8, [x29, #-104]
  42c044:	mov	w1, w21
  42c048:	sub	x0, x22, x8
  42c04c:	stur	x0, [x29, #-136]
  42c050:	bl	436160 <ferror@plt+0x343d0>
  42c054:	and	w8, w20, #0xffff
  42c058:	cmp	w8, #0x5
  42c05c:	stur	w8, [x29, #-120]
  42c060:	stur	x0, [x29, #-128]
  42c064:	b.cs	42c080 <ferror@plt+0x2a2f0>  // b.hs, b.nlast
  42c068:	ldur	x20, [x29, #-136]
  42c06c:	mov	w8, #0x1                   	// #1
  42c070:	stur	w21, [x29, #-108]
  42c074:	mov	w26, #0xff                  	// #255
  42c078:	str	x8, [sp, #112]
  42c07c:	b	42c128 <ferror@plt+0x2a398>
  42c080:	cmp	x28, x23
  42c084:	add	x21, x19, #0x3
  42c088:	cset	w8, cs  // cs = hs, nlast
  42c08c:	cmp	x21, x23
  42c090:	cset	w9, cc  // cc = lo, ul, last
  42c094:	orr	w8, w9, w8
  42c098:	sub	w10, w23, w28
  42c09c:	cmp	w8, #0x0
  42c0a0:	csel	w1, w9, w10, ne  // ne = any
  42c0a4:	sub	w8, w1, #0x1
  42c0a8:	cmp	w8, #0x7
  42c0ac:	b.ls	42c0b8 <ferror@plt+0x2a328>  // b.plast
  42c0b0:	mov	w0, wzr
  42c0b4:	b	42c0c8 <ferror@plt+0x2a338>
  42c0b8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42c0bc:	ldr	x8, [x8, #3328]
  42c0c0:	mov	x0, x28
  42c0c4:	blr	x8
  42c0c8:	cmp	x21, x23
  42c0cc:	add	x28, x19, #0x4
  42c0d0:	cset	w8, cs  // cs = hs, nlast
  42c0d4:	cmp	w0, #0x2
  42c0d8:	cset	w9, eq  // eq = none
  42c0dc:	cmp	x28, x23
  42c0e0:	stur	w9, [x29, #-108]
  42c0e4:	cset	w9, cc  // cc = lo, ul, last
  42c0e8:	orr	w8, w9, w8
  42c0ec:	ldur	x20, [x29, #-136]
  42c0f0:	sub	w10, w23, w21
  42c0f4:	cmp	w8, #0x0
  42c0f8:	csel	w1, w9, w10, ne  // ne = any
  42c0fc:	sub	w8, w1, #0x1
  42c100:	cmp	w8, #0x7
  42c104:	str	x0, [sp, #112]
  42c108:	b.ls	42c114 <ferror@plt+0x2a384>  // b.plast
  42c10c:	mov	w26, wzr
  42c110:	b	42c128 <ferror@plt+0x2a398>
  42c114:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42c118:	ldr	x8, [x8, #3328]
  42c11c:	mov	x0, x21
  42c120:	blr	x8
  42c124:	mov	x26, x0
  42c128:	ldur	x21, [x29, #-128]
  42c12c:	add	x19, x28, x27
  42c130:	cmp	x19, x23
  42c134:	mov	w1, w27
  42c138:	b.cc	42c150 <ferror@plt+0x2a3c0>  // b.lo, b.ul, b.last
  42c13c:	cmp	x28, x23
  42c140:	b.cs	42c14c <ferror@plt+0x2a3bc>  // b.hs, b.nlast
  42c144:	sub	w1, w23, w28
  42c148:	b	42c150 <ferror@plt+0x2a3c0>
  42c14c:	mov	w1, wzr
  42c150:	sub	w8, w1, #0x1
  42c154:	cmp	w8, #0x7
  42c158:	b.ls	42c174 <ferror@plt+0x2a3e4>  // b.plast
  42c15c:	mov	x28, xzr
  42c160:	ldr	x8, [sp, #120]
  42c164:	cbz	x21, 42c190 <ferror@plt+0x2a400>
  42c168:	ldr	x9, [x21, #32]
  42c16c:	add	x8, x21, #0x60
  42c170:	b	42c194 <ferror@plt+0x2a404>
  42c174:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42c178:	ldr	x8, [x8, #3328]
  42c17c:	mov	x0, x28
  42c180:	blr	x8
  42c184:	mov	x28, x0
  42c188:	ldr	x8, [sp, #120]
  42c18c:	cbnz	x21, 42c168 <ferror@plt+0x2a3d8>
  42c190:	mov	x9, xzr
  42c194:	ldr	x8, [x8]
  42c198:	stp	x9, x8, [sp, #96]
  42c19c:	ldur	w8, [x29, #-120]
  42c1a0:	cmp	w8, #0x4
  42c1a4:	b.hi	42c1e0 <ferror@plt+0x2a450>  // b.pmore
  42c1a8:	cmp	x19, x23
  42c1ac:	add	x21, x19, #0x1
  42c1b0:	cset	w8, cs  // cs = hs, nlast
  42c1b4:	cmp	x21, x23
  42c1b8:	cset	w9, cc  // cc = lo, ul, last
  42c1bc:	orr	w8, w9, w8
  42c1c0:	sub	w10, w23, w19
  42c1c4:	cmp	w8, #0x0
  42c1c8:	csel	w1, w9, w10, ne  // ne = any
  42c1cc:	sub	w8, w1, #0x1
  42c1d0:	cmp	w8, #0x7
  42c1d4:	b.ls	42c1e8 <ferror@plt+0x2a458>  // b.plast
  42c1d8:	mov	w26, wzr
  42c1dc:	b	42c1fc <ferror@plt+0x2a46c>
  42c1e0:	mov	x21, x19
  42c1e4:	b	42c1fc <ferror@plt+0x2a46c>
  42c1e8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42c1ec:	ldr	x8, [x8, #3328]
  42c1f0:	mov	x0, x19
  42c1f4:	blr	x8
  42c1f8:	mov	x26, x0
  42c1fc:	sub	w8, w26, #0x2
  42c200:	and	w8, w8, #0xff
  42c204:	cmp	w8, #0x7
  42c208:	b.cc	42c234 <ferror@plt+0x2a4a4>  // b.lo, b.ul, b.last
  42c20c:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c210:	mov	w2, #0x5                   	// #5
  42c214:	mov	x0, xzr
  42c218:	add	x1, x1, #0xbf0
  42c21c:	and	w19, w26, #0xff
  42c220:	bl	401cc0 <dcgettext@plt>
  42c224:	mov	w1, w19
  42c228:	mov	w2, w27
  42c22c:	bl	4413f0 <warn@@Base>
  42c230:	mov	w26, w27
  42c234:	ldur	w8, [x29, #-108]
  42c238:	str	x28, [sp, #128]
  42c23c:	cbz	w8, 42c294 <ferror@plt+0x2a504>
  42c240:	add	x19, x21, #0x8
  42c244:	cmp	x19, x23
  42c248:	b.ls	42c254 <ferror@plt+0x2a4c4>  // b.plast
  42c24c:	stp	xzr, xzr, [x29, #-24]
  42c250:	b	42c264 <ferror@plt+0x2a4d4>
  42c254:	sub	x1, x29, #0x10
  42c258:	sub	x2, x29, #0x18
  42c25c:	mov	x0, x21
  42c260:	bl	441840 <warn@@Base+0x450>
  42c264:	add	x21, x19, x27
  42c268:	cmp	x21, x23
  42c26c:	mov	w1, w27
  42c270:	b.cc	42c288 <ferror@plt+0x2a4f8>  // b.lo, b.ul, b.last
  42c274:	cmp	x19, x23
  42c278:	b.cs	42c284 <ferror@plt+0x2a4f4>  // b.hs, b.nlast
  42c27c:	sub	w1, w23, w19
  42c280:	b	42c288 <ferror@plt+0x2a4f8>
  42c284:	mov	w1, wzr
  42c288:	sub	w8, w1, #0x1
  42c28c:	cmp	w8, #0x7
  42c290:	b.ls	42c29c <ferror@plt+0x2a50c>  // b.plast
  42c294:	mov	x28, xzr
  42c298:	b	42c2b0 <ferror@plt+0x2a520>
  42c29c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42c2a0:	ldr	x8, [x8, #3328]
  42c2a4:	mov	x0, x19
  42c2a8:	blr	x8
  42c2ac:	mov	x28, x0
  42c2b0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42c2b4:	ldr	x8, [x8, #3320]
  42c2b8:	add	x9, x25, x24
  42c2bc:	add	x9, x9, x20
  42c2c0:	cmp	x8, x9
  42c2c4:	b.ls	42c2e4 <ferror@plt+0x2a554>  // b.plast
  42c2c8:	add	x8, x22, x24
  42c2cc:	add	x22, x8, x25
  42c2d0:	ldur	w21, [x29, #-108]
  42c2d4:	ldur	w24, [x29, #-140]
  42c2d8:	mov	w8, #0xb                   	// #11
  42c2dc:	cbnz	w8, 42bf28 <ferror@plt+0x2a198>
  42c2e0:	b	42bf30 <ferror@plt+0x2a1a0>
  42c2e4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42c2e8:	ldr	w8, [x8, #3252]
  42c2ec:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  42c2f0:	ldr	w10, [sp, #144]
  42c2f4:	ldr	w9, [x9, #3288]
  42c2f8:	orr	w8, w8, w10
  42c2fc:	orr	w8, w8, w9
  42c300:	cbz	w8, 42c354 <ferror@plt+0x2a5c4>
  42c304:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42c308:	ldr	w8, [x8, #312]
  42c30c:	ldur	w9, [x29, #-108]
  42c310:	orr	w8, w8, w9
  42c314:	cbnz	w8, 42c354 <ferror@plt+0x2a5c4>
  42c318:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42c31c:	ldr	x8, [x8, #304]
  42c320:	ldur	w10, [x29, #-140]
  42c324:	mov	w11, #0x68                  	// #104
  42c328:	and	w9, w26, #0xff
  42c32c:	umaddl	x8, w10, w11, x8
  42c330:	stp	w9, w27, [x8]
  42c334:	ldur	w9, [x29, #-120]
  42c338:	stp	x20, xzr, [x8, #16]
  42c33c:	str	xzr, [x8, #48]
  42c340:	stp	xzr, xzr, [x8, #64]
  42c344:	str	w9, [x8, #8]
  42c348:	mov	w9, #0xffffffff            	// #-1
  42c34c:	stp	x9, x9, [x8, #32]
  42c350:	stp	xzr, xzr, [x8, #88]
  42c354:	ldr	w8, [sp, #144]
  42c358:	cbnz	w8, 42c60c <ferror@plt+0x2a87c>
  42c35c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42c360:	ldr	x8, [x8, #3320]
  42c364:	cbnz	x8, 42c60c <ferror@plt+0x2a87c>
  42c368:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c36c:	mov	w2, #0x5                   	// #5
  42c370:	mov	x0, xzr
  42c374:	add	x1, x1, #0xc30
  42c378:	bl	401cc0 <dcgettext@plt>
  42c37c:	adrp	x8, 474000 <warn@@Base+0x32c10>
  42c380:	add	x8, x8, #0x6a
  42c384:	mov	x19, x0
  42c388:	mov	x1, x20
  42c38c:	mov	x0, x8
  42c390:	mov	x20, x8
  42c394:	bl	436148 <ferror@plt+0x343b8>
  42c398:	mov	x1, x0
  42c39c:	mov	x0, x19
  42c3a0:	bl	401d10 <printf@plt>
  42c3a4:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c3a8:	mov	w2, #0x5                   	// #5
  42c3ac:	mov	x0, xzr
  42c3b0:	add	x1, x1, #0xc53
  42c3b4:	bl	401cc0 <dcgettext@plt>
  42c3b8:	mov	x19, x0
  42c3bc:	mov	x0, x20
  42c3c0:	mov	x1, x24
  42c3c4:	bl	436148 <ferror@plt+0x343b8>
  42c3c8:	adrp	x8, 453000 <warn@@Base+0x11c10>
  42c3cc:	adrp	x9, 453000 <warn@@Base+0x11c10>
  42c3d0:	cmp	w27, #0x8
  42c3d4:	add	x8, x8, #0xe5
  42c3d8:	add	x9, x9, #0xdc
  42c3dc:	mov	x1, x0
  42c3e0:	csel	x2, x9, x8, eq  // eq = none
  42c3e4:	mov	x0, x19
  42c3e8:	bl	401d10 <printf@plt>
  42c3ec:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c3f0:	mov	w2, #0x5                   	// #5
  42c3f4:	mov	x0, xzr
  42c3f8:	add	x1, x1, #0xc70
  42c3fc:	bl	401cc0 <dcgettext@plt>
  42c400:	ldur	w1, [x29, #-120]
  42c404:	bl	401d10 <printf@plt>
  42c408:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c40c:	mov	w2, #0x5                   	// #5
  42c410:	mov	x0, xzr
  42c414:	add	x1, x1, #0xc86
  42c418:	bl	401cc0 <dcgettext@plt>
  42c41c:	ldr	x1, [sp, #128]
  42c420:	mov	x19, x0
  42c424:	mov	x0, x20
  42c428:	bl	436148 <ferror@plt+0x343b8>
  42c42c:	mov	x1, x0
  42c430:	mov	x0, x19
  42c434:	bl	401d10 <printf@plt>
  42c438:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c43c:	mov	w2, #0x5                   	// #5
  42c440:	mov	x0, xzr
  42c444:	add	x1, x1, #0xc9e
  42c448:	bl	401cc0 <dcgettext@plt>
  42c44c:	and	w1, w26, #0xff
  42c450:	bl	401d10 <printf@plt>
  42c454:	ldur	w8, [x29, #-108]
  42c458:	cbz	w8, 42c4c4 <ferror@plt+0x2a734>
  42c45c:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c460:	mov	w2, #0x5                   	// #5
  42c464:	mov	x0, xzr
  42c468:	add	x1, x1, #0xcb4
  42c46c:	bl	401cc0 <dcgettext@plt>
  42c470:	ldp	x1, x8, [x29, #-24]
  42c474:	mov	x19, x0
  42c478:	sub	x2, x29, #0x58
  42c47c:	mov	x0, x8
  42c480:	bl	435fbc <ferror@plt+0x3422c>
  42c484:	mov	x1, x0
  42c488:	mov	x0, x19
  42c48c:	bl	401d10 <printf@plt>
  42c490:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c494:	mov	w2, #0x5                   	// #5
  42c498:	mov	x0, xzr
  42c49c:	add	x1, x1, #0xccc
  42c4a0:	bl	401cc0 <dcgettext@plt>
  42c4a4:	mov	x19, x0
  42c4a8:	adrp	x0, 474000 <warn@@Base+0x32c10>
  42c4ac:	add	x0, x0, #0x6a
  42c4b0:	mov	x1, x28
  42c4b4:	bl	436148 <ferror@plt+0x343b8>
  42c4b8:	mov	x1, x0
  42c4bc:	mov	x0, x19
  42c4c0:	bl	401d10 <printf@plt>
  42c4c4:	ldp	x20, x8, [x29, #-136]
  42c4c8:	cbz	x8, 42c60c <ferror@plt+0x2a87c>
  42c4cc:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c4d0:	mov	w2, #0x5                   	// #5
  42c4d4:	mov	x0, xzr
  42c4d8:	add	x1, x1, #0xce4
  42c4dc:	bl	401cc0 <dcgettext@plt>
  42c4e0:	bl	401d10 <printf@plt>
  42c4e4:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c4e8:	mov	w2, #0x5                   	// #5
  42c4ec:	mov	x0, xzr
  42c4f0:	add	x1, x1, #0xcff
  42c4f4:	bl	401cc0 <dcgettext@plt>
  42c4f8:	str	x25, [sp, #80]
  42c4fc:	ldur	x25, [x29, #-128]
  42c500:	adrp	x20, 474000 <warn@@Base+0x32c10>
  42c504:	add	x20, x20, #0x6a
  42c508:	mov	x19, x0
  42c50c:	ldr	x1, [x25, #32]
  42c510:	mov	x0, x20
  42c514:	bl	436148 <ferror@plt+0x343b8>
  42c518:	ldr	x1, [x25, #96]
  42c51c:	mov	x28, x0
  42c520:	mov	x0, x20
  42c524:	bl	436148 <ferror@plt+0x343b8>
  42c528:	mov	x2, x0
  42c52c:	mov	x0, x19
  42c530:	mov	x1, x28
  42c534:	bl	401d10 <printf@plt>
  42c538:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c53c:	mov	w2, #0x5                   	// #5
  42c540:	mov	x0, xzr
  42c544:	add	x1, x1, #0xd28
  42c548:	bl	401cc0 <dcgettext@plt>
  42c54c:	ldr	x1, [x25, #40]
  42c550:	mov	x19, x0
  42c554:	mov	x0, x20
  42c558:	bl	436148 <ferror@plt+0x343b8>
  42c55c:	ldr	x1, [x25, #104]
  42c560:	mov	x28, x0
  42c564:	mov	x0, x20
  42c568:	bl	436148 <ferror@plt+0x343b8>
  42c56c:	mov	x2, x0
  42c570:	mov	x0, x19
  42c574:	mov	x1, x28
  42c578:	bl	401d10 <printf@plt>
  42c57c:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c580:	mov	w2, #0x5                   	// #5
  42c584:	mov	x0, xzr
  42c588:	add	x1, x1, #0xd51
  42c58c:	bl	401cc0 <dcgettext@plt>
  42c590:	ldr	x1, [x25, #48]
  42c594:	mov	x19, x0
  42c598:	mov	x0, x20
  42c59c:	bl	436148 <ferror@plt+0x343b8>
  42c5a0:	ldr	x1, [x25, #112]
  42c5a4:	mov	x28, x0
  42c5a8:	mov	x0, x20
  42c5ac:	bl	436148 <ferror@plt+0x343b8>
  42c5b0:	mov	x2, x0
  42c5b4:	mov	x0, x19
  42c5b8:	mov	x1, x28
  42c5bc:	bl	401d10 <printf@plt>
  42c5c0:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c5c4:	mov	w2, #0x5                   	// #5
  42c5c8:	mov	x0, xzr
  42c5cc:	add	x1, x1, #0xd7a
  42c5d0:	bl	401cc0 <dcgettext@plt>
  42c5d4:	ldr	x1, [x25, #56]
  42c5d8:	mov	x19, x0
  42c5dc:	mov	x0, x20
  42c5e0:	bl	436148 <ferror@plt+0x343b8>
  42c5e4:	ldr	x1, [x25, #120]
  42c5e8:	ldr	x25, [sp, #80]
  42c5ec:	mov	x28, x0
  42c5f0:	mov	x0, x20
  42c5f4:	ldur	x20, [x29, #-136]
  42c5f8:	bl	436148 <ferror@plt+0x343b8>
  42c5fc:	mov	x2, x0
  42c600:	mov	x0, x19
  42c604:	mov	x1, x28
  42c608:	bl	401d10 <printf@plt>
  42c60c:	add	x8, x25, x20
  42c610:	adds	x8, x8, x24
  42c614:	b.cs	42c628 <ferror@plt+0x2a898>  // b.hs, b.nlast
  42c618:	ldr	x9, [sp, #136]
  42c61c:	ldr	x9, [x9, #48]
  42c620:	cmp	x8, x9
  42c624:	b.ls	42c688 <ferror@plt+0x2a8f8>  // b.plast
  42c628:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c62c:	mov	w2, #0x5                   	// #5
  42c630:	mov	x0, xzr
  42c634:	add	x1, x1, #0xda3
  42c638:	bl	401cc0 <dcgettext@plt>
  42c63c:	ldr	x8, [sp, #136]
  42c640:	mov	x21, x20
  42c644:	mov	x20, x0
  42c648:	adrp	x0, 474000 <warn@@Base+0x32c10>
  42c64c:	ldr	x19, [x8, #16]
  42c650:	add	x0, x0, #0x6a
  42c654:	mov	x1, x24
  42c658:	bl	436148 <ferror@plt+0x343b8>
  42c65c:	mov	x3, x0
  42c660:	mov	x0, x20
  42c664:	mov	x1, x19
  42c668:	mov	x2, x21
  42c66c:	bl	4413f0 <warn@@Base>
  42c670:	ldur	w24, [x29, #-140]
  42c674:	mov	w8, #0x9                   	// #9
  42c678:	str	w24, [sp, #92]
  42c67c:	ldur	w21, [x29, #-108]
  42c680:	cbnz	w8, 42bf28 <ferror@plt+0x2a198>
  42c684:	b	42bf30 <ferror@plt+0x2a1a0>
  42c688:	add	x8, x25, x24
  42c68c:	ldur	w24, [x29, #-120]
  42c690:	add	x22, x22, x8
  42c694:	sub	w9, w24, #0x2
  42c698:	cmp	w9, #0x4
  42c69c:	b.cc	42c6dc <ferror@plt+0x2a94c>  // b.lo, b.ul, b.last
  42c6a0:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c6a4:	mov	w2, #0x5                   	// #5
  42c6a8:	mov	x0, xzr
  42c6ac:	add	x1, x1, #0xddd
  42c6b0:	bl	401cc0 <dcgettext@plt>
  42c6b4:	mov	x19, x0
  42c6b8:	adrp	x0, 474000 <warn@@Base+0x32c10>
  42c6bc:	add	x0, x0, #0x6a
  42c6c0:	mov	x1, x20
  42c6c4:	bl	436148 <ferror@plt+0x343b8>
  42c6c8:	mov	x1, x0
  42c6cc:	mov	x0, x19
  42c6d0:	mov	w2, w24
  42c6d4:	bl	4413f0 <warn@@Base>
  42c6d8:	b	42c2d0 <ferror@plt+0x2a540>
  42c6dc:	ldr	x25, [sp, #112]
  42c6e0:	ldur	w24, [x29, #-140]
  42c6e4:	sub	w8, w25, #0x1
  42c6e8:	cmp	w8, #0x2
  42c6ec:	b.cs	42c740 <ferror@plt+0x2a9b0>  // b.hs, b.nlast
  42c6f0:	bl	42d79c <ferror@plt+0x2ba0c>
  42c6f4:	ldr	x25, [sp, #128]
  42c6f8:	ldr	x28, [sp, #104]
  42c6fc:	cmp	x25, x28
  42c700:	b.cs	42c780 <ferror@plt+0x2a9f0>  // b.hs, b.nlast
  42c704:	ldr	x20, [sp, #120]
  42c708:	ldr	x9, [sp, #96]
  42c70c:	ldr	x8, [x20]
  42c710:	add	x19, x28, x9
  42c714:	cmp	x19, x8
  42c718:	b.ls	42c7ac <ferror@plt+0x2aa1c>  // b.plast
  42c71c:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c720:	mov	w2, #0x5                   	// #5
  42c724:	mov	x0, xzr
  42c728:	add	x1, x1, #0xeb9
  42c72c:	bl	401cc0 <dcgettext@plt>
  42c730:	ldr	x2, [x20]
  42c734:	mov	x1, x19
  42c738:	bl	4413f0 <warn@@Base>
  42c73c:	b	42c7c4 <ferror@plt+0x2aa34>
  42c740:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c744:	mov	w2, #0x5                   	// #5
  42c748:	mov	x0, xzr
  42c74c:	add	x1, x1, #0xe22
  42c750:	bl	401cc0 <dcgettext@plt>
  42c754:	mov	x19, x0
  42c758:	adrp	x0, 474000 <warn@@Base+0x32c10>
  42c75c:	add	x0, x0, #0x6a
  42c760:	mov	x1, x20
  42c764:	bl	436148 <ferror@plt+0x343b8>
  42c768:	mov	x1, x0
  42c76c:	mov	x0, x19
  42c770:	mov	w2, w25
  42c774:	bl	4413f0 <warn@@Base>
  42c778:	mov	w8, #0xb                   	// #11
  42c77c:	b	42c67c <ferror@plt+0x2a8ec>
  42c780:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c784:	mov	w2, #0x5                   	// #5
  42c788:	mov	x0, xzr
  42c78c:	add	x1, x1, #0xe62
  42c790:	bl	401cc0 <dcgettext@plt>
  42c794:	mov	x1, x25
  42c798:	mov	x2, x28
  42c79c:	bl	4413f0 <warn@@Base>
  42c7a0:	cmp	x21, x22
  42c7a4:	b.cc	42c7d0 <ferror@plt+0x2aa40>  // b.lo, b.ul, b.last
  42c7a8:	b	42ccc0 <ferror@plt+0x2af30>
  42c7ac:	ldr	x8, [sp, #64]
  42c7b0:	ldr	x8, [x8]
  42c7b4:	add	x8, x8, x9
  42c7b8:	add	x0, x8, x25
  42c7bc:	add	x1, x8, x28
  42c7c0:	bl	4361d0 <ferror@plt+0x34440>
  42c7c4:	ldur	x20, [x29, #-136]
  42c7c8:	cmp	x21, x22
  42c7cc:	b.cs	42ccc0 <ferror@plt+0x2af30>  // b.hs, b.nlast
  42c7d0:	mov	w8, w24
  42c7d4:	str	x8, [sp, #96]
  42c7d8:	and	x8, x26, #0xff
  42c7dc:	mov	w25, wzr
  42c7e0:	str	x8, [sp, #112]
  42c7e4:	mov	w8, #0xffffffff            	// #-1
  42c7e8:	str	wzr, [sp, #80]
  42c7ec:	str	w8, [sp, #104]
  42c7f0:	b	42c834 <ferror@plt+0x2aaa4>
  42c7f4:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c7f8:	mov	w2, #0x5                   	// #5
  42c7fc:	mov	x0, xzr
  42c800:	add	x1, x1, #0xfdf
  42c804:	bl	401cc0 <dcgettext@plt>
  42c808:	mov	x1, x26
  42c80c:	mov	x2, x28
  42c810:	bl	4413f0 <warn@@Base>
  42c814:	ldr	w25, [sp, #128]
  42c818:	str	wzr, [sp, #76]
  42c81c:	mov	w8, #0x1                   	// #1
  42c820:	cbz	w8, 42c82c <ferror@plt+0x2aa9c>
  42c824:	cmp	w8, #0x2e
  42c828:	b.ne	42ccb8 <ferror@plt+0x2af28>  // b.any
  42c82c:	cmp	x21, x22
  42c830:	b.cs	42ccc0 <ferror@plt+0x2af30>  // b.hs, b.nlast
  42c834:	ldur	x8, [x29, #-104]
  42c838:	sub	x3, x29, #0x58
  42c83c:	sub	x4, x29, #0x5c
  42c840:	mov	x0, x21
  42c844:	mov	x1, x22
  42c848:	mov	w2, wzr
  42c84c:	sub	x26, x21, x8
  42c850:	bl	42b410 <ferror@plt+0x29680>
  42c854:	mov	x28, x0
  42c858:	ldp	w0, w8, [x29, #-92]
  42c85c:	add	x21, x21, x8
  42c860:	bl	4363b8 <ferror@plt+0x34628>
  42c864:	cbz	x28, 42c87c <ferror@plt+0x2aaec>
  42c868:	ldr	w8, [sp, #144]
  42c86c:	str	w25, [sp, #128]
  42c870:	cbz	w8, 42c9c0 <ferror@plt+0x2ac30>
  42c874:	mov	w25, #0x1                   	// #1
  42c878:	b	42ca80 <ferror@plt+0x2acf0>
  42c87c:	cmp	x22, x23
  42c880:	b.ne	42c8bc <ferror@plt+0x2ab2c>  // b.any
  42c884:	cbnz	w25, 42c8bc <ferror@plt+0x2ab2c>
  42c888:	cmp	x21, x22
  42c88c:	mov	x8, x21
  42c890:	b.cs	42c8ac <ferror@plt+0x2ab1c>  // b.hs, b.nlast
  42c894:	mov	x8, x21
  42c898:	ldrb	w9, [x8]
  42c89c:	cbnz	w9, 42c8ac <ferror@plt+0x2ab1c>
  42c8a0:	add	x8, x8, #0x1
  42c8a4:	cmp	x22, x8
  42c8a8:	b.ne	42c898 <ferror@plt+0x2ab08>  // b.any
  42c8ac:	cmp	x8, x22
  42c8b0:	mov	w8, #0x2f                  	// #47
  42c8b4:	csel	w8, w8, wzr, eq  // eq = none
  42c8b8:	b.eq	42ca34 <ferror@plt+0x2aca4>  // b.none
  42c8bc:	ldr	w8, [sp, #144]
  42c8c0:	cbnz	w8, 42c90c <ferror@plt+0x2ab7c>
  42c8c4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42c8c8:	ldr	x8, [x8, #3320]
  42c8cc:	cmp	x26, x8
  42c8d0:	b.cc	42c90c <ferror@plt+0x2ab7c>  // b.lo, b.ul, b.last
  42c8d4:	adrp	x8, 48a000 <warn@@Base+0x48c10>
  42c8d8:	ldr	w8, [x8, #2944]
  42c8dc:	cmn	w8, #0x1
  42c8e0:	b.eq	42c8ec <ferror@plt+0x2ab5c>  // b.none
  42c8e4:	cmp	w25, w8
  42c8e8:	b.ge	42c90c <ferror@plt+0x2ab7c>  // b.tcont
  42c8ec:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c8f0:	mov	w2, #0x5                   	// #5
  42c8f4:	mov	x0, xzr
  42c8f8:	add	x1, x1, #0xf0e
  42c8fc:	bl	401cc0 <dcgettext@plt>
  42c900:	mov	w1, w25
  42c904:	mov	x2, x26
  42c908:	bl	401d10 <printf@plt>
  42c90c:	cmp	w25, #0x0
  42c910:	sub	w19, w25, #0x1
  42c914:	b.gt	42c97c <ferror@plt+0x2abec>
  42c918:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42c91c:	ldr	w8, [x8, #396]
  42c920:	cmp	w8, #0x2
  42c924:	b.hi	42c97c <ferror@plt+0x2abec>  // b.pmore
  42c928:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c92c:	mov	w2, #0x5                   	// #5
  42c930:	mov	x0, xzr
  42c934:	add	x1, x1, #0xf2c
  42c938:	bl	401cc0 <dcgettext@plt>
  42c93c:	ldr	x8, [sp, #136]
  42c940:	mov	x1, x26
  42c944:	ldr	x2, [x8, #16]
  42c948:	bl	4413f0 <warn@@Base>
  42c94c:	adrp	x9, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42c950:	ldr	w8, [x9, #396]
  42c954:	add	w8, w8, #0x1
  42c958:	cmp	w8, #0x3
  42c95c:	str	w8, [x9, #396]
  42c960:	b.ne	42c97c <ferror@plt+0x2abec>  // b.any
  42c964:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42c968:	mov	w2, #0x5                   	// #5
  42c96c:	mov	x0, xzr
  42c970:	add	x1, x1, #0xf6f
  42c974:	bl	401cc0 <dcgettext@plt>
  42c978:	bl	4413f0 <warn@@Base>
  42c97c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42c980:	ldr	x8, [x8, #3320]
  42c984:	ldr	w9, [sp, #104]
  42c988:	cmp	x8, #0x0
  42c98c:	cset	w8, eq  // eq = none
  42c990:	cmp	w25, w9
  42c994:	cset	w9, gt
  42c998:	orr	w8, w9, w8
  42c99c:	ldr	w9, [sp, #76]
  42c9a0:	cmp	w8, #0x0
  42c9a4:	mov	w8, #0x2e                  	// #46
  42c9a8:	csinc	w8, w8, wzr, ne  // ne = any
  42c9ac:	csinc	w9, w9, wzr, ne  // ne = any
  42c9b0:	str	w9, [sp, #76]
  42c9b4:	mov	w25, w19
  42c9b8:	cbnz	w8, 42c824 <ferror@plt+0x2aa94>
  42c9bc:	b	42c82c <ferror@plt+0x2aa9c>
  42c9c0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42c9c4:	ldr	x9, [x8, #3320]
  42c9c8:	cmp	x26, x9
  42c9cc:	b.cs	42c9d8 <ferror@plt+0x2ac48>  // b.hs, b.nlast
  42c9d0:	mov	w25, wzr
  42c9d4:	b	42ca80 <ferror@plt+0x2acf0>
  42c9d8:	adrp	x8, 48a000 <warn@@Base+0x48c10>
  42c9dc:	ldr	w8, [x8, #2944]
  42c9e0:	ccmp	x9, #0x0, #0x4, eq  // eq = none
  42c9e4:	ldr	w9, [sp, #104]
  42c9e8:	mov	w19, w25
  42c9ec:	csel	w9, w25, w9, ne  // ne = any
  42c9f0:	cmn	w8, #0x1
  42c9f4:	str	w9, [sp, #104]
  42c9f8:	cset	w9, eq  // eq = none
  42c9fc:	cmp	w25, w8
  42ca00:	cset	w10, lt  // lt = tstop
  42ca04:	orr	w25, w9, w10
  42ca08:	cbz	w25, 42ca40 <ferror@plt+0x2acb0>
  42ca0c:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42ca10:	mov	w2, #0x5                   	// #5
  42ca14:	mov	x0, xzr
  42ca18:	add	x1, x1, #0xfaf
  42ca1c:	bl	401cc0 <dcgettext@plt>
  42ca20:	mov	w1, w19
  42ca24:	mov	x2, x26
  42ca28:	mov	x3, x28
  42ca2c:	bl	401d10 <printf@plt>
  42ca30:	b	42ca70 <ferror@plt+0x2ace0>
  42ca34:	mov	w25, wzr
  42ca38:	cbnz	w8, 42c824 <ferror@plt+0x2aa94>
  42ca3c:	b	42c82c <ferror@plt+0x2aa9c>
  42ca40:	ldr	w9, [sp, #80]
  42ca44:	cmp	w9, w8
  42ca48:	b.ge	42ca78 <ferror@plt+0x2ace8>  // b.tcont
  42ca4c:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42ca50:	mov	w2, #0x5                   	// #5
  42ca54:	mov	x0, xzr
  42ca58:	add	x1, x1, #0xfce
  42ca5c:	bl	401cc0 <dcgettext@plt>
  42ca60:	ldr	w19, [sp, #128]
  42ca64:	mov	x2, x26
  42ca68:	mov	w1, w19
  42ca6c:	bl	401d10 <printf@plt>
  42ca70:	str	w19, [sp, #80]
  42ca74:	b	42ca80 <ferror@plt+0x2acf0>
  42ca78:	ldr	w8, [sp, #128]
  42ca7c:	str	w8, [sp, #80]
  42ca80:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42ca84:	ldr	x19, [x8, #400]
  42ca88:	cmp	x19, #0x0
  42ca8c:	cset	w8, eq  // eq = none
  42ca90:	cbz	x19, 42caa8 <ferror@plt+0x2ad18>
  42ca94:	ldr	x9, [x19]
  42ca98:	cmp	x9, x28
  42ca9c:	b.eq	42caa8 <ferror@plt+0x2ad18>  // b.none
  42caa0:	ldr	x19, [x19, #40]
  42caa4:	b	42ca88 <ferror@plt+0x2acf8>
  42caa8:	ldr	w10, [sp, #72]
  42caac:	cmp	w25, #0x0
  42cab0:	cset	w9, ne  // ne = any
  42cab4:	and	w9, w9, w10
  42cab8:	cbz	w8, 42cad8 <ferror@plt+0x2ad48>
  42cabc:	cbz	w9, 42c7f4 <ferror@plt+0x2aa64>
  42cac0:	mov	w0, #0xa                   	// #10
  42cac4:	bl	401d40 <putchar@plt>
  42cac8:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  42cacc:	ldr	x0, [x8, #3712]
  42cad0:	bl	401c80 <fflush@plt>
  42cad4:	b	42c7f4 <ferror@plt+0x2aa64>
  42cad8:	cbz	w9, 42caf4 <ferror@plt+0x2ad64>
  42cadc:	ldr	x0, [x19, #8]
  42cae0:	bl	4363f4 <ferror@plt+0x34664>
  42cae4:	mov	x1, x0
  42cae8:	adrp	x0, 473000 <warn@@Base+0x31c10>
  42caec:	add	x0, x0, #0xd49
  42caf0:	bl	401d10 <printf@plt>
  42caf4:	ldr	x8, [x19, #8]
  42caf8:	cmp	x8, #0x3
  42cafc:	b.eq	42cb10 <ferror@plt+0x2ad80>  // b.none
  42cb00:	cmp	x8, #0x11
  42cb04:	b.eq	42cb24 <ferror@plt+0x2ad94>  // b.none
  42cb08:	cmp	x8, #0x2e
  42cb0c:	b.ne	42cb40 <ferror@plt+0x2adb0>  // b.any
  42cb10:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42cb14:	strb	wzr, [x8, #408]
  42cb18:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42cb1c:	strb	wzr, [x8, #416]
  42cb20:	b	42cb48 <ferror@plt+0x2adb8>
  42cb24:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42cb28:	mov	w9, #0x1                   	// #1
  42cb2c:	strb	w9, [x8, #408]
  42cb30:	ldr	w8, [sp, #144]
  42cb34:	adrp	x9, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42cb38:	str	w8, [x9, #412]
  42cb3c:	b	42cb48 <ferror@plt+0x2adb8>
  42cb40:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42cb44:	strb	wzr, [x8, #408]
  42cb48:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42cb4c:	ldr	w8, [x8, #316]
  42cb50:	adrp	x9, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42cb54:	ldr	x9, [x9, #304]
  42cb58:	ldr	x10, [sp, #96]
  42cb5c:	cmp	w24, w8
  42cb60:	mov	w8, #0x68                  	// #104
  42cb64:	ccmp	x9, #0x0, #0x4, cc  // cc = lo, ul, last
  42cb68:	madd	x8, x10, x8, x9
  42cb6c:	csel	x26, x8, xzr, ne  // ne = any
  42cb70:	cbz	x26, 42cb84 <ferror@plt+0x2adf4>
  42cb74:	ldr	w8, [x26, #72]
  42cb78:	ldr	w9, [x26, #80]
  42cb7c:	cmp	w8, w9
  42cb80:	b.ne	42ce2c <ferror@plt+0x2b09c>  // b.any
  42cb84:	ldr	x28, [x19, #24]
  42cb88:	cbz	x28, 42cc30 <ferror@plt+0x2aea0>
  42cb8c:	ldr	w10, [sp, #144]
  42cb90:	cmp	w25, #0x0
  42cb94:	cset	w8, eq  // eq = none
  42cb98:	cset	w9, ne  // ne = any
  42cb9c:	cmp	w10, #0x0
  42cba0:	cset	w10, eq  // eq = none
  42cba4:	cset	w11, ne  // ne = any
  42cba8:	and	w25, w10, w9
  42cbac:	orr	w24, w11, w8
  42cbb0:	b	42cc0c <ferror@plt+0x2ae7c>
  42cbb4:	ldr	w8, [sp, #128]
  42cbb8:	ldp	x0, x1, [x28]
  42cbbc:	ldr	x2, [x28, #16]
  42cbc0:	ldur	x3, [x29, #-104]
  42cbc4:	str	w8, [sp, #48]
  42cbc8:	ldur	x8, [x29, #-128]
  42cbcc:	ldr	x7, [sp, #112]
  42cbd0:	mov	x4, x21
  42cbd4:	mov	x5, x23
  42cbd8:	str	x8, [sp, #40]
  42cbdc:	ldr	x8, [sp, #136]
  42cbe0:	mov	x6, x20
  42cbe4:	str	w24, [sp, #24]
  42cbe8:	str	x26, [sp, #16]
  42cbec:	str	x8, [sp, #32]
  42cbf0:	ldur	w8, [x29, #-120]
  42cbf4:	str	x27, [sp]
  42cbf8:	str	w8, [sp, #8]
  42cbfc:	bl	436468 <ferror@plt+0x346d8>
  42cc00:	ldr	x28, [x28, #24]
  42cc04:	mov	x21, x0
  42cc08:	cbz	x28, 42cc30 <ferror@plt+0x2aea0>
  42cc0c:	ldr	x8, [x28]
  42cc10:	cbz	x8, 42cc30 <ferror@plt+0x2aea0>
  42cc14:	cbz	w25, 42cbb4 <ferror@plt+0x2ae24>
  42cc18:	ldur	x8, [x29, #-104]
  42cc1c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  42cc20:	add	x0, x0, #0x10c
  42cc24:	sub	x1, x21, x8
  42cc28:	bl	401d10 <printf@plt>
  42cc2c:	b	42cbb4 <ferror@plt+0x2ae24>
  42cc30:	ldur	w24, [x29, #-140]
  42cc34:	ldr	w25, [sp, #128]
  42cc38:	cbz	x26, 42cca0 <ferror@plt+0x2af10>
  42cc3c:	ldr	w8, [x26, #72]
  42cc40:	ldr	w9, [x26, #80]
  42cc44:	sub	w10, w8, w9
  42cc48:	cmn	w10, #0x1
  42cc4c:	b.eq	42cc7c <ferror@plt+0x2aeec>  // b.none
  42cc50:	cbz	w10, 42cca0 <ferror@plt+0x2af10>
  42cc54:	cmp	w10, #0x1
  42cc58:	b.ne	42ce4c <ferror@plt+0x2b0bc>  // b.any
  42cc5c:	ldr	x10, [x26, #56]
  42cc60:	add	w11, w9, #0x1
  42cc64:	cmp	w11, w8
  42cc68:	mov	x8, #0xffffffffffffffff    	// #-1
  42cc6c:	str	x8, [x10, x9, lsl #3]
  42cc70:	str	w11, [x26, #80]
  42cc74:	b.eq	42cca0 <ferror@plt+0x2af10>  // b.none
  42cc78:	b	42ce6c <ferror@plt+0x2b0dc>
  42cc7c:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  42cc80:	mov	w2, #0x5                   	// #5
  42cc84:	mov	x0, xzr
  42cc88:	add	x1, x1, #0x153
  42cc8c:	bl	401cc0 <dcgettext@plt>
  42cc90:	bl	4413f0 <warn@@Base>
  42cc94:	ldr	w8, [x26, #80]
  42cc98:	sub	w8, w8, #0x1
  42cc9c:	str	w8, [x26, #80]
  42cca0:	ldr	w9, [x19, #16]
  42cca4:	mov	w8, wzr
  42cca8:	cmp	w9, #0x0
  42ccac:	cinc	w25, w25, ne  // ne = any
  42ccb0:	cbnz	w8, 42c824 <ferror@plt+0x2aa94>
  42ccb4:	b	42c82c <ferror@plt+0x2aa9c>
  42ccb8:	cmp	w8, #0x2f
  42ccbc:	b.ne	42c67c <ferror@plt+0x2a8ec>  // b.any
  42ccc0:	mov	w8, wzr
  42ccc4:	b	42c67c <ferror@plt+0x2a8ec>
  42ccc8:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42cccc:	add	x1, x1, #0xbd2
  42ccd0:	mov	w2, #0x5                   	// #5
  42ccd4:	mov	x0, xzr
  42ccd8:	bl	401cc0 <dcgettext@plt>
  42ccdc:	mov	w8, #0x70                  	// #112
  42cce0:	mul	x8, x19, x8
  42cce4:	ldr	x1, [x20, x8]
  42cce8:	bl	4413f0 <warn@@Base>
  42ccec:	mov	w0, wzr
  42ccf0:	b	42ce0c <ferror@plt+0x2b07c>
  42ccf4:	mov	w25, wzr
  42ccf8:	cbnz	w25, 42be14 <ferror@plt+0x2a084>
  42ccfc:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42cd00:	add	x1, x1, #0xb7b
  42cd04:	mov	w2, #0x5                   	// #5
  42cd08:	mov	x0, xzr
  42cd0c:	bl	401cc0 <dcgettext@plt>
  42cd10:	ldr	x8, [sp, #136]
  42cd14:	ldr	x1, [x8, #16]
  42cd18:	bl	44132c <error@@Base>
  42cd1c:	mov	w0, wzr
  42cd20:	b	42ce0c <ferror@plt+0x2b07c>
  42cd24:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42cd28:	add	x1, x1, #0xb4b
  42cd2c:	b	42cdcc <ferror@plt+0x2b03c>
  42cd30:	cmp	w8, #0x9
  42cd34:	b.ne	42ce08 <ferror@plt+0x2b078>  // b.any
  42cd38:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42cd3c:	ldr	w8, [x8, #3252]
  42cd40:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  42cd44:	ldr	w10, [sp, #144]
  42cd48:	ldr	w9, [x9, #3288]
  42cd4c:	orr	w8, w8, w10
  42cd50:	orr	w8, w8, w9
  42cd54:	adrp	x9, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42cd58:	cbz	w8, 42cd80 <ferror@plt+0x2aff0>
  42cd5c:	ldr	w8, [x9, #312]
  42cd60:	orr	w8, w8, w21
  42cd64:	cbnz	w8, 42cd80 <ferror@plt+0x2aff0>
  42cd68:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42cd6c:	ldr	w8, [x8, #316]
  42cd70:	ldr	w10, [sp, #92]
  42cd74:	cmp	w10, w8
  42cd78:	csel	w8, w8, w10, hi  // hi = pmore
  42cd7c:	str	w8, [x9, #312]
  42cd80:	ldr	w8, [sp, #144]
  42cd84:	cbnz	w8, 42cd90 <ferror@plt+0x2b000>
  42cd88:	mov	w0, #0xa                   	// #10
  42cd8c:	bl	401d40 <putchar@plt>
  42cd90:	mov	w0, #0x1                   	// #1
  42cd94:	b	42ce0c <ferror@plt+0x2b07c>
  42cd98:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42cd9c:	add	x1, x1, #0xb9a
  42cda0:	mov	w2, #0x5                   	// #5
  42cda4:	bl	401cc0 <dcgettext@plt>
  42cda8:	mov	w1, w25
  42cdac:	bl	44132c <error@@Base>
  42cdb0:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42cdb4:	mov	w0, wzr
  42cdb8:	str	wzr, [x8, #312]
  42cdbc:	str	wzr, [x22, #316]
  42cdc0:	b	42ce0c <ferror@plt+0x2b07c>
  42cdc4:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42cdc8:	add	x1, x1, #0xb19
  42cdcc:	mov	w2, #0x5                   	// #5
  42cdd0:	mov	x0, xzr
  42cdd4:	bl	401cc0 <dcgettext@plt>
  42cdd8:	mov	x19, x0
  42cddc:	adrp	x0, 474000 <warn@@Base+0x32c10>
  42cde0:	add	x0, x0, #0x6a
  42cde4:	mov	x1, x21
  42cde8:	bl	436148 <ferror@plt+0x343b8>
  42cdec:	ldr	x8, [sp, #136]
  42cdf0:	mov	x1, x0
  42cdf4:	mov	x0, x19
  42cdf8:	ldr	x2, [x8, #16]
  42cdfc:	bl	4413f0 <warn@@Base>
  42ce00:	mov	w0, wzr
  42ce04:	b	42ce0c <ferror@plt+0x2b07c>
  42ce08:	ldr	w0, [sp, #76]
  42ce0c:	ldp	x20, x19, [sp, #368]
  42ce10:	ldp	x22, x21, [sp, #352]
  42ce14:	ldp	x24, x23, [sp, #336]
  42ce18:	ldp	x26, x25, [sp, #320]
  42ce1c:	ldp	x28, x27, [sp, #304]
  42ce20:	ldp	x29, x30, [sp, #288]
  42ce24:	add	sp, sp, #0x180
  42ce28:	ret
  42ce2c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  42ce30:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  42ce34:	adrp	x3, 471000 <warn@@Base+0x2fc10>
  42ce38:	add	x0, x0, #0x2b
  42ce3c:	add	x1, x1, #0x7b
  42ce40:	add	x3, x3, #0x92
  42ce44:	mov	w2, #0xdaf                 	// #3503
  42ce48:	bl	401d20 <__assert_fail@plt>
  42ce4c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  42ce50:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  42ce54:	adrp	x3, 471000 <warn@@Base+0x2fc10>
  42ce58:	add	x0, x0, #0xc1e
  42ce5c:	add	x1, x1, #0x7b
  42ce60:	add	x3, x3, #0x92
  42ce64:	mov	w2, #0xddf                 	// #3551
  42ce68:	bl	401d20 <__assert_fail@plt>
  42ce6c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  42ce70:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  42ce74:	adrp	x3, 471000 <warn@@Base+0x2fc10>
  42ce78:	add	x0, x0, #0x116
  42ce7c:	add	x1, x1, #0x7b
  42ce80:	add	x3, x3, #0x92
  42ce84:	mov	w2, #0xdd3                 	// #3539
  42ce88:	bl	401d20 <__assert_fail@plt>
  42ce8c:	stp	x29, x30, [sp, #-80]!
  42ce90:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42ce94:	ldr	w8, [x8, #3272]
  42ce98:	stp	x20, x19, [sp, #64]
  42ce9c:	mov	x19, x2
  42cea0:	mov	x20, x1
  42cea4:	str	x25, [sp, #16]
  42cea8:	stp	x24, x23, [sp, #32]
  42ceac:	stp	x22, x21, [sp, #48]
  42ceb0:	mov	x29, sp
  42ceb4:	cbnz	w8, 42ced4 <ferror@plt+0x2b144>
  42ceb8:	mov	w8, #0x50                  	// #80
  42cebc:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  42cec0:	sub	x8, x8, x0
  42cec4:	movk	x9, #0xaaab
  42cec8:	umulh	x8, x8, x9
  42cecc:	cmp	x19, x8, lsr #1
  42ced0:	b.cs	42cf0c <ferror@plt+0x2b17c>  // b.hs, b.nlast
  42ced4:	cbz	x19, 42cef4 <ferror@plt+0x2b164>
  42ced8:	adrp	x21, 472000 <warn@@Base+0x30c10>
  42cedc:	add	x21, x21, #0x82a
  42cee0:	ldrb	w1, [x20], #1
  42cee4:	mov	x0, x21
  42cee8:	bl	401d10 <printf@plt>
  42ceec:	subs	x19, x19, #0x1
  42cef0:	b.ne	42cee0 <ferror@plt+0x2b150>  // b.any
  42cef4:	ldp	x20, x19, [sp, #64]
  42cef8:	ldp	x22, x21, [sp, #48]
  42cefc:	ldp	x24, x23, [sp, #32]
  42cf00:	ldr	x25, [sp, #16]
  42cf04:	ldp	x29, x30, [sp], #80
  42cf08:	ret
  42cf0c:	cbz	x19, 42cef4 <ferror@plt+0x2b164>
  42cf10:	mov	x24, #0x4ec5                	// #20165
  42cf14:	movk	x24, #0xc4ec, lsl #16
  42cf18:	movk	x24, #0xec4e, lsl #32
  42cf1c:	adrp	x21, 472000 <warn@@Base+0x30c10>
  42cf20:	mov	x22, xzr
  42cf24:	mov	x23, xzr
  42cf28:	movk	x24, #0x4ec4, lsl #48
  42cf2c:	mov	w25, #0x1a                  	// #26
  42cf30:	add	x21, x21, #0x82a
  42cf34:	b	42cf54 <ferror@plt+0x2b1c4>
  42cf38:	ldrb	w1, [x20], #1
  42cf3c:	mov	x0, x21
  42cf40:	bl	401d10 <printf@plt>
  42cf44:	add	x23, x23, #0x1
  42cf48:	sub	x19, x19, #0x1
  42cf4c:	sub	x22, x22, #0x1
  42cf50:	cbz	x19, 42cef4 <ferror@plt+0x2b164>
  42cf54:	umulh	x8, x23, x24
  42cf58:	lsr	x8, x8, #3
  42cf5c:	madd	x8, x8, x25, x22
  42cf60:	cbnz	x8, 42cf38 <ferror@plt+0x2b1a8>
  42cf64:	mov	w0, #0xa                   	// #10
  42cf68:	bl	401d40 <putchar@plt>
  42cf6c:	b	42cf38 <ferror@plt+0x2b1a8>
  42cf70:	stp	x29, x30, [sp, #-48]!
  42cf74:	mov	x8, x1
  42cf78:	adrp	x1, 467000 <warn@@Base+0x25c10>
  42cf7c:	stp	x20, x19, [sp, #32]
  42cf80:	mov	x20, x0
  42cf84:	add	x1, x1, #0x6fb
  42cf88:	mov	x0, x2
  42cf8c:	mov	x2, x8
  42cf90:	mov	x3, xzr
  42cf94:	str	x21, [sp, #16]
  42cf98:	mov	x29, sp
  42cf9c:	bl	442d44 <warn@@Base+0x1954>
  42cfa0:	cbz	x0, 42cfe4 <ferror@plt+0x2b254>
  42cfa4:	mov	x19, x0
  42cfa8:	bl	4026d0 <ferror@plt+0x940>
  42cfac:	cbz	x0, 42cffc <ferror@plt+0x2b26c>
  42cfb0:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42cfb4:	mov	x21, x0
  42cfb8:	add	x1, x1, #0x874
  42cfbc:	mov	w2, #0x5                   	// #5
  42cfc0:	mov	x0, xzr
  42cfc4:	bl	401cc0 <dcgettext@plt>
  42cfc8:	mov	x1, x20
  42cfcc:	mov	x2, x19
  42cfd0:	bl	401d10 <printf@plt>
  42cfd4:	mov	x0, x19
  42cfd8:	mov	x1, x21
  42cfdc:	bl	43ace8 <ferror@plt+0x38f58>
  42cfe0:	b	42d01c <ferror@plt+0x2b28c>
  42cfe4:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42cfe8:	add	x1, x1, #0x830
  42cfec:	mov	w2, #0x5                   	// #5
  42cff0:	bl	401cc0 <dcgettext@plt>
  42cff4:	bl	4413f0 <warn@@Base>
  42cff8:	b	42d01c <ferror@plt+0x2b28c>
  42cffc:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42d000:	add	x1, x1, #0x857
  42d004:	mov	w2, #0x5                   	// #5
  42d008:	bl	401cc0 <dcgettext@plt>
  42d00c:	mov	x1, x19
  42d010:	bl	4413f0 <warn@@Base>
  42d014:	mov	x0, x19
  42d018:	bl	401c10 <free@plt>
  42d01c:	ldp	x20, x19, [sp, #32]
  42d020:	ldr	x21, [sp, #16]
  42d024:	ldp	x29, x30, [sp], #48
  42d028:	ret
  42d02c:	stp	x29, x30, [sp, #-64]!
  42d030:	stp	x22, x21, [sp, #32]
  42d034:	stp	x20, x19, [sp, #48]
  42d038:	mov	x19, x1
  42d03c:	mov	x22, x0
  42d040:	mov	x0, x1
  42d044:	mov	x1, x4
  42d048:	stp	x24, x23, [sp, #16]
  42d04c:	mov	x29, sp
  42d050:	mov	x24, x4
  42d054:	mov	x23, x3
  42d058:	blr	x2
  42d05c:	cbz	x0, 42d098 <ferror@plt+0x2b308>
  42d060:	mov	x21, x0
  42d064:	mov	x0, x22
  42d068:	bl	4445cc <warn@@Base+0x31dc>
  42d06c:	mov	x19, x0
  42d070:	bl	401940 <strlen@plt>
  42d074:	sub	x8, x0, #0x1
  42d078:	cmn	x8, #0x1
  42d07c:	b.eq	42d0bc <ferror@plt+0x2b32c>  // b.none
  42d080:	ldrb	w9, [x19, x8]
  42d084:	sub	x8, x8, #0x1
  42d088:	cmp	w9, #0x2f
  42d08c:	b.ne	42d078 <ferror@plt+0x2b2e8>  // b.any
  42d090:	add	x20, x8, #0x2
  42d094:	b	42d0c0 <ferror@plt+0x2b330>
  42d098:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42d09c:	add	x1, x1, #0x89f
  42d0a0:	mov	w2, #0x5                   	// #5
  42d0a4:	bl	401cc0 <dcgettext@plt>
  42d0a8:	ldr	x1, [x19, #16]
  42d0ac:	cbnz	x1, 42d0b4 <ferror@plt+0x2b324>
  42d0b0:	ldr	x1, [x19]
  42d0b4:	bl	4413f0 <warn@@Base>
  42d0b8:	b	42d2cc <ferror@plt+0x2b53c>
  42d0bc:	mov	x20, xzr
  42d0c0:	mov	x0, x21
  42d0c4:	strb	wzr, [x19, x20]
  42d0c8:	bl	401940 <strlen@plt>
  42d0cc:	add	x8, x20, x0
  42d0d0:	add	x0, x8, #0x33
  42d0d4:	bl	401a70 <malloc@plt>
  42d0d8:	cbz	x0, 42d290 <ferror@plt+0x2b500>
  42d0dc:	mov	x20, x0
  42d0e0:	mov	x0, x21
  42d0e4:	bl	401940 <strlen@plt>
  42d0e8:	add	x2, x0, #0x1
  42d0ec:	mov	x0, x20
  42d0f0:	mov	x1, x21
  42d0f4:	bl	401910 <memcpy@plt>
  42d0f8:	mov	x0, x20
  42d0fc:	mov	x1, x24
  42d100:	blr	x23
  42d104:	cbnz	w0, 42d248 <ferror@plt+0x2b4b8>
  42d108:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42d10c:	add	x1, x1, #0x8ce
  42d110:	mov	x0, x20
  42d114:	mov	x2, x21
  42d118:	bl	4019c0 <sprintf@plt>
  42d11c:	mov	x0, x20
  42d120:	mov	x1, x24
  42d124:	blr	x23
  42d128:	cbnz	w0, 42d248 <ferror@plt+0x2b4b8>
  42d12c:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  42d130:	add	x1, x1, #0x72b
  42d134:	mov	x0, x20
  42d138:	mov	x2, x19
  42d13c:	mov	x3, x21
  42d140:	bl	4019c0 <sprintf@plt>
  42d144:	mov	x0, x20
  42d148:	mov	x1, x24
  42d14c:	blr	x23
  42d150:	cbnz	w0, 42d248 <ferror@plt+0x2b4b8>
  42d154:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42d158:	add	x1, x1, #0x8cc
  42d15c:	mov	x0, x20
  42d160:	mov	x2, x19
  42d164:	mov	x3, x21
  42d168:	bl	4019c0 <sprintf@plt>
  42d16c:	mov	x0, x20
  42d170:	mov	x1, x24
  42d174:	blr	x23
  42d178:	cbnz	w0, 42d248 <ferror@plt+0x2b4b8>
  42d17c:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42d180:	adrp	x2, 472000 <warn@@Base+0x30c10>
  42d184:	add	x1, x1, #0x8ea
  42d188:	add	x2, x2, #0x8d8
  42d18c:	mov	x0, x20
  42d190:	mov	x3, x21
  42d194:	bl	4019c0 <sprintf@plt>
  42d198:	mov	x0, x20
  42d19c:	mov	x1, x24
  42d1a0:	blr	x23
  42d1a4:	cbnz	w0, 42d248 <ferror@plt+0x2b4b8>
  42d1a8:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42d1ac:	adrp	x2, 472000 <warn@@Base+0x30c10>
  42d1b0:	add	x1, x1, #0x8e7
  42d1b4:	add	x2, x2, #0x8d8
  42d1b8:	mov	x0, x20
  42d1bc:	mov	x3, x19
  42d1c0:	mov	x4, x21
  42d1c4:	bl	4019c0 <sprintf@plt>
  42d1c8:	mov	x0, x20
  42d1cc:	mov	x1, x24
  42d1d0:	blr	x23
  42d1d4:	cbnz	w0, 42d248 <ferror@plt+0x2b4b8>
  42d1d8:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42d1dc:	adrp	x2, 472000 <warn@@Base+0x30c10>
  42d1e0:	add	x1, x1, #0x8ea
  42d1e4:	add	x2, x2, #0x8f0
  42d1e8:	mov	x0, x20
  42d1ec:	mov	x3, x21
  42d1f0:	bl	4019c0 <sprintf@plt>
  42d1f4:	mov	x0, x20
  42d1f8:	mov	x1, x24
  42d1fc:	blr	x23
  42d200:	cbnz	w0, 42d248 <ferror@plt+0x2b4b8>
  42d204:	adrp	x8, 472000 <warn@@Base+0x30c10>
  42d208:	add	x8, x8, #0x8dc
  42d20c:	ldr	x8, [x8]
  42d210:	mov	w9, #0x7562                	// #30050
  42d214:	movk	w9, #0x67, lsl #16
  42d218:	mov	x0, x20
  42d21c:	stur	w9, [x20, #7]
  42d220:	str	x8, [x20]
  42d224:	bl	401940 <strlen@plt>
  42d228:	mov	w8, #0x2f                  	// #47
  42d22c:	strh	w8, [x20, x0]
  42d230:	mov	x0, x20
  42d234:	mov	x1, x21
  42d238:	bl	401ac0 <strcat@plt>
  42d23c:	mov	x1, x24
  42d240:	blr	x23
  42d244:	cbz	w0, 42d2e0 <ferror@plt+0x2b550>
  42d248:	mov	x0, x19
  42d24c:	bl	401c10 <free@plt>
  42d250:	mov	x0, x20
  42d254:	bl	4026d0 <ferror@plt+0x940>
  42d258:	cbz	x0, 42d2ac <ferror@plt+0x2b51c>
  42d25c:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42d260:	mov	x19, x0
  42d264:	add	x1, x1, #0x95f
  42d268:	mov	w2, #0x5                   	// #5
  42d26c:	mov	x0, xzr
  42d270:	bl	401cc0 <dcgettext@plt>
  42d274:	mov	x1, x22
  42d278:	mov	x2, x20
  42d27c:	bl	401d10 <printf@plt>
  42d280:	mov	x0, x20
  42d284:	mov	x1, x19
  42d288:	bl	43ace8 <ferror@plt+0x38f58>
  42d28c:	b	42d2cc <ferror@plt+0x2b53c>
  42d290:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42d294:	add	x1, x1, #0x8be
  42d298:	mov	w2, #0x5                   	// #5
  42d29c:	bl	401cc0 <dcgettext@plt>
  42d2a0:	bl	4413f0 <warn@@Base>
  42d2a4:	mov	x0, x19
  42d2a8:	b	42d2c8 <ferror@plt+0x2b538>
  42d2ac:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42d2b0:	add	x1, x1, #0x937
  42d2b4:	mov	w2, #0x5                   	// #5
  42d2b8:	bl	401cc0 <dcgettext@plt>
  42d2bc:	mov	x1, x20
  42d2c0:	bl	4413f0 <warn@@Base>
  42d2c4:	mov	x0, x20
  42d2c8:	bl	401c10 <free@plt>
  42d2cc:	ldp	x20, x19, [sp, #48]
  42d2d0:	ldp	x22, x21, [sp, #32]
  42d2d4:	ldp	x24, x23, [sp, #16]
  42d2d8:	ldp	x29, x30, [sp], #64
  42d2dc:	ret
  42d2e0:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42d2e4:	add	x1, x1, #0x903
  42d2e8:	mov	w2, #0x5                   	// #5
  42d2ec:	mov	x0, xzr
  42d2f0:	bl	401cc0 <dcgettext@plt>
  42d2f4:	mov	x1, x21
  42d2f8:	bl	4413f0 <warn@@Base>
  42d2fc:	adrp	x22, 472000 <warn@@Base+0x30c10>
  42d300:	add	x22, x22, #0x92c
  42d304:	mov	w2, #0x5                   	// #5
  42d308:	mov	x0, xzr
  42d30c:	mov	x1, x22
  42d310:	bl	401cc0 <dcgettext@plt>
  42d314:	mov	x1, x20
  42d318:	bl	4413f0 <warn@@Base>
  42d31c:	adrp	x23, 472000 <warn@@Base+0x30c10>
  42d320:	add	x23, x23, #0x8ea
  42d324:	adrp	x2, 472000 <warn@@Base+0x30c10>
  42d328:	add	x2, x2, #0x8f0
  42d32c:	mov	x0, x20
  42d330:	mov	x1, x23
  42d334:	mov	x3, x21
  42d338:	bl	4019c0 <sprintf@plt>
  42d33c:	mov	w2, #0x5                   	// #5
  42d340:	mov	x0, xzr
  42d344:	mov	x1, x22
  42d348:	bl	401cc0 <dcgettext@plt>
  42d34c:	mov	x1, x20
  42d350:	bl	4413f0 <warn@@Base>
  42d354:	adrp	x24, 472000 <warn@@Base+0x30c10>
  42d358:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42d35c:	add	x24, x24, #0x8d8
  42d360:	add	x1, x1, #0x8e7
  42d364:	mov	x0, x20
  42d368:	mov	x2, x24
  42d36c:	mov	x3, x19
  42d370:	mov	x4, x21
  42d374:	bl	4019c0 <sprintf@plt>
  42d378:	mov	w2, #0x5                   	// #5
  42d37c:	mov	x0, xzr
  42d380:	mov	x1, x22
  42d384:	bl	401cc0 <dcgettext@plt>
  42d388:	mov	x1, x20
  42d38c:	bl	4413f0 <warn@@Base>
  42d390:	mov	x0, x20
  42d394:	mov	x1, x23
  42d398:	mov	x2, x24
  42d39c:	mov	x3, x21
  42d3a0:	bl	4019c0 <sprintf@plt>
  42d3a4:	mov	w2, #0x5                   	// #5
  42d3a8:	mov	x0, xzr
  42d3ac:	mov	x1, x22
  42d3b0:	bl	401cc0 <dcgettext@plt>
  42d3b4:	mov	x1, x20
  42d3b8:	bl	4413f0 <warn@@Base>
  42d3bc:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42d3c0:	add	x1, x1, #0x8cc
  42d3c4:	mov	x0, x20
  42d3c8:	mov	x2, x19
  42d3cc:	mov	x3, x21
  42d3d0:	bl	4019c0 <sprintf@plt>
  42d3d4:	mov	w2, #0x5                   	// #5
  42d3d8:	mov	x0, xzr
  42d3dc:	mov	x1, x22
  42d3e0:	bl	401cc0 <dcgettext@plt>
  42d3e4:	mov	x1, x20
  42d3e8:	bl	4413f0 <warn@@Base>
  42d3ec:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  42d3f0:	add	x1, x1, #0x72b
  42d3f4:	mov	x0, x20
  42d3f8:	mov	x2, x19
  42d3fc:	mov	x3, x21
  42d400:	bl	4019c0 <sprintf@plt>
  42d404:	mov	w2, #0x5                   	// #5
  42d408:	mov	x0, xzr
  42d40c:	mov	x1, x22
  42d410:	bl	401cc0 <dcgettext@plt>
  42d414:	mov	x1, x20
  42d418:	bl	4413f0 <warn@@Base>
  42d41c:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42d420:	add	x1, x1, #0x8ce
  42d424:	mov	x0, x20
  42d428:	mov	x2, x21
  42d42c:	bl	4019c0 <sprintf@plt>
  42d430:	mov	w2, #0x5                   	// #5
  42d434:	mov	x0, xzr
  42d438:	mov	x1, x22
  42d43c:	bl	401cc0 <dcgettext@plt>
  42d440:	mov	x1, x20
  42d444:	bl	4413f0 <warn@@Base>
  42d448:	mov	x0, x21
  42d44c:	bl	401940 <strlen@plt>
  42d450:	add	x2, x0, #0x1
  42d454:	mov	x0, x20
  42d458:	mov	x1, x21
  42d45c:	bl	401910 <memcpy@plt>
  42d460:	mov	w2, #0x5                   	// #5
  42d464:	mov	x0, xzr
  42d468:	mov	x1, x22
  42d46c:	bl	401cc0 <dcgettext@plt>
  42d470:	mov	x1, x20
  42d474:	bl	4413f0 <warn@@Base>
  42d478:	mov	x0, x19
  42d47c:	bl	401c10 <free@plt>
  42d480:	b	42d2c4 <ferror@plt+0x2b534>
  42d484:	stp	x29, x30, [sp, #-48]!
  42d488:	stp	x22, x21, [sp, #16]
  42d48c:	stp	x20, x19, [sp, #32]
  42d490:	ldr	x19, [x0, #32]
  42d494:	ldr	x21, [x0, #48]
  42d498:	mov	x20, x1
  42d49c:	mov	x29, sp
  42d4a0:	mov	x0, x19
  42d4a4:	mov	x1, x21
  42d4a8:	bl	401980 <strnlen@plt>
  42d4ac:	add	x22, x0, #0x1
  42d4b0:	subs	x21, x21, x22
  42d4b4:	b.ls	42d4e0 <ferror@plt+0x2b750>  // b.plast
  42d4b8:	cmp	x21, #0x14
  42d4bc:	b.cc	42d4e0 <ferror@plt+0x2b750>  // b.lo, b.ul, b.last
  42d4c0:	mov	w0, #0x1                   	// #1
  42d4c4:	mov	w1, #0x10                  	// #16
  42d4c8:	bl	401ae0 <calloc@plt>
  42d4cc:	cbz	x0, 42d4e0 <ferror@plt+0x2b750>
  42d4d0:	add	x8, x19, x22
  42d4d4:	stp	x21, x8, [x0]
  42d4d8:	str	x0, [x20]
  42d4dc:	b	42d4e4 <ferror@plt+0x2b754>
  42d4e0:	mov	x19, xzr
  42d4e4:	mov	x0, x19
  42d4e8:	ldp	x20, x19, [sp, #32]
  42d4ec:	ldp	x22, x21, [sp, #16]
  42d4f0:	ldp	x29, x30, [sp], #48
  42d4f4:	ret
  42d4f8:	stp	x29, x30, [sp, #-16]!
  42d4fc:	mov	x29, sp
  42d500:	bl	4026d0 <ferror@plt+0x940>
  42d504:	cmp	x0, #0x0
  42d508:	cset	w0, ne  // ne = any
  42d50c:	ldp	x29, x30, [sp], #16
  42d510:	ret
  42d514:	stp	x29, x30, [sp, #-48]!
  42d518:	stp	x20, x19, [sp, #32]
  42d51c:	str	x21, [sp, #16]
  42d520:	ldr	x19, [x0, #32]
  42d524:	ldr	x21, [x0, #48]
  42d528:	mov	x20, x1
  42d52c:	mov	x29, sp
  42d530:	mov	x0, x19
  42d534:	mov	x1, x21
  42d538:	bl	401980 <strnlen@plt>
  42d53c:	add	w8, w0, #0x4
  42d540:	and	w8, w8, #0xfffffffc
  42d544:	add	w9, w8, #0x4
  42d548:	cmp	x21, x9
  42d54c:	b.cs	42d558 <ferror@plt+0x2b7c8>  // b.hs, b.nlast
  42d550:	mov	x19, xzr
  42d554:	b	42d570 <ferror@plt+0x2b7e0>
  42d558:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  42d55c:	ldr	x9, [x9, #3328]
  42d560:	add	x0, x19, w8, uxtw
  42d564:	mov	w1, #0x4                   	// #4
  42d568:	blr	x9
  42d56c:	str	x0, [x20]
  42d570:	mov	x0, x19
  42d574:	ldp	x20, x19, [sp, #32]
  42d578:	ldr	x21, [sp, #16]
  42d57c:	ldp	x29, x30, [sp], #48
  42d580:	ret
  42d584:	stp	x29, x30, [sp, #-64]!
  42d588:	stp	x24, x23, [sp, #16]
  42d58c:	stp	x22, x21, [sp, #32]
  42d590:	stp	x20, x19, [sp, #48]
  42d594:	mov	x29, sp
  42d598:	mov	x21, x1
  42d59c:	mov	x19, x0
  42d5a0:	bl	4026d0 <ferror@plt+0x940>
  42d5a4:	cbz	x0, 42d678 <ferror@plt+0x2b8e8>
  42d5a8:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  42d5ac:	mov	x20, x0
  42d5b0:	add	x1, x1, #0x795
  42d5b4:	mov	x0, x19
  42d5b8:	bl	401a60 <fopen@plt>
  42d5bc:	cbz	x0, 42d61c <ferror@plt+0x2b88c>
  42d5c0:	mov	x22, x0
  42d5c4:	adrp	x0, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42d5c8:	add	x0, x0, #0xb1c
  42d5cc:	mov	w1, #0x1                   	// #1
  42d5d0:	mov	w2, #0x2000                	// #8192
  42d5d4:	mov	x3, x22
  42d5d8:	bl	401bc0 <fread_unlocked@plt>
  42d5dc:	cbz	x0, 42d630 <ferror@plt+0x2b8a0>
  42d5e0:	adrp	x24, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42d5e4:	mov	x1, x0
  42d5e8:	mov	x23, xzr
  42d5ec:	add	x24, x24, #0xb1c
  42d5f0:	mov	x0, x23
  42d5f4:	bl	43ad24 <ferror@plt+0x38f94>
  42d5f8:	mov	x23, x0
  42d5fc:	mov	w1, #0x1                   	// #1
  42d600:	mov	w2, #0x2000                	// #8192
  42d604:	mov	x0, x24
  42d608:	mov	x3, x22
  42d60c:	bl	401bc0 <fread_unlocked@plt>
  42d610:	mov	x1, x0
  42d614:	cbnz	x0, 42d5f0 <ferror@plt+0x2b860>
  42d618:	b	42d634 <ferror@plt+0x2b8a4>
  42d61c:	mov	x0, x20
  42d620:	bl	402688 <ferror@plt+0x8f8>
  42d624:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42d628:	add	x1, x1, #0x988
  42d62c:	b	42d660 <ferror@plt+0x2b8d0>
  42d630:	mov	x23, xzr
  42d634:	mov	x0, x22
  42d638:	bl	401a50 <fclose@plt>
  42d63c:	ldr	x8, [x21]
  42d640:	cmp	x23, x8
  42d644:	b.ne	42d650 <ferror@plt+0x2b8c0>  // b.any
  42d648:	mov	w0, #0x1                   	// #1
  42d64c:	b	42d678 <ferror@plt+0x2b8e8>
  42d650:	mov	x0, x20
  42d654:	bl	402688 <ferror@plt+0x8f8>
  42d658:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42d65c:	add	x1, x1, #0x9b7
  42d660:	mov	w2, #0x5                   	// #5
  42d664:	mov	x0, xzr
  42d668:	bl	401cc0 <dcgettext@plt>
  42d66c:	mov	x1, x19
  42d670:	bl	4413f0 <warn@@Base>
  42d674:	mov	w0, wzr
  42d678:	ldp	x20, x19, [sp, #48]
  42d67c:	ldp	x22, x21, [sp, #32]
  42d680:	ldp	x24, x23, [sp, #16]
  42d684:	ldp	x29, x30, [sp], #64
  42d688:	ret
  42d68c:	stp	x29, x30, [sp, #-48]!
  42d690:	stp	x22, x21, [sp, #16]
  42d694:	stp	x20, x19, [sp, #32]
  42d698:	mov	x29, sp
  42d69c:	bl	42d79c <ferror@plt+0x2ba0c>
  42d6a0:	mov	w19, wzr
  42d6a4:	mov	w0, w19
  42d6a8:	bl	402350 <ferror@plt+0x5c0>
  42d6ac:	add	w19, w19, #0x1
  42d6b0:	cmp	w19, #0x2b
  42d6b4:	b.ne	42d6a4 <ferror@plt+0x2b914>  // b.any
  42d6b8:	adrp	x19, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42d6bc:	ldr	x8, [x19, #304]
  42d6c0:	cbz	x8, 42d754 <ferror@plt+0x2b9c4>
  42d6c4:	adrp	x20, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42d6c8:	ldr	w8, [x20, #312]
  42d6cc:	add	w8, w8, #0x1
  42d6d0:	cmp	w8, #0x2
  42d6d4:	b.cc	42d73c <ferror@plt+0x2b9ac>  // b.lo, b.ul, b.last
  42d6d8:	mov	x21, xzr
  42d6dc:	mov	x22, xzr
  42d6e0:	b	42d6f8 <ferror@plt+0x2b968>
  42d6e4:	ldr	w8, [x20, #312]
  42d6e8:	add	x22, x22, #0x1
  42d6ec:	add	x21, x21, #0x68
  42d6f0:	cmp	x22, x8
  42d6f4:	b.cs	42d73c <ferror@plt+0x2b9ac>  // b.hs, b.nlast
  42d6f8:	ldr	x8, [x19, #304]
  42d6fc:	add	x8, x8, x21
  42d700:	ldr	w9, [x8, #76]
  42d704:	cbnz	w9, 42d720 <ferror@plt+0x2b990>
  42d708:	ldr	x0, [x8, #48]
  42d70c:	bl	401c10 <free@plt>
  42d710:	ldr	x8, [x19, #304]
  42d714:	add	x8, x8, x21
  42d718:	ldr	x0, [x8, #64]
  42d71c:	bl	401c10 <free@plt>
  42d720:	ldr	x8, [x19, #304]
  42d724:	add	x8, x8, x21
  42d728:	ldr	w9, [x8, #100]
  42d72c:	cbnz	w9, 42d6e4 <ferror@plt+0x2b954>
  42d730:	ldr	x0, [x8, #88]
  42d734:	bl	401c10 <free@plt>
  42d738:	b	42d6e4 <ferror@plt+0x2b954>
  42d73c:	ldr	x0, [x19, #304]
  42d740:	bl	401c10 <free@plt>
  42d744:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42d748:	str	xzr, [x19, #304]
  42d74c:	str	wzr, [x20, #312]
  42d750:	str	wzr, [x8, #316]
  42d754:	adrp	x20, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42d758:	ldr	x19, [x20, #256]
  42d75c:	cbz	x19, 42d784 <ferror@plt+0x2b9f4>
  42d760:	ldr	x0, [x19]
  42d764:	bl	402688 <ferror@plt+0x8f8>
  42d768:	ldr	x0, [x19, #8]
  42d76c:	bl	401c10 <free@plt>
  42d770:	ldr	x21, [x19, #16]
  42d774:	mov	x0, x19
  42d778:	bl	401c10 <free@plt>
  42d77c:	mov	x19, x21
  42d780:	cbnz	x21, 42d760 <ferror@plt+0x2b9d0>
  42d784:	str	xzr, [x20, #256]
  42d788:	bl	42bc6c <ferror@plt+0x29edc>
  42d78c:	ldp	x20, x19, [sp, #32]
  42d790:	ldp	x22, x21, [sp, #16]
  42d794:	ldp	x29, x30, [sp], #48
  42d798:	ret
  42d79c:	stp	x29, x30, [sp, #-48]!
  42d7a0:	stp	x20, x19, [sp, #32]
  42d7a4:	adrp	x20, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42d7a8:	ldr	x19, [x20, #400]
  42d7ac:	stp	x22, x21, [sp, #16]
  42d7b0:	mov	x29, sp
  42d7b4:	cbnz	x19, 42d7e4 <ferror@plt+0x2ba54>
  42d7b8:	str	xzr, [x20, #400]
  42d7bc:	ldp	x20, x19, [sp, #32]
  42d7c0:	ldp	x22, x21, [sp, #16]
  42d7c4:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42d7c8:	str	xzr, [x8, #1448]
  42d7cc:	ldp	x29, x30, [sp], #48
  42d7d0:	ret
  42d7d4:	mov	x0, x19
  42d7d8:	bl	401c10 <free@plt>
  42d7dc:	mov	x19, x21
  42d7e0:	cbz	x21, 42d7b8 <ferror@plt+0x2ba28>
  42d7e4:	ldr	x0, [x19, #24]
  42d7e8:	ldr	x21, [x19, #40]
  42d7ec:	cbz	x0, 42d7d4 <ferror@plt+0x2ba44>
  42d7f0:	ldr	x22, [x0, #24]
  42d7f4:	bl	401c10 <free@plt>
  42d7f8:	mov	x0, x22
  42d7fc:	cbnz	x22, 42d7f0 <ferror@plt+0x2ba60>
  42d800:	b	42d7d4 <ferror@plt+0x2ba44>
  42d804:	stp	x29, x30, [sp, #-96]!
  42d808:	stp	x24, x23, [sp, #48]
  42d80c:	stp	x20, x19, [sp, #80]
  42d810:	adrp	x23, 46f000 <warn@@Base+0x2dc10>
  42d814:	adrp	x19, 46d000 <warn@@Base+0x2bc10>
  42d818:	stp	x28, x27, [sp, #16]
  42d81c:	stp	x26, x25, [sp, #32]
  42d820:	mov	x20, x0
  42d824:	add	x23, x23, #0x723
  42d828:	add	x19, x19, #0x808
  42d82c:	adrp	x25, 490000 <stdout@@GLIBC_2.17+0x4180>
  42d830:	adrp	x26, 490000 <stdout@@GLIBC_2.17+0x4180>
  42d834:	mov	w27, #0x1                   	// #1
  42d838:	stp	x22, x21, [sp, #64]
  42d83c:	mov	x29, sp
  42d840:	b	42d85c <ferror@plt+0x2bacc>
  42d844:	mov	x8, x20
  42d848:	ldrb	w9, [x8], #1
  42d84c:	cmp	w9, #0x2c
  42d850:	csel	x20, x8, x20, eq  // eq = none
  42d854:	mov	w8, #0x1                   	// #1
  42d858:	tbz	w8, #0, 42d92c <ferror@plt+0x2bb9c>
  42d85c:	ldrb	w8, [x20]
  42d860:	cbz	w8, 42d92c <ferror@plt+0x2bb9c>
  42d864:	mov	w28, wzr
  42d868:	mov	x24, x19
  42d86c:	mov	x21, x23
  42d870:	b	42d890 <ferror@plt+0x2bb00>
  42d874:	mov	w8, #0x1                   	// #1
  42d878:	tbz	w8, #0, 42d8f0 <ferror@plt+0x2bb60>
  42d87c:	ldr	x21, [x24, #8]
  42d880:	add	x24, x24, #0x18
  42d884:	cmp	x21, #0x0
  42d888:	cset	w28, eq  // eq = none
  42d88c:	cbz	x21, 42d8f0 <ferror@plt+0x2bb60>
  42d890:	mov	x0, x21
  42d894:	bl	401940 <strlen@plt>
  42d898:	mov	x22, x0
  42d89c:	mov	x0, x20
  42d8a0:	mov	x1, x21
  42d8a4:	mov	x2, x22
  42d8a8:	bl	401a90 <strncmp@plt>
  42d8ac:	cbnz	w0, 42d874 <ferror@plt+0x2bae4>
  42d8b0:	add	x9, x20, x22
  42d8b4:	ldrb	w8, [x9]
  42d8b8:	cmp	w8, #0x2c
  42d8bc:	b.eq	42d8c4 <ferror@plt+0x2bb34>  // b.none
  42d8c0:	cbnz	w8, 42d874 <ferror@plt+0x2bae4>
  42d8c4:	ldur	x8, [x24, #-8]
  42d8c8:	ldr	w10, [x24]
  42d8cc:	ldr	w11, [x8]
  42d8d0:	orr	w10, w11, w10
  42d8d4:	str	w10, [x8]
  42d8d8:	ldr	w8, [x25, #3304]
  42d8dc:	cbz	w8, 42d8e8 <ferror@plt+0x2bb58>
  42d8e0:	mov	w8, wzr
  42d8e4:	str	w27, [x26, #3244]
  42d8e8:	mov	x20, x9
  42d8ec:	tbnz	w8, #0, 42d87c <ferror@plt+0x2baec>
  42d8f0:	tbz	w28, #0, 42d844 <ferror@plt+0x2bab4>
  42d8f4:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  42d8f8:	mov	w2, #0x5                   	// #5
  42d8fc:	mov	x0, xzr
  42d900:	add	x1, x1, #0x760
  42d904:	bl	401cc0 <dcgettext@plt>
  42d908:	mov	x1, x20
  42d90c:	bl	4413f0 <warn@@Base>
  42d910:	mov	w1, #0x2c                  	// #44
  42d914:	mov	x0, x20
  42d918:	bl	401c40 <strchr@plt>
  42d91c:	mov	x20, x0
  42d920:	cbnz	x0, 42d844 <ferror@plt+0x2bab4>
  42d924:	mov	w8, wzr
  42d928:	tbnz	w8, #0, 42d85c <ferror@plt+0x2bacc>
  42d92c:	ldp	x20, x19, [sp, #80]
  42d930:	ldp	x22, x21, [sp, #64]
  42d934:	ldp	x24, x23, [sp, #48]
  42d938:	ldp	x26, x25, [sp, #32]
  42d93c:	ldp	x28, x27, [sp, #16]
  42d940:	ldp	x29, x30, [sp], #96
  42d944:	ret
  42d948:	stp	x29, x30, [sp, #-96]!
  42d94c:	stp	x28, x27, [sp, #16]
  42d950:	stp	x26, x25, [sp, #32]
  42d954:	stp	x24, x23, [sp, #48]
  42d958:	stp	x22, x21, [sp, #64]
  42d95c:	stp	x20, x19, [sp, #80]
  42d960:	ldrb	w8, [x0]
  42d964:	mov	x29, sp
  42d968:	cbz	w8, 42dad0 <ferror@plt+0x2bd40>
  42d96c:	adrp	x22, 46b000 <warn@@Base+0x29c10>
  42d970:	mov	x19, x0
  42d974:	mov	w21, #0x1                   	// #1
  42d978:	add	x22, x22, #0xc70
  42d97c:	adrp	x25, 490000 <stdout@@GLIBC_2.17+0x4180>
  42d980:	adrp	x27, 490000 <stdout@@GLIBC_2.17+0x4180>
  42d984:	adrp	x20, 490000 <stdout@@GLIBC_2.17+0x4180>
  42d988:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4180>
  42d98c:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4180>
  42d990:	adrp	x26, 490000 <stdout@@GLIBC_2.17+0x4180>
  42d994:	mov	w28, #0x1                   	// #1
  42d998:	b	42d9b4 <ferror@plt+0x2bc24>
  42d99c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42d9a0:	str	w21, [x8, #3304]
  42d9a4:	str	w21, [x25, #3244]
  42d9a8:	ldrb	w8, [x19, w28, uxtw]
  42d9ac:	add	w28, w28, #0x1
  42d9b0:	cbz	w8, 42dad0 <ferror@plt+0x2bd40>
  42d9b4:	and	w8, w8, #0xff
  42d9b8:	sub	w8, w8, #0x41
  42d9bc:	cmp	w8, #0x34
  42d9c0:	b.hi	42d9e0 <ferror@plt+0x2bc50>  // b.pmore
  42d9c4:	adr	x9, 42d99c <ferror@plt+0x2bc0c>
  42d9c8:	ldrb	w10, [x22, x8]
  42d9cc:	add	x9, x9, x10, lsl #2
  42d9d0:	br	x9
  42d9d4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42d9d8:	str	w21, [x8, #3264]
  42d9dc:	b	42d9a8 <ferror@plt+0x2bc18>
  42d9e0:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  42d9e4:	mov	w2, #0x5                   	// #5
  42d9e8:	mov	x0, xzr
  42d9ec:	add	x1, x1, #0x760
  42d9f0:	bl	401cc0 <dcgettext@plt>
  42d9f4:	mov	x1, x19
  42d9f8:	bl	4413f0 <warn@@Base>
  42d9fc:	b	42d9a8 <ferror@plt+0x2bc18>
  42da00:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42da04:	str	w21, [x8, #3260]
  42da08:	b	42d9a8 <ferror@plt+0x2bc18>
  42da0c:	ldr	w8, [x27, #3284]
  42da10:	orr	w8, w8, #0x2
  42da14:	str	w8, [x27, #3284]
  42da18:	b	42d9a8 <ferror@plt+0x2bc18>
  42da1c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42da20:	str	w21, [x8, #3288]
  42da24:	b	42d9a8 <ferror@plt+0x2bc18>
  42da28:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42da2c:	str	w21, [x8, #3268]
  42da30:	b	42d9a8 <ferror@plt+0x2bc18>
  42da34:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42da38:	str	w21, [x8, #3292]
  42da3c:	b	42d9a8 <ferror@plt+0x2bc18>
  42da40:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42da44:	str	w21, [x8, #3256]
  42da48:	b	42d9a8 <ferror@plt+0x2bc18>
  42da4c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42da50:	str	w21, [x8, #3316]
  42da54:	b	42d9a8 <ferror@plt+0x2bc18>
  42da58:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42da5c:	str	w21, [x8, #3312]
  42da60:	b	42d9a8 <ferror@plt+0x2bc18>
  42da64:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42da68:	str	w21, [x8, #3236]
  42da6c:	b	42d9a8 <ferror@plt+0x2bc18>
  42da70:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42da74:	str	w21, [x8, #3308]
  42da78:	b	42d9a8 <ferror@plt+0x2bc18>
  42da7c:	ldr	w8, [x27, #3284]
  42da80:	orr	w8, w8, #0x1
  42da84:	str	w8, [x27, #3284]
  42da88:	b	42d9a8 <ferror@plt+0x2bc18>
  42da8c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42da90:	str	w21, [x8, #3300]
  42da94:	b	42d9a8 <ferror@plt+0x2bc18>
  42da98:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42da9c:	str	w21, [x8, #3252]
  42daa0:	b	42d9a8 <ferror@plt+0x2bc18>
  42daa4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42daa8:	str	w21, [x8, #3248]
  42daac:	b	42d9a8 <ferror@plt+0x2bc18>
  42dab0:	str	w21, [x20, #3240]
  42dab4:	b	42d9a8 <ferror@plt+0x2bc18>
  42dab8:	str	w21, [x23, #3232]
  42dabc:	b	42d9a8 <ferror@plt+0x2bc18>
  42dac0:	str	w21, [x24, #3296]
  42dac4:	b	42d9a8 <ferror@plt+0x2bc18>
  42dac8:	str	w21, [x26, #3280]
  42dacc:	b	42d9a8 <ferror@plt+0x2bc18>
  42dad0:	ldp	x20, x19, [sp, #80]
  42dad4:	ldp	x22, x21, [sp, #64]
  42dad8:	ldp	x24, x23, [sp, #48]
  42dadc:	ldp	x26, x25, [sp, #32]
  42dae0:	ldp	x28, x27, [sp, #16]
  42dae4:	ldp	x29, x30, [sp], #96
  42dae8:	ret
  42daec:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42daf0:	mov	w9, #0x1                   	// #1
  42daf4:	str	w9, [x8, #3236]
  42daf8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42dafc:	str	w9, [x8, #3256]
  42db00:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42db04:	str	w9, [x8, #3284]
  42db08:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42db0c:	str	w9, [x8, #3248]
  42db10:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42db14:	str	w9, [x8, #3296]
  42db18:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42db1c:	str	w9, [x8, #3240]
  42db20:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42db24:	str	w9, [x8, #3288]
  42db28:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42db2c:	str	w9, [x8, #3244]
  42db30:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42db34:	str	w9, [x8, #3300]
  42db38:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42db3c:	str	w9, [x8, #3232]
  42db40:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42db44:	str	w9, [x8, #3252]
  42db48:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42db4c:	str	w9, [x8, #3312]
  42db50:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42db54:	str	w9, [x8, #3292]
  42db58:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42db5c:	str	w9, [x8, #3280]
  42db60:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42db64:	str	w9, [x8, #3268]
  42db68:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42db6c:	str	w9, [x8, #3264]
  42db70:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42db74:	str	w9, [x8, #3316]
  42db78:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42db7c:	str	w9, [x8, #3260]
  42db80:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42db84:	str	w9, [x8, #3308]
  42db88:	ret
  42db8c:	sub	sp, sp, #0x70
  42db90:	stp	x29, x30, [sp, #16]
  42db94:	stp	x28, x27, [sp, #32]
  42db98:	stp	x26, x25, [sp, #48]
  42db9c:	stp	x24, x23, [sp, #64]
  42dba0:	stp	x22, x21, [sp, #80]
  42dba4:	stp	x20, x19, [sp, #96]
  42dba8:	ldr	x21, [x0, #32]
  42dbac:	ldr	x8, [x0, #48]
  42dbb0:	mov	w1, wzr
  42dbb4:	add	x29, sp, #0x10
  42dbb8:	str	x0, [sp, #8]
  42dbbc:	add	x20, x21, x8
  42dbc0:	bl	435ebc <ferror@plt+0x3412c>
  42dbc4:	adrp	x22, 472000 <warn@@Base+0x30c10>
  42dbc8:	adrp	x19, 472000 <warn@@Base+0x30c10>
  42dbcc:	adrp	x23, 472000 <warn@@Base+0x30c10>
  42dbd0:	adrp	x24, 472000 <warn@@Base+0x30c10>
  42dbd4:	adrp	x25, 472000 <warn@@Base+0x30c10>
  42dbd8:	add	x22, x22, #0xa2b
  42dbdc:	add	x19, x19, #0xa38
  42dbe0:	add	x23, x23, #0xa13
  42dbe4:	add	x24, x24, #0xa44
  42dbe8:	add	x25, x25, #0x27b
  42dbec:	b	42dbf4 <ferror@plt+0x2be64>
  42dbf0:	cbz	x21, 42dcec <ferror@plt+0x2bf5c>
  42dbf4:	mov	x26, x21
  42dbf8:	bl	42d79c <ferror@plt+0x2ba0c>
  42dbfc:	mov	x0, x21
  42dc00:	mov	x1, x20
  42dc04:	bl	4361d0 <ferror@plt+0x34440>
  42dc08:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42dc0c:	ldr	x8, [x8, #400]
  42dc10:	mov	x21, x0
  42dc14:	cbz	x8, 42dbf0 <ferror@plt+0x2be60>
  42dc18:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42dc1c:	mov	w2, #0x5                   	// #5
  42dc20:	mov	x0, xzr
  42dc24:	add	x1, x1, #0x9fd
  42dc28:	bl	401cc0 <dcgettext@plt>
  42dc2c:	ldr	x8, [sp, #8]
  42dc30:	ldr	x8, [x8, #32]
  42dc34:	sub	x1, x26, x8
  42dc38:	bl	401d10 <printf@plt>
  42dc3c:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42dc40:	ldr	x28, [x8, #400]
  42dc44:	cbnz	x28, 42dc54 <ferror@plt+0x2bec4>
  42dc48:	b	42dbf0 <ferror@plt+0x2be60>
  42dc4c:	ldr	x28, [x28, #40]
  42dc50:	cbz	x28, 42dbf0 <ferror@plt+0x2be60>
  42dc54:	ldp	x26, x0, [x28]
  42dc58:	bl	4363f4 <ferror@plt+0x34664>
  42dc5c:	ldr	w8, [x28, #16]
  42dc60:	mov	x27, x0
  42dc64:	mov	w2, #0x5                   	// #5
  42dc68:	mov	x0, xzr
  42dc6c:	cmp	w8, #0x0
  42dc70:	csel	x1, x19, x22, eq  // eq = none
  42dc74:	bl	401cc0 <dcgettext@plt>
  42dc78:	mov	x3, x0
  42dc7c:	mov	x0, x23
  42dc80:	mov	x1, x26
  42dc84:	mov	x2, x27
  42dc88:	bl	401d10 <printf@plt>
  42dc8c:	ldr	x27, [x28, #24]
  42dc90:	cbnz	x27, 42dca8 <ferror@plt+0x2bf18>
  42dc94:	b	42dc4c <ferror@plt+0x2bebc>
  42dc98:	mov	w0, #0xa                   	// #10
  42dc9c:	bl	401d40 <putchar@plt>
  42dca0:	ldr	x27, [x27, #24]
  42dca4:	cbz	x27, 42dc4c <ferror@plt+0x2bebc>
  42dca8:	ldr	x0, [x27]
  42dcac:	bl	4366f4 <ferror@plt+0x34964>
  42dcb0:	ldr	x8, [x27, #8]
  42dcb4:	mov	x26, x0
  42dcb8:	mov	x0, x8
  42dcbc:	bl	4382d4 <ferror@plt+0x36544>
  42dcc0:	mov	x2, x0
  42dcc4:	mov	x0, x24
  42dcc8:	mov	x1, x26
  42dccc:	bl	401d10 <printf@plt>
  42dcd0:	ldr	x8, [x27, #8]
  42dcd4:	cmp	x8, #0x21
  42dcd8:	b.ne	42dc98 <ferror@plt+0x2bf08>  // b.any
  42dcdc:	ldr	x1, [x27, #16]
  42dce0:	mov	x0, x25
  42dce4:	bl	401d10 <printf@plt>
  42dce8:	b	42dc98 <ferror@plt+0x2bf08>
  42dcec:	mov	w0, #0xa                   	// #10
  42dcf0:	bl	401d40 <putchar@plt>
  42dcf4:	ldp	x20, x19, [sp, #96]
  42dcf8:	ldp	x22, x21, [sp, #80]
  42dcfc:	ldp	x24, x23, [sp, #64]
  42dd00:	ldp	x26, x25, [sp, #48]
  42dd04:	ldp	x28, x27, [sp, #32]
  42dd08:	ldp	x29, x30, [sp, #16]
  42dd0c:	mov	w0, #0x1                   	// #1
  42dd10:	add	sp, sp, #0x70
  42dd14:	ret
  42dd18:	stp	x29, x30, [sp, #-96]!
  42dd1c:	stp	x28, x27, [sp, #16]
  42dd20:	stp	x26, x25, [sp, #32]
  42dd24:	stp	x24, x23, [sp, #48]
  42dd28:	stp	x22, x21, [sp, #64]
  42dd2c:	stp	x20, x19, [sp, #80]
  42dd30:	ldr	x20, [x0, #32]
  42dd34:	ldr	x8, [x0, #48]
  42dd38:	mov	x21, x1
  42dd3c:	mov	w1, wzr
  42dd40:	mov	x29, sp
  42dd44:	mov	x19, x0
  42dd48:	add	x23, x20, x8
  42dd4c:	bl	435ebc <ferror@plt+0x3412c>
  42dd50:	mov	x0, x21
  42dd54:	bl	43ad70 <ferror@plt+0x38fe0>
  42dd58:	mov	w28, #0x4                   	// #4
  42dd5c:	b	42ddac <ferror@plt+0x2c01c>
  42dd60:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42dd64:	mov	w2, #0x5                   	// #5
  42dd68:	mov	x0, xzr
  42dd6c:	add	x1, x1, #0xda3
  42dd70:	bl	401cc0 <dcgettext@plt>
  42dd74:	ldr	x26, [x19, #16]
  42dd78:	mov	x25, x0
  42dd7c:	adrp	x0, 474000 <warn@@Base+0x32c10>
  42dd80:	add	x0, x0, #0x6a
  42dd84:	mov	x1, x24
  42dd88:	sub	x27, x27, x22
  42dd8c:	bl	436148 <ferror@plt+0x343b8>
  42dd90:	mov	x3, x0
  42dd94:	mov	x0, x25
  42dd98:	mov	x1, x26
  42dd9c:	mov	x2, x27
  42dda0:	bl	4413f0 <warn@@Base>
  42dda4:	mov	w8, wzr
  42dda8:	tbz	w8, #0, 42e254 <ferror@plt+0x2c4c4>
  42ddac:	cmp	x20, x23
  42ddb0:	b.cs	42e254 <ferror@plt+0x2c4c4>  // b.hs, b.nlast
  42ddb4:	add	x25, x20, #0x4
  42ddb8:	sub	w8, w23, w20
  42ddbc:	cmp	x25, x23
  42ddc0:	csel	w1, w28, w8, cc  // cc = lo, ul, last
  42ddc4:	sub	w8, w1, #0x1
  42ddc8:	cmp	w8, #0x7
  42ddcc:	b.ls	42ddd8 <ferror@plt+0x2c048>  // b.plast
  42ddd0:	mov	x24, xzr
  42ddd4:	b	42ddec <ferror@plt+0x2c05c>
  42ddd8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42dddc:	ldr	x8, [x8, #3328]
  42dde0:	mov	x0, x20
  42dde4:	blr	x8
  42dde8:	mov	x24, x0
  42ddec:	mov	w8, #0xffffffff            	// #-1
  42ddf0:	cmp	x24, x8
  42ddf4:	b.ne	42de34 <ferror@plt+0x2c0a4>  // b.any
  42ddf8:	cmp	x25, x23
  42ddfc:	add	x22, x20, #0xc
  42de00:	cset	w8, cs  // cs = hs, nlast
  42de04:	cmp	x22, x23
  42de08:	cset	w9, cc  // cc = lo, ul, last
  42de0c:	orr	w8, w9, w8
  42de10:	lsl	w9, w9, #3
  42de14:	sub	w10, w23, w25
  42de18:	cmp	w8, #0x0
  42de1c:	csel	w1, w9, w10, ne  // ne = any
  42de20:	sub	w8, w1, #0x1
  42de24:	cmp	w8, #0x7
  42de28:	b.ls	42de40 <ferror@plt+0x2c0b0>  // b.plast
  42de2c:	mov	x24, xzr
  42de30:	b	42de54 <ferror@plt+0x2c0c4>
  42de34:	mov	w21, #0x4                   	// #4
  42de38:	mov	w22, #0x4                   	// #4
  42de3c:	b	42de60 <ferror@plt+0x2c0d0>
  42de40:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42de44:	ldr	x8, [x8, #3328]
  42de48:	mov	x0, x25
  42de4c:	blr	x8
  42de50:	mov	x24, x0
  42de54:	mov	w21, #0x8                   	// #8
  42de58:	mov	x25, x22
  42de5c:	mov	w22, #0xc                   	// #12
  42de60:	ldr	x8, [x19, #32]
  42de64:	sub	x27, x25, x8
  42de68:	adds	x8, x27, x24
  42de6c:	b.cs	42dd60 <ferror@plt+0x2bfd0>  // b.hs, b.nlast
  42de70:	ldr	x9, [x19, #48]
  42de74:	cmp	x8, x9
  42de78:	b.hi	42dd60 <ferror@plt+0x2bfd0>  // b.pmore
  42de7c:	add	x28, x25, #0x2
  42de80:	cmp	x28, x23
  42de84:	b.cs	42de90 <ferror@plt+0x2c100>  // b.hs, b.nlast
  42de88:	mov	w1, #0x2                   	// #2
  42de8c:	b	42dea4 <ferror@plt+0x2c114>
  42de90:	cmp	x25, x23
  42de94:	b.cs	42dea0 <ferror@plt+0x2c110>  // b.hs, b.nlast
  42de98:	sub	w1, w23, w25
  42de9c:	b	42dea4 <ferror@plt+0x2c114>
  42dea0:	mov	w1, wzr
  42dea4:	sub	w8, w1, #0x1
  42dea8:	cmp	w8, #0x7
  42deac:	b.ls	42deb8 <ferror@plt+0x2c128>  // b.plast
  42deb0:	mov	w26, wzr
  42deb4:	b	42decc <ferror@plt+0x2c13c>
  42deb8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42debc:	ldr	x8, [x8, #3328]
  42dec0:	mov	x0, x25
  42dec4:	blr	x8
  42dec8:	mov	x26, x0
  42decc:	add	x27, x28, x21
  42ded0:	cmp	x27, x23
  42ded4:	csel	w9, w21, wzr, cc  // cc = lo, ul, last
  42ded8:	cmp	x28, x23
  42dedc:	sub	w8, w23, w28
  42dee0:	ccmp	x27, x23, #0x0, cc  // cc = lo, ul, last
  42dee4:	csel	w1, w9, w8, cc  // cc = lo, ul, last
  42dee8:	sub	w8, w1, #0x1
  42deec:	cmp	w8, #0x7
  42def0:	b.ls	42defc <ferror@plt+0x2c16c>  // b.plast
  42def4:	mov	x25, xzr
  42def8:	b	42df10 <ferror@plt+0x2c180>
  42defc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42df00:	ldr	x8, [x8, #3328]
  42df04:	mov	x0, x28
  42df08:	blr	x8
  42df0c:	mov	x25, x0
  42df10:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  42df14:	ldr	w8, [x8, #312]
  42df18:	add	w8, w8, #0x1
  42df1c:	cmp	w8, #0x2
  42df20:	b.cc	42df4c <ferror@plt+0x2c1bc>  // b.lo, b.ul, b.last
  42df24:	mov	x0, x25
  42df28:	bl	43ae24 <ferror@plt+0x39094>
  42df2c:	cbnz	x0, 42df4c <ferror@plt+0x2c1bc>
  42df30:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42df34:	mov	w2, #0x5                   	// #5
  42df38:	add	x1, x1, #0xa51
  42df3c:	bl	401cc0 <dcgettext@plt>
  42df40:	ldr	x2, [x19, #16]
  42df44:	mov	x1, x25
  42df48:	bl	4413f0 <warn@@Base>
  42df4c:	cmp	x27, x23
  42df50:	add	x28, x27, #0x1
  42df54:	cset	w8, cs  // cs = hs, nlast
  42df58:	cmp	x28, x23
  42df5c:	cset	w9, cc  // cc = lo, ul, last
  42df60:	orr	w8, w9, w8
  42df64:	sub	w10, w23, w27
  42df68:	cmp	w8, #0x0
  42df6c:	csel	w1, w9, w10, ne  // ne = any
  42df70:	sub	w8, w1, #0x1
  42df74:	cmp	w8, #0x7
  42df78:	b.ls	42df84 <ferror@plt+0x2c1f4>  // b.plast
  42df7c:	mov	w27, wzr
  42df80:	b	42df98 <ferror@plt+0x2c208>
  42df84:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42df88:	ldr	x8, [x8, #3328]
  42df8c:	mov	x0, x27
  42df90:	blr	x8
  42df94:	mov	x27, x0
  42df98:	cmp	x28, x23
  42df9c:	add	x21, x28, #0x1
  42dfa0:	cset	w8, cs  // cs = hs, nlast
  42dfa4:	cmp	x21, x23
  42dfa8:	cset	w9, cc  // cc = lo, ul, last
  42dfac:	orr	w8, w9, w8
  42dfb0:	sub	w10, w23, w28
  42dfb4:	cmp	w8, #0x0
  42dfb8:	csel	w1, w9, w10, ne  // ne = any
  42dfbc:	sub	w8, w1, #0x1
  42dfc0:	cmp	w8, #0x7
  42dfc4:	b.ls	42dfd0 <ferror@plt+0x2c240>  // b.plast
  42dfc8:	mov	w28, wzr
  42dfcc:	b	42dfe4 <ferror@plt+0x2c254>
  42dfd0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42dfd4:	ldr	x8, [x8, #3328]
  42dfd8:	mov	x0, x28
  42dfdc:	blr	x8
  42dfe0:	mov	x28, x0
  42dfe4:	and	w26, w26, #0xffff
  42dfe8:	sub	w8, w26, #0x2
  42dfec:	cmp	w8, #0x2
  42dff0:	b.cs	42e0b8 <ferror@plt+0x2c328>  // b.hs, b.nlast
  42dff4:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42dff8:	mov	w2, #0x5                   	// #5
  42dffc:	mov	x0, xzr
  42e000:	add	x1, x1, #0xad0
  42e004:	bl	401cc0 <dcgettext@plt>
  42e008:	mov	x1, x24
  42e00c:	bl	401d10 <printf@plt>
  42e010:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42e014:	mov	w2, #0x5                   	// #5
  42e018:	mov	x0, xzr
  42e01c:	add	x1, x1, #0xaf1
  42e020:	bl	401cc0 <dcgettext@plt>
  42e024:	mov	w1, w26
  42e028:	bl	401d10 <printf@plt>
  42e02c:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42e030:	mov	w2, #0x5                   	// #5
  42e034:	mov	x0, xzr
  42e038:	add	x1, x1, #0xb11
  42e03c:	bl	401cc0 <dcgettext@plt>
  42e040:	mov	x1, x25
  42e044:	bl	401d10 <printf@plt>
  42e048:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42e04c:	mov	w2, #0x5                   	// #5
  42e050:	mov	x0, xzr
  42e054:	add	x1, x1, #0xb34
  42e058:	bl	401cc0 <dcgettext@plt>
  42e05c:	and	w1, w27, #0xff
  42e060:	bl	401d10 <printf@plt>
  42e064:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42e068:	mov	w2, #0x5                   	// #5
  42e06c:	mov	x0, xzr
  42e070:	add	x1, x1, #0xb54
  42e074:	bl	401cc0 <dcgettext@plt>
  42e078:	and	w1, w28, #0xff
  42e07c:	bl	401d10 <printf@plt>
  42e080:	add	w8, w28, w27
  42e084:	and	w25, w8, #0xff
  42e088:	sub	w8, w25, #0x1
  42e08c:	cmp	w8, #0x8
  42e090:	b.cc	42e0e4 <ferror@plt+0x2c354>  // b.lo, b.ul, b.last
  42e094:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42e098:	mov	w2, #0x5                   	// #5
  42e09c:	mov	x0, xzr
  42e0a0:	add	x1, x1, #0xb74
  42e0a4:	bl	401cc0 <dcgettext@plt>
  42e0a8:	ldr	x1, [x19, #16]
  42e0ac:	bl	44132c <error@@Base>
  42e0b0:	mov	w8, wzr
  42e0b4:	b	42e16c <ferror@plt+0x2c3dc>
  42e0b8:	mov	w28, #0x4                   	// #4
  42e0bc:	cbz	w26, 42dda4 <ferror@plt+0x2c014>
  42e0c0:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42e0c4:	mov	w2, #0x5                   	// #5
  42e0c8:	mov	x0, xzr
  42e0cc:	add	x1, x1, #0xa9b
  42e0d0:	bl	401cc0 <dcgettext@plt>
  42e0d4:	bl	4413f0 <warn@@Base>
  42e0d8:	mov	w8, wzr
  42e0dc:	tbnz	w8, #0, 42ddac <ferror@plt+0x2c01c>
  42e0e0:	b	42e254 <ferror@plt+0x2c4c4>
  42e0e4:	tst	w25, w8
  42e0e8:	b.eq	42e10c <ferror@plt+0x2c37c>  // b.none
  42e0ec:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42e0f0:	mov	w2, #0x5                   	// #5
  42e0f4:	mov	x0, xzr
  42e0f8:	add	x1, x1, #0xb99
  42e0fc:	bl	401cc0 <dcgettext@plt>
  42e100:	bl	4413f0 <warn@@Base>
  42e104:	mov	w8, wzr
  42e108:	b	42e16c <ferror@plt+0x2c3dc>
  42e10c:	adrp	x8, 472000 <warn@@Base+0x30c10>
  42e110:	adrp	x9, 472000 <warn@@Base+0x30c10>
  42e114:	cmp	w25, #0x4
  42e118:	add	x8, x8, #0xbed
  42e11c:	add	x9, x9, #0xbcd
  42e120:	csel	x1, x9, x8, hi  // hi = pmore
  42e124:	mov	w2, #0x5                   	// #5
  42e128:	mov	x0, xzr
  42e12c:	bl	401cc0 <dcgettext@plt>
  42e130:	bl	401d10 <printf@plt>
  42e134:	sub	x8, x21, x20
  42e138:	lsl	w28, w25, #1
  42e13c:	sdiv	x10, x8, x28
  42e140:	msub	w8, w10, w28, w8
  42e144:	sub	w10, w28, w8
  42e148:	cmp	w8, #0x0
  42e14c:	add	x8, x21, w10, sxtw
  42e150:	add	x9, x22, x24
  42e154:	csel	x24, x21, x8, eq  // eq = none
  42e158:	add	x20, x20, x9
  42e15c:	add	x8, x24, x28
  42e160:	cmp	x8, x20
  42e164:	b.ls	42e1cc <ferror@plt+0x2c43c>  // b.plast
  42e168:	mov	w8, #0x1                   	// #1
  42e16c:	mov	w28, #0x4                   	// #4
  42e170:	tbnz	w8, #0, 42ddac <ferror@plt+0x2c01c>
  42e174:	b	42e254 <ferror@plt+0x2c4c4>
  42e178:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42e17c:	ldr	x8, [x8, #3328]
  42e180:	mov	x0, x24
  42e184:	blr	x8
  42e188:	mov	x27, x0
  42e18c:	adrp	x0, 453000 <warn@@Base+0x11c10>
  42e190:	add	x0, x0, #0xe5f
  42e194:	add	x24, x24, x25
  42e198:	bl	401d10 <printf@plt>
  42e19c:	mov	x0, x26
  42e1a0:	mov	w1, w25
  42e1a4:	bl	43ac8c <ferror@plt+0x38efc>
  42e1a8:	mov	x0, x27
  42e1ac:	mov	w1, w25
  42e1b0:	bl	43ac8c <ferror@plt+0x38efc>
  42e1b4:	mov	w0, #0xa                   	// #10
  42e1b8:	bl	401d40 <putchar@plt>
  42e1bc:	add	x8, x24, x28
  42e1c0:	cmp	x8, x20
  42e1c4:	mov	w8, #0x1                   	// #1
  42e1c8:	b.hi	42e16c <ferror@plt+0x2c3dc>  // b.pmore
  42e1cc:	add	x8, x24, x25
  42e1d0:	cmp	x8, x23
  42e1d4:	mov	w1, w25
  42e1d8:	b.cc	42e1f0 <ferror@plt+0x2c460>  // b.lo, b.ul, b.last
  42e1dc:	cmp	x24, x23
  42e1e0:	b.cs	42e1ec <ferror@plt+0x2c45c>  // b.hs, b.nlast
  42e1e4:	sub	w1, w23, w24
  42e1e8:	b	42e1f0 <ferror@plt+0x2c460>
  42e1ec:	mov	w1, wzr
  42e1f0:	sub	w8, w1, #0x1
  42e1f4:	cmp	w8, #0x7
  42e1f8:	b.ls	42e204 <ferror@plt+0x2c474>  // b.plast
  42e1fc:	mov	x26, xzr
  42e200:	b	42e218 <ferror@plt+0x2c488>
  42e204:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42e208:	ldr	x8, [x8, #3328]
  42e20c:	mov	x0, x24
  42e210:	blr	x8
  42e214:	mov	x26, x0
  42e218:	add	x8, x24, x28
  42e21c:	cmp	x8, x23
  42e220:	add	x24, x24, x25
  42e224:	mov	w1, w25
  42e228:	b.cc	42e240 <ferror@plt+0x2c4b0>  // b.lo, b.ul, b.last
  42e22c:	cmp	x24, x23
  42e230:	b.cs	42e23c <ferror@plt+0x2c4ac>  // b.hs, b.nlast
  42e234:	sub	w1, w23, w24
  42e238:	b	42e240 <ferror@plt+0x2c4b0>
  42e23c:	mov	w1, wzr
  42e240:	sub	w8, w1, #0x1
  42e244:	cmp	w8, #0x7
  42e248:	b.ls	42e178 <ferror@plt+0x2c3e8>  // b.plast
  42e24c:	mov	x27, xzr
  42e250:	b	42e18c <ferror@plt+0x2c3fc>
  42e254:	mov	w0, #0xa                   	// #10
  42e258:	bl	401d40 <putchar@plt>
  42e25c:	ldp	x20, x19, [sp, #80]
  42e260:	ldp	x22, x21, [sp, #64]
  42e264:	ldp	x24, x23, [sp, #48]
  42e268:	ldp	x26, x25, [sp, #32]
  42e26c:	ldp	x28, x27, [sp, #16]
  42e270:	mov	w0, #0x1                   	// #1
  42e274:	ldp	x29, x30, [sp], #96
  42e278:	ret
  42e27c:	sub	sp, sp, #0xf0
  42e280:	stp	x29, x30, [sp, #144]
  42e284:	stp	x28, x27, [sp, #160]
  42e288:	stp	x26, x25, [sp, #176]
  42e28c:	stp	x24, x23, [sp, #192]
  42e290:	stp	x22, x21, [sp, #208]
  42e294:	stp	x20, x19, [sp, #224]
  42e298:	ldr	x26, [x0, #32]
  42e29c:	add	x29, sp, #0x90
  42e2a0:	mov	x19, x0
  42e2a4:	adrp	x1, 453000 <warn@@Base+0x11c10>
  42e2a8:	stur	x26, [x29, #-8]
  42e2ac:	ldr	x8, [x0, #48]
  42e2b0:	ldr	x0, [x0, #16]
  42e2b4:	add	x1, x1, #0xa1b
  42e2b8:	add	x21, x26, x8
  42e2bc:	bl	401bf0 <strcmp@plt>
  42e2c0:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42e2c4:	stur	w0, [x29, #-68]
  42e2c8:	add	x1, x1, #0xc05
  42e2cc:	mov	w2, #0x5                   	// #5
  42e2d0:	mov	x0, xzr
  42e2d4:	stur	wzr, [x29, #-12]
  42e2d8:	bl	401cc0 <dcgettext@plt>
  42e2dc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42e2e0:	ldr	w8, [x8, #3276]
  42e2e4:	str	x0, [sp, #48]
  42e2e8:	mov	x0, x19
  42e2ec:	mov	w1, wzr
  42e2f0:	str	w8, [sp, #60]
  42e2f4:	str	x19, [sp, #16]
  42e2f8:	bl	435ebc <ferror@plt+0x3412c>
  42e2fc:	mov	w19, #0x1                   	// #1
  42e300:	str	xzr, [sp, #24]
  42e304:	stur	xzr, [x29, #-64]
  42e308:	stp	x26, xzr, [sp, #32]
  42e30c:	b	42e31c <ferror@plt+0x2c58c>
  42e310:	mov	w8, #0x2                   	// #2
  42e314:	cmp	w8, #0x3
  42e318:	b.eq	430764 <ferror@plt+0x2e9d4>  // b.none
  42e31c:	ldur	x20, [x29, #-8]
  42e320:	cmp	x20, x21
  42e324:	b.cs	430764 <ferror@plt+0x2e9d4>  // b.hs, b.nlast
  42e328:	add	x8, x20, #0x4
  42e32c:	sub	w9, w21, w20
  42e330:	cmp	x8, x21
  42e334:	mov	w8, #0x4                   	// #4
  42e338:	csel	w1, w8, w9, cc  // cc = lo, ul, last
  42e33c:	sub	w8, w1, #0x1
  42e340:	mov	x23, xzr
  42e344:	cmp	w8, #0x7
  42e348:	stur	w19, [x29, #-28]
  42e34c:	stp	xzr, xzr, [x29, #-48]
  42e350:	b.hi	42e368 <ferror@plt+0x2c5d8>  // b.pmore
  42e354:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42e358:	ldr	x8, [x8, #3328]
  42e35c:	mov	x0, x20
  42e360:	blr	x8
  42e364:	mov	x23, x0
  42e368:	ldur	x8, [x29, #-8]
  42e36c:	mov	w9, #0xffffffff            	// #-1
  42e370:	cmp	x23, x9
  42e374:	add	x0, x8, #0x4
  42e378:	stur	x0, [x29, #-8]
  42e37c:	b.eq	42e3bc <ferror@plt+0x2c62c>  // b.none
  42e380:	cbnz	x23, 42e3d0 <ferror@plt+0x2c640>
  42e384:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42e388:	sub	x1, x20, x26
  42e38c:	add	x0, x0, #0xc14
  42e390:	bl	401d10 <printf@plt>
  42e394:	ldur	x8, [x29, #-8]
  42e398:	cmp	x8, x21
  42e39c:	b.cs	42e310 <ferror@plt+0x2c580>  // b.hs, b.nlast
  42e3a0:	ldrb	w9, [x8]
  42e3a4:	cbnz	w9, 42e310 <ferror@plt+0x2c580>
  42e3a8:	add	x8, x8, #0x1
  42e3ac:	cmp	x21, x8
  42e3b0:	stur	x8, [x29, #-8]
  42e3b4:	b.ne	42e3a0 <ferror@plt+0x2c610>  // b.any
  42e3b8:	b	42e310 <ferror@plt+0x2c580>
  42e3bc:	add	x8, x8, #0xc
  42e3c0:	cmp	x8, x21
  42e3c4:	b.cs	42e3dc <ferror@plt+0x2c64c>  // b.hs, b.nlast
  42e3c8:	mov	w1, #0x8                   	// #8
  42e3cc:	b	42e3f0 <ferror@plt+0x2c660>
  42e3d0:	mov	w8, #0x4                   	// #4
  42e3d4:	mov	w22, #0x4                   	// #4
  42e3d8:	b	42e428 <ferror@plt+0x2c698>
  42e3dc:	cmp	x0, x21
  42e3e0:	b.cs	42e3ec <ferror@plt+0x2c65c>  // b.hs, b.nlast
  42e3e4:	sub	w1, w21, w0
  42e3e8:	b	42e3f0 <ferror@plt+0x2c660>
  42e3ec:	mov	w1, wzr
  42e3f0:	sub	w8, w1, #0x1
  42e3f4:	cmp	w8, #0x7
  42e3f8:	b.ls	42e404 <ferror@plt+0x2c674>  // b.plast
  42e3fc:	mov	x23, xzr
  42e400:	b	42e414 <ferror@plt+0x2c684>
  42e404:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42e408:	ldr	x8, [x8, #3328]
  42e40c:	blr	x8
  42e410:	mov	x23, x0
  42e414:	ldur	x8, [x29, #-8]
  42e418:	mov	w22, #0x8                   	// #8
  42e41c:	add	x8, x8, #0x8
  42e420:	stur	x8, [x29, #-8]
  42e424:	mov	w8, #0xc                   	// #12
  42e428:	add	x9, x20, x23
  42e42c:	add	x25, x9, x8
  42e430:	cmp	x25, x21
  42e434:	b.hi	42e444 <ferror@plt+0x2c6b4>  // b.pmore
  42e438:	ldur	x8, [x29, #-8]
  42e43c:	cmp	x25, x8
  42e440:	b.cs	42e46c <ferror@plt+0x2c6dc>  // b.hs, b.nlast
  42e444:	mov	x0, xzr
  42e448:	mov	x1, x23
  42e44c:	mov	w2, w22
  42e450:	bl	436544 <ferror@plt+0x347b4>
  42e454:	mov	x1, x0
  42e458:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42e45c:	sub	x2, x20, x26
  42e460:	add	x0, x0, #0xc2d
  42e464:	bl	4413f0 <warn@@Base>
  42e468:	mov	x25, x21
  42e46c:	ldur	x0, [x29, #-8]
  42e470:	mov	w1, w22
  42e474:	add	x8, x0, x22
  42e478:	cmp	x8, x21
  42e47c:	b.cc	42e494 <ferror@plt+0x2c704>  // b.lo, b.ul, b.last
  42e480:	cmp	x0, x21
  42e484:	b.cs	42e490 <ferror@plt+0x2c700>  // b.hs, b.nlast
  42e488:	sub	w1, w21, w0
  42e48c:	b	42e494 <ferror@plt+0x2c704>
  42e490:	mov	w1, wzr
  42e494:	sub	w8, w1, #0x1
  42e498:	cmp	w8, #0x7
  42e49c:	b.ls	42e4a8 <ferror@plt+0x2c718>  // b.plast
  42e4a0:	mov	x24, xzr
  42e4a4:	b	42e4b8 <ferror@plt+0x2c728>
  42e4a8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42e4ac:	ldr	x8, [x8, #3328]
  42e4b0:	blr	x8
  42e4b4:	mov	x24, x0
  42e4b8:	ldur	x8, [x29, #-8]
  42e4bc:	add	x0, x8, x22
  42e4c0:	ldur	w8, [x29, #-68]
  42e4c4:	stur	x0, [x29, #-8]
  42e4c8:	cbz	w8, 42e5ac <ferror@plt+0x2c81c>
  42e4cc:	cmp	w22, #0x4
  42e4d0:	b.ne	42e4e0 <ferror@plt+0x2c750>  // b.any
  42e4d4:	mov	w8, #0xffffffff            	// #-1
  42e4d8:	cmp	x24, x8
  42e4dc:	b.eq	42e4f0 <ferror@plt+0x2c760>  // b.none
  42e4e0:	cmp	w22, #0x8
  42e4e4:	b.ne	42e5b0 <ferror@plt+0x2c820>  // b.any
  42e4e8:	cmn	x24, #0x1
  42e4ec:	b.ne	42e5b0 <ferror@plt+0x2c820>  // b.any
  42e4f0:	sub	x2, x29, #0x18
  42e4f4:	sub	x3, x29, #0x34
  42e4f8:	sub	x4, x29, #0x30
  42e4fc:	sub	x5, x29, #0x28
  42e500:	mov	x1, x21
  42e504:	bl	43ae7c <ferror@plt+0x390ec>
  42e508:	ldur	x28, [x29, #-24]
  42e50c:	stur	x0, [x29, #-8]
  42e510:	cbz	x28, 42e624 <ferror@plt+0x2c894>
  42e514:	ldr	x8, [sp, #40]
  42e518:	ldr	w9, [x28, #88]
  42e51c:	mov	x0, x28
  42e520:	stp	x8, x20, [x28]
  42e524:	ldur	w8, [x29, #-12]
  42e528:	sub	w10, w8, #0x1
  42e52c:	cmp	w8, #0x0
  42e530:	csel	w8, wzr, w10, eq  // eq = none
  42e534:	cmp	w8, w9
  42e538:	csel	w1, w9, w8, cc  // cc = lo, ul, last
  42e53c:	bl	43b344 <ferror@plt+0x395b4>
  42e540:	tbnz	w0, #31, 42e784 <ferror@plt+0x2c9f4>
  42e544:	ldrb	w0, [x28, #92]
  42e548:	ldr	w27, [sp, #60]
  42e54c:	cbz	w0, 42e558 <ferror@plt+0x2c7c8>
  42e550:	bl	43acbc <ferror@plt+0x38f2c>
  42e554:	mov	w27, w0
  42e558:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42e55c:	sub	x1, x20, x26
  42e560:	add	x0, x0, #0xc53
  42e564:	bl	401d10 <printf@plt>
  42e568:	ldrb	w1, [x28, #94]
  42e56c:	mov	x0, x23
  42e570:	bl	43ac8c <ferror@plt+0x38efc>
  42e574:	mov	x0, x24
  42e578:	mov	w1, w22
  42e57c:	bl	43ac8c <ferror@plt+0x38efc>
  42e580:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42e584:	ldr	w8, [x8, #3304]
  42e588:	str	w27, [sp, #64]
  42e58c:	cbz	w8, 42e8e8 <ferror@plt+0x2cb58>
  42e590:	ldr	x1, [x28, #40]
  42e594:	ldp	w2, w3, [x28, #48]
  42e598:	ldr	w4, [x28, #88]
  42e59c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42e5a0:	add	x0, x0, #0xc5b
  42e5a4:	bl	401d10 <printf@plt>
  42e5a8:	b	42e988 <ferror@plt+0x2cbf8>
  42e5ac:	cbz	x24, 42e4f0 <ferror@plt+0x2c760>
  42e5b0:	ldur	w8, [x29, #-68]
  42e5b4:	cbz	w8, 42e634 <ferror@plt+0x2c8a4>
  42e5b8:	add	x28, x26, x24
  42e5bc:	cmp	x28, x20
  42e5c0:	b.ls	42e658 <ferror@plt+0x2c8c8>  // b.plast
  42e5c4:	ldur	x9, [x29, #-64]
  42e5c8:	cmp	x9, #0x0
  42e5cc:	cset	w8, eq  // eq = none
  42e5d0:	stur	x9, [x29, #-24]
  42e5d4:	cbz	x9, 42e610 <ferror@plt+0x2c880>
  42e5d8:	ldur	x10, [x29, #-64]
  42e5dc:	ldr	x9, [x10, #8]
  42e5e0:	cmp	x9, x28
  42e5e4:	mov	x9, x10
  42e5e8:	b.eq	42e60c <ferror@plt+0x2c87c>  // b.none
  42e5ec:	ldr	x9, [x9]
  42e5f0:	cmp	x9, #0x0
  42e5f4:	cset	w8, eq  // eq = none
  42e5f8:	stur	x9, [x29, #-24]
  42e5fc:	cbz	x9, 42e610 <ferror@plt+0x2c880>
  42e600:	ldr	x10, [x9, #8]
  42e604:	cmp	x10, x28
  42e608:	b.ne	42e5ec <ferror@plt+0x2c85c>  // b.any
  42e60c:	cbz	w8, 42e680 <ferror@plt+0x2c8f0>
  42e610:	add	x19, x28, #0x4
  42e614:	cmp	x19, x21
  42e618:	b.cs	42e9a0 <ferror@plt+0x2cc10>  // b.hs, b.nlast
  42e61c:	mov	w1, #0x4                   	// #4
  42e620:	b	42e9bc <ferror@plt+0x2cc2c>
  42e624:	ldr	w9, [sp, #60]
  42e628:	mov	w8, #0x3                   	// #3
  42e62c:	str	w9, [sp, #64]
  42e630:	b	42e994 <ferror@plt+0x2cc04>
  42e634:	lsl	w8, w22, #3
  42e638:	sub	w8, w8, #0x1
  42e63c:	lsl	x8, x19, x8
  42e640:	eor	x9, x24, x8
  42e644:	sub	x8, x8, x9
  42e648:	add	x8, x0, x8
  42e64c:	sub	x28, x8, #0x4
  42e650:	cmp	x28, x20
  42e654:	b.hi	42e5c4 <ferror@plt+0x2c834>  // b.pmore
  42e658:	ldr	x9, [sp, #40]
  42e65c:	mov	x8, x9
  42e660:	stur	x9, [x29, #-24]
  42e664:	cbz	x9, 42e680 <ferror@plt+0x2c8f0>
  42e668:	ldr	x9, [x8, #8]
  42e66c:	cmp	x9, x28
  42e670:	b.eq	42e680 <ferror@plt+0x2c8f0>  // b.none
  42e674:	ldr	x8, [x8]
  42e678:	stur	x8, [x29, #-24]
  42e67c:	cbnz	x8, 42e668 <ferror@plt+0x2c8d8>
  42e680:	ldr	w8, [sp, #60]
  42e684:	ldr	x28, [sp, #48]
  42e688:	str	w8, [sp, #64]
  42e68c:	ldur	x8, [x29, #-24]
  42e690:	adrp	x27, 490000 <stdout@@GLIBC_2.17+0x4180>
  42e694:	movi	v0.2d, #0x0
  42e698:	add	x27, x27, #0xb20
  42e69c:	stp	q0, q0, [x27, #64]
  42e6a0:	stp	q0, q0, [x27, #32]
  42e6a4:	stp	q0, q0, [x27]
  42e6a8:	cbz	x8, 42e794 <ferror@plt+0x2ca04>
  42e6ac:	ldr	w0, [x8, #16]
  42e6b0:	mov	w1, #0x2                   	// #2
  42e6b4:	str	w0, [x27, #16]
  42e6b8:	bl	42b8b0 <ferror@plt+0x29b20>
  42e6bc:	ldr	w8, [x27, #16]
  42e6c0:	str	x0, [x27, #24]
  42e6c4:	mov	w1, #0x4                   	// #4
  42e6c8:	mov	x0, x8
  42e6cc:	bl	42b8b0 <ferror@plt+0x29b20>
  42e6d0:	ldur	x8, [x29, #-24]
  42e6d4:	str	x0, [x27, #32]
  42e6d8:	ldr	w9, [x27, #16]
  42e6dc:	ldr	x0, [x27, #24]
  42e6e0:	ldr	x1, [x8, #24]
  42e6e4:	lsl	x2, x9, #1
  42e6e8:	bl	401910 <memcpy@plt>
  42e6ec:	ldur	x8, [x29, #-24]
  42e6f0:	ldr	w9, [x27, #16]
  42e6f4:	ldr	x0, [x27, #32]
  42e6f8:	ldr	x1, [x8, #32]
  42e6fc:	lsl	x2, x9, #2
  42e700:	bl	401910 <memcpy@plt>
  42e704:	ldur	x8, [x29, #-24]
  42e708:	adrp	x10, 490000 <stdout@@GLIBC_2.17+0x4180>
  42e70c:	mov	x0, x27
  42e710:	ldr	x9, [x8, #40]
  42e714:	str	x9, [x27, #40]
  42e718:	ldrb	w9, [x8, #94]
  42e71c:	strb	w9, [x27, #94]
  42e720:	ldrb	w9, [x8, #94]
  42e724:	str	w9, [x10, #3276]
  42e728:	ldrb	w9, [x8, #95]
  42e72c:	ldur	w10, [x29, #-12]
  42e730:	strb	w9, [x27, #95]
  42e734:	ldr	w9, [x8, #48]
  42e738:	cmp	w10, #0x0
  42e73c:	str	w9, [x27, #48]
  42e740:	ldr	w9, [x8, #52]
  42e744:	str	w9, [x27, #52]
  42e748:	ldr	w9, [x8, #72]
  42e74c:	str	w9, [x27, #72]
  42e750:	ldr	x9, [x8, #80]
  42e754:	str	x9, [x27, #80]
  42e758:	ldr	w8, [x8, #88]
  42e75c:	sub	w9, w10, #0x1
  42e760:	csel	w1, wzr, w9, eq  // eq = none
  42e764:	str	w8, [x27, #88]
  42e768:	bl	43b344 <ferror@plt+0x395b4>
  42e76c:	tbnz	w0, #31, 42e8c8 <ferror@plt+0x2cb38>
  42e770:	ldur	x8, [x29, #-24]
  42e774:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  42e778:	ldrb	w8, [x8, #92]
  42e77c:	strb	w8, [x9, #2940]
  42e780:	b	42e818 <ferror@plt+0x2ca88>
  42e784:	ldr	w9, [sp, #60]
  42e788:	mov	w8, #0x3                   	// #3
  42e78c:	str	w9, [sp, #64]
  42e790:	b	42e98c <ferror@plt+0x2cbfc>
  42e794:	mov	x0, xzr
  42e798:	mov	x1, x24
  42e79c:	mov	w2, w22
  42e7a0:	bl	436544 <ferror@plt+0x347b4>
  42e7a4:	mov	x1, x0
  42e7a8:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42e7ac:	sub	x2, x20, x26
  42e7b0:	add	x0, x0, #0xd7a
  42e7b4:	bl	4413f0 <warn@@Base>
  42e7b8:	mov	w0, #0x2                   	// #2
  42e7bc:	str	wzr, [x27, #16]
  42e7c0:	bl	4446ec <warn@@Base+0x32fc>
  42e7c4:	str	x0, [x27, #24]
  42e7c8:	mov	w0, #0x4                   	// #4
  42e7cc:	bl	4446ec <warn@@Base+0x32fc>
  42e7d0:	ldur	w8, [x29, #-12]
  42e7d4:	str	x0, [x27, #32]
  42e7d8:	mov	x0, x27
  42e7dc:	sub	w9, w8, #0x1
  42e7e0:	cmp	w8, #0x0
  42e7e4:	csel	w1, wzr, w9, eq  // eq = none
  42e7e8:	bl	43b344 <ferror@plt+0x395b4>
  42e7ec:	tbnz	w0, #31, 42e8c8 <ferror@plt+0x2cb38>
  42e7f0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42e7f4:	ldr	w8, [x8, #3276]
  42e7f8:	adrp	x9, 466000 <warn@@Base+0x24c10>
  42e7fc:	add	x9, x9, #0x215
  42e800:	stur	x27, [x29, #-24]
  42e804:	str	x9, [x27, #40]
  42e808:	strb	wzr, [x27, #92]
  42e80c:	strb	w8, [x27, #94]
  42e810:	strb	wzr, [x27, #95]
  42e814:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  42e818:	ldr	w27, [sp, #64]
  42e81c:	ldrb	w0, [x9, #2940]
  42e820:	cbz	w0, 42e82c <ferror@plt+0x2ca9c>
  42e824:	bl	43acbc <ferror@plt+0x38f2c>
  42e828:	mov	w27, w0
  42e82c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42e830:	ldrb	w8, [x8, #2943]
  42e834:	cbz	w8, 42e9b0 <ferror@plt+0x2cc20>
  42e838:	cmp	w8, #0x9
  42e83c:	b.cc	42e868 <ferror@plt+0x2cad8>  // b.lo, b.ul, b.last
  42e840:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42e844:	mov	w2, #0x5                   	// #5
  42e848:	mov	x0, xzr
  42e84c:	add	x1, x1, #0xda5
  42e850:	bl	401cc0 <dcgettext@plt>
  42e854:	adrp	x19, 490000 <stdout@@GLIBC_2.17+0x4180>
  42e858:	ldrb	w1, [x19, #2943]
  42e85c:	bl	4413f0 <warn@@Base>
  42e860:	mov	w8, #0x4                   	// #4
  42e864:	strb	w8, [x19, #2943]
  42e868:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42e86c:	ldrb	w19, [x8, #2943]
  42e870:	cmp	w19, #0x9
  42e874:	b.cc	42e8a8 <ferror@plt+0x2cb18>  // b.lo, b.ul, b.last
  42e878:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42e87c:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  42e880:	mov	w4, #0x5                   	// #5
  42e884:	mov	x0, xzr
  42e888:	add	x1, x1, #0x717
  42e88c:	add	x2, x2, #0x75f
  42e890:	mov	x3, x19
  42e894:	bl	401c70 <dcngettext@plt>
  42e898:	mov	w2, #0x8                   	// #8
  42e89c:	mov	w1, w19
  42e8a0:	bl	44132c <error@@Base>
  42e8a4:	mov	w19, #0x8                   	// #8
  42e8a8:	ldur	x0, [x29, #-8]
  42e8ac:	add	x8, x0, x19
  42e8b0:	cmp	x8, x21
  42e8b4:	b.cc	42ea98 <ferror@plt+0x2cd08>  // b.lo, b.ul, b.last
  42e8b8:	cmp	x0, x21
  42e8bc:	b.cs	42ea94 <ferror@plt+0x2cd04>  // b.hs, b.nlast
  42e8c0:	sub	w19, w21, w0
  42e8c4:	b	42ea98 <ferror@plt+0x2cd08>
  42e8c8:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42e8cc:	mov	w2, #0x5                   	// #5
  42e8d0:	mov	x0, xzr
  42e8d4:	add	x1, x1, #0xd64
  42e8d8:	bl	401cc0 <dcgettext@plt>
  42e8dc:	bl	4413f0 <warn@@Base>
  42e8e0:	mov	w8, #0x3                   	// #3
  42e8e4:	b	42eea4 <ferror@plt+0x2d114>
  42e8e8:	adrp	x0, 475000 <warn@@Base+0x33c10>
  42e8ec:	add	x0, x0, #0x81a
  42e8f0:	bl	401bb0 <puts@plt>
  42e8f4:	ldur	w1, [x29, #-52]
  42e8f8:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42e8fc:	add	x0, x0, #0xc77
  42e900:	bl	401d10 <printf@plt>
  42e904:	ldr	x1, [x28, #40]
  42e908:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42e90c:	add	x0, x0, #0xc94
  42e910:	bl	401d10 <printf@plt>
  42e914:	ldur	w8, [x29, #-52]
  42e918:	cmp	w8, #0x4
  42e91c:	b.lt	42e940 <ferror@plt+0x2cbb0>  // b.tstop
  42e920:	ldrb	w1, [x28, #94]
  42e924:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42e928:	add	x0, x0, #0xcb3
  42e92c:	bl	401d10 <printf@plt>
  42e930:	ldrb	w1, [x28, #95]
  42e934:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42e938:	add	x0, x0, #0xcd0
  42e93c:	bl	401d10 <printf@plt>
  42e940:	ldr	w1, [x28, #48]
  42e944:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42e948:	add	x0, x0, #0xced
  42e94c:	bl	401d10 <printf@plt>
  42e950:	ldr	w1, [x28, #52]
  42e954:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42e958:	add	x0, x0, #0xd0a
  42e95c:	bl	401d10 <printf@plt>
  42e960:	ldr	w1, [x28, #88]
  42e964:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42e968:	add	x0, x0, #0xd27
  42e96c:	bl	401d10 <printf@plt>
  42e970:	ldur	x1, [x29, #-48]
  42e974:	cbz	x1, 42e980 <ferror@plt+0x2cbf0>
  42e978:	ldur	x0, [x29, #-40]
  42e97c:	bl	43b460 <ferror@plt+0x396d0>
  42e980:	mov	w0, #0xa                   	// #10
  42e984:	bl	401d40 <putchar@plt>
  42e988:	mov	w8, wzr
  42e98c:	mov	x27, x28
  42e990:	str	x28, [sp, #40]
  42e994:	ldr	x28, [sp, #48]
  42e998:	cbnz	w8, 42e314 <ferror@plt+0x2c584>
  42e99c:	b	42eea8 <ferror@plt+0x2d118>
  42e9a0:	cmp	x28, x21
  42e9a4:	b.cs	42e9b8 <ferror@plt+0x2cc28>  // b.hs, b.nlast
  42e9a8:	sub	w1, w21, w28
  42e9ac:	b	42e9bc <ferror@plt+0x2cc2c>
  42e9b0:	str	xzr, [sp, #8]
  42e9b4:	b	42ead4 <ferror@plt+0x2cd44>
  42e9b8:	mov	w1, wzr
  42e9bc:	sub	w8, w1, #0x1
  42e9c0:	cmp	w8, #0x7
  42e9c4:	b.ls	42e9d0 <ferror@plt+0x2cc40>  // b.plast
  42e9c8:	mov	x23, xzr
  42e9cc:	b	42e9e4 <ferror@plt+0x2cc54>
  42e9d0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42e9d4:	ldr	x8, [x8, #3328]
  42e9d8:	mov	x0, x28
  42e9dc:	blr	x8
  42e9e0:	mov	x23, x0
  42e9e4:	mov	w8, #0xffffffff            	// #-1
  42e9e8:	cmp	x23, x8
  42e9ec:	b.ne	42ea30 <ferror@plt+0x2cca0>  // b.any
  42e9f0:	str	x24, [sp, #64]
  42e9f4:	cmp	x19, x21
  42e9f8:	add	x24, x28, #0xc
  42e9fc:	cset	w8, cs  // cs = hs, nlast
  42ea00:	cmp	x24, x21
  42ea04:	cset	w9, cc  // cc = lo, ul, last
  42ea08:	orr	w8, w9, w8
  42ea0c:	lsl	w9, w9, #3
  42ea10:	sub	w10, w21, w19
  42ea14:	cmp	w8, #0x0
  42ea18:	csel	w1, w9, w10, ne  // ne = any
  42ea1c:	sub	w8, w1, #0x1
  42ea20:	cmp	w8, #0x7
  42ea24:	b.ls	42ea58 <ferror@plt+0x2ccc8>  // b.plast
  42ea28:	mov	x23, xzr
  42ea2c:	b	42ea6c <ferror@plt+0x2ccdc>
  42ea30:	mov	w26, #0x4                   	// #4
  42ea34:	cbz	x23, 42ea7c <ferror@plt+0x2ccec>
  42ea38:	add	x9, x19, x26
  42ea3c:	cmp	x9, x21
  42ea40:	mov	w1, w26
  42ea44:	b.cc	42ed50 <ferror@plt+0x2cfc0>  // b.lo, b.ul, b.last
  42ea48:	cmp	x19, x21
  42ea4c:	b.cs	42ed4c <ferror@plt+0x2cfbc>  // b.hs, b.nlast
  42ea50:	sub	w1, w21, w19
  42ea54:	b	42ed50 <ferror@plt+0x2cfc0>
  42ea58:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42ea5c:	ldr	x8, [x8, #3328]
  42ea60:	mov	x0, x19
  42ea64:	blr	x8
  42ea68:	mov	x23, x0
  42ea6c:	mov	x19, x24
  42ea70:	ldr	x24, [sp, #64]
  42ea74:	mov	w26, #0x8                   	// #8
  42ea78:	cbnz	x23, 42ea38 <ferror@plt+0x2cca8>
  42ea7c:	ldr	w8, [sp, #60]
  42ea80:	ldr	x26, [sp, #32]
  42ea84:	ldr	x28, [sp, #48]
  42ea88:	mov	w19, #0x1                   	// #1
  42ea8c:	str	w8, [sp, #64]
  42ea90:	b	42ee9c <ferror@plt+0x2d10c>
  42ea94:	mov	w19, wzr
  42ea98:	sub	w8, w19, #0x1
  42ea9c:	cmp	w8, #0x7
  42eaa0:	b.ls	42eaac <ferror@plt+0x2cd1c>  // b.plast
  42eaa4:	str	xzr, [sp, #8]
  42eaa8:	b	42eac0 <ferror@plt+0x2cd30>
  42eaac:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42eab0:	ldr	x8, [x8, #3328]
  42eab4:	mov	w1, w19
  42eab8:	blr	x8
  42eabc:	str	x0, [sp, #8]
  42eac0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42eac4:	ldrb	w8, [x8, #2943]
  42eac8:	ldur	x9, [x29, #-8]
  42eacc:	add	x8, x9, x8
  42ead0:	stur	x8, [x29, #-8]
  42ead4:	adrp	x19, 490000 <stdout@@GLIBC_2.17+0x4180>
  42ead8:	add	x19, x19, #0xb58
  42eadc:	ldrb	w1, [x19, #36]
  42eae0:	ldr	x2, [sp, #16]
  42eae4:	sub	x0, x29, #0x8
  42eae8:	mov	x3, x21
  42eaec:	bl	43ab8c <ferror@plt+0x38dfc>
  42eaf0:	str	x0, [x19]
  42eaf4:	cmp	w27, #0x9
  42eaf8:	mov	w19, w27
  42eafc:	mov	w28, w27
  42eb00:	b.cc	42eb34 <ferror@plt+0x2cda4>  // b.lo, b.ul, b.last
  42eb04:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  42eb08:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  42eb0c:	mov	w4, #0x5                   	// #5
  42eb10:	mov	x0, xzr
  42eb14:	add	x1, x1, #0x717
  42eb18:	add	x2, x2, #0x75f
  42eb1c:	mov	x3, x19
  42eb20:	bl	401c70 <dcngettext@plt>
  42eb24:	mov	w2, #0x8                   	// #8
  42eb28:	mov	w1, w27
  42eb2c:	mov	w28, #0x8                   	// #8
  42eb30:	bl	44132c <error@@Base>
  42eb34:	ldur	x0, [x29, #-8]
  42eb38:	add	x8, x0, w28, uxtw
  42eb3c:	cmp	x8, x21
  42eb40:	b.cc	42eb58 <ferror@plt+0x2cdc8>  // b.lo, b.ul, b.last
  42eb44:	cmp	x0, x21
  42eb48:	b.cs	42eb54 <ferror@plt+0x2cdc4>  // b.hs, b.nlast
  42eb4c:	sub	w28, w21, w0
  42eb50:	b	42eb58 <ferror@plt+0x2cdc8>
  42eb54:	mov	w28, wzr
  42eb58:	sub	w8, w28, #0x1
  42eb5c:	cmp	w8, #0x7
  42eb60:	str	w27, [sp, #64]
  42eb64:	b.ls	42eb70 <ferror@plt+0x2cde0>  // b.plast
  42eb68:	mov	x0, xzr
  42eb6c:	b	42eb80 <ferror@plt+0x2cdf0>
  42eb70:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42eb74:	ldr	x8, [x8, #3328]
  42eb78:	mov	w1, w28
  42eb7c:	blr	x8
  42eb80:	ldur	x8, [x29, #-8]
  42eb84:	ldur	x9, [x29, #-24]
  42eb88:	adrp	x10, 490000 <stdout@@GLIBC_2.17+0x4180>
  42eb8c:	str	x0, [x10, #2912]
  42eb90:	add	x0, x8, x19
  42eb94:	stur	x0, [x29, #-8]
  42eb98:	ldr	x8, [x9, #40]
  42eb9c:	ldr	x28, [sp, #48]
  42eba0:	mov	x27, x24
  42eba4:	ldrb	w8, [x8]
  42eba8:	cmp	w8, #0x7a
  42ebac:	b.ne	42ec4c <ferror@plt+0x2cebc>  // b.any
  42ebb0:	sub	x3, x29, #0x34
  42ebb4:	sub	x4, x29, #0x38
  42ebb8:	mov	x1, x21
  42ebbc:	mov	w2, wzr
  42ebc0:	bl	42b410 <ferror@plt+0x29680>
  42ebc4:	ldp	w8, w9, [x29, #-56]
  42ebc8:	ldur	x10, [x29, #-8]
  42ebcc:	stur	x0, [x29, #-48]
  42ebd0:	mov	w0, w8
  42ebd4:	add	x9, x10, x9
  42ebd8:	stur	x9, [x29, #-8]
  42ebdc:	bl	4363b8 <ferror@plt+0x34628>
  42ebe0:	ldur	x8, [x29, #-8]
  42ebe4:	ldur	x9, [x29, #-48]
  42ebe8:	sub	x10, x21, x8
  42ebec:	cmp	x9, x10
  42ebf0:	stur	x8, [x29, #-40]
  42ebf4:	b.ls	42ec3c <ferror@plt+0x2ceac>  // b.plast
  42ebf8:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42ebfc:	mov	w2, #0x5                   	// #5
  42ec00:	mov	x0, xzr
  42ec04:	add	x1, x1, #0xdda
  42ec08:	bl	401cc0 <dcgettext@plt>
  42ec0c:	ldur	x1, [x29, #-48]
  42ec10:	mov	x19, x0
  42ec14:	adrp	x0, 474000 <warn@@Base+0x32c10>
  42ec18:	add	x0, x0, #0x6a
  42ec1c:	bl	436148 <ferror@plt+0x343b8>
  42ec20:	ldur	x8, [x29, #-8]
  42ec24:	mov	x1, x0
  42ec28:	mov	x0, x19
  42ec2c:	sub	x2, x21, x8
  42ec30:	bl	4413f0 <warn@@Base>
  42ec34:	stur	x21, [x29, #-8]
  42ec38:	stp	xzr, xzr, [x29, #-48]
  42ec3c:	ldur	x8, [x29, #-48]
  42ec40:	ldur	x9, [x29, #-8]
  42ec44:	add	x8, x9, x8
  42ec48:	stur	x8, [x29, #-8]
  42ec4c:	adrp	x26, 490000 <stdout@@GLIBC_2.17+0x4180>
  42ec50:	add	x26, x26, #0xb7e
  42ec54:	mov	x24, x28
  42ec58:	ldrb	w2, [x26]
  42ec5c:	ldr	x28, [sp, #32]
  42ec60:	mov	x0, xzr
  42ec64:	mov	x1, x23
  42ec68:	sub	x19, x20, x28
  42ec6c:	bl	436544 <ferror@plt+0x347b4>
  42ec70:	mov	x20, x0
  42ec74:	mov	x0, xzr
  42ec78:	mov	x1, x27
  42ec7c:	mov	w2, w22
  42ec80:	bl	436544 <ferror@plt+0x347b4>
  42ec84:	ldur	x8, [x29, #-24]
  42ec88:	mov	x3, x0
  42ec8c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42ec90:	add	x0, x0, #0xe13
  42ec94:	ldr	x8, [x8, #8]
  42ec98:	mov	x1, x19
  42ec9c:	mov	x2, x20
  42eca0:	sub	x4, x8, x28
  42eca4:	bl	401d10 <printf@plt>
  42eca8:	ldrb	w8, [x26, #1]
  42ecac:	cbz	w8, 42ecc0 <ferror@plt+0x2cf30>
  42ecb0:	ldr	x1, [sp, #8]
  42ecb4:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42ecb8:	add	x0, x0, #0xe32
  42ecbc:	bl	401d10 <printf@plt>
  42ecc0:	adrp	x27, 490000 <stdout@@GLIBC_2.17+0x4180>
  42ecc4:	add	x27, x27, #0xb20
  42ecc8:	ldr	x1, [x27, #56]
  42eccc:	ldrb	w2, [x27, #94]
  42ecd0:	mov	x0, xzr
  42ecd4:	bl	436544 <ferror@plt+0x347b4>
  42ecd8:	ldp	x8, x9, [x27, #56]
  42ecdc:	ldrb	w2, [x27, #94]
  42ece0:	mov	x19, x0
  42ece4:	mov	x0, xzr
  42ece8:	add	x1, x9, x8
  42ecec:	bl	436544 <ferror@plt+0x347b4>
  42ecf0:	mov	x2, x0
  42ecf4:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42ecf8:	add	x0, x0, #0xe39
  42ecfc:	mov	x1, x19
  42ed00:	bl	401d10 <printf@plt>
  42ed04:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42ed08:	ldr	w9, [x8, #3304]
  42ed0c:	mov	w8, wzr
  42ed10:	mov	x28, x24
  42ed14:	cbnz	w9, 42ed40 <ferror@plt+0x2cfb0>
  42ed18:	ldur	x1, [x29, #-48]
  42ed1c:	ldr	x26, [sp, #32]
  42ed20:	mov	w19, #0x1                   	// #1
  42ed24:	cbz	x1, 42eea4 <ferror@plt+0x2d114>
  42ed28:	ldur	x0, [x29, #-40]
  42ed2c:	bl	43b460 <ferror@plt+0x396d0>
  42ed30:	mov	w0, #0xa                   	// #10
  42ed34:	bl	401d40 <putchar@plt>
  42ed38:	mov	w8, wzr
  42ed3c:	b	42eea4 <ferror@plt+0x2d114>
  42ed40:	ldr	x26, [sp, #32]
  42ed44:	mov	w19, #0x1                   	// #1
  42ed48:	b	42eea4 <ferror@plt+0x2d114>
  42ed4c:	mov	w1, wzr
  42ed50:	sub	w8, w1, #0x1
  42ed54:	cmp	w8, #0x7
  42ed58:	b.ls	42ed64 <ferror@plt+0x2cfd4>  // b.plast
  42ed5c:	mov	x0, xzr
  42ed60:	b	42ed7c <ferror@plt+0x2cfec>
  42ed64:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42ed68:	ldr	x8, [x8, #3328]
  42ed6c:	mov	x0, x19
  42ed70:	mov	x19, x9
  42ed74:	blr	x8
  42ed78:	mov	x9, x19
  42ed7c:	ldur	w8, [x29, #-68]
  42ed80:	mov	w19, #0x1                   	// #1
  42ed84:	cbz	w8, 42ee30 <ferror@plt+0x2d0a0>
  42ed88:	cmp	w26, #0x4
  42ed8c:	b.ne	42ed9c <ferror@plt+0x2d00c>  // b.any
  42ed90:	mov	w8, #0xffffffff            	// #-1
  42ed94:	cmp	x0, x8
  42ed98:	b.eq	42edac <ferror@plt+0x2d01c>  // b.none
  42ed9c:	cmp	w26, #0x8
  42eda0:	b.ne	42ee34 <ferror@plt+0x2d0a4>  // b.any
  42eda4:	cmn	x0, #0x1
  42eda8:	b.ne	42ee34 <ferror@plt+0x2d0a4>  // b.any
  42edac:	sub	x2, x29, #0x18
  42edb0:	sub	x3, x29, #0x34
  42edb4:	sub	x4, x29, #0x30
  42edb8:	sub	x5, x29, #0x28
  42edbc:	mov	x0, x9
  42edc0:	mov	x1, x21
  42edc4:	bl	43ae7c <ferror@plt+0x390ec>
  42edc8:	ldur	x8, [x29, #-24]
  42edcc:	cbz	x8, 42ee48 <ferror@plt+0x2d0b8>
  42edd0:	ldur	x9, [x29, #-64]
  42edd4:	str	x9, [x8]
  42edd8:	ldur	x0, [x29, #-24]
  42eddc:	str	x28, [x0, #8]
  42ede0:	ldur	w8, [x29, #-12]
  42ede4:	ldr	w9, [x0, #88]
  42ede8:	stur	x0, [x29, #-64]
  42edec:	sub	w10, w8, #0x1
  42edf0:	cmp	w8, #0x0
  42edf4:	csel	w8, wzr, w10, eq  // eq = none
  42edf8:	cmp	w8, w9
  42edfc:	csel	w1, w9, w8, cc  // cc = lo, ul, last
  42ee00:	bl	43b344 <ferror@plt+0x395b4>
  42ee04:	tbnz	w0, #31, 42ee5c <ferror@plt+0x2d0cc>
  42ee08:	ldur	x8, [x29, #-24]
  42ee0c:	ldr	x26, [sp, #32]
  42ee10:	ldr	x28, [sp, #48]
  42ee14:	ldrb	w0, [x8, #92]
  42ee18:	cbz	w0, 430750 <ferror@plt+0x2e9c0>
  42ee1c:	bl	43acbc <ferror@plt+0x38f2c>
  42ee20:	mov	w8, wzr
  42ee24:	str	w0, [sp, #64]
  42ee28:	cbnz	w8, 42ee90 <ferror@plt+0x2d100>
  42ee2c:	b	42ee8c <ferror@plt+0x2d0fc>
  42ee30:	cbz	x0, 42edac <ferror@plt+0x2d01c>
  42ee34:	ldr	w8, [sp, #60]
  42ee38:	ldr	x26, [sp, #32]
  42ee3c:	ldr	x28, [sp, #48]
  42ee40:	str	w8, [sp, #64]
  42ee44:	b	42ee8c <ferror@plt+0x2d0fc>
  42ee48:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42ee4c:	mov	w2, #0x5                   	// #5
  42ee50:	mov	x0, xzr
  42ee54:	add	x1, x1, #0xd44
  42ee58:	b	42ee6c <ferror@plt+0x2d0dc>
  42ee5c:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42ee60:	mov	w2, #0x5                   	// #5
  42ee64:	mov	x0, xzr
  42ee68:	add	x1, x1, #0xd64
  42ee6c:	bl	401cc0 <dcgettext@plt>
  42ee70:	bl	4413f0 <warn@@Base>
  42ee74:	ldr	w9, [sp, #60]
  42ee78:	ldr	x26, [sp, #32]
  42ee7c:	ldr	x28, [sp, #48]
  42ee80:	mov	w8, #0x3                   	// #3
  42ee84:	str	w9, [sp, #64]
  42ee88:	cbnz	w8, 42ee90 <ferror@plt+0x2d100>
  42ee8c:	mov	w8, wzr
  42ee90:	cbz	w8, 42ee9c <ferror@plt+0x2d10c>
  42ee94:	cbnz	w8, 42eea4 <ferror@plt+0x2d114>
  42ee98:	b	42e68c <ferror@plt+0x2c8fc>
  42ee9c:	mov	w8, wzr
  42eea0:	cbz	w8, 42e68c <ferror@plt+0x2c8fc>
  42eea4:	cbnz	w8, 42e314 <ferror@plt+0x2c584>
  42eea8:	ldur	x22, [x29, #-8]
  42eeac:	cmp	x25, x22
  42eeb0:	b.ls	42f250 <ferror@plt+0x2d4c0>  // b.plast
  42eeb4:	ldr	w8, [sp, #64]
  42eeb8:	mov	w23, w8
  42eebc:	mov	x8, x22
  42eec0:	b	42ef18 <ferror@plt+0x2d188>
  42eec4:	sub	x3, x29, #0x34
  42eec8:	mov	x1, x21
  42eecc:	mov	w2, wzr
  42eed0:	mov	x4, xzr
  42eed4:	bl	42b410 <ferror@plt+0x29680>
  42eed8:	ldur	w8, [x29, #-52]
  42eedc:	ldur	x9, [x29, #-8]
  42eee0:	add	x0, x9, x8
  42eee4:	stur	x0, [x29, #-8]
  42eee8:	sub	x3, x29, #0x34
  42eeec:	mov	x1, x21
  42eef0:	mov	w2, wzr
  42eef4:	mov	x4, xzr
  42eef8:	bl	42b410 <ferror@plt+0x29680>
  42eefc:	ldur	w8, [x29, #-52]
  42ef00:	ldur	x9, [x29, #-8]
  42ef04:	add	x8, x9, x8
  42ef08:	stur	x8, [x29, #-8]
  42ef0c:	ldur	x8, [x29, #-8]
  42ef10:	cmp	x8, x25
  42ef14:	b.cs	42f250 <ferror@plt+0x2d4c0>  // b.hs, b.nlast
  42ef18:	add	x0, x8, #0x1
  42ef1c:	stur	x0, [x29, #-8]
  42ef20:	ldrb	w9, [x8]
  42ef24:	and	w10, w9, #0xc0
  42ef28:	tst	w9, #0xc0
  42ef2c:	csel	w10, w9, w10, eq  // eq = none
  42ef30:	sub	w10, w10, #0x1
  42ef34:	cmp	w10, #0xbf
  42ef38:	b.hi	42ef0c <ferror@plt+0x2d17c>  // b.pmore
  42ef3c:	adrp	x13, 46b000 <warn@@Base+0x29c10>
  42ef40:	add	x13, x13, #0xca5
  42ef44:	adr	x11, 42eec4 <ferror@plt+0x2d134>
  42ef48:	ldrb	w12, [x13, x10]
  42ef4c:	add	x11, x11, x12, lsl #2
  42ef50:	and	x19, x9, #0x3f
  42ef54:	br	x11
  42ef58:	sub	x3, x29, #0x34
  42ef5c:	sub	x4, x29, #0x38
  42ef60:	mov	x1, x21
  42ef64:	mov	w2, wzr
  42ef68:	bl	42b410 <ferror@plt+0x29680>
  42ef6c:	ldur	w8, [x29, #-52]
  42ef70:	ldur	x9, [x29, #-8]
  42ef74:	mov	x19, x0
  42ef78:	add	x8, x9, x8
  42ef7c:	lsr	x9, x0, #32
  42ef80:	stur	x8, [x29, #-8]
  42ef84:	cbz	x9, 42ef94 <ferror@plt+0x2d204>
  42ef88:	ldur	w8, [x29, #-56]
  42ef8c:	orr	w8, w8, #0x2
  42ef90:	stur	w8, [x29, #-56]
  42ef94:	ldur	w0, [x29, #-56]
  42ef98:	bl	4363b8 <ferror@plt+0x34628>
  42ef9c:	ldur	x0, [x29, #-8]
  42efa0:	sub	x3, x29, #0x34
  42efa4:	mov	x1, x21
  42efa8:	mov	w2, wzr
  42efac:	b	42f0d0 <ferror@plt+0x2d340>
  42efb0:	sub	x3, x29, #0x34
  42efb4:	sub	x4, x29, #0x38
  42efb8:	mov	x1, x21
  42efbc:	mov	w2, wzr
  42efc0:	bl	42b410 <ferror@plt+0x29680>
  42efc4:	ldur	w8, [x29, #-52]
  42efc8:	ldur	x9, [x29, #-8]
  42efcc:	mov	x19, x0
  42efd0:	add	x8, x9, x8
  42efd4:	lsr	x9, x0, #32
  42efd8:	stur	x8, [x29, #-8]
  42efdc:	cbz	x9, 42efec <ferror@plt+0x2d25c>
  42efe0:	ldur	w8, [x29, #-56]
  42efe4:	orr	w8, w8, #0x2
  42efe8:	stur	w8, [x29, #-56]
  42efec:	ldur	w0, [x29, #-56]
  42eff0:	bl	4363b8 <ferror@plt+0x34628>
  42eff4:	b	42f0e8 <ferror@plt+0x2d358>
  42eff8:	sub	x3, x29, #0x34
  42effc:	sub	x4, x29, #0x38
  42f000:	mov	x1, x21
  42f004:	mov	w2, wzr
  42f008:	bl	42b410 <ferror@plt+0x29680>
  42f00c:	ldur	w8, [x29, #-52]
  42f010:	ldur	x9, [x29, #-8]
  42f014:	mov	x19, x0
  42f018:	add	x8, x9, x8
  42f01c:	lsr	x9, x0, #32
  42f020:	stur	x8, [x29, #-8]
  42f024:	cbz	x9, 42f034 <ferror@plt+0x2d2a4>
  42f028:	ldur	w8, [x29, #-56]
  42f02c:	orr	w8, w8, #0x2
  42f030:	stur	w8, [x29, #-56]
  42f034:	ldur	w0, [x29, #-56]
  42f038:	bl	4363b8 <ferror@plt+0x34628>
  42f03c:	ldur	x0, [x29, #-8]
  42f040:	sub	x3, x29, #0x34
  42f044:	sub	x4, x29, #0x38
  42f048:	mov	x1, x21
  42f04c:	mov	w2, wzr
  42f050:	bl	42b410 <ferror@plt+0x29680>
  42f054:	mov	x20, x0
  42f058:	ldp	w0, w8, [x29, #-56]
  42f05c:	ldur	x9, [x29, #-8]
  42f060:	add	x8, x9, x8
  42f064:	stur	x8, [x29, #-8]
  42f068:	bl	4363b8 <ferror@plt+0x34628>
  42f06c:	tbnz	x20, #63, 42f208 <ferror@plt+0x2d478>
  42f070:	ldur	x8, [x29, #-8]
  42f074:	add	x8, x8, x20
  42f078:	b	42f0e4 <ferror@plt+0x2d354>
  42f07c:	sub	x3, x29, #0x34
  42f080:	sub	x4, x29, #0x38
  42f084:	mov	x1, x21
  42f088:	mov	w2, wzr
  42f08c:	bl	42b410 <ferror@plt+0x29680>
  42f090:	ldur	w8, [x29, #-52]
  42f094:	ldur	x9, [x29, #-8]
  42f098:	mov	x19, x0
  42f09c:	add	x8, x9, x8
  42f0a0:	lsr	x9, x0, #32
  42f0a4:	stur	x8, [x29, #-8]
  42f0a8:	cbz	x9, 42f0b8 <ferror@plt+0x2d328>
  42f0ac:	ldur	w8, [x29, #-56]
  42f0b0:	orr	w8, w8, #0x2
  42f0b4:	stur	w8, [x29, #-56]
  42f0b8:	ldur	w0, [x29, #-56]
  42f0bc:	bl	4363b8 <ferror@plt+0x34628>
  42f0c0:	ldur	x0, [x29, #-8]
  42f0c4:	sub	x3, x29, #0x34
  42f0c8:	mov	w2, #0x1                   	// #1
  42f0cc:	mov	x1, x21
  42f0d0:	mov	x4, xzr
  42f0d4:	bl	42b410 <ferror@plt+0x29680>
  42f0d8:	ldur	w8, [x29, #-52]
  42f0dc:	ldur	x9, [x29, #-8]
  42f0e0:	add	x8, x9, x8
  42f0e4:	stur	x8, [x29, #-8]
  42f0e8:	mov	x0, x27
  42f0ec:	mov	w1, w19
  42f0f0:	bl	43b344 <ferror@plt+0x395b4>
  42f0f4:	tbnz	w0, #31, 42ef0c <ferror@plt+0x2d17c>
  42f0f8:	ldr	x8, [x27, #24]
  42f0fc:	and	x9, x19, #0xffffffff
  42f100:	mov	w10, #0x7                   	// #7
  42f104:	strh	w10, [x8, x9, lsl #1]
  42f108:	b	42ef0c <ferror@plt+0x2d17c>
  42f10c:	add	x8, x0, x23
  42f110:	b	42ef08 <ferror@plt+0x2d178>
  42f114:	add	x8, x8, #0x2
  42f118:	b	42ef08 <ferror@plt+0x2d178>
  42f11c:	add	x8, x8, #0x3
  42f120:	b	42ef08 <ferror@plt+0x2d178>
  42f124:	add	x8, x8, #0x5
  42f128:	b	42ef08 <ferror@plt+0x2d178>
  42f12c:	sub	x3, x29, #0x34
  42f130:	sub	x4, x29, #0x38
  42f134:	mov	x1, x21
  42f138:	mov	w2, wzr
  42f13c:	bl	42b410 <ferror@plt+0x29680>
  42f140:	mov	x19, x0
  42f144:	ldp	w0, w8, [x29, #-56]
  42f148:	ldur	x9, [x29, #-8]
  42f14c:	add	x8, x9, x8
  42f150:	stur	x8, [x29, #-8]
  42f154:	bl	4363b8 <ferror@plt+0x34628>
  42f158:	tbnz	x19, #63, 42f22c <ferror@plt+0x2d49c>
  42f15c:	ldur	x8, [x29, #-8]
  42f160:	add	x8, x8, x19
  42f164:	b	42ef08 <ferror@plt+0x2d178>
  42f168:	sub	x3, x29, #0x34
  42f16c:	mov	x1, x21
  42f170:	mov	w2, wzr
  42f174:	mov	x4, xzr
  42f178:	bl	42b410 <ferror@plt+0x29680>
  42f17c:	ldur	w8, [x29, #-52]
  42f180:	ldur	x9, [x29, #-8]
  42f184:	add	x0, x9, x8
  42f188:	stur	x0, [x29, #-8]
  42f18c:	sub	x3, x29, #0x34
  42f190:	mov	w2, #0x1                   	// #1
  42f194:	mov	x1, x21
  42f198:	b	42eef4 <ferror@plt+0x2d164>
  42f19c:	add	x8, x8, #0x9
  42f1a0:	b	42ef08 <ferror@plt+0x2d178>
  42f1a4:	sub	x3, x29, #0x34
  42f1a8:	mov	x1, x21
  42f1ac:	mov	w2, wzr
  42f1b0:	mov	x4, xzr
  42f1b4:	bl	42b410 <ferror@plt+0x29680>
  42f1b8:	ldur	w8, [x29, #-52]
  42f1bc:	ldur	x9, [x29, #-8]
  42f1c0:	mov	x0, x27
  42f1c4:	mov	w1, w19
  42f1c8:	add	x8, x9, x8
  42f1cc:	stur	x8, [x29, #-8]
  42f1d0:	bl	43b344 <ferror@plt+0x395b4>
  42f1d4:	tbnz	w0, #31, 42ef0c <ferror@plt+0x2d17c>
  42f1d8:	ldr	x8, [x27, #24]
  42f1dc:	mov	w9, #0x7                   	// #7
  42f1e0:	strh	w9, [x8, x19, lsl #1]
  42f1e4:	b	42ef0c <ferror@plt+0x2d17c>
  42f1e8:	mov	x0, x27
  42f1ec:	mov	w1, w19
  42f1f0:	bl	43b344 <ferror@plt+0x395b4>
  42f1f4:	tbnz	w0, #31, 42ef0c <ferror@plt+0x2d17c>
  42f1f8:	ldr	x8, [x27, #24]
  42f1fc:	mov	w9, #0x7                   	// #7
  42f200:	strh	w9, [x8, w19, uxtw #1]
  42f204:	b	42ef0c <ferror@plt+0x2d17c>
  42f208:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42f20c:	mov	w2, #0x5                   	// #5
  42f210:	mov	x0, xzr
  42f214:	add	x1, x1, #0xe68
  42f218:	bl	401cc0 <dcgettext@plt>
  42f21c:	mov	x1, x20
  42f220:	bl	4413f0 <warn@@Base>
  42f224:	mov	x8, x25
  42f228:	b	42f0e4 <ferror@plt+0x2d354>
  42f22c:	adrp	x1, 472000 <warn@@Base+0x30c10>
  42f230:	mov	w2, #0x5                   	// #5
  42f234:	mov	x0, xzr
  42f238:	add	x1, x1, #0xe41
  42f23c:	bl	401cc0 <dcgettext@plt>
  42f240:	mov	x1, x19
  42f244:	bl	4413f0 <warn@@Base>
  42f248:	stur	x25, [x29, #-8]
  42f24c:	b	42ef0c <ferror@plt+0x2d17c>
  42f250:	cmp	x25, x22
  42f254:	mov	w23, #0x1                   	// #1
  42f258:	stur	x22, [x29, #-8]
  42f25c:	b.hi	42f2f0 <ferror@plt+0x2d560>  // b.pmore
  42f260:	cbnz	w23, 42f280 <ferror@plt+0x2d4f0>
  42f264:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42f268:	ldr	w8, [x8, #3304]
  42f26c:	cbz	w8, 42f280 <ferror@plt+0x2d4f0>
  42f270:	sub	x1, x29, #0x1c
  42f274:	sub	x2, x29, #0xc
  42f278:	mov	x0, x27
  42f27c:	bl	43b4a8 <ferror@plt+0x39718>
  42f280:	adrp	x20, 490000 <stdout@@GLIBC_2.17+0x4180>
  42f284:	ldr	x0, [x20, #2872]
  42f288:	mov	w19, #0x1                   	// #1
  42f28c:	adrp	x22, 490000 <stdout@@GLIBC_2.17+0x4180>
  42f290:	cbz	x0, 42f29c <ferror@plt+0x2d50c>
  42f294:	bl	401c10 <free@plt>
  42f298:	str	xzr, [x20, #2872]
  42f29c:	ldr	x0, [x22, #2880]
  42f2a0:	cbz	x0, 42f2ac <ferror@plt+0x2d51c>
  42f2a4:	bl	401c10 <free@plt>
  42f2a8:	str	xzr, [x22, #2880]
  42f2ac:	ldr	w10, [sp, #60]
  42f2b0:	mov	w8, wzr
  42f2b4:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  42f2b8:	stur	x25, [x29, #-8]
  42f2bc:	str	w10, [x9, #3276]
  42f2c0:	b	42e314 <ferror@plt+0x2c584>
  42f2c4:	sub	x1, x29, #0x1c
  42f2c8:	sub	x2, x29, #0xc
  42f2cc:	mov	x0, x27
  42f2d0:	bl	43b4a8 <ferror@plt+0x39718>
  42f2d4:	ldr	w8, [x27, #48]
  42f2d8:	ldr	x9, [x27, #56]
  42f2dc:	madd	x8, x19, x8, x9
  42f2e0:	str	x8, [x27, #56]
  42f2e4:	ldur	x22, [x29, #-8]
  42f2e8:	cmp	x22, x25
  42f2ec:	b.cs	42f260 <ferror@plt+0x2d4d0>  // b.hs, b.nlast
  42f2f0:	add	x0, x22, #0x1
  42f2f4:	stur	x0, [x29, #-8]
  42f2f8:	ldrb	w8, [x22]
  42f2fc:	and	w9, w8, #0xc0
  42f300:	tst	w8, #0xc0
  42f304:	csel	w19, w8, w9, eq  // eq = none
  42f308:	cmp	w19, #0x0
  42f30c:	csel	w23, w23, wzr, eq  // eq = none
  42f310:	cmp	w19, #0xc0
  42f314:	b.hi	43009c <ferror@plt+0x2e30c>  // b.pmore
  42f318:	adrp	x11, 46b000 <warn@@Base+0x29c10>
  42f31c:	add	x11, x11, #0xd66
  42f320:	adr	x9, 42f334 <ferror@plt+0x2d5a4>
  42f324:	ldrh	w10, [x11, x19, lsl #1]
  42f328:	add	x9, x9, x10, lsl #2
  42f32c:	and	x20, x8, #0x3f
  42f330:	br	x9
  42f334:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42f338:	ldr	w8, [x8, #3304]
  42f33c:	cbnz	w8, 42f2e4 <ferror@plt+0x2d554>
  42f340:	adrp	x0, 475000 <warn@@Base+0x33c10>
  42f344:	add	x0, x0, #0x7be
  42f348:	bl	401bb0 <puts@plt>
  42f34c:	b	42f2e4 <ferror@plt+0x2d554>
  42f350:	ldrb	w1, [x27, #92]
  42f354:	ldr	x2, [sp, #16]
  42f358:	sub	x0, x29, #0x8
  42f35c:	mov	x3, x25
  42f360:	bl	43ab8c <ferror@plt+0x38dfc>
  42f364:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42f368:	ldr	w8, [x8, #3304]
  42f36c:	mov	x19, x0
  42f370:	cbz	w8, 43043c <ferror@plt+0x2e6ac>
  42f374:	sub	x1, x29, #0x1c
  42f378:	sub	x2, x29, #0xc
  42f37c:	mov	x0, x27
  42f380:	bl	43b4a8 <ferror@plt+0x39718>
  42f384:	str	x19, [x27, #56]
  42f388:	b	42f2e4 <ferror@plt+0x2d554>
  42f38c:	add	x8, x22, #0x2
  42f390:	cmp	x8, x21
  42f394:	b.cs	4303ac <ferror@plt+0x2e61c>  // b.hs, b.nlast
  42f398:	mov	w1, #0x1                   	// #1
  42f39c:	b	430540 <ferror@plt+0x2e7b0>
  42f3a0:	add	x8, x22, #0x3
  42f3a4:	cmp	x8, x25
  42f3a8:	b.cs	4303bc <ferror@plt+0x2e62c>  // b.hs, b.nlast
  42f3ac:	mov	w1, #0x2                   	// #2
  42f3b0:	b	4305ac <ferror@plt+0x2e81c>
  42f3b4:	add	x8, x22, #0x5
  42f3b8:	cmp	x8, x25
  42f3bc:	b.cs	4303cc <ferror@plt+0x2e63c>  // b.hs, b.nlast
  42f3c0:	mov	w1, #0x4                   	// #4
  42f3c4:	b	430618 <ferror@plt+0x2e888>
  42f3c8:	sub	x3, x29, #0x34
  42f3cc:	sub	x4, x29, #0x38
  42f3d0:	mov	x1, x21
  42f3d4:	mov	w2, wzr
  42f3d8:	bl	42b410 <ferror@plt+0x29680>
  42f3dc:	ldur	w8, [x29, #-52]
  42f3e0:	ldur	x9, [x29, #-8]
  42f3e4:	mov	x19, x0
  42f3e8:	add	x8, x9, x8
  42f3ec:	lsr	x9, x0, #32
  42f3f0:	stur	x8, [x29, #-8]
  42f3f4:	cbz	x9, 42f404 <ferror@plt+0x2d674>
  42f3f8:	ldur	w8, [x29, #-56]
  42f3fc:	orr	w8, w8, #0x2
  42f400:	stur	w8, [x29, #-56]
  42f404:	ldur	w0, [x29, #-56]
  42f408:	bl	4363b8 <ferror@plt+0x34628>
  42f40c:	ldur	x0, [x29, #-8]
  42f410:	sub	x3, x29, #0x34
  42f414:	sub	x4, x29, #0x38
  42f418:	mov	x1, x21
  42f41c:	mov	w2, wzr
  42f420:	bl	42b410 <ferror@plt+0x29680>
  42f424:	mov	x20, x0
  42f428:	ldp	w0, w8, [x29, #-56]
  42f42c:	ldur	x9, [x29, #-8]
  42f430:	add	x8, x9, x8
  42f434:	stur	x8, [x29, #-8]
  42f438:	bl	4363b8 <ferror@plt+0x34628>
  42f43c:	ldr	w8, [x27, #16]
  42f440:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  42f444:	ldr	w9, [x9, #3304]
  42f448:	cmp	w8, w19
  42f44c:	adrp	x8, 466000 <warn@@Base+0x24c10>
  42f450:	add	x8, x8, #0x215
  42f454:	csel	x22, x8, x28, hi  // hi = pmore
  42f458:	cbz	w9, 42f464 <ferror@plt+0x2d6d4>
  42f45c:	ldrb	w8, [x22]
  42f460:	cbz	w8, 42fc8c <ferror@plt+0x2defc>
  42f464:	mov	w0, w19
  42f468:	mov	w1, wzr
  42f46c:	bl	43aaec <ferror@plt+0x38d5c>
  42f470:	ldrsw	x8, [x27, #52]
  42f474:	mov	x2, x0
  42f478:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42f47c:	add	x0, x0, #0xf61
  42f480:	b	42fc80 <ferror@plt+0x2def0>
  42f484:	sub	x3, x29, #0x34
  42f488:	sub	x4, x29, #0x38
  42f48c:	mov	x1, x21
  42f490:	mov	w2, wzr
  42f494:	bl	42b410 <ferror@plt+0x29680>
  42f498:	ldur	w8, [x29, #-52]
  42f49c:	ldur	x9, [x29, #-8]
  42f4a0:	mov	x19, x0
  42f4a4:	add	x8, x9, x8
  42f4a8:	lsr	x9, x0, #32
  42f4ac:	stur	x8, [x29, #-8]
  42f4b0:	cbz	x9, 42f4c0 <ferror@plt+0x2d730>
  42f4b4:	ldur	w8, [x29, #-56]
  42f4b8:	orr	w8, w8, #0x2
  42f4bc:	stur	w8, [x29, #-56]
  42f4c0:	ldur	w0, [x29, #-56]
  42f4c4:	bl	4363b8 <ferror@plt+0x34628>
  42f4c8:	ldr	w8, [x27, #16]
  42f4cc:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  42f4d0:	ldr	w9, [x9, #3304]
  42f4d4:	cmp	w8, w19
  42f4d8:	adrp	x8, 466000 <warn@@Base+0x24c10>
  42f4dc:	add	x8, x8, #0x215
  42f4e0:	csel	x20, x8, x28, hi  // hi = pmore
  42f4e4:	cbz	w9, 42f4f0 <ferror@plt+0x2d760>
  42f4e8:	ldrb	w8, [x20]
  42f4ec:	cbz	w8, 42f510 <ferror@plt+0x2d780>
  42f4f0:	mov	w0, w19
  42f4f4:	mov	w1, wzr
  42f4f8:	bl	43aaec <ferror@plt+0x38d5c>
  42f4fc:	mov	x2, x0
  42f500:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42f504:	add	x0, x0, #0xfb2
  42f508:	mov	x1, x20
  42f50c:	bl	401d10 <printf@plt>
  42f510:	ldrb	w8, [x20]
  42f514:	cbnz	w8, 42f2e4 <ferror@plt+0x2d554>
  42f518:	ldur	x9, [x29, #-24]
  42f51c:	ldr	w8, [x9, #16]
  42f520:	cmp	w8, w19
  42f524:	and	x8, x19, #0xffffffff
  42f528:	b.ls	430730 <ferror@plt+0x2e9a0>  // b.plast
  42f52c:	ldr	x10, [x9, #24]
  42f530:	lsl	x11, x8, #1
  42f534:	ldr	x12, [x27, #24]
  42f538:	lsl	x8, x8, #2
  42f53c:	ldrh	w10, [x10, x11]
  42f540:	strh	w10, [x12, x11]
  42f544:	ldr	x9, [x9, #32]
  42f548:	ldr	x10, [x27, #32]
  42f54c:	ldr	w9, [x9, x8]
  42f550:	str	w9, [x10, x8]
  42f554:	b	42f2e4 <ferror@plt+0x2d554>
  42f558:	sub	x3, x29, #0x34
  42f55c:	sub	x4, x29, #0x38
  42f560:	mov	x1, x21
  42f564:	mov	w2, wzr
  42f568:	bl	42b410 <ferror@plt+0x29680>
  42f56c:	ldur	w8, [x29, #-52]
  42f570:	ldur	x9, [x29, #-8]
  42f574:	mov	x19, x0
  42f578:	add	x8, x9, x8
  42f57c:	lsr	x9, x0, #32
  42f580:	stur	x8, [x29, #-8]
  42f584:	cbz	x9, 42f594 <ferror@plt+0x2d804>
  42f588:	ldur	w8, [x29, #-56]
  42f58c:	orr	w8, w8, #0x2
  42f590:	stur	w8, [x29, #-56]
  42f594:	ldur	w0, [x29, #-56]
  42f598:	bl	4363b8 <ferror@plt+0x34628>
  42f59c:	ldr	w8, [x27, #16]
  42f5a0:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  42f5a4:	ldr	w9, [x9, #3304]
  42f5a8:	cmp	w8, w19
  42f5ac:	adrp	x8, 466000 <warn@@Base+0x24c10>
  42f5b0:	add	x8, x8, #0x215
  42f5b4:	csel	x20, x8, x28, hi  // hi = pmore
  42f5b8:	cbz	w9, 42f5c4 <ferror@plt+0x2d834>
  42f5bc:	ldrb	w8, [x20]
  42f5c0:	cbz	w8, 42f5e4 <ferror@plt+0x2d854>
  42f5c4:	mov	w0, w19
  42f5c8:	mov	w1, wzr
  42f5cc:	bl	43aaec <ferror@plt+0x38d5c>
  42f5d0:	mov	x2, x0
  42f5d4:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42f5d8:	add	x0, x0, #0xfd3
  42f5dc:	mov	x1, x20
  42f5e0:	bl	401d10 <printf@plt>
  42f5e4:	ldrb	w8, [x20]
  42f5e8:	cbnz	w8, 42f2e4 <ferror@plt+0x2d554>
  42f5ec:	ldr	x8, [x27, #24]
  42f5f0:	and	x9, x19, #0xffffffff
  42f5f4:	mov	w10, #0x7                   	// #7
  42f5f8:	b	42f69c <ferror@plt+0x2d90c>
  42f5fc:	sub	x3, x29, #0x34
  42f600:	sub	x4, x29, #0x38
  42f604:	mov	x1, x21
  42f608:	mov	w2, wzr
  42f60c:	bl	42b410 <ferror@plt+0x29680>
  42f610:	ldur	w8, [x29, #-52]
  42f614:	ldur	x9, [x29, #-8]
  42f618:	mov	x19, x0
  42f61c:	add	x8, x9, x8
  42f620:	lsr	x9, x0, #32
  42f624:	stur	x8, [x29, #-8]
  42f628:	cbz	x9, 42f638 <ferror@plt+0x2d8a8>
  42f62c:	ldur	w8, [x29, #-56]
  42f630:	orr	w8, w8, #0x2
  42f634:	stur	w8, [x29, #-56]
  42f638:	ldur	w0, [x29, #-56]
  42f63c:	bl	4363b8 <ferror@plt+0x34628>
  42f640:	ldr	w8, [x27, #16]
  42f644:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  42f648:	ldr	w9, [x9, #3304]
  42f64c:	cmp	w8, w19
  42f650:	adrp	x8, 466000 <warn@@Base+0x24c10>
  42f654:	add	x8, x8, #0x215
  42f658:	csel	x20, x8, x28, hi  // hi = pmore
  42f65c:	cbz	w9, 42f668 <ferror@plt+0x2d8d8>
  42f660:	ldrb	w8, [x20]
  42f664:	cbz	w8, 42f688 <ferror@plt+0x2d8f8>
  42f668:	mov	w0, w19
  42f66c:	mov	w1, wzr
  42f670:	bl	43aaec <ferror@plt+0x38d5c>
  42f674:	mov	x2, x0
  42f678:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42f67c:	add	x0, x0, #0xfed
  42f680:	mov	x1, x20
  42f684:	bl	401d10 <printf@plt>
  42f688:	ldrb	w8, [x20]
  42f68c:	cbnz	w8, 42f2e4 <ferror@plt+0x2d554>
  42f690:	ldr	x8, [x27, #24]
  42f694:	and	x9, x19, #0xffffffff
  42f698:	mov	w10, #0x8                   	// #8
  42f69c:	strh	w10, [x8, x9, lsl #1]
  42f6a0:	ldr	x8, [x27, #32]
  42f6a4:	str	wzr, [x8, x9, lsl #2]
  42f6a8:	b	42f2e4 <ferror@plt+0x2d554>
  42f6ac:	sub	x3, x29, #0x34
  42f6b0:	sub	x4, x29, #0x38
  42f6b4:	mov	x1, x21
  42f6b8:	mov	w2, wzr
  42f6bc:	bl	42b410 <ferror@plt+0x29680>
  42f6c0:	ldur	w8, [x29, #-52]
  42f6c4:	ldur	x9, [x29, #-8]
  42f6c8:	mov	x19, x0
  42f6cc:	add	x8, x9, x8
  42f6d0:	lsr	x9, x0, #32
  42f6d4:	stur	x8, [x29, #-8]
  42f6d8:	cbz	x9, 42f6e8 <ferror@plt+0x2d958>
  42f6dc:	ldur	w8, [x29, #-56]
  42f6e0:	orr	w8, w8, #0x2
  42f6e4:	stur	w8, [x29, #-56]
  42f6e8:	ldur	w0, [x29, #-56]
  42f6ec:	bl	4363b8 <ferror@plt+0x34628>
  42f6f0:	ldur	x0, [x29, #-8]
  42f6f4:	sub	x3, x29, #0x34
  42f6f8:	sub	x4, x29, #0x38
  42f6fc:	mov	x1, x21
  42f700:	mov	w2, wzr
  42f704:	bl	42b410 <ferror@plt+0x29680>
  42f708:	mov	x20, x0
  42f70c:	ldp	w0, w8, [x29, #-56]
  42f710:	ldur	x9, [x29, #-8]
  42f714:	add	x8, x9, x8
  42f718:	stur	x8, [x29, #-8]
  42f71c:	bl	4363b8 <ferror@plt+0x34628>
  42f720:	ldr	w8, [x27, #16]
  42f724:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  42f728:	ldr	w9, [x9, #3304]
  42f72c:	cmp	w8, w19
  42f730:	adrp	x8, 466000 <warn@@Base+0x24c10>
  42f734:	add	x8, x8, #0x215
  42f738:	csel	x22, x8, x28, hi  // hi = pmore
  42f73c:	cbz	w9, 42f748 <ferror@plt+0x2d9b8>
  42f740:	ldrb	w8, [x22]
  42f744:	cbz	w8, 42f778 <ferror@plt+0x2d9e8>
  42f748:	mov	w0, w19
  42f74c:	mov	w1, wzr
  42f750:	bl	43aaec <ferror@plt+0x38d5c>
  42f754:	mov	x2, x0
  42f758:	adrp	x0, 473000 <warn@@Base+0x31c10>
  42f75c:	add	x0, x0, #0x8
  42f760:	mov	x1, x22
  42f764:	bl	401d10 <printf@plt>
  42f768:	mov	w0, w20
  42f76c:	mov	w1, wzr
  42f770:	bl	43aaec <ferror@plt+0x38d5c>
  42f774:	bl	401bb0 <puts@plt>
  42f778:	ldrb	w8, [x22]
  42f77c:	cbnz	w8, 42f2e4 <ferror@plt+0x2d554>
  42f780:	ldr	x8, [x27, #24]
  42f784:	and	x9, x19, #0xffffffff
  42f788:	mov	w10, #0x9                   	// #9
  42f78c:	strh	w10, [x8, x9, lsl #1]
  42f790:	ldr	x8, [x27, #32]
  42f794:	str	w20, [x8, x9, lsl #2]
  42f798:	b	42f2e4 <ferror@plt+0x2d554>
  42f79c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42f7a0:	ldr	w8, [x8, #3304]
  42f7a4:	cbnz	w8, 42f7b4 <ferror@plt+0x2da24>
  42f7a8:	adrp	x0, 475000 <warn@@Base+0x33c10>
  42f7ac:	add	x0, x0, #0x802
  42f7b0:	bl	401bb0 <puts@plt>
  42f7b4:	mov	w0, #0x60                  	// #96
  42f7b8:	bl	4446ec <warn@@Base+0x32fc>
  42f7bc:	ldr	x8, [x27, #80]
  42f7c0:	mov	x19, x0
  42f7c4:	mov	w1, #0x2                   	// #2
  42f7c8:	str	x8, [x0, #80]
  42f7cc:	ldr	w8, [x27, #72]
  42f7d0:	str	w8, [x0, #72]
  42f7d4:	ldr	w8, [x27, #88]
  42f7d8:	str	w8, [x0, #88]
  42f7dc:	ldrb	w8, [x27, #93]
  42f7e0:	strb	w8, [x0, #93]
  42f7e4:	ldr	w0, [x27, #16]
  42f7e8:	str	w0, [x19, #16]
  42f7ec:	bl	42b8b0 <ferror@plt+0x29b20>
  42f7f0:	ldr	w8, [x19, #16]
  42f7f4:	str	x0, [x19, #24]
  42f7f8:	mov	w1, #0x4                   	// #4
  42f7fc:	mov	x0, x8
  42f800:	bl	42b8b0 <ferror@plt+0x29b20>
  42f804:	str	x0, [x19, #32]
  42f808:	ldr	w8, [x19, #16]
  42f80c:	ldr	x0, [x19, #24]
  42f810:	ldr	x1, [x27, #24]
  42f814:	lsl	x2, x8, #1
  42f818:	bl	401910 <memcpy@plt>
  42f81c:	ldr	w8, [x19, #16]
  42f820:	ldr	x0, [x19, #32]
  42f824:	ldr	x1, [x27, #32]
  42f828:	lsl	x2, x8, #2
  42f82c:	bl	401910 <memcpy@plt>
  42f830:	ldr	x8, [sp, #24]
  42f834:	str	x19, [sp, #24]
  42f838:	str	x8, [x19]
  42f83c:	b	42f2e4 <ferror@plt+0x2d554>
  42f840:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42f844:	ldr	w8, [x8, #3304]
  42f848:	cbz	w8, 430464 <ferror@plt+0x2e6d4>
  42f84c:	ldr	x20, [sp, #24]
  42f850:	cbz	x20, 430478 <ferror@plt+0x2e6e8>
  42f854:	ldr	x8, [x20, #80]
  42f858:	ldr	x19, [x20]
  42f85c:	mov	x0, x27
  42f860:	str	x8, [x27, #80]
  42f864:	ldr	w8, [x20, #72]
  42f868:	str	w8, [x27, #72]
  42f86c:	ldr	w8, [x20, #88]
  42f870:	str	w8, [x27, #88]
  42f874:	ldrb	w8, [x20, #93]
  42f878:	strb	w8, [x27, #93]
  42f87c:	ldr	w8, [x20, #16]
  42f880:	sub	w1, w8, #0x1
  42f884:	bl	43b344 <ferror@plt+0x395b4>
  42f888:	tbnz	w0, #31, 4306f4 <ferror@plt+0x2e964>
  42f88c:	ldr	w8, [x20, #16]
  42f890:	ldr	x0, [x27, #24]
  42f894:	ldr	x1, [x20, #24]
  42f898:	lsl	x2, x8, #1
  42f89c:	bl	401910 <memcpy@plt>
  42f8a0:	ldr	w8, [x20, #16]
  42f8a4:	ldr	x0, [x27, #32]
  42f8a8:	ldr	x1, [x20, #32]
  42f8ac:	lsl	x2, x8, #2
  42f8b0:	bl	401910 <memcpy@plt>
  42f8b4:	ldr	x0, [x20, #24]
  42f8b8:	bl	401c10 <free@plt>
  42f8bc:	ldr	x0, [x20, #32]
  42f8c0:	bl	401c10 <free@plt>
  42f8c4:	mov	x0, x20
  42f8c8:	bl	401c10 <free@plt>
  42f8cc:	str	x19, [sp, #24]
  42f8d0:	b	42f2e4 <ferror@plt+0x2d554>
  42f8d4:	sub	x3, x29, #0x34
  42f8d8:	sub	x4, x29, #0x38
  42f8dc:	mov	x1, x21
  42f8e0:	mov	w2, wzr
  42f8e4:	bl	42b410 <ferror@plt+0x29680>
  42f8e8:	ldur	w8, [x29, #-52]
  42f8ec:	ldur	x9, [x29, #-8]
  42f8f0:	lsr	x10, x0, #32
  42f8f4:	add	x8, x9, x8
  42f8f8:	stur	x8, [x29, #-8]
  42f8fc:	str	w0, [x27, #72]
  42f900:	cbz	x10, 42f910 <ferror@plt+0x2db80>
  42f904:	ldur	w8, [x29, #-56]
  42f908:	orr	w8, w8, #0x2
  42f90c:	stur	w8, [x29, #-56]
  42f910:	ldur	w0, [x29, #-56]
  42f914:	bl	4363b8 <ferror@plt+0x34628>
  42f918:	ldur	x0, [x29, #-8]
  42f91c:	sub	x3, x29, #0x34
  42f920:	sub	x4, x29, #0x38
  42f924:	mov	x1, x21
  42f928:	mov	w2, wzr
  42f92c:	bl	42b410 <ferror@plt+0x29680>
  42f930:	ldur	w8, [x29, #-52]
  42f934:	ldur	x9, [x29, #-8]
  42f938:	add	x8, x9, x8
  42f93c:	stur	x8, [x29, #-8]
  42f940:	str	x0, [x27, #80]
  42f944:	ldur	w0, [x29, #-56]
  42f948:	bl	4363b8 <ferror@plt+0x34628>
  42f94c:	strb	wzr, [x27, #93]
  42f950:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42f954:	ldr	w8, [x8, #3304]
  42f958:	cbnz	w8, 42f2e4 <ferror@plt+0x2d554>
  42f95c:	ldr	w0, [x27, #72]
  42f960:	mov	w1, wzr
  42f964:	bl	43aaec <ferror@plt+0x38d5c>
  42f968:	ldr	w2, [x27, #80]
  42f96c:	mov	x1, x0
  42f970:	adrp	x0, 473000 <warn@@Base+0x31c10>
  42f974:	add	x0, x0, #0x50
  42f978:	bl	401d10 <printf@plt>
  42f97c:	b	42f2e4 <ferror@plt+0x2d554>
  42f980:	sub	x3, x29, #0x34
  42f984:	sub	x4, x29, #0x38
  42f988:	mov	x1, x21
  42f98c:	mov	w2, wzr
  42f990:	bl	42b410 <ferror@plt+0x29680>
  42f994:	ldur	w8, [x29, #-52]
  42f998:	ldur	x9, [x29, #-8]
  42f99c:	lsr	x10, x0, #32
  42f9a0:	add	x8, x9, x8
  42f9a4:	stur	x8, [x29, #-8]
  42f9a8:	str	w0, [x27, #72]
  42f9ac:	cbz	x10, 42f9bc <ferror@plt+0x2dc2c>
  42f9b0:	ldur	w8, [x29, #-56]
  42f9b4:	orr	w8, w8, #0x2
  42f9b8:	stur	w8, [x29, #-56]
  42f9bc:	ldur	w0, [x29, #-56]
  42f9c0:	bl	4363b8 <ferror@plt+0x34628>
  42f9c4:	strb	wzr, [x27, #93]
  42f9c8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42f9cc:	ldr	w8, [x8, #3304]
  42f9d0:	cbnz	w8, 42f2e4 <ferror@plt+0x2d554>
  42f9d4:	ldr	w0, [x27, #72]
  42f9d8:	mov	w1, wzr
  42f9dc:	bl	43aaec <ferror@plt+0x38d5c>
  42f9e0:	mov	x1, x0
  42f9e4:	adrp	x0, 473000 <warn@@Base+0x31c10>
  42f9e8:	add	x0, x0, #0x6d
  42f9ec:	bl	401d10 <printf@plt>
  42f9f0:	b	42f2e4 <ferror@plt+0x2d554>
  42f9f4:	sub	x3, x29, #0x34
  42f9f8:	sub	x4, x29, #0x38
  42f9fc:	mov	x1, x21
  42fa00:	mov	w2, wzr
  42fa04:	bl	42b410 <ferror@plt+0x29680>
  42fa08:	ldur	w8, [x29, #-52]
  42fa0c:	ldur	x9, [x29, #-8]
  42fa10:	add	x8, x9, x8
  42fa14:	stur	x8, [x29, #-8]
  42fa18:	str	x0, [x27, #80]
  42fa1c:	ldur	w0, [x29, #-56]
  42fa20:	bl	4363b8 <ferror@plt+0x34628>
  42fa24:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42fa28:	ldr	w8, [x8, #3304]
  42fa2c:	cbnz	w8, 42f2e4 <ferror@plt+0x2d554>
  42fa30:	ldr	w1, [x27, #80]
  42fa34:	adrp	x0, 473000 <warn@@Base+0x31c10>
  42fa38:	add	x0, x0, #0x8c
  42fa3c:	bl	401d10 <printf@plt>
  42fa40:	b	42f2e4 <ferror@plt+0x2d554>
  42fa44:	sub	x3, x29, #0x34
  42fa48:	sub	x4, x29, #0x38
  42fa4c:	mov	x1, x21
  42fa50:	mov	w2, wzr
  42fa54:	bl	42b410 <ferror@plt+0x29680>
  42fa58:	mov	x19, x0
  42fa5c:	ldp	w0, w8, [x29, #-56]
  42fa60:	ldur	x9, [x29, #-8]
  42fa64:	add	x8, x9, x8
  42fa68:	stur	x8, [x29, #-8]
  42fa6c:	bl	4363b8 <ferror@plt+0x34628>
  42fa70:	ldur	x8, [x29, #-8]
  42fa74:	cmp	x8, x25
  42fa78:	b.cs	42fa88 <ferror@plt+0x2dcf8>  // b.hs, b.nlast
  42fa7c:	sub	x8, x25, x8
  42fa80:	cmp	x19, x8
  42fa84:	b.ls	4304dc <ferror@plt+0x2e74c>  // b.plast
  42fa88:	adrp	x1, 473000 <warn@@Base+0x31c10>
  42fa8c:	add	x1, x1, #0xa9
  42fa90:	mov	w2, #0x5                   	// #5
  42fa94:	mov	x0, xzr
  42fa98:	bl	401cc0 <dcgettext@plt>
  42fa9c:	b	430138 <ferror@plt+0x2e3a8>
  42faa0:	sub	x3, x29, #0x34
  42faa4:	sub	x4, x29, #0x38
  42faa8:	mov	x1, x21
  42faac:	mov	w2, wzr
  42fab0:	bl	42b410 <ferror@plt+0x29680>
  42fab4:	ldur	w8, [x29, #-52]
  42fab8:	ldur	x9, [x29, #-8]
  42fabc:	mov	x19, x0
  42fac0:	add	x8, x9, x8
  42fac4:	lsr	x9, x0, #32
  42fac8:	stur	x8, [x29, #-8]
  42facc:	cbz	x9, 42fadc <ferror@plt+0x2dd4c>
  42fad0:	ldur	w8, [x29, #-56]
  42fad4:	orr	w8, w8, #0x2
  42fad8:	stur	w8, [x29, #-56]
  42fadc:	ldur	w0, [x29, #-56]
  42fae0:	bl	4363b8 <ferror@plt+0x34628>
  42fae4:	ldur	x0, [x29, #-8]
  42fae8:	sub	x3, x29, #0x34
  42faec:	sub	x4, x29, #0x38
  42faf0:	mov	x1, x21
  42faf4:	mov	w2, wzr
  42faf8:	bl	42b410 <ferror@plt+0x29680>
  42fafc:	mov	x20, x0
  42fb00:	ldp	w0, w8, [x29, #-56]
  42fb04:	ldur	x9, [x29, #-8]
  42fb08:	add	x8, x9, x8
  42fb0c:	stur	x8, [x29, #-8]
  42fb10:	bl	4363b8 <ferror@plt+0x34628>
  42fb14:	ldr	w8, [x27, #16]
  42fb18:	cmp	w8, w19
  42fb1c:	adrp	x8, 466000 <warn@@Base+0x24c10>
  42fb20:	add	x8, x8, #0x215
  42fb24:	csel	x22, x8, x28, hi  // hi = pmore
  42fb28:	tbnz	x20, #63, 4303dc <ferror@plt+0x2e64c>
  42fb2c:	ldur	x8, [x29, #-8]
  42fb30:	cmp	x8, x25
  42fb34:	b.cs	4303dc <ferror@plt+0x2e64c>  // b.hs, b.nlast
  42fb38:	add	x26, x8, x20
  42fb3c:	cmp	x26, x25
  42fb40:	b.hi	4303dc <ferror@plt+0x2e64c>  // b.pmore
  42fb44:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42fb48:	ldr	w8, [x8, #3304]
  42fb4c:	cbz	w8, 42fb58 <ferror@plt+0x2ddc8>
  42fb50:	ldrb	w8, [x22]
  42fb54:	cbz	w8, 42fba8 <ferror@plt+0x2de18>
  42fb58:	mov	w0, w19
  42fb5c:	mov	w1, wzr
  42fb60:	bl	43aaec <ferror@plt+0x38d5c>
  42fb64:	mov	x2, x0
  42fb68:	adrp	x0, 473000 <warn@@Base+0x31c10>
  42fb6c:	add	x0, x0, #0x11f
  42fb70:	mov	x1, x22
  42fb74:	bl	401d10 <printf@plt>
  42fb78:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42fb7c:	ldur	x0, [x29, #-8]
  42fb80:	ldr	w1, [x8, #3276]
  42fb84:	ldr	x6, [sp, #16]
  42fb88:	mov	w3, #0xffffffff            	// #-1
  42fb8c:	mov	w2, wzr
  42fb90:	mov	x4, x20
  42fb94:	mov	x5, xzr
  42fb98:	bl	438e30 <ferror@plt+0x370a0>
  42fb9c:	adrp	x0, 475000 <warn@@Base+0x33c10>
  42fba0:	add	x0, x0, #0x3f0
  42fba4:	bl	401bb0 <puts@plt>
  42fba8:	ldrb	w8, [x22]
  42fbac:	cbnz	w8, 430090 <ferror@plt+0x2e300>
  42fbb0:	ldr	x8, [x27, #24]
  42fbb4:	and	x9, x19, #0xffffffff
  42fbb8:	mov	w10, #0x10                  	// #16
  42fbbc:	b	43008c <ferror@plt+0x2e2fc>
  42fbc0:	sub	x3, x29, #0x34
  42fbc4:	sub	x4, x29, #0x38
  42fbc8:	mov	x1, x21
  42fbcc:	mov	w2, wzr
  42fbd0:	bl	42b410 <ferror@plt+0x29680>
  42fbd4:	ldur	w8, [x29, #-52]
  42fbd8:	ldur	x9, [x29, #-8]
  42fbdc:	mov	x19, x0
  42fbe0:	add	x8, x9, x8
  42fbe4:	lsr	x9, x0, #32
  42fbe8:	stur	x8, [x29, #-8]
  42fbec:	cbz	x9, 42fbfc <ferror@plt+0x2de6c>
  42fbf0:	ldur	w8, [x29, #-56]
  42fbf4:	orr	w8, w8, #0x2
  42fbf8:	stur	w8, [x29, #-56]
  42fbfc:	ldur	w0, [x29, #-56]
  42fc00:	bl	4363b8 <ferror@plt+0x34628>
  42fc04:	ldur	x0, [x29, #-8]
  42fc08:	sub	x3, x29, #0x34
  42fc0c:	sub	x4, x29, #0x38
  42fc10:	mov	w2, #0x1                   	// #1
  42fc14:	mov	x1, x21
  42fc18:	bl	42b410 <ferror@plt+0x29680>
  42fc1c:	mov	x20, x0
  42fc20:	ldp	w0, w8, [x29, #-56]
  42fc24:	ldur	x9, [x29, #-8]
  42fc28:	add	x8, x9, x8
  42fc2c:	stur	x8, [x29, #-8]
  42fc30:	bl	4363b8 <ferror@plt+0x34628>
  42fc34:	mov	x0, x27
  42fc38:	mov	w1, w19
  42fc3c:	bl	43b344 <ferror@plt+0x395b4>
  42fc40:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42fc44:	ldr	w8, [x8, #3304]
  42fc48:	adrp	x9, 466000 <warn@@Base+0x24c10>
  42fc4c:	cmp	w0, #0x0
  42fc50:	add	x9, x9, #0x215
  42fc54:	csel	x22, x28, x9, lt  // lt = tstop
  42fc58:	cbz	w8, 42fc64 <ferror@plt+0x2ded4>
  42fc5c:	ldrb	w8, [x22]
  42fc60:	cbz	w8, 42fc8c <ferror@plt+0x2defc>
  42fc64:	mov	w0, w19
  42fc68:	mov	w1, wzr
  42fc6c:	bl	43aaec <ferror@plt+0x38d5c>
  42fc70:	ldrsw	x8, [x27, #52]
  42fc74:	mov	x2, x0
  42fc78:	adrp	x0, 473000 <warn@@Base+0x31c10>
  42fc7c:	add	x0, x0, #0x187
  42fc80:	mul	x3, x20, x8
  42fc84:	mov	x1, x22
  42fc88:	bl	401d10 <printf@plt>
  42fc8c:	ldrb	w8, [x22]
  42fc90:	cbnz	w8, 42f2e4 <ferror@plt+0x2d554>
  42fc94:	ldr	x8, [x27, #24]
  42fc98:	and	x9, x19, #0xffffffff
  42fc9c:	mov	w10, #0x80                  	// #128
  42fca0:	b	42ff58 <ferror@plt+0x2e1c8>
  42fca4:	sub	x3, x29, #0x34
  42fca8:	sub	x4, x29, #0x38
  42fcac:	mov	x1, x21
  42fcb0:	mov	w2, wzr
  42fcb4:	bl	42b410 <ferror@plt+0x29680>
  42fcb8:	ldur	w8, [x29, #-52]
  42fcbc:	ldur	x9, [x29, #-8]
  42fcc0:	lsr	x10, x0, #32
  42fcc4:	add	x8, x9, x8
  42fcc8:	stur	x8, [x29, #-8]
  42fccc:	str	w0, [x27, #72]
  42fcd0:	cbz	x10, 42fce0 <ferror@plt+0x2df50>
  42fcd4:	ldur	w8, [x29, #-56]
  42fcd8:	orr	w8, w8, #0x2
  42fcdc:	stur	w8, [x29, #-56]
  42fce0:	ldur	w0, [x29, #-56]
  42fce4:	bl	4363b8 <ferror@plt+0x34628>
  42fce8:	ldur	x0, [x29, #-8]
  42fcec:	sub	x3, x29, #0x34
  42fcf0:	sub	x4, x29, #0x38
  42fcf4:	mov	x1, x21
  42fcf8:	mov	w2, wzr
  42fcfc:	bl	42b410 <ferror@plt+0x29680>
  42fd00:	ldur	w8, [x29, #-52]
  42fd04:	ldur	x9, [x29, #-8]
  42fd08:	add	x8, x9, x8
  42fd0c:	stur	x8, [x29, #-8]
  42fd10:	str	x0, [x27, #80]
  42fd14:	ldur	w0, [x29, #-56]
  42fd18:	bl	4363b8 <ferror@plt+0x34628>
  42fd1c:	ldr	x8, [x27, #80]
  42fd20:	ldrsw	x9, [x27, #52]
  42fd24:	strb	wzr, [x27, #93]
  42fd28:	mul	x8, x8, x9
  42fd2c:	str	x8, [x27, #80]
  42fd30:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42fd34:	ldr	w8, [x8, #3304]
  42fd38:	cbnz	w8, 42f2e4 <ferror@plt+0x2d554>
  42fd3c:	ldr	w0, [x27, #72]
  42fd40:	mov	w1, wzr
  42fd44:	bl	43aaec <ferror@plt+0x38d5c>
  42fd48:	ldr	w2, [x27, #80]
  42fd4c:	mov	x1, x0
  42fd50:	adrp	x0, 473000 <warn@@Base+0x31c10>
  42fd54:	add	x0, x0, #0x1de
  42fd58:	bl	401d10 <printf@plt>
  42fd5c:	b	42f2e4 <ferror@plt+0x2d554>
  42fd60:	sub	x3, x29, #0x34
  42fd64:	sub	x4, x29, #0x38
  42fd68:	mov	x1, x21
  42fd6c:	mov	w2, wzr
  42fd70:	bl	42b410 <ferror@plt+0x29680>
  42fd74:	ldur	w8, [x29, #-52]
  42fd78:	ldur	x9, [x29, #-8]
  42fd7c:	add	x8, x9, x8
  42fd80:	stur	x8, [x29, #-8]
  42fd84:	str	x0, [x27, #80]
  42fd88:	ldur	w0, [x29, #-56]
  42fd8c:	bl	4363b8 <ferror@plt+0x34628>
  42fd90:	ldrsw	x8, [x27, #52]
  42fd94:	ldr	x9, [x27, #80]
  42fd98:	mul	x1, x9, x8
  42fd9c:	str	x1, [x27, #80]
  42fda0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42fda4:	ldr	w8, [x8, #3304]
  42fda8:	cbnz	w8, 42f2e4 <ferror@plt+0x2d554>
  42fdac:	adrp	x0, 473000 <warn@@Base+0x31c10>
  42fdb0:	add	x0, x0, #0x1fe
  42fdb4:	bl	401d10 <printf@plt>
  42fdb8:	b	42f2e4 <ferror@plt+0x2d554>
  42fdbc:	sub	x3, x29, #0x34
  42fdc0:	sub	x4, x29, #0x38
  42fdc4:	mov	x1, x21
  42fdc8:	mov	w2, wzr
  42fdcc:	bl	42b410 <ferror@plt+0x29680>
  42fdd0:	ldur	w8, [x29, #-52]
  42fdd4:	ldur	x9, [x29, #-8]
  42fdd8:	mov	x19, x0
  42fddc:	add	x8, x9, x8
  42fde0:	lsr	x9, x0, #32
  42fde4:	stur	x8, [x29, #-8]
  42fde8:	cbz	x9, 42fdf8 <ferror@plt+0x2e068>
  42fdec:	ldur	w8, [x29, #-56]
  42fdf0:	orr	w8, w8, #0x2
  42fdf4:	stur	w8, [x29, #-56]
  42fdf8:	ldur	w0, [x29, #-56]
  42fdfc:	bl	4363b8 <ferror@plt+0x34628>
  42fe00:	ldur	x0, [x29, #-8]
  42fe04:	sub	x3, x29, #0x34
  42fe08:	sub	x4, x29, #0x38
  42fe0c:	mov	x1, x21
  42fe10:	mov	w2, wzr
  42fe14:	bl	42b410 <ferror@plt+0x29680>
  42fe18:	mov	x20, x0
  42fe1c:	ldp	w0, w8, [x29, #-56]
  42fe20:	ldur	x9, [x29, #-8]
  42fe24:	add	x8, x9, x8
  42fe28:	stur	x8, [x29, #-8]
  42fe2c:	bl	4363b8 <ferror@plt+0x34628>
  42fe30:	ldr	w8, [x27, #16]
  42fe34:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  42fe38:	ldr	w9, [x9, #3304]
  42fe3c:	cmp	w8, w19
  42fe40:	adrp	x8, 466000 <warn@@Base+0x24c10>
  42fe44:	add	x8, x8, #0x215
  42fe48:	csel	x22, x8, x28, hi  // hi = pmore
  42fe4c:	cbz	w9, 42fe58 <ferror@plt+0x2e0c8>
  42fe50:	ldrb	w8, [x22]
  42fe54:	cbz	w8, 42ff44 <ferror@plt+0x2e1b4>
  42fe58:	mov	w0, w19
  42fe5c:	mov	w1, wzr
  42fe60:	bl	43aaec <ferror@plt+0x38d5c>
  42fe64:	ldrsw	x8, [x27, #52]
  42fe68:	mov	x2, x0
  42fe6c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  42fe70:	add	x0, x0, #0xf8c
  42fe74:	b	42ff38 <ferror@plt+0x2e1a8>
  42fe78:	sub	x3, x29, #0x34
  42fe7c:	sub	x4, x29, #0x38
  42fe80:	mov	x1, x21
  42fe84:	mov	w2, wzr
  42fe88:	bl	42b410 <ferror@plt+0x29680>
  42fe8c:	ldur	w8, [x29, #-52]
  42fe90:	ldur	x9, [x29, #-8]
  42fe94:	mov	x19, x0
  42fe98:	add	x8, x9, x8
  42fe9c:	lsr	x9, x0, #32
  42fea0:	stur	x8, [x29, #-8]
  42fea4:	cbz	x9, 42feb4 <ferror@plt+0x2e124>
  42fea8:	ldur	w8, [x29, #-56]
  42feac:	orr	w8, w8, #0x2
  42feb0:	stur	w8, [x29, #-56]
  42feb4:	ldur	w0, [x29, #-56]
  42feb8:	bl	4363b8 <ferror@plt+0x34628>
  42febc:	ldur	x0, [x29, #-8]
  42fec0:	sub	x3, x29, #0x34
  42fec4:	sub	x4, x29, #0x38
  42fec8:	mov	w2, #0x1                   	// #1
  42fecc:	mov	x1, x21
  42fed0:	bl	42b410 <ferror@plt+0x29680>
  42fed4:	mov	x20, x0
  42fed8:	ldp	w0, w8, [x29, #-56]
  42fedc:	ldur	x9, [x29, #-8]
  42fee0:	add	x8, x9, x8
  42fee4:	stur	x8, [x29, #-8]
  42fee8:	bl	4363b8 <ferror@plt+0x34628>
  42feec:	mov	x0, x27
  42fef0:	mov	w1, w19
  42fef4:	bl	43b344 <ferror@plt+0x395b4>
  42fef8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  42fefc:	ldr	w8, [x8, #3304]
  42ff00:	adrp	x9, 466000 <warn@@Base+0x24c10>
  42ff04:	cmp	w0, #0x0
  42ff08:	add	x9, x9, #0x215
  42ff0c:	csel	x22, x28, x9, lt  // lt = tstop
  42ff10:	cbz	w8, 42ff1c <ferror@plt+0x2e18c>
  42ff14:	ldrb	w8, [x22]
  42ff18:	cbz	w8, 42ff44 <ferror@plt+0x2e1b4>
  42ff1c:	mov	w0, w19
  42ff20:	mov	w1, wzr
  42ff24:	bl	43aaec <ferror@plt+0x38d5c>
  42ff28:	ldrsw	x8, [x27, #52]
  42ff2c:	mov	x2, x0
  42ff30:	adrp	x0, 473000 <warn@@Base+0x31c10>
  42ff34:	add	x0, x0, #0x1b5
  42ff38:	mul	x3, x20, x8
  42ff3c:	mov	x1, x22
  42ff40:	bl	401d10 <printf@plt>
  42ff44:	ldrb	w8, [x22]
  42ff48:	cbnz	w8, 42f2e4 <ferror@plt+0x2d554>
  42ff4c:	ldr	x8, [x27, #24]
  42ff50:	and	x9, x19, #0xffffffff
  42ff54:	mov	w10, #0x14                  	// #20
  42ff58:	strh	w10, [x8, x9, lsl #1]
  42ff5c:	ldr	w8, [x27, #52]
  42ff60:	ldr	x10, [x27, #32]
  42ff64:	mul	w8, w8, w20
  42ff68:	str	w8, [x10, x9, lsl #2]
  42ff6c:	b	42f2e4 <ferror@plt+0x2d554>
  42ff70:	sub	x3, x29, #0x34
  42ff74:	sub	x4, x29, #0x38
  42ff78:	mov	x1, x21
  42ff7c:	mov	w2, wzr
  42ff80:	bl	42b410 <ferror@plt+0x29680>
  42ff84:	ldur	w8, [x29, #-52]
  42ff88:	ldur	x9, [x29, #-8]
  42ff8c:	mov	x19, x0
  42ff90:	add	x8, x9, x8
  42ff94:	lsr	x9, x0, #32
  42ff98:	stur	x8, [x29, #-8]
  42ff9c:	cbz	x9, 42ffac <ferror@plt+0x2e21c>
  42ffa0:	ldur	w8, [x29, #-56]
  42ffa4:	orr	w8, w8, #0x2
  42ffa8:	stur	w8, [x29, #-56]
  42ffac:	ldur	w0, [x29, #-56]
  42ffb0:	bl	4363b8 <ferror@plt+0x34628>
  42ffb4:	ldur	x0, [x29, #-8]
  42ffb8:	sub	x3, x29, #0x34
  42ffbc:	sub	x4, x29, #0x38
  42ffc0:	mov	x1, x21
  42ffc4:	mov	w2, wzr
  42ffc8:	bl	42b410 <ferror@plt+0x29680>
  42ffcc:	mov	x20, x0
  42ffd0:	ldp	w0, w8, [x29, #-56]
  42ffd4:	ldur	x9, [x29, #-8]
  42ffd8:	add	x8, x9, x8
  42ffdc:	stur	x8, [x29, #-8]
  42ffe0:	bl	4363b8 <ferror@plt+0x34628>
  42ffe4:	ldr	w8, [x27, #16]
  42ffe8:	cmp	w8, w19
  42ffec:	adrp	x8, 466000 <warn@@Base+0x24c10>
  42fff0:	add	x8, x8, #0x215
  42fff4:	csel	x22, x8, x28, hi  // hi = pmore
  42fff8:	tbnz	x20, #63, 4303f4 <ferror@plt+0x2e664>
  42fffc:	ldur	x8, [x29, #-8]
  430000:	cmp	x8, x25
  430004:	b.cs	4303f4 <ferror@plt+0x2e664>  // b.hs, b.nlast
  430008:	add	x26, x8, x20
  43000c:	cmp	x26, x25
  430010:	b.hi	4303f4 <ferror@plt+0x2e664>  // b.pmore
  430014:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  430018:	ldr	w8, [x8, #3304]
  43001c:	cbz	w8, 430028 <ferror@plt+0x2e298>
  430020:	ldrb	w8, [x22]
  430024:	cbz	w8, 430078 <ferror@plt+0x2e2e8>
  430028:	mov	w0, w19
  43002c:	mov	w1, wzr
  430030:	bl	43aaec <ferror@plt+0x38d5c>
  430034:	mov	x2, x0
  430038:	adrp	x0, 473000 <warn@@Base+0x31c10>
  43003c:	add	x0, x0, #0x167
  430040:	mov	x1, x22
  430044:	bl	401d10 <printf@plt>
  430048:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43004c:	ldur	x0, [x29, #-8]
  430050:	ldr	w1, [x8, #3276]
  430054:	ldr	x6, [sp, #16]
  430058:	mov	w3, #0xffffffff            	// #-1
  43005c:	mov	w2, wzr
  430060:	mov	x4, x20
  430064:	mov	x5, xzr
  430068:	bl	438e30 <ferror@plt+0x370a0>
  43006c:	adrp	x0, 475000 <warn@@Base+0x33c10>
  430070:	add	x0, x0, #0x3f0
  430074:	bl	401bb0 <puts@plt>
  430078:	ldrb	w8, [x22]
  43007c:	cbnz	w8, 430090 <ferror@plt+0x2e300>
  430080:	ldr	x8, [x27, #24]
  430084:	and	x9, x19, #0xffffffff
  430088:	mov	w10, #0x16                  	// #22
  43008c:	strh	w10, [x8, x9, lsl #1]
  430090:	stur	x26, [x29, #-8]
  430094:	ldr	x26, [sp, #32]
  430098:	b	42f2e4 <ferror@plt+0x2d554>
  43009c:	sub	w8, w19, #0x1c
  4300a0:	mov	w2, #0x5                   	// #5
  4300a4:	cmp	w8, #0x23
  4300a8:	b.hi	43040c <ferror@plt+0x2e67c>  // b.pmore
  4300ac:	adrp	x1, 473000 <warn@@Base+0x31c10>
  4300b0:	mov	x0, xzr
  4300b4:	add	x1, x1, #0x29a
  4300b8:	bl	401cc0 <dcgettext@plt>
  4300bc:	mov	w1, w19
  4300c0:	bl	401d10 <printf@plt>
  4300c4:	b	430424 <ferror@plt+0x2e694>
  4300c8:	add	x8, x22, #0x9
  4300cc:	cmp	x8, x25
  4300d0:	b.cs	43042c <ferror@plt+0x2e69c>  // b.hs, b.nlast
  4300d4:	mov	w1, #0x8                   	// #8
  4300d8:	b	430684 <ferror@plt+0x2e8f4>
  4300dc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4300e0:	ldr	w8, [x8, #3304]
  4300e4:	cbnz	w8, 42f2e4 <ferror@plt+0x2d554>
  4300e8:	adrp	x0, 475000 <warn@@Base+0x33c10>
  4300ec:	add	x0, x0, #0x7a5
  4300f0:	bl	401bb0 <puts@plt>
  4300f4:	b	42f2e4 <ferror@plt+0x2d554>
  4300f8:	sub	x3, x29, #0x34
  4300fc:	sub	x4, x29, #0x38
  430100:	mov	x1, x21
  430104:	mov	w2, wzr
  430108:	bl	42b410 <ferror@plt+0x29680>
  43010c:	mov	x19, x0
  430110:	ldp	w0, w8, [x29, #-56]
  430114:	ldur	x9, [x29, #-8]
  430118:	add	x8, x9, x8
  43011c:	stur	x8, [x29, #-8]
  430120:	bl	4363b8 <ferror@plt+0x34628>
  430124:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  430128:	ldr	w8, [x8, #3304]
  43012c:	cbnz	w8, 42f2e4 <ferror@plt+0x2d554>
  430130:	adrp	x0, 473000 <warn@@Base+0x31c10>
  430134:	add	x0, x0, #0x245
  430138:	mov	x1, x19
  43013c:	bl	401d10 <printf@plt>
  430140:	b	42f2e4 <ferror@plt+0x2d554>
  430144:	sub	x3, x29, #0x34
  430148:	sub	x4, x29, #0x38
  43014c:	mov	x1, x21
  430150:	mov	w2, wzr
  430154:	bl	42b410 <ferror@plt+0x29680>
  430158:	ldur	w8, [x29, #-52]
  43015c:	ldur	x9, [x29, #-8]
  430160:	mov	x19, x0
  430164:	add	x8, x9, x8
  430168:	lsr	x9, x0, #32
  43016c:	stur	x8, [x29, #-8]
  430170:	cbz	x9, 430180 <ferror@plt+0x2e3f0>
  430174:	ldur	w8, [x29, #-56]
  430178:	orr	w8, w8, #0x2
  43017c:	stur	w8, [x29, #-56]
  430180:	ldur	w0, [x29, #-56]
  430184:	bl	4363b8 <ferror@plt+0x34628>
  430188:	ldur	x0, [x29, #-8]
  43018c:	sub	x3, x29, #0x34
  430190:	sub	x4, x29, #0x38
  430194:	mov	w2, #0x1                   	// #1
  430198:	mov	x1, x21
  43019c:	bl	42b410 <ferror@plt+0x29680>
  4301a0:	mov	x20, x0
  4301a4:	ldp	w0, w8, [x29, #-56]
  4301a8:	ldur	x9, [x29, #-8]
  4301ac:	add	x8, x9, x8
  4301b0:	stur	x8, [x29, #-8]
  4301b4:	bl	4363b8 <ferror@plt+0x34628>
  4301b8:	mov	x0, x27
  4301bc:	mov	w1, w19
  4301c0:	neg	x22, x20
  4301c4:	bl	43b344 <ferror@plt+0x395b4>
  4301c8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4301cc:	ldr	w8, [x8, #3304]
  4301d0:	adrp	x9, 466000 <warn@@Base+0x24c10>
  4301d4:	cmp	w0, #0x0
  4301d8:	add	x9, x9, #0x215
  4301dc:	csel	x20, x28, x9, lt  // lt = tstop
  4301e0:	cbz	w8, 4301ec <ferror@plt+0x2e45c>
  4301e4:	ldrb	w8, [x20]
  4301e8:	cbz	w8, 430214 <ferror@plt+0x2e484>
  4301ec:	mov	w0, w19
  4301f0:	mov	w1, wzr
  4301f4:	bl	43aaec <ferror@plt+0x38d5c>
  4301f8:	ldrsw	x8, [x27, #52]
  4301fc:	mov	x2, x0
  430200:	adrp	x0, 473000 <warn@@Base+0x31c10>
  430204:	add	x0, x0, #0x262
  430208:	mul	x3, x8, x22
  43020c:	mov	x1, x20
  430210:	bl	401d10 <printf@plt>
  430214:	ldrb	w8, [x20]
  430218:	cbnz	w8, 42f2e4 <ferror@plt+0x2d554>
  43021c:	ldr	x8, [x27, #24]
  430220:	and	x9, x19, #0xffffffff
  430224:	mov	w10, #0x80                  	// #128
  430228:	strh	w10, [x8, x9, lsl #1]
  43022c:	ldr	w8, [x27, #52]
  430230:	ldr	x10, [x27, #32]
  430234:	mul	w8, w8, w22
  430238:	str	w8, [x10, x9, lsl #2]
  43023c:	b	42f2e4 <ferror@plt+0x2d554>
  430240:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  430244:	ldr	w8, [x8, #3304]
  430248:	cbz	w8, 430498 <ferror@plt+0x2e708>
  43024c:	sub	x1, x29, #0x1c
  430250:	sub	x2, x29, #0xc
  430254:	mov	x0, x27
  430258:	bl	43b4a8 <ferror@plt+0x39718>
  43025c:	b	4304c8 <ferror@plt+0x2e738>
  430260:	sub	x3, x29, #0x34
  430264:	sub	x4, x29, #0x38
  430268:	mov	x1, x21
  43026c:	mov	w2, wzr
  430270:	bl	42b410 <ferror@plt+0x29680>
  430274:	mov	x19, x0
  430278:	ldp	w0, w8, [x29, #-56]
  43027c:	ldur	x9, [x29, #-8]
  430280:	add	x8, x9, x8
  430284:	stur	x8, [x29, #-8]
  430288:	bl	4363b8 <ferror@plt+0x34628>
  43028c:	ldr	w8, [x27, #16]
  430290:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  430294:	ldr	w9, [x9, #3304]
  430298:	cmp	w20, w8
  43029c:	adrp	x8, 466000 <warn@@Base+0x24c10>
  4302a0:	add	x8, x8, #0x215
  4302a4:	csel	x22, x8, x28, cc  // cc = lo, ul, last
  4302a8:	cbz	w9, 4302b4 <ferror@plt+0x2e524>
  4302ac:	ldrb	w8, [x22]
  4302b0:	cbz	w8, 4302dc <ferror@plt+0x2e54c>
  4302b4:	mov	w0, w20
  4302b8:	mov	w1, wzr
  4302bc:	bl	43aaec <ferror@plt+0x38d5c>
  4302c0:	ldrsw	x8, [x27, #52]
  4302c4:	mov	x2, x0
  4302c8:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4302cc:	add	x0, x0, #0xeab
  4302d0:	mul	x3, x19, x8
  4302d4:	mov	x1, x22
  4302d8:	bl	401d10 <printf@plt>
  4302dc:	ldrb	w8, [x22]
  4302e0:	cbnz	w8, 42f2e4 <ferror@plt+0x2d554>
  4302e4:	ldr	x8, [x27, #24]
  4302e8:	mov	w9, #0x80                  	// #128
  4302ec:	strh	w9, [x8, x20, lsl #1]
  4302f0:	ldr	w8, [x27, #52]
  4302f4:	ldr	x9, [x27, #32]
  4302f8:	mul	w8, w8, w19
  4302fc:	str	w8, [x9, x20, lsl #2]
  430300:	b	42f2e4 <ferror@plt+0x2d554>
  430304:	ldr	w8, [x27, #16]
  430308:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  43030c:	ldr	w9, [x9, #3304]
  430310:	cmp	w20, w8
  430314:	adrp	x8, 466000 <warn@@Base+0x24c10>
  430318:	add	x8, x8, #0x215
  43031c:	csel	x19, x8, x28, cc  // cc = lo, ul, last
  430320:	cbz	w9, 43032c <ferror@plt+0x2e59c>
  430324:	ldrb	w8, [x19]
  430328:	cbz	w8, 43034c <ferror@plt+0x2e5bc>
  43032c:	mov	w0, w20
  430330:	mov	w1, wzr
  430334:	bl	43aaec <ferror@plt+0x38d5c>
  430338:	mov	x2, x0
  43033c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  430340:	add	x0, x0, #0xecd
  430344:	mov	x1, x19
  430348:	bl	401d10 <printf@plt>
  43034c:	ldrb	w8, [x19]
  430350:	cbnz	w8, 42f2e4 <ferror@plt+0x2d554>
  430354:	ldur	x8, [x29, #-24]
  430358:	ldr	w9, [x8, #16]
  43035c:	cmp	w20, w9
  430360:	b.cs	430718 <ferror@plt+0x2e988>  // b.hs, b.nlast
  430364:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  430368:	ldr	w9, [x9, #3304]
  43036c:	cbz	w9, 430380 <ferror@plt+0x2e5f0>
  430370:	ldr	x9, [x8, #24]
  430374:	ldrsh	w9, [x9, w20, uxtw #1]
  430378:	cmn	w9, #0x1
  43037c:	b.eq	430718 <ferror@plt+0x2e988>  // b.none
  430380:	ldr	x9, [x8, #24]
  430384:	lsl	x10, x20, #1
  430388:	ldr	x11, [x27, #24]
  43038c:	ldrh	w9, [x9, x10]
  430390:	strh	w9, [x11, x10]
  430394:	ldr	x8, [x8, #32]
  430398:	lsl	x9, x20, #2
  43039c:	ldr	x10, [x27, #32]
  4303a0:	ldr	w8, [x8, x9]
  4303a4:	str	w8, [x10, x9]
  4303a8:	b	42f2e4 <ferror@plt+0x2d554>
  4303ac:	cmp	x0, x21
  4303b0:	b.cs	43053c <ferror@plt+0x2e7ac>  // b.hs, b.nlast
  4303b4:	sub	w1, w21, w0
  4303b8:	b	430540 <ferror@plt+0x2e7b0>
  4303bc:	cmp	x0, x25
  4303c0:	b.cs	4305a8 <ferror@plt+0x2e818>  // b.hs, b.nlast
  4303c4:	sub	w1, w25, w0
  4303c8:	b	4305ac <ferror@plt+0x2e81c>
  4303cc:	cmp	x0, x25
  4303d0:	b.cs	430614 <ferror@plt+0x2e884>  // b.hs, b.nlast
  4303d4:	sub	w1, w25, w0
  4303d8:	b	430618 <ferror@plt+0x2e888>
  4303dc:	adrp	x1, 473000 <warn@@Base+0x31c10>
  4303e0:	add	x1, x1, #0xf7
  4303e4:	mov	w2, #0x5                   	// #5
  4303e8:	mov	x0, xzr
  4303ec:	bl	401cc0 <dcgettext@plt>
  4303f0:	b	4303fc <ferror@plt+0x2e66c>
  4303f4:	adrp	x0, 473000 <warn@@Base+0x31c10>
  4303f8:	add	x0, x0, #0x13b
  4303fc:	mov	x1, x20
  430400:	bl	401d10 <printf@plt>
  430404:	ldr	x26, [sp, #32]
  430408:	b	42f2e4 <ferror@plt+0x2d554>
  43040c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  430410:	mov	x0, xzr
  430414:	add	x1, x1, #0x2ca
  430418:	bl	401cc0 <dcgettext@plt>
  43041c:	mov	w1, w19
  430420:	bl	4413f0 <warn@@Base>
  430424:	stur	x25, [x29, #-8]
  430428:	b	42f2e4 <ferror@plt+0x2d554>
  43042c:	cmp	x0, x25
  430430:	b.cs	430680 <ferror@plt+0x2e8f0>  // b.hs, b.nlast
  430434:	sub	w1, w25, w0
  430438:	b	430684 <ferror@plt+0x2e8f4>
  43043c:	ldrb	w2, [x27, #94]
  430440:	mov	x0, xzr
  430444:	mov	x1, x19
  430448:	bl	436544 <ferror@plt+0x347b4>
  43044c:	mov	x1, x0
  430450:	adrp	x0, 472000 <warn@@Base+0x30c10>
  430454:	add	x0, x0, #0xee5
  430458:	bl	401d10 <printf@plt>
  43045c:	str	x19, [x27, #56]
  430460:	b	42f2e4 <ferror@plt+0x2d554>
  430464:	adrp	x0, 475000 <warn@@Base+0x33c10>
  430468:	add	x0, x0, #0x7cb
  43046c:	bl	401bb0 <puts@plt>
  430470:	ldr	x20, [sp, #24]
  430474:	cbnz	x20, 42f854 <ferror@plt+0x2dac4>
  430478:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43047c:	ldr	w8, [x8, #3304]
  430480:	cbz	w8, 430748 <ferror@plt+0x2e9b8>
  430484:	adrp	x0, 475000 <warn@@Base+0x33c10>
  430488:	add	x0, x0, #0x7e2
  43048c:	bl	401bb0 <puts@plt>
  430490:	str	xzr, [sp, #24]
  430494:	b	42f2e4 <ferror@plt+0x2d554>
  430498:	ldr	w8, [x27, #48]
  43049c:	ldr	x9, [x27, #56]
  4304a0:	ldrb	w2, [x27, #94]
  4304a4:	mov	x0, xzr
  4304a8:	mul	w19, w8, w20
  4304ac:	add	x1, x9, x19
  4304b0:	bl	436544 <ferror@plt+0x347b4>
  4304b4:	mov	x2, x0
  4304b8:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4304bc:	add	x0, x0, #0xe8b
  4304c0:	mov	w1, w19
  4304c4:	bl	401d10 <printf@plt>
  4304c8:	ldr	w8, [x27, #48]
  4304cc:	ldr	x9, [x27, #56]
  4304d0:	mul	w8, w8, w20
  4304d4:	add	x8, x9, x8
  4304d8:	b	42f2e0 <ferror@plt+0x2d550>
  4304dc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4304e0:	ldr	w8, [x8, #3304]
  4304e4:	cbnz	w8, 430524 <ferror@plt+0x2e794>
  4304e8:	adrp	x0, 473000 <warn@@Base+0x31c10>
  4304ec:	add	x0, x0, #0xd9
  4304f0:	bl	401d10 <printf@plt>
  4304f4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4304f8:	ldur	x0, [x29, #-8]
  4304fc:	ldr	w1, [x8, #3276]
  430500:	ldr	x6, [sp, #16]
  430504:	mov	w3, #0xffffffff            	// #-1
  430508:	mov	w2, wzr
  43050c:	mov	x4, x19
  430510:	mov	x5, xzr
  430514:	bl	438e30 <ferror@plt+0x370a0>
  430518:	adrp	x0, 475000 <warn@@Base+0x33c10>
  43051c:	add	x0, x0, #0x3f0
  430520:	bl	401bb0 <puts@plt>
  430524:	mov	w8, #0x1                   	// #1
  430528:	strb	w8, [x27, #93]
  43052c:	ldur	x8, [x29, #-8]
  430530:	add	x8, x8, x19
  430534:	stur	x8, [x29, #-8]
  430538:	b	42f2e4 <ferror@plt+0x2d554>
  43053c:	mov	w1, wzr
  430540:	sub	w8, w1, #0x1
  430544:	cmp	w8, #0x7
  430548:	b.ls	430554 <ferror@plt+0x2e7c4>  // b.plast
  43054c:	mov	x19, xzr
  430550:	b	430564 <ferror@plt+0x2e7d4>
  430554:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  430558:	ldr	x8, [x8, #3328]
  43055c:	blr	x8
  430560:	mov	x19, x0
  430564:	ldur	x8, [x29, #-8]
  430568:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  43056c:	ldr	w9, [x9, #3304]
  430570:	add	x8, x8, #0x1
  430574:	stur	x8, [x29, #-8]
  430578:	cbnz	w9, 42f2c4 <ferror@plt+0x2d534>
  43057c:	ldr	w8, [x27, #48]
  430580:	ldr	x9, [x27, #56]
  430584:	ldrb	w2, [x27, #94]
  430588:	mov	x0, xzr
  43058c:	mul	x20, x19, x8
  430590:	add	x1, x20, x9
  430594:	bl	436544 <ferror@plt+0x347b4>
  430598:	mov	x2, x0
  43059c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4305a0:	add	x0, x0, #0xefb
  4305a4:	b	4306e8 <ferror@plt+0x2e958>
  4305a8:	mov	w1, wzr
  4305ac:	sub	w8, w1, #0x1
  4305b0:	cmp	w8, #0x7
  4305b4:	b.ls	4305c0 <ferror@plt+0x2e830>  // b.plast
  4305b8:	mov	x19, xzr
  4305bc:	b	4305d0 <ferror@plt+0x2e840>
  4305c0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4305c4:	ldr	x8, [x8, #3328]
  4305c8:	blr	x8
  4305cc:	mov	x19, x0
  4305d0:	ldur	x8, [x29, #-8]
  4305d4:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  4305d8:	ldr	w9, [x9, #3304]
  4305dc:	add	x8, x8, #0x2
  4305e0:	stur	x8, [x29, #-8]
  4305e4:	cbnz	w9, 42f2c4 <ferror@plt+0x2d534>
  4305e8:	ldr	w8, [x27, #48]
  4305ec:	ldr	x9, [x27, #56]
  4305f0:	ldrb	w2, [x27, #94]
  4305f4:	mov	x0, xzr
  4305f8:	mul	x20, x19, x8
  4305fc:	add	x1, x20, x9
  430600:	bl	436544 <ferror@plt+0x347b4>
  430604:	mov	x2, x0
  430608:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43060c:	add	x0, x0, #0xf1d
  430610:	b	4306e8 <ferror@plt+0x2e958>
  430614:	mov	w1, wzr
  430618:	sub	w8, w1, #0x1
  43061c:	cmp	w8, #0x7
  430620:	b.ls	43062c <ferror@plt+0x2e89c>  // b.plast
  430624:	mov	x19, xzr
  430628:	b	43063c <ferror@plt+0x2e8ac>
  43062c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  430630:	ldr	x8, [x8, #3328]
  430634:	blr	x8
  430638:	mov	x19, x0
  43063c:	ldur	x8, [x29, #-8]
  430640:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  430644:	ldr	w9, [x9, #3304]
  430648:	add	x8, x8, #0x4
  43064c:	stur	x8, [x29, #-8]
  430650:	cbnz	w9, 42f2c4 <ferror@plt+0x2d534>
  430654:	ldr	w8, [x27, #48]
  430658:	ldr	x9, [x27, #56]
  43065c:	ldrb	w2, [x27, #94]
  430660:	mov	x0, xzr
  430664:	mul	x20, x19, x8
  430668:	add	x1, x20, x9
  43066c:	bl	436544 <ferror@plt+0x347b4>
  430670:	mov	x2, x0
  430674:	adrp	x0, 472000 <warn@@Base+0x30c10>
  430678:	add	x0, x0, #0xf3f
  43067c:	b	4306e8 <ferror@plt+0x2e958>
  430680:	mov	w1, wzr
  430684:	sub	w8, w1, #0x1
  430688:	cmp	w8, #0x7
  43068c:	b.ls	430698 <ferror@plt+0x2e908>  // b.plast
  430690:	mov	x19, xzr
  430694:	b	4306a8 <ferror@plt+0x2e918>
  430698:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43069c:	ldr	x8, [x8, #3328]
  4306a0:	blr	x8
  4306a4:	mov	x19, x0
  4306a8:	ldur	x8, [x29, #-8]
  4306ac:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  4306b0:	ldr	w9, [x9, #3304]
  4306b4:	add	x8, x8, #0x8
  4306b8:	stur	x8, [x29, #-8]
  4306bc:	cbnz	w9, 42f2c4 <ferror@plt+0x2d534>
  4306c0:	ldr	w8, [x27, #48]
  4306c4:	ldr	x9, [x27, #56]
  4306c8:	ldrb	w2, [x27, #94]
  4306cc:	mov	x0, xzr
  4306d0:	mul	x20, x19, x8
  4306d4:	add	x1, x20, x9
  4306d8:	bl	436544 <ferror@plt+0x347b4>
  4306dc:	mov	x2, x0
  4306e0:	adrp	x0, 473000 <warn@@Base+0x31c10>
  4306e4:	add	x0, x0, #0x21e
  4306e8:	mov	x1, x20
  4306ec:	bl	401d10 <printf@plt>
  4306f0:	b	42f2d4 <ferror@plt+0x2d544>
  4306f4:	adrp	x1, 473000 <warn@@Base+0x31c10>
  4306f8:	add	x1, x1, #0x24
  4306fc:	mov	w2, #0x5                   	// #5
  430700:	mov	x0, xzr
  430704:	bl	401cc0 <dcgettext@plt>
  430708:	bl	4413f0 <warn@@Base>
  43070c:	str	wzr, [x27, #16]
  430710:	str	x19, [sp, #24]
  430714:	b	42f2e4 <ferror@plt+0x2d554>
  430718:	ldr	x8, [x27, #24]
  43071c:	mov	w9, #0x7                   	// #7
  430720:	strh	w9, [x8, w20, uxtw #1]
  430724:	ldr	x8, [x27, #32]
  430728:	str	wzr, [x8, w20, uxtw #2]
  43072c:	b	42f2e4 <ferror@plt+0x2d554>
  430730:	ldr	x9, [x27, #24]
  430734:	mov	w10, #0x7                   	// #7
  430738:	strh	w10, [x9, x8, lsl #1]
  43073c:	ldr	x9, [x27, #32]
  430740:	str	wzr, [x9, x8, lsl #2]
  430744:	b	42f2e4 <ferror@plt+0x2d554>
  430748:	str	xzr, [sp, #24]
  43074c:	b	42f2e4 <ferror@plt+0x2d554>
  430750:	ldr	w9, [sp, #60]
  430754:	mov	w8, wzr
  430758:	str	w9, [sp, #64]
  43075c:	cbnz	w8, 42ee90 <ferror@plt+0x2d100>
  430760:	b	42ee8c <ferror@plt+0x2d0fc>
  430764:	mov	w0, #0xa                   	// #10
  430768:	bl	401d40 <putchar@plt>
  43076c:	ldr	x20, [sp, #24]
  430770:	cbz	x20, 43079c <ferror@plt+0x2ea0c>
  430774:	ldr	x0, [x20, #24]
  430778:	ldr	x19, [x20]
  43077c:	bl	401c10 <free@plt>
  430780:	ldr	x0, [x20, #32]
  430784:	bl	401c10 <free@plt>
  430788:	mov	x0, x20
  43078c:	str	xzr, [x20]
  430790:	bl	401c10 <free@plt>
  430794:	mov	x20, x19
  430798:	cbnz	x19, 430774 <ferror@plt+0x2e9e4>
  43079c:	ldr	x20, [sp, #40]
  4307a0:	cbz	x20, 4307cc <ferror@plt+0x2ea3c>
  4307a4:	ldr	x0, [x20, #24]
  4307a8:	ldr	x19, [x20]
  4307ac:	bl	401c10 <free@plt>
  4307b0:	ldr	x0, [x20, #32]
  4307b4:	bl	401c10 <free@plt>
  4307b8:	mov	x0, x20
  4307bc:	str	xzr, [x20]
  4307c0:	bl	401c10 <free@plt>
  4307c4:	mov	x20, x19
  4307c8:	cbnz	x19, 4307a4 <ferror@plt+0x2ea14>
  4307cc:	ldur	x8, [x29, #-64]
  4307d0:	cbz	x8, 430800 <ferror@plt+0x2ea70>
  4307d4:	ldur	x20, [x29, #-64]
  4307d8:	ldr	x0, [x20, #24]
  4307dc:	ldr	x19, [x20]
  4307e0:	bl	401c10 <free@plt>
  4307e4:	ldr	x0, [x20, #32]
  4307e8:	bl	401c10 <free@plt>
  4307ec:	mov	x0, x20
  4307f0:	str	xzr, [x20]
  4307f4:	bl	401c10 <free@plt>
  4307f8:	stur	x19, [x29, #-64]
  4307fc:	cbnz	x19, 4307d4 <ferror@plt+0x2ea44>
  430800:	ldp	x20, x19, [sp, #224]
  430804:	ldp	x22, x21, [sp, #208]
  430808:	ldp	x24, x23, [sp, #192]
  43080c:	ldp	x26, x25, [sp, #176]
  430810:	ldp	x28, x27, [sp, #160]
  430814:	ldp	x29, x30, [sp, #144]
  430818:	mov	w0, #0x1                   	// #1
  43081c:	add	sp, sp, #0xf0
  430820:	ret
  430824:	stp	x29, x30, [sp, #-16]!
  430828:	ldr	w2, [x0, #56]
  43082c:	mov	w3, wzr
  430830:	mov	w4, wzr
  430834:	mov	x29, sp
  430838:	bl	42bca4 <ferror@plt+0x29f14>
  43083c:	ldp	x29, x30, [sp], #16
  430840:	ret
  430844:	stp	x29, x30, [sp, #-64]!
  430848:	stp	x24, x23, [sp, #16]
  43084c:	stp	x22, x21, [sp, #32]
  430850:	stp	x20, x19, [sp, #48]
  430854:	ldr	x20, [x0, #32]
  430858:	ldr	x8, [x0, #48]
  43085c:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4180>
  430860:	ldr	w9, [x24, #3284]
  430864:	mov	x19, x1
  430868:	mov	x21, x0
  43086c:	add	x22, x20, x8
  430870:	mov	x29, sp
  430874:	cbz	w9, 4308b0 <ferror@plt+0x2eb20>
  430878:	ldrb	w8, [x24, #3284]
  43087c:	tbnz	w8, #0, 4308c0 <ferror@plt+0x2eb30>
  430880:	mov	w23, #0x1                   	// #1
  430884:	ldrb	w8, [x24, #3284]
  430888:	tbz	w8, #1, 4308e0 <ferror@plt+0x2eb50>
  43088c:	mov	x0, x21
  430890:	mov	x1, x20
  430894:	mov	x2, x20
  430898:	mov	x3, x22
  43089c:	mov	x4, x19
  4308a0:	bl	43c5b4 <ferror@plt+0x3a824>
  4308a4:	cmp	w0, #0x0
  4308a8:	cset	w8, ne  // ne = any
  4308ac:	b	4308e4 <ferror@plt+0x2eb54>
  4308b0:	mov	w8, #0x1                   	// #1
  4308b4:	str	w8, [x24, #3284]
  4308b8:	ldrb	w8, [x24, #3284]
  4308bc:	tbz	w8, #0, 430880 <ferror@plt+0x2eaf0>
  4308c0:	mov	x0, x21
  4308c4:	mov	x1, x20
  4308c8:	mov	x2, x22
  4308cc:	mov	x3, x19
  4308d0:	bl	43b718 <ferror@plt+0x39988>
  4308d4:	mov	w23, w0
  4308d8:	ldrb	w8, [x24, #3284]
  4308dc:	tbnz	w8, #1, 43088c <ferror@plt+0x2eafc>
  4308e0:	mov	w8, #0x1                   	// #1
  4308e4:	cmp	w23, #0x0
  4308e8:	ldp	x20, x19, [sp, #48]
  4308ec:	ldp	x22, x21, [sp, #32]
  4308f0:	ldp	x24, x23, [sp, #16]
  4308f4:	cset	w9, ne  // ne = any
  4308f8:	and	w0, w9, w8
  4308fc:	ldp	x29, x30, [sp], #64
  430900:	ret
  430904:	stp	x29, x30, [sp, #-16]!
  430908:	mov	w2, wzr
  43090c:	mov	x29, sp
  430910:	bl	43ef54 <ferror@plt+0x3d1c4>
  430914:	mov	w0, #0x1                   	// #1
  430918:	ldp	x29, x30, [sp], #16
  43091c:	ret
  430920:	stp	x29, x30, [sp, #-16]!
  430924:	mov	w2, #0x1                   	// #1
  430928:	mov	x29, sp
  43092c:	bl	43ef54 <ferror@plt+0x3d1c4>
  430930:	mov	w0, #0x1                   	// #1
  430934:	ldp	x29, x30, [sp], #16
  430938:	ret
  43093c:	sub	sp, sp, #0x70
  430940:	stp	x29, x30, [sp, #16]
  430944:	stp	x28, x27, [sp, #32]
  430948:	stp	x26, x25, [sp, #48]
  43094c:	stp	x24, x23, [sp, #64]
  430950:	stp	x22, x21, [sp, #80]
  430954:	stp	x20, x19, [sp, #96]
  430958:	ldr	x25, [x0, #32]
  43095c:	ldr	x19, [x0, #48]
  430960:	mov	w1, wzr
  430964:	add	x29, sp, #0x10
  430968:	bl	435ebc <ferror@plt+0x3412c>
  43096c:	cmp	x19, #0x1
  430970:	b.lt	430bd0 <ferror@plt+0x2ee40>  // b.tstop
  430974:	adrp	x20, 474000 <warn@@Base+0x32c10>
  430978:	adrp	x28, 46b000 <warn@@Base+0x29c10>
  43097c:	adrp	x21, 474000 <warn@@Base+0x32c10>
  430980:	adrp	x22, 474000 <warn@@Base+0x32c10>
  430984:	adrp	x23, 474000 <warn@@Base+0x32c10>
  430988:	adrp	x24, 474000 <warn@@Base+0x32c10>
  43098c:	add	x19, x25, x19
  430990:	add	x20, x20, #0x27f
  430994:	add	x28, x28, #0xee8
  430998:	add	x21, x21, #0x226
  43099c:	add	x22, x22, #0x253
  4309a0:	add	x23, x23, #0x1df
  4309a4:	add	x24, x24, #0x210
  4309a8:	b	4309ec <ferror@plt+0x2ec5c>
  4309ac:	ldr	w0, [sp, #8]
  4309b0:	bl	4363b8 <ferror@plt+0x34628>
  4309b4:	sub	x1, x19, x27
  4309b8:	mov	x0, x27
  4309bc:	bl	401980 <strnlen@plt>
  4309c0:	add	x8, x0, x27
  4309c4:	add	x25, x8, #0x1
  4309c8:	mov	w2, #0x5                   	// #5
  4309cc:	mov	x0, xzr
  4309d0:	mov	x1, x22
  4309d4:	bl	401cc0 <dcgettext@plt>
  4309d8:	mov	w1, w26
  4309dc:	mov	x2, x27
  4309e0:	bl	401d10 <printf@plt>
  4309e4:	cmp	x25, x19
  4309e8:	b.cs	430bd0 <ferror@plt+0x2ee40>  // b.hs, b.nlast
  4309ec:	ldrb	w8, [x25], #1
  4309f0:	sub	w9, w8, #0x1
  4309f4:	cmp	w9, #0x3
  4309f8:	b.hi	430a70 <ferror@plt+0x2ece0>  // b.pmore
  4309fc:	adr	x8, 430a0c <ferror@plt+0x2ec7c>
  430a00:	ldrb	w10, [x28, x9]
  430a04:	add	x8, x8, x10, lsl #2
  430a08:	br	x8
  430a0c:	sub	x3, x29, #0x4
  430a10:	add	x4, sp, #0x8
  430a14:	mov	x0, x25
  430a18:	mov	x1, x19
  430a1c:	mov	w2, wzr
  430a20:	bl	42b410 <ferror@plt+0x29680>
  430a24:	ldur	w8, [x29, #-4]
  430a28:	mov	x26, x0
  430a2c:	lsr	x9, x0, #32
  430a30:	add	x27, x25, x8
  430a34:	cbz	x9, 430a44 <ferror@plt+0x2ecb4>
  430a38:	ldr	w8, [sp, #8]
  430a3c:	orr	w8, w8, #0x2
  430a40:	str	w8, [sp, #8]
  430a44:	ldr	w0, [sp, #8]
  430a48:	bl	4363b8 <ferror@plt+0x34628>
  430a4c:	sub	x1, x19, x27
  430a50:	mov	x0, x27
  430a54:	bl	401980 <strnlen@plt>
  430a58:	add	x8, x0, x27
  430a5c:	add	x25, x8, #0x1
  430a60:	mov	w2, #0x5                   	// #5
  430a64:	mov	x0, xzr
  430a68:	mov	x1, x21
  430a6c:	b	4309d4 <ferror@plt+0x2ec44>
  430a70:	cmp	w8, #0xff
  430a74:	b.ne	4309e4 <ferror@plt+0x2ec54>  // b.any
  430a78:	sub	x3, x29, #0x4
  430a7c:	add	x4, sp, #0x8
  430a80:	mov	x0, x25
  430a84:	mov	x1, x19
  430a88:	mov	w2, wzr
  430a8c:	bl	42b410 <ferror@plt+0x29680>
  430a90:	ldur	w8, [x29, #-4]
  430a94:	mov	x26, x0
  430a98:	lsr	x9, x0, #32
  430a9c:	add	x27, x25, x8
  430aa0:	cbz	x9, 430ab0 <ferror@plt+0x2ed20>
  430aa4:	ldr	w8, [sp, #8]
  430aa8:	orr	w8, w8, #0x2
  430aac:	str	w8, [sp, #8]
  430ab0:	ldr	w0, [sp, #8]
  430ab4:	bl	4363b8 <ferror@plt+0x34628>
  430ab8:	sub	x1, x19, x27
  430abc:	mov	x0, x27
  430ac0:	bl	401980 <strnlen@plt>
  430ac4:	add	x8, x0, x27
  430ac8:	add	x25, x8, #0x1
  430acc:	mov	w2, #0x5                   	// #5
  430ad0:	mov	x0, xzr
  430ad4:	mov	x1, x20
  430ad8:	b	4309d4 <ferror@plt+0x2ec44>
  430adc:	sub	x3, x29, #0x4
  430ae0:	add	x4, sp, #0x8
  430ae4:	mov	x0, x25
  430ae8:	mov	x1, x19
  430aec:	mov	w2, wzr
  430af0:	bl	42b410 <ferror@plt+0x29680>
  430af4:	ldur	w8, [x29, #-4]
  430af8:	mov	x26, x0
  430afc:	lsr	x9, x0, #32
  430b00:	add	x27, x25, x8
  430b04:	cbz	x9, 4309ac <ferror@plt+0x2ec1c>
  430b08:	ldr	w8, [sp, #8]
  430b0c:	orr	w8, w8, #0x2
  430b10:	str	w8, [sp, #8]
  430b14:	b	4309ac <ferror@plt+0x2ec1c>
  430b18:	sub	x3, x29, #0x4
  430b1c:	add	x4, sp, #0x8
  430b20:	mov	x0, x25
  430b24:	mov	x1, x19
  430b28:	mov	w2, wzr
  430b2c:	bl	42b410 <ferror@plt+0x29680>
  430b30:	ldur	w8, [x29, #-4]
  430b34:	mov	x26, x0
  430b38:	lsr	x9, x0, #32
  430b3c:	add	x25, x25, x8
  430b40:	cbz	x9, 430b50 <ferror@plt+0x2edc0>
  430b44:	ldr	w8, [sp, #8]
  430b48:	orr	w8, w8, #0x2
  430b4c:	str	w8, [sp, #8]
  430b50:	ldr	w0, [sp, #8]
  430b54:	bl	4363b8 <ferror@plt+0x34628>
  430b58:	sub	x3, x29, #0x4
  430b5c:	add	x4, sp, #0x8
  430b60:	mov	x0, x25
  430b64:	mov	x1, x19
  430b68:	mov	w2, wzr
  430b6c:	bl	42b410 <ferror@plt+0x29680>
  430b70:	ldur	w8, [x29, #-4]
  430b74:	mov	x27, x0
  430b78:	lsr	x9, x0, #32
  430b7c:	add	x25, x25, x8
  430b80:	cbz	x9, 430b90 <ferror@plt+0x2ee00>
  430b84:	ldr	w8, [sp, #8]
  430b88:	orr	w8, w8, #0x2
  430b8c:	str	w8, [sp, #8]
  430b90:	ldr	w0, [sp, #8]
  430b94:	bl	4363b8 <ferror@plt+0x34628>
  430b98:	mov	w2, #0x5                   	// #5
  430b9c:	mov	x0, xzr
  430ba0:	mov	x1, x23
  430ba4:	bl	401cc0 <dcgettext@plt>
  430ba8:	mov	w1, w26
  430bac:	mov	w2, w27
  430bb0:	bl	401d10 <printf@plt>
  430bb4:	b	4309e4 <ferror@plt+0x2ec54>
  430bb8:	mov	w2, #0x5                   	// #5
  430bbc:	mov	x0, xzr
  430bc0:	mov	x1, x24
  430bc4:	bl	401cc0 <dcgettext@plt>
  430bc8:	bl	401d10 <printf@plt>
  430bcc:	b	4309e4 <ferror@plt+0x2ec54>
  430bd0:	ldp	x20, x19, [sp, #96]
  430bd4:	ldp	x22, x21, [sp, #80]
  430bd8:	ldp	x24, x23, [sp, #64]
  430bdc:	ldp	x26, x25, [sp, #48]
  430be0:	ldp	x28, x27, [sp, #32]
  430be4:	ldp	x29, x30, [sp, #16]
  430be8:	mov	w0, #0x1                   	// #1
  430bec:	add	sp, sp, #0x70
  430bf0:	ret
  430bf4:	stp	x29, x30, [sp, #-96]!
  430bf8:	stp	x28, x27, [sp, #16]
  430bfc:	stp	x26, x25, [sp, #32]
  430c00:	stp	x24, x23, [sp, #48]
  430c04:	stp	x22, x21, [sp, #64]
  430c08:	stp	x20, x19, [sp, #80]
  430c0c:	mov	x29, sp
  430c10:	sub	sp, sp, #0x890
  430c14:	ldr	x28, [x0, #32]
  430c18:	ldr	x8, [x0, #48]
  430c1c:	mov	x20, x0
  430c20:	mov	w0, #0xa                   	// #10
  430c24:	mov	x19, x1
  430c28:	add	x21, x28, x8
  430c2c:	bl	435168 <ferror@plt+0x333d8>
  430c30:	mov	w0, #0x4                   	// #4
  430c34:	mov	x1, x19
  430c38:	bl	435168 <ferror@plt+0x333d8>
  430c3c:	mov	x0, x20
  430c40:	mov	w1, wzr
  430c44:	str	x20, [sp, #80]
  430c48:	bl	435ebc <ferror@plt+0x3412c>
  430c4c:	mov	w23, #0x2                   	// #2
  430c50:	adrp	x20, 490000 <stdout@@GLIBC_2.17+0x4180>
  430c54:	mov	x19, x28
  430c58:	str	x28, [sp, #96]
  430c5c:	b	430c80 <ferror@plt+0x2eef0>
  430c60:	adrp	x27, 46b000 <warn@@Base+0x29c10>
  430c64:	add	x25, x19, #0x1
  430c68:	add	x27, x27, #0xeec
  430c6c:	ldr	x28, [sp, #96]
  430c70:	cbz	w8, 431084 <ferror@plt+0x2f2f4>
  430c74:	mov	w23, #0x2                   	// #2
  430c78:	mov	x19, x25
  430c7c:	cbnz	w8, 431814 <ferror@plt+0x2fa84>
  430c80:	cmp	x19, x21
  430c84:	b.cs	43180c <ferror@plt+0x2fa7c>  // b.hs, b.nlast
  430c88:	add	x25, x19, #0x2
  430c8c:	sub	w8, w21, w19
  430c90:	cmp	x25, x21
  430c94:	csel	w1, w23, w8, cc  // cc = lo, ul, last
  430c98:	sub	w8, w1, #0x1
  430c9c:	cmp	w8, #0x7
  430ca0:	b.ls	430cac <ferror@plt+0x2ef1c>  // b.plast
  430ca4:	mov	w22, wzr
  430ca8:	b	430cbc <ferror@plt+0x2ef2c>
  430cac:	ldr	x8, [x20, #3328]
  430cb0:	mov	x0, x19
  430cb4:	blr	x8
  430cb8:	mov	x22, x0
  430cbc:	orr	w8, w22, #0x1
  430cc0:	cmp	w8, #0x5
  430cc4:	b.ne	430d04 <ferror@plt+0x2ef74>  // b.any
  430cc8:	cmp	x25, x21
  430ccc:	add	x27, x19, #0x3
  430cd0:	cset	w8, cs  // cs = hs, nlast
  430cd4:	cmp	x27, x21
  430cd8:	cset	w9, cc  // cc = lo, ul, last
  430cdc:	orr	w8, w9, w8
  430ce0:	sub	w10, w21, w25
  430ce4:	cmp	w8, #0x0
  430ce8:	csel	w1, w9, w10, ne  // ne = any
  430cec:	sub	w8, w1, #0x1
  430cf0:	cmp	w8, #0x7
  430cf4:	sub	x19, x19, x28
  430cf8:	b.ls	430d34 <ferror@plt+0x2efa4>  // b.plast
  430cfc:	mov	w23, wzr
  430d00:	b	430d44 <ferror@plt+0x2efb4>
  430d04:	adrp	x1, 474000 <warn@@Base+0x32c10>
  430d08:	mov	w2, #0x5                   	// #5
  430d0c:	mov	x0, xzr
  430d10:	add	x1, x1, #0x2b3
  430d14:	bl	401cc0 <dcgettext@plt>
  430d18:	ldr	x8, [sp, #80]
  430d1c:	ldr	x1, [x8, #16]
  430d20:	bl	44132c <error@@Base>
  430d24:	mov	w8, #0x1                   	// #1
  430d28:	mov	x19, x25
  430d2c:	cbz	w8, 430c80 <ferror@plt+0x2eef0>
  430d30:	b	431814 <ferror@plt+0x2fa84>
  430d34:	ldr	x8, [x20, #3328]
  430d38:	mov	x0, x25
  430d3c:	blr	x8
  430d40:	mov	x23, x0
  430d44:	adrp	x1, 473000 <warn@@Base+0x31c10>
  430d48:	tst	w23, #0x1
  430d4c:	mov	w8, #0x4                   	// #4
  430d50:	mov	w9, #0x8                   	// #8
  430d54:	mov	w2, #0x5                   	// #5
  430d58:	mov	x0, xzr
  430d5c:	add	x1, x1, #0x489
  430d60:	csel	w24, w8, w9, eq  // eq = none
  430d64:	bl	401cc0 <dcgettext@plt>
  430d68:	mov	x1, x19
  430d6c:	bl	401d10 <printf@plt>
  430d70:	adrp	x1, 474000 <warn@@Base+0x32c10>
  430d74:	mov	w2, #0x5                   	// #5
  430d78:	mov	x0, xzr
  430d7c:	add	x1, x1, #0x2f5
  430d80:	bl	401cc0 <dcgettext@plt>
  430d84:	mov	w1, w22
  430d88:	bl	401d10 <printf@plt>
  430d8c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  430d90:	mov	w2, #0x5                   	// #5
  430d94:	mov	x0, xzr
  430d98:	add	x1, x1, #0x318
  430d9c:	bl	401cc0 <dcgettext@plt>
  430da0:	mov	w1, w24
  430da4:	bl	401d10 <printf@plt>
  430da8:	tbnz	w23, #1, 430db4 <ferror@plt+0x2f024>
  430dac:	mov	x25, xzr
  430db0:	b	430e14 <ferror@plt+0x2f084>
  430db4:	add	x19, x27, x24
  430db8:	cmp	x19, x21
  430dbc:	csel	w9, w24, wzr, cc  // cc = lo, ul, last
  430dc0:	cmp	x27, x21
  430dc4:	sub	w8, w21, w27
  430dc8:	ccmp	x19, x21, #0x0, cc  // cc = lo, ul, last
  430dcc:	csel	w1, w9, w8, cc  // cc = lo, ul, last
  430dd0:	sub	w8, w1, #0x1
  430dd4:	cmp	w8, #0x7
  430dd8:	b.ls	430de4 <ferror@plt+0x2f054>  // b.plast
  430ddc:	mov	x25, xzr
  430de0:	b	430df4 <ferror@plt+0x2f064>
  430de4:	ldr	x8, [x20, #3328]
  430de8:	mov	x0, x27
  430dec:	blr	x8
  430df0:	mov	x25, x0
  430df4:	adrp	x1, 474000 <warn@@Base+0x32c10>
  430df8:	mov	w2, #0x5                   	// #5
  430dfc:	mov	x0, xzr
  430e00:	add	x1, x1, #0x33b
  430e04:	bl	401cc0 <dcgettext@plt>
  430e08:	mov	x1, x25
  430e0c:	bl	401d10 <printf@plt>
  430e10:	mov	x27, x19
  430e14:	str	x25, [sp, #88]
  430e18:	str	x23, [sp, #104]
  430e1c:	tbnz	w23, #2, 430e34 <ferror@plt+0x2f0a4>
  430e20:	mov	x25, x27
  430e24:	adrp	x27, 46b000 <warn@@Base+0x29c10>
  430e28:	mov	x26, xzr
  430e2c:	add	x27, x27, #0xeec
  430e30:	b	431088 <ferror@plt+0x2f2f8>
  430e34:	add	x25, x27, #0x1
  430e38:	cmp	x25, x21
  430e3c:	b.cs	430e48 <ferror@plt+0x2f0b8>  // b.hs, b.nlast
  430e40:	mov	w1, #0x1                   	// #1
  430e44:	b	430e5c <ferror@plt+0x2f0cc>
  430e48:	cmp	x27, x21
  430e4c:	b.cs	430e58 <ferror@plt+0x2f0c8>  // b.hs, b.nlast
  430e50:	sub	w1, w21, w27
  430e54:	b	430e5c <ferror@plt+0x2f0cc>
  430e58:	mov	w1, wzr
  430e5c:	sub	w8, w1, #0x1
  430e60:	cmp	w8, #0x7
  430e64:	b.ls	430e70 <ferror@plt+0x2f0e0>  // b.plast
  430e68:	mov	w19, wzr
  430e6c:	b	430e80 <ferror@plt+0x2f0f0>
  430e70:	ldr	x8, [x20, #3328]
  430e74:	mov	x0, x27
  430e78:	blr	x8
  430e7c:	mov	x19, x0
  430e80:	adrp	x27, 46b000 <warn@@Base+0x29c10>
  430e84:	add	x0, sp, #0x88
  430e88:	mov	w2, #0x800                 	// #2048
  430e8c:	mov	w1, wzr
  430e90:	add	x27, x27, #0xeec
  430e94:	bl	401ad0 <memset@plt>
  430e98:	cbz	w19, 431078 <ferror@plt+0x2f2e8>
  430e9c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  430ea0:	mov	w2, #0x5                   	// #5
  430ea4:	mov	x0, xzr
  430ea8:	add	x1, x1, #0x361
  430eac:	bl	401cc0 <dcgettext@plt>
  430eb0:	bl	401d10 <printf@plt>
  430eb4:	mov	w28, wzr
  430eb8:	str	x19, [sp, #72]
  430ebc:	add	x19, x25, #0x1
  430ec0:	cmp	x19, x21
  430ec4:	b.cs	430ed0 <ferror@plt+0x2f140>  // b.hs, b.nlast
  430ec8:	mov	w1, #0x1                   	// #1
  430ecc:	b	430ee4 <ferror@plt+0x2f154>
  430ed0:	cmp	x25, x21
  430ed4:	b.cs	430ee0 <ferror@plt+0x2f150>  // b.hs, b.nlast
  430ed8:	sub	w1, w21, w25
  430edc:	b	430ee4 <ferror@plt+0x2f154>
  430ee0:	mov	w1, wzr
  430ee4:	sub	w8, w1, #0x1
  430ee8:	cmp	w8, #0x7
  430eec:	b.ls	430ef8 <ferror@plt+0x2f168>  // b.plast
  430ef0:	mov	w23, wzr
  430ef4:	b	430f08 <ferror@plt+0x2f178>
  430ef8:	ldr	x8, [x20, #3328]
  430efc:	mov	x0, x25
  430f00:	blr	x8
  430f04:	mov	x23, x0
  430f08:	add	x8, sp, #0x88
  430f0c:	add	x3, sp, #0x78
  430f10:	add	x4, sp, #0x84
  430f14:	mov	x0, x19
  430f18:	mov	x1, x21
  430f1c:	mov	w2, wzr
  430f20:	str	x19, [x8, w23, uxtw #3]
  430f24:	bl	42b410 <ferror@plt+0x29680>
  430f28:	mov	x27, x0
  430f2c:	ldr	w8, [sp, #120]
  430f30:	ldr	w0, [sp, #132]
  430f34:	add	x25, x19, x8
  430f38:	bl	4363b8 <ferror@plt+0x34628>
  430f3c:	mov	w2, #0x5                   	// #5
  430f40:	mov	x0, xzr
  430f44:	cbz	x27, 43104c <ferror@plt+0x2f2bc>
  430f48:	adrp	x1, 474000 <warn@@Base+0x32c10>
  430f4c:	add	x1, x1, #0x3a4
  430f50:	bl	401cc0 <dcgettext@plt>
  430f54:	mov	w1, w23
  430f58:	bl	401d10 <printf@plt>
  430f5c:	mov	x19, x25
  430f60:	b	430fa4 <ferror@plt+0x2f214>
  430f64:	adrp	x1, 474000 <warn@@Base+0x32c10>
  430f68:	mov	w2, #0x5                   	// #5
  430f6c:	mov	x0, xzr
  430f70:	add	x1, x1, #0x3c2
  430f74:	bl	401cc0 <dcgettext@plt>
  430f78:	mov	x26, x0
  430f7c:	mov	x0, x23
  430f80:	bl	4382d4 <ferror@plt+0x36544>
  430f84:	mov	x1, x0
  430f88:	mov	x0, x26
  430f8c:	bl	44132c <error@@Base>
  430f90:	mov	w8, #0x1                   	// #1
  430f94:	cbnz	w8, 430c60 <ferror@plt+0x2eed0>
  430f98:	subs	x27, x27, #0x1
  430f9c:	mov	x19, x25
  430fa0:	b.eq	431060 <ferror@plt+0x2f2d0>  // b.none
  430fa4:	add	x25, x19, #0x1
  430fa8:	cmp	x25, x21
  430fac:	b.cs	430fb8 <ferror@plt+0x2f228>  // b.hs, b.nlast
  430fb0:	mov	w1, #0x1                   	// #1
  430fb4:	b	430fcc <ferror@plt+0x2f23c>
  430fb8:	cmp	x19, x21
  430fbc:	b.cs	430fc8 <ferror@plt+0x2f238>  // b.hs, b.nlast
  430fc0:	sub	w1, w21, w19
  430fc4:	b	430fcc <ferror@plt+0x2f23c>
  430fc8:	mov	w1, wzr
  430fcc:	sub	w8, w1, #0x1
  430fd0:	cmp	w8, #0x7
  430fd4:	b.ls	430fe0 <ferror@plt+0x2f250>  // b.plast
  430fd8:	mov	w26, wzr
  430fdc:	b	430ff0 <ferror@plt+0x2f260>
  430fe0:	ldr	x8, [x20, #3328]
  430fe4:	mov	x0, x19
  430fe8:	blr	x8
  430fec:	mov	x26, x0
  430ff0:	mov	w23, w26
  430ff4:	mov	x0, x23
  430ff8:	bl	4382d4 <ferror@plt+0x36544>
  430ffc:	adrp	x8, 454000 <warn@@Base+0x12c10>
  431000:	adrp	x9, 46b000 <warn@@Base+0x29c10>
  431004:	mov	x1, x0
  431008:	cmp	x27, #0x1
  43100c:	add	x8, x8, #0x81
  431010:	add	x9, x9, #0x7c7
  431014:	adrp	x0, 44f000 <warn@@Base+0xdc10>
  431018:	csel	x2, x9, x8, eq  // eq = none
  43101c:	add	x0, x0, #0x72b
  431020:	bl	401d10 <printf@plt>
  431024:	sub	w8, w26, #0x3
  431028:	cmp	w8, #0x15
  43102c:	b.cs	430f64 <ferror@plt+0x2f1d4>  // b.hs, b.nlast
  431030:	mov	w9, #0x1fff                	// #8191
  431034:	movk	w9, #0x10, lsl #16
  431038:	lsr	w8, w9, w8
  43103c:	tbz	w8, #0, 430f64 <ferror@plt+0x2f1d4>
  431040:	mov	w8, wzr
  431044:	cbz	w8, 430f98 <ferror@plt+0x2f208>
  431048:	b	430c60 <ferror@plt+0x2eed0>
  43104c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  431050:	add	x1, x1, #0x380
  431054:	bl	401cc0 <dcgettext@plt>
  431058:	mov	w1, w23
  43105c:	bl	401d10 <printf@plt>
  431060:	ldr	x19, [sp, #72]
  431064:	add	w28, w28, #0x1
  431068:	adrp	x27, 46b000 <warn@@Base+0x29c10>
  43106c:	add	x27, x27, #0xeec
  431070:	cmp	w28, w19
  431074:	b.ne	430ebc <ferror@plt+0x2f12c>  // b.any
  431078:	mov	w8, wzr
  43107c:	ldr	x28, [sp, #96]
  431080:	cbnz	w8, 430c74 <ferror@plt+0x2eee4>
  431084:	add	x26, sp, #0x88
  431088:	mov	w0, #0xa                   	// #10
  43108c:	bl	401d40 <putchar@plt>
  431090:	b	4310d8 <ferror@plt+0x2f348>
  431094:	ldr	w0, [sp, #132]
  431098:	bl	4363b8 <ferror@plt+0x34628>
  43109c:	sub	x1, x21, x23
  4310a0:	mov	x0, x23
  4310a4:	bl	401980 <strnlen@plt>
  4310a8:	add	x8, x0, x23
  4310ac:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4310b0:	add	x25, x8, #0x1
  4310b4:	mov	w2, #0x5                   	// #5
  4310b8:	mov	x0, xzr
  4310bc:	add	x1, x1, #0x4fb
  4310c0:	bl	401cc0 <dcgettext@plt>
  4310c4:	mov	w1, w19
  4310c8:	mov	x2, x23
  4310cc:	bl	401d10 <printf@plt>
  4310d0:	mov	w8, wzr
  4310d4:	cbnz	w8, 4317f4 <ferror@plt+0x2fa64>
  4310d8:	cmp	x25, x21
  4310dc:	b.cs	431104 <ferror@plt+0x2f374>  // b.hs, b.nlast
  4310e0:	add	x23, x25, #0x1
  4310e4:	sub	w8, w21, w25
  4310e8:	cmp	x23, x21
  4310ec:	csinc	w1, w8, wzr, cs  // cs = hs, nlast
  4310f0:	sub	w8, w1, #0x1
  4310f4:	cmp	w8, #0x7
  4310f8:	b.ls	431124 <ferror@plt+0x2f394>  // b.plast
  4310fc:	mov	w19, wzr
  431100:	b	431134 <ferror@plt+0x2f3a4>
  431104:	adrp	x1, 474000 <warn@@Base+0x32c10>
  431108:	mov	w2, #0x5                   	// #5
  43110c:	mov	x0, xzr
  431110:	add	x1, x1, #0x3e4
  431114:	bl	401cc0 <dcgettext@plt>
  431118:	bl	44132c <error@@Base>
  43111c:	mov	w8, #0x1                   	// #1
  431120:	b	4310d4 <ferror@plt+0x2f344>
  431124:	ldr	x8, [x20, #3328]
  431128:	mov	x0, x25
  43112c:	blr	x8
  431130:	mov	x19, x0
  431134:	cmp	w19, #0xa
  431138:	mov	x25, x23
  43113c:	b.hi	4311c0 <ferror@plt+0x2f430>  // b.pmore
  431140:	mov	w8, w19
  431144:	adr	x9, 4310d4 <ferror@plt+0x2f344>
  431148:	ldrh	w10, [x27, x8, lsl #1]
  43114c:	add	x9, x9, x10, lsl #2
  431150:	mov	w8, #0x26                  	// #38
  431154:	br	x9
  431158:	add	x3, sp, #0x78
  43115c:	add	x4, sp, #0x84
  431160:	mov	x0, x25
  431164:	mov	x1, x21
  431168:	mov	w2, wzr
  43116c:	bl	42b410 <ferror@plt+0x29680>
  431170:	ldr	w8, [sp, #120]
  431174:	mov	x19, x0
  431178:	lsr	x9, x0, #32
  43117c:	add	x23, x23, x8
  431180:	cbz	x9, 431190 <ferror@plt+0x2f400>
  431184:	ldr	w8, [sp, #132]
  431188:	orr	w8, w8, #0x2
  43118c:	str	w8, [sp, #132]
  431190:	ldr	w0, [sp, #132]
  431194:	bl	4363b8 <ferror@plt+0x34628>
  431198:	sub	x1, x21, x23
  43119c:	mov	x0, x23
  4311a0:	bl	401980 <strnlen@plt>
  4311a4:	add	x8, x0, x23
  4311a8:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4311ac:	add	x25, x8, #0x1
  4311b0:	mov	w2, #0x5                   	// #5
  4311b4:	mov	x0, xzr
  4311b8:	add	x1, x1, #0x4d0
  4311bc:	b	4310c0 <ferror@plt+0x2f330>
  4311c0:	cbz	x26, 4315b8 <ferror@plt+0x2f828>
  4311c4:	ldr	x23, [x26, w19, uxtw #3]
  4311c8:	cbz	x23, 4315b8 <ferror@plt+0x2f828>
  4311cc:	add	x3, sp, #0x78
  4311d0:	add	x4, sp, #0x84
  4311d4:	mov	x0, x23
  4311d8:	mov	x1, x21
  4311dc:	mov	w2, wzr
  4311e0:	bl	42b410 <ferror@plt+0x29680>
  4311e4:	ldr	w8, [sp, #132]
  4311e8:	ldr	w28, [sp, #120]
  4311ec:	mov	x27, x0
  4311f0:	mov	w0, w8
  4311f4:	bl	4363b8 <ferror@plt+0x34628>
  4311f8:	mov	w2, #0x5                   	// #5
  4311fc:	mov	x0, xzr
  431200:	cbz	x27, 4317d4 <ferror@plt+0x2fa44>
  431204:	adrp	x1, 474000 <warn@@Base+0x32c10>
  431208:	add	x1, x1, #0x670
  43120c:	bl	401cc0 <dcgettext@plt>
  431210:	mov	w1, w19
  431214:	bl	401d10 <printf@plt>
  431218:	add	x0, x23, x28
  43121c:	ldr	x28, [sp, #96]
  431220:	mov	w23, #0xffffffff            	// #-1
  431224:	b	431234 <ferror@plt+0x2f4a4>
  431228:	subs	x27, x27, #0x1
  43122c:	mov	x0, x19
  431230:	b.eq	4317c4 <ferror@plt+0x2fa34>  // b.none
  431234:	add	x19, x0, #0x1
  431238:	cmp	x19, x21
  43123c:	b.cs	431248 <ferror@plt+0x2f4b8>  // b.hs, b.nlast
  431240:	mov	w1, #0x1                   	// #1
  431244:	b	43125c <ferror@plt+0x2f4cc>
  431248:	cmp	x0, x21
  43124c:	b.cs	431258 <ferror@plt+0x2f4c8>  // b.hs, b.nlast
  431250:	sub	w1, w21, w0
  431254:	b	43125c <ferror@plt+0x2f4cc>
  431258:	mov	w1, wzr
  43125c:	sub	w8, w1, #0x1
  431260:	cmp	w8, #0x7
  431264:	b.ls	431270 <ferror@plt+0x2f4e0>  // b.plast
  431268:	mov	x0, xzr
  43126c:	b	431278 <ferror@plt+0x2f4e8>
  431270:	ldr	x8, [x20, #3328]
  431274:	blr	x8
  431278:	sxtw	x1, w0
  43127c:	mov	w8, #0x20                  	// #32
  431280:	mov	x0, xzr
  431284:	mov	x2, xzr
  431288:	mov	x3, x28
  43128c:	mov	x4, x25
  431290:	mov	x5, x21
  431294:	mov	x6, xzr
  431298:	mov	x7, xzr
  43129c:	stp	xzr, xzr, [sp, #32]
  4312a0:	str	w23, [sp, #56]
  4312a4:	strb	w8, [sp, #48]
  4312a8:	str	wzr, [sp, #24]
  4312ac:	str	xzr, [sp, #16]
  4312b0:	str	w22, [sp, #8]
  4312b4:	str	x24, [sp]
  4312b8:	bl	436778 <ferror@plt+0x349e8>
  4312bc:	cmp	x27, #0x1
  4312c0:	mov	x25, x0
  4312c4:	b.eq	431228 <ferror@plt+0x2f498>  // b.none
  4312c8:	mov	w0, #0x2c                  	// #44
  4312cc:	bl	401d40 <putchar@plt>
  4312d0:	b	431228 <ferror@plt+0x2f498>
  4312d4:	add	x3, sp, #0x78
  4312d8:	add	x4, sp, #0x84
  4312dc:	mov	x0, x25
  4312e0:	mov	x1, x21
  4312e4:	mov	w2, wzr
  4312e8:	bl	42b410 <ferror@plt+0x29680>
  4312ec:	ldr	w8, [sp, #120]
  4312f0:	mov	x19, x0
  4312f4:	lsr	x9, x0, #32
  4312f8:	add	x23, x23, x8
  4312fc:	cbz	x9, 431094 <ferror@plt+0x2f304>
  431300:	ldr	w8, [sp, #132]
  431304:	orr	w8, w8, #0x2
  431308:	str	w8, [sp, #132]
  43130c:	b	431094 <ferror@plt+0x2f304>
  431310:	add	x3, sp, #0x84
  431314:	add	x4, sp, #0x74
  431318:	mov	x0, x25
  43131c:	mov	x1, x21
  431320:	mov	w2, wzr
  431324:	str	xzr, [sp, #120]
  431328:	bl	42b410 <ferror@plt+0x29680>
  43132c:	ldr	w8, [sp, #132]
  431330:	mov	x19, x0
  431334:	lsr	x9, x0, #32
  431338:	add	x25, x23, x8
  43133c:	cbz	x9, 43134c <ferror@plt+0x2f5bc>
  431340:	ldr	w8, [sp, #116]
  431344:	orr	w8, w8, #0x2
  431348:	str	w8, [sp, #116]
  43134c:	ldr	w0, [sp, #116]
  431350:	bl	4363b8 <ferror@plt+0x34628>
  431354:	add	x3, sp, #0x84
  431358:	add	x4, sp, #0x74
  43135c:	mov	x0, x25
  431360:	mov	x1, x21
  431364:	mov	w2, wzr
  431368:	bl	42b410 <ferror@plt+0x29680>
  43136c:	ldr	w28, [sp, #132]
  431370:	mov	x27, x0
  431374:	lsr	x8, x0, #32
  431378:	cbz	x8, 431388 <ferror@plt+0x2f5f8>
  43137c:	ldr	w8, [sp, #116]
  431380:	orr	w8, w8, #0x2
  431384:	str	w8, [sp, #116]
  431388:	ldr	w0, [sp, #116]
  43138c:	bl	4363b8 <ferror@plt+0x34628>
  431390:	ldr	x8, [sp, #104]
  431394:	tbnz	w8, #1, 4315d8 <ferror@plt+0x2f848>
  431398:	adrp	x1, 474000 <warn@@Base+0x32c10>
  43139c:	mov	w2, #0x5                   	// #5
  4313a0:	mov	x0, xzr
  4313a4:	add	x1, x1, #0x40e
  4313a8:	bl	401cc0 <dcgettext@plt>
  4313ac:	bl	44132c <error@@Base>
  4313b0:	mov	x23, xzr
  4313b4:	b	4315ec <ferror@plt+0x2f85c>
  4313b8:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4313bc:	mov	w2, #0x5                   	// #5
  4313c0:	mov	x0, xzr
  4313c4:	add	x1, x1, #0x4bc
  4313c8:	bl	401cc0 <dcgettext@plt>
  4313cc:	bl	401d10 <printf@plt>
  4313d0:	mov	w8, wzr
  4313d4:	b	4310d4 <ferror@plt+0x2f344>
  4313d8:	add	x3, sp, #0x78
  4313dc:	add	x4, sp, #0x84
  4313e0:	mov	x0, x25
  4313e4:	mov	x1, x21
  4313e8:	mov	w2, wzr
  4313ec:	bl	42b410 <ferror@plt+0x29680>
  4313f0:	ldr	w8, [sp, #120]
  4313f4:	mov	x19, x0
  4313f8:	lsr	x9, x0, #32
  4313fc:	add	x23, x23, x8
  431400:	cbz	x9, 431410 <ferror@plt+0x2f680>
  431404:	ldr	w8, [sp, #132]
  431408:	orr	w8, w8, #0x2
  43140c:	str	w8, [sp, #132]
  431410:	ldr	w0, [sp, #132]
  431414:	bl	4363b8 <ferror@plt+0x34628>
  431418:	add	x25, x23, x24
  43141c:	cmp	x25, x21
  431420:	mov	w1, w24
  431424:	b.cc	4316d0 <ferror@plt+0x2f940>  // b.lo, b.ul, b.last
  431428:	cmp	x23, x21
  43142c:	b.cs	4316cc <ferror@plt+0x2f93c>  // b.hs, b.nlast
  431430:	sub	w1, w21, w23
  431434:	b	4316d0 <ferror@plt+0x2f940>
  431438:	add	x3, sp, #0x78
  43143c:	add	x4, sp, #0x84
  431440:	mov	x0, x25
  431444:	mov	x1, x21
  431448:	mov	w2, wzr
  43144c:	bl	42b410 <ferror@plt+0x29680>
  431450:	ldr	w8, [sp, #120]
  431454:	mov	x19, x0
  431458:	lsr	x9, x0, #32
  43145c:	add	x23, x23, x8
  431460:	cbz	x9, 431470 <ferror@plt+0x2f6e0>
  431464:	ldr	w8, [sp, #132]
  431468:	orr	w8, w8, #0x2
  43146c:	str	w8, [sp, #132]
  431470:	ldr	w0, [sp, #132]
  431474:	bl	4363b8 <ferror@plt+0x34628>
  431478:	add	x25, x23, x24
  43147c:	cmp	x25, x21
  431480:	mov	w1, w24
  431484:	b.cc	431710 <ferror@plt+0x2f980>  // b.lo, b.ul, b.last
  431488:	cmp	x23, x21
  43148c:	b.cs	43170c <ferror@plt+0x2f97c>  // b.hs, b.nlast
  431490:	sub	w1, w21, w23
  431494:	b	431710 <ferror@plt+0x2f980>
  431498:	add	x27, x23, x24
  43149c:	cmp	x27, x21
  4314a0:	csel	w9, w24, wzr, cc  // cc = lo, ul, last
  4314a4:	cmp	x23, x21
  4314a8:	sub	w8, w21, w25
  4314ac:	ccmp	x27, x21, #0x0, cc  // cc = lo, ul, last
  4314b0:	csel	w1, w9, w8, cc  // cc = lo, ul, last
  4314b4:	sub	w8, w1, #0x1
  4314b8:	cmp	w8, #0x7
  4314bc:	b.ls	43163c <ferror@plt+0x2f8ac>  // b.plast
  4314c0:	mov	x19, xzr
  4314c4:	b	43164c <ferror@plt+0x2f8bc>
  4314c8:	add	x3, sp, #0x78
  4314cc:	add	x4, sp, #0x84
  4314d0:	mov	x0, x25
  4314d4:	mov	x1, x21
  4314d8:	mov	w2, wzr
  4314dc:	bl	42b410 <ferror@plt+0x29680>
  4314e0:	ldr	w8, [sp, #120]
  4314e4:	mov	x19, x0
  4314e8:	lsr	x9, x0, #32
  4314ec:	add	x23, x23, x8
  4314f0:	cbz	x9, 431500 <ferror@plt+0x2f770>
  4314f4:	ldr	w8, [sp, #132]
  4314f8:	orr	w8, w8, #0x2
  4314fc:	str	w8, [sp, #132]
  431500:	ldr	w0, [sp, #132]
  431504:	bl	4363b8 <ferror@plt+0x34628>
  431508:	add	x25, x23, x24
  43150c:	cmp	x25, x21
  431510:	mov	w1, w24
  431514:	b.cc	431750 <ferror@plt+0x2f9c0>  // b.lo, b.ul, b.last
  431518:	cmp	x23, x21
  43151c:	b.cs	43174c <ferror@plt+0x2f9bc>  // b.hs, b.nlast
  431520:	sub	w1, w21, w23
  431524:	b	431750 <ferror@plt+0x2f9c0>
  431528:	add	x3, sp, #0x78
  43152c:	add	x4, sp, #0x84
  431530:	mov	x0, x25
  431534:	mov	x1, x21
  431538:	mov	w2, wzr
  43153c:	bl	42b410 <ferror@plt+0x29680>
  431540:	ldr	w8, [sp, #120]
  431544:	mov	x19, x0
  431548:	lsr	x9, x0, #32
  43154c:	add	x23, x23, x8
  431550:	cbz	x9, 431560 <ferror@plt+0x2f7d0>
  431554:	ldr	w8, [sp, #132]
  431558:	orr	w8, w8, #0x2
  43155c:	str	w8, [sp, #132]
  431560:	ldr	w0, [sp, #132]
  431564:	bl	4363b8 <ferror@plt+0x34628>
  431568:	add	x25, x23, x24
  43156c:	cmp	x25, x21
  431570:	mov	w1, w24
  431574:	b.cc	43178c <ferror@plt+0x2f9fc>  // b.lo, b.ul, b.last
  431578:	cmp	x23, x21
  43157c:	b.cs	431788 <ferror@plt+0x2f9f8>  // b.hs, b.nlast
  431580:	sub	w1, w21, w23
  431584:	b	43178c <ferror@plt+0x2f9fc>
  431588:	add	x27, x23, x24
  43158c:	cmp	x27, x21
  431590:	csel	w9, w24, wzr, cc  // cc = lo, ul, last
  431594:	cmp	x23, x21
  431598:	sub	w8, w21, w25
  43159c:	ccmp	x27, x21, #0x0, cc  // cc = lo, ul, last
  4315a0:	csel	w1, w9, w8, cc  // cc = lo, ul, last
  4315a4:	sub	w8, w1, #0x1
  4315a8:	cmp	w8, #0x7
  4315ac:	b.ls	431660 <ferror@plt+0x2f8d0>  // b.plast
  4315b0:	mov	x19, xzr
  4315b4:	b	431670 <ferror@plt+0x2f8e0>
  4315b8:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4315bc:	mov	w2, #0x5                   	// #5
  4315c0:	mov	x0, xzr
  4315c4:	add	x1, x1, #0x63f
  4315c8:	bl	401cc0 <dcgettext@plt>
  4315cc:	mov	w1, w19
  4315d0:	bl	44132c <error@@Base>
  4315d4:	b	43111c <ferror@plt+0x2f38c>
  4315d8:	ldr	x0, [sp, #88]
  4315dc:	and	x1, x27, #0xffffffff
  4315e0:	add	x2, sp, #0x78
  4315e4:	bl	43f440 <ferror@plt+0x3d6b0>
  4315e8:	mov	x23, x0
  4315ec:	add	x25, x25, x28
  4315f0:	mov	w2, #0x5                   	// #5
  4315f4:	mov	x0, xzr
  4315f8:	cbz	x23, 4316a0 <ferror@plt+0x2f910>
  4315fc:	adrp	x1, 474000 <warn@@Base+0x32c10>
  431600:	add	x1, x1, #0x47c
  431604:	bl	401cc0 <dcgettext@plt>
  431608:	ldr	x8, [sp, #120]
  43160c:	adrp	x9, 466000 <warn@@Base+0x24c10>
  431610:	add	x9, x9, #0x215
  431614:	mov	w1, w19
  431618:	cmp	x8, #0x0
  43161c:	csel	x3, x8, x9, ne  // ne = any
  431620:	adrp	x8, 467000 <warn@@Base+0x25c10>
  431624:	add	x8, x8, #0x6fb
  431628:	csel	x4, x8, x9, ne  // ne = any
  43162c:	mov	w2, w27
  431630:	mov	x5, x23
  431634:	bl	401d10 <printf@plt>
  431638:	b	4316b8 <ferror@plt+0x2f928>
  43163c:	ldr	x8, [x20, #3328]
  431640:	mov	x0, x25
  431644:	blr	x8
  431648:	mov	x19, x0
  43164c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  431650:	mov	w2, #0x5                   	// #5
  431654:	mov	x0, xzr
  431658:	add	x1, x1, #0x584
  43165c:	b	431680 <ferror@plt+0x2f8f0>
  431660:	ldr	x8, [x20, #3328]
  431664:	mov	x0, x25
  431668:	blr	x8
  43166c:	mov	x19, x0
  431670:	adrp	x1, 474000 <warn@@Base+0x32c10>
  431674:	mov	w2, #0x5                   	// #5
  431678:	mov	x0, xzr
  43167c:	add	x1, x1, #0x618
  431680:	bl	401cc0 <dcgettext@plt>
  431684:	mov	x1, x19
  431688:	bl	401d10 <printf@plt>
  43168c:	mov	w8, wzr
  431690:	mov	x25, x27
  431694:	adrp	x27, 46b000 <warn@@Base+0x29c10>
  431698:	add	x27, x27, #0xeec
  43169c:	b	4310d4 <ferror@plt+0x2f344>
  4316a0:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4316a4:	add	x1, x1, #0x44d
  4316a8:	bl	401cc0 <dcgettext@plt>
  4316ac:	mov	w1, w19
  4316b0:	mov	w2, w27
  4316b4:	bl	401d10 <printf@plt>
  4316b8:	ldr	x28, [sp, #96]
  4316bc:	adrp	x27, 46b000 <warn@@Base+0x29c10>
  4316c0:	add	x27, x27, #0xeec
  4316c4:	mov	w8, wzr
  4316c8:	b	4310d4 <ferror@plt+0x2f344>
  4316cc:	mov	w1, wzr
  4316d0:	sub	w8, w1, #0x1
  4316d4:	cmp	w8, #0x7
  4316d8:	b.ls	4316e4 <ferror@plt+0x2f954>  // b.plast
  4316dc:	mov	x0, xzr
  4316e0:	b	4316f0 <ferror@plt+0x2f960>
  4316e4:	ldr	x8, [x20, #3328]
  4316e8:	mov	x0, x23
  4316ec:	blr	x8
  4316f0:	bl	438478 <ferror@plt+0x366e8>
  4316f4:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4316f8:	mov	x23, x0
  4316fc:	mov	w2, #0x5                   	// #5
  431700:	mov	x0, xzr
  431704:	add	x1, x1, #0x525
  431708:	b	4310c0 <ferror@plt+0x2f330>
  43170c:	mov	w1, wzr
  431710:	sub	w8, w1, #0x1
  431714:	cmp	w8, #0x7
  431718:	b.ls	431724 <ferror@plt+0x2f994>  // b.plast
  43171c:	mov	x0, xzr
  431720:	b	431730 <ferror@plt+0x2f9a0>
  431724:	ldr	x8, [x20, #3328]
  431728:	mov	x0, x23
  43172c:	blr	x8
  431730:	bl	438478 <ferror@plt+0x366e8>
  431734:	adrp	x1, 474000 <warn@@Base+0x32c10>
  431738:	mov	x23, x0
  43173c:	mov	w2, #0x5                   	// #5
  431740:	mov	x0, xzr
  431744:	add	x1, x1, #0x555
  431748:	b	4310c0 <ferror@plt+0x2f330>
  43174c:	mov	w1, wzr
  431750:	sub	w8, w1, #0x1
  431754:	cmp	w8, #0x7
  431758:	b.ls	431764 <ferror@plt+0x2f9d4>  // b.plast
  43175c:	mov	x23, xzr
  431760:	b	431774 <ferror@plt+0x2f9e4>
  431764:	ldr	x8, [x20, #3328]
  431768:	mov	x0, x23
  43176c:	blr	x8
  431770:	mov	x23, x0
  431774:	adrp	x1, 474000 <warn@@Base+0x32c10>
  431778:	mov	w2, #0x5                   	// #5
  43177c:	mov	x0, xzr
  431780:	add	x1, x1, #0x5a7
  431784:	b	4310c0 <ferror@plt+0x2f330>
  431788:	mov	w1, wzr
  43178c:	sub	w8, w1, #0x1
  431790:	cmp	w8, #0x7
  431794:	b.ls	4317a0 <ferror@plt+0x2fa10>  // b.plast
  431798:	mov	x23, xzr
  43179c:	b	4317b0 <ferror@plt+0x2fa20>
  4317a0:	ldr	x8, [x20, #3328]
  4317a4:	mov	x0, x23
  4317a8:	blr	x8
  4317ac:	mov	x23, x0
  4317b0:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4317b4:	mov	w2, #0x5                   	// #5
  4317b8:	mov	x0, xzr
  4317bc:	add	x1, x1, #0x5e0
  4317c0:	b	4310c0 <ferror@plt+0x2f330>
  4317c4:	mov	w0, #0xa                   	// #10
  4317c8:	bl	401d40 <putchar@plt>
  4317cc:	mov	w8, wzr
  4317d0:	b	431694 <ferror@plt+0x2f904>
  4317d4:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4317d8:	add	x1, x1, #0x660
  4317dc:	bl	401cc0 <dcgettext@plt>
  4317e0:	mov	w1, w19
  4317e4:	bl	401d10 <printf@plt>
  4317e8:	ldr	x28, [sp, #96]
  4317ec:	mov	w8, wzr
  4317f0:	b	431694 <ferror@plt+0x2f904>
  4317f4:	cmp	w8, #0x26
  4317f8:	b.ne	430c74 <ferror@plt+0x2eee4>  // b.any
  4317fc:	mov	w0, #0xa                   	// #10
  431800:	bl	401d40 <putchar@plt>
  431804:	mov	w8, wzr
  431808:	b	430c74 <ferror@plt+0x2eee4>
  43180c:	mov	w0, #0x1                   	// #1
  431810:	b	431818 <ferror@plt+0x2fa88>
  431814:	mov	w0, wzr
  431818:	add	sp, sp, #0x890
  43181c:	ldp	x20, x19, [sp, #80]
  431820:	ldp	x22, x21, [sp, #64]
  431824:	ldp	x24, x23, [sp, #48]
  431828:	ldp	x26, x25, [sp, #32]
  43182c:	ldp	x28, x27, [sp, #16]
  431830:	ldp	x29, x30, [sp], #96
  431834:	ret
  431838:	stp	x29, x30, [sp, #-96]!
  43183c:	stp	x28, x27, [sp, #16]
  431840:	stp	x26, x25, [sp, #32]
  431844:	stp	x24, x23, [sp, #48]
  431848:	stp	x22, x21, [sp, #64]
  43184c:	stp	x20, x19, [sp, #80]
  431850:	ldr	x23, [x0, #48]
  431854:	mov	x20, x0
  431858:	mov	x29, sp
  43185c:	cbz	x23, 43194c <ferror@plt+0x2fbbc>
  431860:	ldp	x24, x19, [x20, #32]
  431864:	mov	x0, x20
  431868:	mov	w1, wzr
  43186c:	bl	435ebc <ferror@plt+0x3412c>
  431870:	adrp	x20, 467000 <warn@@Base+0x25c10>
  431874:	adrp	x21, 467000 <warn@@Base+0x25c10>
  431878:	adrp	x22, 454000 <warn@@Base+0x12c10>
  43187c:	mov	w25, #0x10                  	// #16
  431880:	add	x20, x20, #0x214
  431884:	add	x21, x21, #0x220
  431888:	mov	w26, #0x2e                  	// #46
  43188c:	add	x22, x22, #0x5c
  431890:	b	4318ac <ferror@plt+0x2fb1c>
  431894:	mov	w0, #0xa                   	// #10
  431898:	bl	401d40 <putchar@plt>
  43189c:	add	x24, x24, x27
  4318a0:	subs	x23, x23, x27
  4318a4:	add	x19, x27, x19
  4318a8:	b.eq	43193c <ferror@plt+0x2fbac>  // b.none
  4318ac:	cmp	x23, #0x10
  4318b0:	mov	x0, x20
  4318b4:	mov	x1, x19
  4318b8:	csel	x27, x23, x25, cc  // cc = lo, ul, last
  4318bc:	bl	401d10 <printf@plt>
  4318c0:	mov	x28, xzr
  4318c4:	b	4318d4 <ferror@plt+0x2fb44>
  4318c8:	add	x28, x28, #0x1
  4318cc:	cmp	x28, #0x10
  4318d0:	b.eq	43190c <ferror@plt+0x2fb7c>  // b.none
  4318d4:	cmp	x28, x27
  4318d8:	b.cs	4318ec <ferror@plt+0x2fb5c>  // b.hs, b.nlast
  4318dc:	ldrb	w1, [x24, x28]
  4318e0:	mov	x0, x21
  4318e4:	bl	401d10 <printf@plt>
  4318e8:	b	4318f4 <ferror@plt+0x2fb64>
  4318ec:	mov	x0, x22
  4318f0:	bl	401d10 <printf@plt>
  4318f4:	mvn	w8, w28
  4318f8:	tst	x8, #0x3
  4318fc:	b.ne	4318c8 <ferror@plt+0x2fb38>  // b.any
  431900:	mov	w0, #0x20                  	// #32
  431904:	bl	401d40 <putchar@plt>
  431908:	b	4318c8 <ferror@plt+0x2fb38>
  43190c:	cbz	x27, 431894 <ferror@plt+0x2fb04>
  431910:	mov	x28, xzr
  431914:	ldrsb	w8, [x24, x28]
  431918:	and	w9, w8, #0xff
  43191c:	cmn	w8, #0x1
  431920:	ccmp	w9, #0x1f, #0x0, gt
  431924:	csel	w0, w9, w26, hi  // hi = pmore
  431928:	bl	401d40 <putchar@plt>
  43192c:	add	x28, x28, #0x1
  431930:	cmp	x28, x27
  431934:	b.cc	431914 <ferror@plt+0x2fb84>  // b.lo, b.ul, b.last
  431938:	b	431894 <ferror@plt+0x2fb04>
  43193c:	mov	w0, #0xa                   	// #10
  431940:	bl	401d40 <putchar@plt>
  431944:	mov	w0, #0x1                   	// #1
  431948:	b	43196c <ferror@plt+0x2fbdc>
  43194c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  431950:	add	x1, x1, #0x681
  431954:	mov	w2, #0x5                   	// #5
  431958:	mov	x0, xzr
  43195c:	bl	401cc0 <dcgettext@plt>
  431960:	ldr	x1, [x20, #16]
  431964:	bl	401d10 <printf@plt>
  431968:	mov	w0, wzr
  43196c:	ldp	x20, x19, [sp, #80]
  431970:	ldp	x22, x21, [sp, #64]
  431974:	ldp	x24, x23, [sp, #48]
  431978:	ldp	x26, x25, [sp, #32]
  43197c:	ldp	x28, x27, [sp, #16]
  431980:	ldp	x29, x30, [sp], #96
  431984:	ret
  431988:	sub	sp, sp, #0xb0
  43198c:	stp	x29, x30, [sp, #80]
  431990:	stp	x28, x27, [sp, #96]
  431994:	stp	x26, x25, [sp, #112]
  431998:	stp	x24, x23, [sp, #128]
  43199c:	stp	x22, x21, [sp, #144]
  4319a0:	stp	x20, x19, [sp, #160]
  4319a4:	ldr	x20, [x0, #32]
  4319a8:	add	x29, sp, #0x50
  4319ac:	mov	x19, x0
  4319b0:	mov	x22, x1
  4319b4:	stp	xzr, x20, [x29, #-16]
  4319b8:	ldr	x23, [x0, #16]
  4319bc:	mov	w1, #0x2e                  	// #46
  4319c0:	mov	x0, x23
  4319c4:	bl	401b50 <strrchr@plt>
  4319c8:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  4319cc:	mov	x21, x0
  4319d0:	add	x1, x1, #0x8d1
  4319d4:	mov	x0, x23
  4319d8:	bl	401cb0 <strstr@plt>
  4319dc:	str	x0, [sp, #8]
  4319e0:	cbz	x21, 431a38 <ferror@plt+0x2fca8>
  4319e4:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  4319e8:	add	x1, x1, #0xac2
  4319ec:	mov	x0, x21
  4319f0:	bl	401bf0 <strcmp@plt>
  4319f4:	cmp	w0, #0x0
  4319f8:	cset	w8, eq  // eq = none
  4319fc:	str	w8, [sp, #4]
  431a00:	ldr	x8, [x19, #48]
  431a04:	cbz	x8, 431a44 <ferror@plt+0x2fcb4>
  431a08:	str	x8, [sp, #32]
  431a0c:	ldr	x8, [sp, #8]
  431a10:	cbz	x8, 431a68 <ferror@plt+0x2fcd8>
  431a14:	ldr	x8, [sp, #32]
  431a18:	mov	x25, x19
  431a1c:	cmp	x8, #0x4
  431a20:	add	x19, x20, x8
  431a24:	b.gt	431a70 <ferror@plt+0x2fce0>
  431a28:	cmp	x8, #0x1
  431a2c:	b.lt	431a78 <ferror@plt+0x2fce8>  // b.tstop
  431a30:	sub	w1, w19, w20
  431a34:	b	431a7c <ferror@plt+0x2fcec>
  431a38:	str	wzr, [sp, #4]
  431a3c:	ldr	x8, [x19, #48]
  431a40:	cbnz	x8, 431a08 <ferror@plt+0x2fc78>
  431a44:	adrp	x1, 474000 <warn@@Base+0x32c10>
  431a48:	add	x1, x1, #0x681
  431a4c:	mov	w2, #0x5                   	// #5
  431a50:	mov	x0, xzr
  431a54:	bl	401cc0 <dcgettext@plt>
  431a58:	ldr	x1, [x19, #16]
  431a5c:	bl	401d10 <printf@plt>
  431a60:	mov	w0, wzr
  431a64:	b	43229c <ferror@plt+0x3050c>
  431a68:	mov	x23, xzr
  431a6c:	b	431c08 <ferror@plt+0x2fe78>
  431a70:	mov	w1, #0x4                   	// #4
  431a74:	b	431a7c <ferror@plt+0x2fcec>
  431a78:	mov	w1, wzr
  431a7c:	sub	w8, w1, #0x1
  431a80:	cmp	w8, #0x7
  431a84:	b.ls	431a90 <ferror@plt+0x2fd00>  // b.plast
  431a88:	mov	x0, xzr
  431a8c:	b	431aa0 <ferror@plt+0x2fd10>
  431a90:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  431a94:	ldr	x8, [x8, #3328]
  431a98:	mov	x0, x20
  431a9c:	blr	x8
  431aa0:	mov	w8, #0xffffffff            	// #-1
  431aa4:	cmp	x0, x8
  431aa8:	add	x0, x20, #0x4
  431aac:	b.ne	431ad0 <ferror@plt+0x2fd40>  // b.any
  431ab0:	ldr	x8, [sp, #32]
  431ab4:	add	x23, x20, #0xc
  431ab8:	cmp	x8, #0xc
  431abc:	b.gt	431ad8 <ferror@plt+0x2fd48>
  431ac0:	cmp	x8, #0x5
  431ac4:	b.lt	431ae0 <ferror@plt+0x2fd50>  // b.tstop
  431ac8:	sub	w1, w8, #0x4
  431acc:	b	431ae4 <ferror@plt+0x2fd54>
  431ad0:	mov	x23, x0
  431ad4:	b	431afc <ferror@plt+0x2fd6c>
  431ad8:	mov	w1, #0x8                   	// #8
  431adc:	b	431ae4 <ferror@plt+0x2fd54>
  431ae0:	mov	w1, wzr
  431ae4:	sub	w8, w1, #0x1
  431ae8:	cmp	w8, #0x7
  431aec:	b.hi	431afc <ferror@plt+0x2fd6c>  // b.pmore
  431af0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  431af4:	ldr	x8, [x8, #3328]
  431af8:	blr	x8
  431afc:	add	x21, x23, #0x2
  431b00:	cmp	x21, x19
  431b04:	b.cs	431b10 <ferror@plt+0x2fd80>  // b.hs, b.nlast
  431b08:	mov	w1, #0x2                   	// #2
  431b0c:	b	431b24 <ferror@plt+0x2fd94>
  431b10:	cmp	x23, x19
  431b14:	b.cs	431b20 <ferror@plt+0x2fd90>  // b.hs, b.nlast
  431b18:	sub	w1, w19, w23
  431b1c:	b	431b24 <ferror@plt+0x2fd94>
  431b20:	mov	w1, wzr
  431b24:	sub	w8, w1, #0x1
  431b28:	cmp	w8, #0x7
  431b2c:	b.ls	431b38 <ferror@plt+0x2fda8>  // b.plast
  431b30:	mov	w0, wzr
  431b34:	b	431b48 <ferror@plt+0x2fdb8>
  431b38:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  431b3c:	ldr	x8, [x8, #3328]
  431b40:	mov	x0, x23
  431b44:	blr	x8
  431b48:	and	w24, w0, #0xffff
  431b4c:	cmp	w24, #0x5
  431b50:	b.ne	431bd8 <ferror@plt+0x2fe48>  // b.any
  431b54:	cmp	x21, x19
  431b58:	add	x24, x23, #0x3
  431b5c:	cset	w8, cs  // cs = hs, nlast
  431b60:	cmp	x24, x19
  431b64:	cset	w9, cc  // cc = lo, ul, last
  431b68:	orr	w8, w9, w8
  431b6c:	sub	w10, w19, w21
  431b70:	cmp	w8, #0x0
  431b74:	csel	w1, w9, w10, ne  // ne = any
  431b78:	sub	w8, w1, #0x1
  431b7c:	cmp	w8, #0x7
  431b80:	b.hi	431b94 <ferror@plt+0x2fe04>  // b.pmore
  431b84:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  431b88:	ldr	x8, [x8, #3328]
  431b8c:	mov	x0, x21
  431b90:	blr	x8
  431b94:	cmp	x24, x19
  431b98:	add	x21, x23, #0x4
  431b9c:	cset	w8, cs  // cs = hs, nlast
  431ba0:	cmp	x21, x19
  431ba4:	cset	w9, cc  // cc = lo, ul, last
  431ba8:	orr	w8, w9, w8
  431bac:	sub	w10, w19, w24
  431bb0:	cmp	w8, #0x0
  431bb4:	csel	w1, w9, w10, ne  // ne = any
  431bb8:	sub	w8, w1, #0x1
  431bbc:	cmp	w8, #0x7
  431bc0:	b.ls	4322bc <ferror@plt+0x3052c>  // b.plast
  431bc4:	mov	w24, wzr
  431bc8:	cbz	w24, 4322d4 <ferror@plt+0x30544>
  431bcc:	adrp	x1, 473000 <warn@@Base+0x31c10>
  431bd0:	add	x1, x1, #0xa84
  431bd4:	b	431be0 <ferror@plt+0x2fe50>
  431bd8:	adrp	x1, 474000 <warn@@Base+0x32c10>
  431bdc:	add	x1, x1, #0x69c
  431be0:	mov	w2, #0x5                   	// #5
  431be4:	mov	x0, xzr
  431be8:	bl	401cc0 <dcgettext@plt>
  431bec:	ldr	x1, [x25, #16]
  431bf0:	mov	w2, w24
  431bf4:	mov	x19, x25
  431bf8:	bl	4413f0 <warn@@Base>
  431bfc:	mov	x23, xzr
  431c00:	mov	w8, wzr
  431c04:	cbz	w8, 431d14 <ferror@plt+0x2ff84>
  431c08:	mov	x0, x22
  431c0c:	bl	43ad70 <ferror@plt+0x38fe0>
  431c10:	cbz	w0, 431ddc <ferror@plt+0x3004c>
  431c14:	adrp	x12, 48e000 <stdout@@GLIBC_2.17+0x2180>
  431c18:	ldr	w8, [x12, #312]
  431c1c:	adrp	x27, 48e000 <stdout@@GLIBC_2.17+0x2180>
  431c20:	stur	x20, [x29, #-24]
  431c24:	cbz	w8, 431e00 <ferror@plt+0x30070>
  431c28:	ldr	x11, [x27, #304]
  431c2c:	ldr	w12, [x12, #312]
  431c30:	mov	x10, xzr
  431c34:	mov	w9, wzr
  431c38:	mov	x15, xzr
  431c3c:	mov	x14, xzr
  431c40:	mov	w20, wzr
  431c44:	mov	w8, wzr
  431c48:	mov	w25, #0x1                   	// #1
  431c4c:	mov	w13, #0x68                  	// #104
  431c50:	b	431c64 <ferror@plt+0x2fed4>
  431c54:	mov	w25, wzr
  431c58:	add	x10, x10, #0x1
  431c5c:	cmp	x10, x12
  431c60:	b.cs	431d1c <ferror@plt+0x2ff8c>  // b.hs, b.nlast
  431c64:	madd	x16, x10, x13, x11
  431c68:	ldr	w16, [x16, #72]
  431c6c:	cmp	w16, w9
  431c70:	csel	w9, w16, w9, hi  // hi = pmore
  431c74:	cbz	w25, 431c58 <ferror@plt+0x2fec8>
  431c78:	cbz	w16, 431c58 <ferror@plt+0x2fec8>
  431c7c:	cbz	w8, 431c90 <ferror@plt+0x2ff00>
  431c80:	mov	w17, wzr
  431c84:	cmp	w17, w16
  431c88:	b.cs	431c58 <ferror@plt+0x2fec8>  // b.hs, b.nlast
  431c8c:	b	431cb4 <ferror@plt+0x2ff24>
  431c90:	madd	x8, x10, x13, x11
  431c94:	ldp	x14, x8, [x8, #48]
  431c98:	mov	w17, #0x1                   	// #1
  431c9c:	mov	w20, w10
  431ca0:	ldr	x15, [x14]
  431ca4:	ldr	x14, [x8]
  431ca8:	mov	w8, #0x1                   	// #1
  431cac:	cmp	w17, w16
  431cb0:	b.cs	431c58 <ferror@plt+0x2fec8>  // b.hs, b.nlast
  431cb4:	madd	x1, x10, x13, x11
  431cb8:	ldr	x18, [x1, #48]
  431cbc:	madd	x0, x10, x13, x11
  431cc0:	add	x0, x0, #0x38
  431cc4:	add	x1, x1, #0x38
  431cc8:	b	431ce4 <ferror@plt+0x2ff54>
  431ccc:	ldr	x14, [x1]
  431cd0:	mov	x15, x2
  431cd4:	ldr	x14, [x14, x17, lsl #3]
  431cd8:	add	w17, w17, #0x1
  431cdc:	cmp	w16, w17
  431ce0:	b.eq	431d0c <ferror@plt+0x2ff7c>  // b.none
  431ce4:	ldr	x2, [x18, w17, uxtw #3]
  431ce8:	cmp	x15, x2
  431cec:	b.hi	431c54 <ferror@plt+0x2fec4>  // b.pmore
  431cf0:	mov	w17, w17
  431cf4:	b.ne	431ccc <ferror@plt+0x2ff3c>  // b.any
  431cf8:	ldr	x3, [x0]
  431cfc:	ldr	x3, [x3, x17, lsl #3]
  431d00:	cmp	x14, x3
  431d04:	b.ls	431ccc <ferror@plt+0x2ff3c>  // b.plast
  431d08:	b	431c54 <ferror@plt+0x2fec4>
  431d0c:	mov	x15, x2
  431d10:	b	431c58 <ferror@plt+0x2fec8>
  431d14:	mov	w0, wzr
  431d18:	b	43229c <ferror@plt+0x3050c>
  431d1c:	mov	w21, w9
  431d20:	cbnz	w8, 431d3c <ferror@plt+0x2ffac>
  431d24:	adrp	x1, 474000 <warn@@Base+0x32c10>
  431d28:	add	x1, x1, #0x770
  431d2c:	mov	w2, #0x5                   	// #5
  431d30:	mov	x0, xzr
  431d34:	bl	401cc0 <dcgettext@plt>
  431d38:	bl	44132c <error@@Base>
  431d3c:	ldr	x8, [x27, #304]
  431d40:	mov	w9, #0x68                  	// #104
  431d44:	mov	w22, w20
  431d48:	umaddl	x9, w20, w9, x8
  431d4c:	ldr	w9, [x9, #72]
  431d50:	cbz	w9, 431dd0 <ferror@plt+0x30040>
  431d54:	mov	w9, #0x68                  	// #104
  431d58:	madd	x9, x22, x9, x8
  431d5c:	ldr	x9, [x9, #48]
  431d60:	ldr	x9, [x9]
  431d64:	cmp	x9, x23
  431d68:	b.eq	431dd0 <ferror@plt+0x30040>  // b.none
  431d6c:	mov	w9, #0x68                  	// #104
  431d70:	madd	x8, x22, x9, x8
  431d74:	ldr	x8, [x8, #56]
  431d78:	ldr	x8, [x8]
  431d7c:	cmp	x8, x23
  431d80:	b.eq	431dd0 <ferror@plt+0x30040>  // b.none
  431d84:	adrp	x1, 474000 <warn@@Base+0x32c10>
  431d88:	add	x1, x1, #0x79b
  431d8c:	mov	w2, #0x5                   	// #5
  431d90:	mov	x0, xzr
  431d94:	bl	401cc0 <dcgettext@plt>
  431d98:	ldr	x8, [x27, #304]
  431d9c:	mov	w9, #0x68                  	// #104
  431da0:	ldr	x23, [x19, #16]
  431da4:	mov	x24, x0
  431da8:	madd	x8, x22, x9, x8
  431dac:	ldr	x8, [x8, #48]
  431db0:	adrp	x0, 474000 <warn@@Base+0x32c10>
  431db4:	add	x0, x0, #0x6a
  431db8:	ldr	x1, [x8]
  431dbc:	bl	436148 <ferror@plt+0x343b8>
  431dc0:	mov	x2, x0
  431dc4:	mov	x0, x24
  431dc8:	mov	x1, x23
  431dcc:	bl	4413f0 <warn@@Base>
  431dd0:	cbz	w25, 431e14 <ferror@plt+0x30084>
  431dd4:	str	xzr, [sp, #24]
  431dd8:	b	431e24 <ferror@plt+0x30094>
  431ddc:	adrp	x1, 474000 <warn@@Base+0x32c10>
  431de0:	add	x1, x1, #0x71d
  431de4:	mov	w2, #0x5                   	// #5
  431de8:	mov	x0, xzr
  431dec:	bl	401cc0 <dcgettext@plt>
  431df0:	ldr	x1, [x19, #16]
  431df4:	bl	4413f0 <warn@@Base>
  431df8:	mov	w0, wzr
  431dfc:	b	43229c <ferror@plt+0x3050c>
  431e00:	mov	w20, wzr
  431e04:	mov	x21, xzr
  431e08:	mov	w25, #0x1                   	// #1
  431e0c:	cbnz	w8, 431d3c <ferror@plt+0x2ffac>
  431e10:	b	431d24 <ferror@plt+0x2ff94>
  431e14:	mov	w1, #0x4                   	// #4
  431e18:	mov	x0, x21
  431e1c:	bl	42b8b0 <ferror@plt+0x29b20>
  431e20:	str	x0, [sp, #24]
  431e24:	mov	x0, x19
  431e28:	mov	w1, wzr
  431e2c:	bl	435ebc <ferror@plt+0x3412c>
  431e30:	mov	x0, x19
  431e34:	mov	x1, xzr
  431e38:	str	x19, [sp, #16]
  431e3c:	bl	401eac <ferror@plt+0x11c>
  431e40:	cbz	w0, 431e5c <ferror@plt+0x300cc>
  431e44:	adrp	x1, 474000 <warn@@Base+0x32c10>
  431e48:	add	x1, x1, #0x7c7
  431e4c:	mov	w2, #0x5                   	// #5
  431e50:	mov	x0, xzr
  431e54:	bl	401cc0 <dcgettext@plt>
  431e58:	bl	401d10 <printf@plt>
  431e5c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  431e60:	add	x1, x1, #0x81b
  431e64:	mov	w2, #0x5                   	// #5
  431e68:	mov	x0, xzr
  431e6c:	bl	401cc0 <dcgettext@plt>
  431e70:	bl	401d10 <printf@plt>
  431e74:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  431e78:	ldr	w8, [x8, #312]
  431e7c:	cmp	w20, w8
  431e80:	ldr	x20, [sp, #24]
  431e84:	b.cs	432230 <ferror@plt+0x304a0>  // b.hs, b.nlast
  431e88:	mov	w19, wzr
  431e8c:	mov	w26, #0x68                  	// #104
  431e90:	b	431eb4 <ferror@plt+0x30124>
  431e94:	mov	w23, w19
  431e98:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  431e9c:	ldr	w8, [x8, #312]
  431ea0:	ldr	x20, [sp, #24]
  431ea4:	add	x22, x22, #0x1
  431ea8:	mov	w19, w23
  431eac:	cmp	x22, x8
  431eb0:	b.cs	432230 <ferror@plt+0x304a0>  // b.hs, b.nlast
  431eb4:	cbnz	w25, 431f20 <ferror@plt+0x30190>
  431eb8:	ldr	x8, [x27, #304]
  431ebc:	madd	x9, x22, x26, x8
  431ec0:	ldr	w9, [x9, #72]
  431ec4:	cbz	w9, 431eec <ferror@plt+0x3015c>
  431ec8:	ldr	x8, [x27, #304]
  431ecc:	mov	x10, xzr
  431ed0:	madd	x9, x22, x26, x8
  431ed4:	add	x11, x9, #0x48
  431ed8:	str	w10, [x20, x10, lsl #2]
  431edc:	ldr	w9, [x11]
  431ee0:	add	x10, x10, #0x1
  431ee4:	cmp	x10, x9
  431ee8:	b.cc	431ed8 <ferror@plt+0x30148>  // b.lo, b.ul, b.last
  431eec:	madd	x8, x22, x26, x8
  431ef0:	ldr	x10, [x8, #48]
  431ef4:	adrp	x11, 490000 <stdout@@GLIBC_2.17+0x4180>
  431ef8:	adrp	x3, 43f000 <ferror@plt+0x3d270>
  431efc:	mov	w1, w9
  431f00:	str	x10, [x11, #3032]
  431f04:	ldr	x8, [x8, #56]
  431f08:	adrp	x10, 490000 <stdout@@GLIBC_2.17+0x4180>
  431f0c:	mov	w2, #0x4                   	// #4
  431f10:	mov	x0, x20
  431f14:	add	x3, x3, #0x7ec
  431f18:	str	x8, [x10, #3040]
  431f1c:	bl	4019f0 <qsort@plt>
  431f20:	ldr	x8, [x27, #304]
  431f24:	madd	x9, x22, x26, x8
  431f28:	ldr	w9, [x9, #72]
  431f2c:	cbz	w9, 431e94 <ferror@plt+0x30104>
  431f30:	mov	x20, xzr
  431f34:	mov	w9, #0x1                   	// #1
  431f38:	stur	w9, [x29, #-32]
  431f3c:	b	431f84 <ferror@plt+0x301f4>
  431f40:	adrp	x1, 474000 <warn@@Base+0x32c10>
  431f44:	mov	w2, #0x5                   	// #5
  431f48:	mov	x0, xzr
  431f4c:	add	x1, x1, #0x8cf
  431f50:	bl	401cc0 <dcgettext@plt>
  431f54:	mov	x1, x27
  431f58:	bl	4413f0 <warn@@Base>
  431f5c:	mov	x27, x21
  431f60:	mov	w25, w24
  431f64:	mov	w26, #0x68                  	// #104
  431f68:	ldr	x8, [x27, #304]
  431f6c:	add	x20, x20, #0x1
  431f70:	mov	w19, w23
  431f74:	madd	x9, x22, x26, x8
  431f78:	ldr	w9, [x9, #72]
  431f7c:	cmp	x20, x9
  431f80:	b.cs	431e98 <ferror@plt+0x30108>  // b.hs, b.nlast
  431f84:	cbz	w25, 431f94 <ferror@plt+0x30204>
  431f88:	mov	w9, w20
  431f8c:	cbnz	x20, 431fa0 <ferror@plt+0x30210>
  431f90:	b	432000 <ferror@plt+0x30270>
  431f94:	ldr	x9, [sp, #24]
  431f98:	ldr	w9, [x9, x20, lsl #2]
  431f9c:	cbz	x20, 432000 <ferror@plt+0x30270>
  431fa0:	madd	x10, x22, x26, x8
  431fa4:	ldr	x11, [x10, #48]
  431fa8:	sub	x10, x20, #0x1
  431fac:	cbz	w25, 431fb8 <ferror@plt+0x30228>
  431fb0:	mov	w12, w10
  431fb4:	b	431fc0 <ferror@plt+0x30230>
  431fb8:	ldr	x12, [sp, #24]
  431fbc:	ldr	w12, [x12, w10, uxtw #2]
  431fc0:	ldr	x12, [x11, w12, uxtw #3]
  431fc4:	ldr	x11, [x11, w9, uxtw #3]
  431fc8:	cmp	x12, x11
  431fcc:	b.ne	432000 <ferror@plt+0x30270>  // b.any
  431fd0:	madd	x11, x22, x26, x8
  431fd4:	ldr	x11, [x11, #56]
  431fd8:	mov	w12, w9
  431fdc:	cbnz	w25, 431fe8 <ferror@plt+0x30258>
  431fe0:	ldr	x13, [sp, #24]
  431fe4:	ldr	w10, [x13, w10, uxtw #2]
  431fe8:	ldr	x10, [x11, w10, uxtw #3]
  431fec:	ldr	x11, [x11, x12, lsl #3]
  431ff0:	cmp	x10, x11
  431ff4:	b.ne	432000 <ferror@plt+0x30270>  // b.any
  431ff8:	mov	w23, w19
  431ffc:	b	431f68 <ferror@plt+0x301d8>
  432000:	madd	x8, x22, x26, x8
  432004:	ldp	x10, x11, [x8, #48]
  432008:	ldr	x13, [x8, #64]
  43200c:	ldr	x8, [x8, #24]
  432010:	mov	w12, w9
  432014:	lsl	x12, x12, #3
  432018:	ldr	x28, [x11, x12]
  43201c:	str	x8, [sp, #40]
  432020:	ldr	w8, [x13, w9, uxtw #2]
  432024:	ldur	x9, [x29, #-24]
  432028:	mov	x21, x27
  43202c:	ldr	x27, [x10, x12]
  432030:	stur	w8, [x29, #-28]
  432034:	add	x8, x9, x28
  432038:	cmn	x28, #0x1
  43203c:	mov	w24, w25
  432040:	csel	x26, xzr, x8, eq  // eq = none
  432044:	add	x25, x9, x27
  432048:	cbz	x26, 432080 <ferror@plt+0x302f0>
  43204c:	cmp	x26, x25
  432050:	b.cs	432080 <ferror@plt+0x302f0>  // b.hs, b.nlast
  432054:	ldr	x0, [sp, #16]
  432058:	sub	x1, x29, #0x10
  43205c:	mov	w2, w22
  432060:	mov	x3, x25
  432064:	stur	x26, [x29, #-16]
  432068:	bl	43f848 <ferror@plt+0x3dab8>
  43206c:	ldur	x8, [x29, #-8]
  432070:	cmp	x8, x26
  432074:	b.ne	432080 <ferror@plt+0x302f0>  // b.any
  432078:	ldur	x8, [x29, #-16]
  43207c:	stur	x8, [x29, #-8]
  432080:	mov	w23, #0x1                   	// #1
  432084:	cbz	w19, 4320e0 <ferror@plt+0x30350>
  432088:	ldur	w8, [x29, #-32]
  43208c:	cbz	w8, 4320e0 <ferror@plt+0x30350>
  432090:	ldur	x8, [x29, #-8]
  432094:	cmp	x8, x25
  432098:	b.cs	4320b0 <ferror@plt+0x30320>  // b.hs, b.nlast
  43209c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4320a0:	mov	w2, #0x5                   	// #5
  4320a4:	mov	x0, xzr
  4320a8:	add	x1, x1, #0x856
  4320ac:	b	4320c4 <ferror@plt+0x30334>
  4320b0:	b.ls	4320dc <ferror@plt+0x3034c>  // b.plast
  4320b4:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4320b8:	mov	w2, #0x5                   	// #5
  4320bc:	mov	x0, xzr
  4320c0:	add	x1, x1, #0x88e
  4320c4:	bl	401cc0 <dcgettext@plt>
  4320c8:	ldur	x8, [x29, #-8]
  4320cc:	ldur	x9, [x29, #-24]
  4320d0:	mov	x2, x27
  4320d4:	sub	x1, x8, x9
  4320d8:	bl	4413f0 <warn@@Base>
  4320dc:	mov	w23, w19
  4320e0:	ldr	x8, [sp, #32]
  4320e4:	stp	x26, x25, [x29, #-16]
  4320e8:	cmp	x27, x8
  4320ec:	b.cs	431f40 <ferror@plt+0x301b0>  // b.hs, b.nlast
  4320f0:	cmp	x28, x8
  4320f4:	b.cc	432118 <ferror@plt+0x30388>  // b.lo, b.ul, b.last
  4320f8:	cbz	x26, 432118 <ferror@plt+0x30388>
  4320fc:	adrp	x1, 474000 <warn@@Base+0x32c10>
  432100:	mov	w2, #0x5                   	// #5
  432104:	mov	x0, xzr
  432108:	add	x1, x1, #0x8ca
  43210c:	bl	401cc0 <dcgettext@plt>
  432110:	mov	x1, x28
  432114:	b	431f58 <ferror@plt+0x301c8>
  432118:	ldr	x8, [sp, #8]
  43211c:	cbz	x8, 432144 <ferror@plt+0x303b4>
  432120:	ldr	w8, [sp, #4]
  432124:	cbz	w8, 43216c <ferror@plt+0x303dc>
  432128:	adrp	x1, 474000 <warn@@Base+0x32c10>
  43212c:	mov	w2, #0x5                   	// #5
  432130:	mov	x0, xzr
  432134:	add	x1, x1, #0x905
  432138:	bl	401cc0 <dcgettext@plt>
  43213c:	bl	4413f0 <warn@@Base>
  432140:	b	4321b0 <ferror@plt+0x30420>
  432144:	ldr	w8, [sp, #4]
  432148:	cbz	w8, 432190 <ferror@plt+0x30400>
  43214c:	ldr	x0, [sp, #16]
  432150:	ldur	w5, [x29, #-28]
  432154:	sub	x1, x29, #0x8
  432158:	sub	x4, x29, #0x10
  43215c:	mov	w2, w22
  432160:	mov	x3, x27
  432164:	bl	43f9ac <ferror@plt+0x3dc1c>
  432168:	b	4321b0 <ferror@plt+0x30420>
  43216c:	ldr	x0, [sp, #16]
  432170:	ldr	x4, [sp, #40]
  432174:	ldur	w6, [x29, #-28]
  432178:	sub	x1, x29, #0x8
  43217c:	sub	x5, x29, #0x10
  432180:	mov	w2, w22
  432184:	mov	x3, x27
  432188:	bl	440530 <ferror@plt+0x3e7a0>
  43218c:	b	4321b0 <ferror@plt+0x30420>
  432190:	ldr	x0, [sp, #16]
  432194:	ldr	x4, [sp, #40]
  432198:	ldur	w6, [x29, #-28]
  43219c:	sub	x1, x29, #0x8
  4321a0:	sub	x5, x29, #0x10
  4321a4:	mov	w2, w22
  4321a8:	mov	x3, x27
  4321ac:	bl	43ffc0 <ferror@plt+0x3e230>
  4321b0:	mov	x27, x21
  4321b4:	ldp	x21, x19, [x29, #-16]
  4321b8:	cmp	x26, x19
  4321bc:	b.eq	4321fc <ferror@plt+0x3046c>  // b.none
  4321c0:	ldur	w8, [x29, #-32]
  4321c4:	cbz	w8, 4321fc <ferror@plt+0x3046c>
  4321c8:	cbz	x26, 432208 <ferror@plt+0x30478>
  4321cc:	cmp	x21, x25
  4321d0:	mov	w25, w24
  4321d4:	b.eq	43220c <ferror@plt+0x3047c>  // b.none
  4321d8:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4321dc:	mov	w2, #0x5                   	// #5
  4321e0:	mov	x0, xzr
  4321e4:	add	x1, x1, #0x920
  4321e8:	bl	401cc0 <dcgettext@plt>
  4321ec:	bl	4413f0 <warn@@Base>
  4321f0:	stur	wzr, [x29, #-32]
  4321f4:	cbnz	x26, 432210 <ferror@plt+0x30480>
  4321f8:	b	431f64 <ferror@plt+0x301d4>
  4321fc:	mov	w25, w24
  432200:	cbnz	x26, 432210 <ferror@plt+0x30480>
  432204:	b	431f64 <ferror@plt+0x301d4>
  432208:	mov	w25, w24
  43220c:	cbz	x26, 431f64 <ferror@plt+0x301d4>
  432210:	cmp	x26, x19
  432214:	b.ne	431f64 <ferror@plt+0x301d4>  // b.any
  432218:	ldr	x0, [sp, #16]
  43221c:	sub	x1, x29, #0x8
  432220:	mov	w2, w22
  432224:	mov	x3, x21
  432228:	bl	43f848 <ferror@plt+0x3dab8>
  43222c:	b	431f64 <ferror@plt+0x301d4>
  432230:	ldr	x19, [sp, #16]
  432234:	ldur	x8, [x29, #-8]
  432238:	ldr	x9, [x19, #32]
  43223c:	ldr	x10, [x19, #48]
  432240:	add	x9, x9, x10
  432244:	cmp	x8, x9
  432248:	b.cs	432288 <ferror@plt+0x304f8>  // b.hs, b.nlast
  43224c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  432250:	adrp	x2, 474000 <warn@@Base+0x32c10>
  432254:	sub	x3, x9, x8
  432258:	add	x1, x1, #0x967
  43225c:	add	x2, x2, #0x99a
  432260:	mov	w4, #0x5                   	// #5
  432264:	mov	x0, xzr
  432268:	bl	401c70 <dcngettext@plt>
  43226c:	ldr	x8, [x19, #32]
  432270:	ldr	x9, [x19, #48]
  432274:	ldur	x10, [x29, #-8]
  432278:	ldr	x2, [x19, #16]
  43227c:	add	x8, x8, x9
  432280:	sub	x1, x8, x10
  432284:	bl	4413f0 <warn@@Base>
  432288:	mov	w0, #0xa                   	// #10
  43228c:	bl	401d40 <putchar@plt>
  432290:	mov	x0, x20
  432294:	bl	401c10 <free@plt>
  432298:	mov	w0, #0x1                   	// #1
  43229c:	ldp	x20, x19, [sp, #160]
  4322a0:	ldp	x22, x21, [sp, #144]
  4322a4:	ldp	x24, x23, [sp, #128]
  4322a8:	ldp	x26, x25, [sp, #112]
  4322ac:	ldp	x28, x27, [sp, #96]
  4322b0:	ldp	x29, x30, [sp, #80]
  4322b4:	add	sp, sp, #0xb0
  4322b8:	ret
  4322bc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4322c0:	ldr	x8, [x8, #3328]
  4322c4:	mov	x0, x24
  4322c8:	blr	x8
  4322cc:	and	w24, w0, #0xff
  4322d0:	cbnz	w24, 431bcc <ferror@plt+0x2fe3c>
  4322d4:	mov	x24, x20
  4322d8:	cmp	x21, x19
  4322dc:	add	x20, x23, #0x8
  4322e0:	cset	w8, cs  // cs = hs, nlast
  4322e4:	cmp	x20, x19
  4322e8:	cset	w9, cc  // cc = lo, ul, last
  4322ec:	orr	w8, w9, w8
  4322f0:	lsl	w9, w9, #2
  4322f4:	sub	w10, w19, w21
  4322f8:	cmp	w8, #0x0
  4322fc:	csel	w1, w9, w10, ne  // ne = any
  432300:	sub	w8, w1, #0x1
  432304:	cmp	w8, #0x7
  432308:	b.ls	432348 <ferror@plt+0x305b8>  // b.plast
  43230c:	mov	w21, wzr
  432310:	mov	x19, x25
  432314:	cbz	w21, 432364 <ferror@plt+0x305d4>
  432318:	adrp	x1, 474000 <warn@@Base+0x32c10>
  43231c:	add	x1, x1, #0x6e0
  432320:	mov	w2, #0x5                   	// #5
  432324:	mov	x0, xzr
  432328:	bl	401cc0 <dcgettext@plt>
  43232c:	ldr	x1, [x19, #16]
  432330:	mov	w2, w21
  432334:	bl	4413f0 <warn@@Base>
  432338:	mov	x23, xzr
  43233c:	mov	w8, wzr
  432340:	mov	x20, x24
  432344:	b	431c04 <ferror@plt+0x2fe74>
  432348:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43234c:	ldr	x8, [x8, #3328]
  432350:	mov	x0, x21
  432354:	blr	x8
  432358:	mov	x21, x0
  43235c:	mov	x19, x25
  432360:	cbnz	w21, 432318 <ferror@plt+0x30588>
  432364:	sub	x23, x20, x24
  432368:	mov	x20, x24
  43236c:	mov	w8, #0x1                   	// #1
  432370:	b	431c04 <ferror@plt+0x2fe74>
  432374:	sub	sp, sp, #0xa0
  432378:	stp	x29, x30, [sp, #64]
  43237c:	stp	x28, x27, [sp, #80]
  432380:	stp	x26, x25, [sp, #96]
  432384:	stp	x24, x23, [sp, #112]
  432388:	stp	x22, x21, [sp, #128]
  43238c:	stp	x20, x19, [sp, #144]
  432390:	mov	x27, x0
  432394:	ldr	x23, [x0, #32]
  432398:	ldr	x28, [x0, #48]
  43239c:	ldr	x0, [x0, #16]
  4323a0:	mov	x24, x1
  4323a4:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  4323a8:	add	x1, x1, #0x959
  4323ac:	add	x29, sp, #0x40
  4323b0:	bl	401cb0 <strstr@plt>
  4323b4:	cbz	x28, 4323f0 <ferror@plt+0x30660>
  4323b8:	mov	x20, x0
  4323bc:	add	x21, x23, x28
  4323c0:	stp	x21, x23, [x29, #-24]
  4323c4:	cbz	x0, 432410 <ferror@plt+0x30680>
  4323c8:	cmp	x28, #0x0
  4323cc:	csel	w8, w28, wzr, gt
  4323d0:	cmp	x28, #0x5
  4323d4:	mov	w9, #0x4                   	// #4
  4323d8:	csel	w1, w8, w9, lt  // lt = tstop
  4323dc:	sub	w8, w1, #0x1
  4323e0:	cmp	w8, #0x7
  4323e4:	b.ls	432420 <ferror@plt+0x30690>  // b.plast
  4323e8:	mov	x22, xzr
  4323ec:	b	432434 <ferror@plt+0x306a4>
  4323f0:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4323f4:	add	x1, x1, #0x681
  4323f8:	mov	w2, #0x5                   	// #5
  4323fc:	mov	x0, xzr
  432400:	bl	401cc0 <dcgettext@plt>
  432404:	ldr	x1, [x27, #16]
  432408:	bl	401d10 <printf@plt>
  43240c:	b	4329b8 <ferror@plt+0x30c28>
  432410:	mov	w25, wzr
  432414:	mov	x22, x23
  432418:	mov	x8, x23
  43241c:	b	4326cc <ferror@plt+0x3093c>
  432420:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  432424:	ldr	x8, [x8, #3328]
  432428:	ldur	x0, [x29, #-16]
  43242c:	blr	x8
  432430:	mov	x22, x0
  432434:	mov	w8, #0xffffffff            	// #-1
  432438:	cmp	x22, x8
  43243c:	add	x26, x23, #0x4
  432440:	b.ne	432474 <ferror@plt+0x306e4>  // b.any
  432444:	sub	w8, w28, #0x4
  432448:	cmp	x28, #0x4
  43244c:	csel	w8, w8, wzr, gt
  432450:	cmp	x28, #0xd
  432454:	mov	w9, #0x8                   	// #8
  432458:	csel	w1, w8, w9, lt  // lt = tstop
  43245c:	sub	w8, w1, #0x1
  432460:	cmp	w8, #0x7
  432464:	add	x19, x23, #0xc
  432468:	b.ls	432480 <ferror@plt+0x306f0>  // b.plast
  43246c:	mov	x22, xzr
  432470:	b	432494 <ferror@plt+0x30704>
  432474:	mov	x8, #0xfffffffffffffffc    	// #-4
  432478:	mov	w9, #0x4                   	// #4
  43247c:	b	4324a0 <ferror@plt+0x30710>
  432480:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  432484:	ldr	x8, [x8, #3328]
  432488:	mov	x0, x26
  43248c:	blr	x8
  432490:	mov	x22, x0
  432494:	mov	x8, #0xfffffffffffffff8    	// #-8
  432498:	mov	w9, #0xc                   	// #12
  43249c:	mov	x26, x19
  4324a0:	ldr	x10, [x27, #48]
  4324a4:	add	x9, x9, x22
  4324a8:	cmp	x9, x10
  4324ac:	b.ls	4324c8 <ferror@plt+0x30738>  // b.plast
  4324b0:	ldr	x9, [x27, #32]
  4324b4:	add	x8, x8, x26
  4324b8:	mov	x0, x27
  4324bc:	sub	x1, x8, x9
  4324c0:	bl	401eac <ferror@plt+0x11c>
  4324c4:	cbz	w0, 43257c <ferror@plt+0x307ec>
  4324c8:	add	x22, x26, #0x2
  4324cc:	cmp	x22, x21
  4324d0:	b.cs	4324dc <ferror@plt+0x3074c>  // b.hs, b.nlast
  4324d4:	mov	w1, #0x2                   	// #2
  4324d8:	b	4324f0 <ferror@plt+0x30760>
  4324dc:	cmp	x26, x21
  4324e0:	b.cs	4324ec <ferror@plt+0x3075c>  // b.hs, b.nlast
  4324e4:	sub	w1, w21, w26
  4324e8:	b	4324f0 <ferror@plt+0x30760>
  4324ec:	mov	w1, wzr
  4324f0:	sub	w8, w1, #0x1
  4324f4:	cmp	w8, #0x7
  4324f8:	b.hi	432554 <ferror@plt+0x307c4>  // b.pmore
  4324fc:	adrp	x19, 490000 <stdout@@GLIBC_2.17+0x4180>
  432500:	ldr	x8, [x19, #3328]
  432504:	mov	x0, x26
  432508:	blr	x8
  43250c:	and	x8, x0, #0xffff
  432510:	cmp	x8, #0x5
  432514:	b.ne	432554 <ferror@plt+0x307c4>  // b.any
  432518:	cmp	x22, x21
  43251c:	mov	x0, x22
  432520:	add	x22, x26, #0x3
  432524:	cset	w8, cs  // cs = hs, nlast
  432528:	cmp	x22, x21
  43252c:	cset	w9, cc  // cc = lo, ul, last
  432530:	orr	w8, w9, w8
  432534:	sub	w10, w21, w0
  432538:	cmp	w8, #0x0
  43253c:	csel	w1, w9, w10, ne  // ne = any
  432540:	sub	w8, w1, #0x1
  432544:	cmp	w8, #0x7
  432548:	b.ls	4325ac <ferror@plt+0x3081c>  // b.plast
  43254c:	mov	w25, wzr
  432550:	b	4325b8 <ferror@plt+0x30828>
  432554:	adrp	x1, 474000 <warn@@Base+0x32c10>
  432558:	add	x1, x1, #0xca5
  43255c:	mov	w2, #0x5                   	// #5
  432560:	mov	x0, xzr
  432564:	bl	401cc0 <dcgettext@plt>
  432568:	bl	4413f0 <warn@@Base>
  43256c:	mov	w8, wzr
  432570:	mov	w25, wzr
  432574:	cbnz	w8, 4326cc <ferror@plt+0x3093c>
  432578:	b	4329b8 <ferror@plt+0x30c28>
  43257c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  432580:	add	x1, x1, #0xc4a
  432584:	mov	w2, #0x5                   	// #5
  432588:	mov	x0, xzr
  43258c:	bl	401cc0 <dcgettext@plt>
  432590:	mov	x1, x22
  432594:	bl	4413f0 <warn@@Base>
  432598:	mov	w8, wzr
  43259c:	mov	w25, wzr
  4325a0:	mov	x22, x26
  4325a4:	cbnz	w8, 4326cc <ferror@plt+0x3093c>
  4325a8:	b	4329b8 <ferror@plt+0x30c28>
  4325ac:	ldr	x8, [x19, #3328]
  4325b0:	blr	x8
  4325b4:	mov	x25, x0
  4325b8:	ldur	x10, [x29, #-24]
  4325bc:	add	x9, x26, #0x4
  4325c0:	mov	x21, x9
  4325c4:	cmp	x22, x10
  4325c8:	cset	w8, cs  // cs = hs, nlast
  4325cc:	cmp	x9, x10
  4325d0:	cset	w9, cc  // cc = lo, ul, last
  4325d4:	orr	w8, w9, w8
  4325d8:	sub	w10, w10, w22
  4325dc:	cmp	w8, #0x0
  4325e0:	csel	w1, w9, w10, ne  // ne = any
  4325e4:	sub	w8, w1, #0x1
  4325e8:	cmp	w8, #0x7
  4325ec:	b.ls	432628 <ferror@plt+0x30898>  // b.plast
  4325f0:	mov	w22, wzr
  4325f4:	cbz	w22, 43263c <ferror@plt+0x308ac>
  4325f8:	adrp	x1, 473000 <warn@@Base+0x31c10>
  4325fc:	add	x1, x1, #0xa84
  432600:	mov	w2, #0x5                   	// #5
  432604:	mov	x0, xzr
  432608:	bl	401cc0 <dcgettext@plt>
  43260c:	ldr	x1, [x27, #16]
  432610:	mov	w2, w22
  432614:	bl	4413f0 <warn@@Base>
  432618:	mov	w8, wzr
  43261c:	mov	x22, x21
  432620:	cbz	w8, 4329b8 <ferror@plt+0x30c28>
  432624:	b	4326cc <ferror@plt+0x3093c>
  432628:	ldr	x8, [x19, #3328]
  43262c:	mov	x0, x22
  432630:	blr	x8
  432634:	and	w22, w0, #0xff
  432638:	cbnz	w22, 4325f8 <ferror@plt+0x30868>
  43263c:	ldur	x10, [x29, #-24]
  432640:	stur	x23, [x29, #-8]
  432644:	add	x23, x26, #0x8
  432648:	cmp	x21, x10
  43264c:	cset	w8, cs  // cs = hs, nlast
  432650:	cmp	x23, x10
  432654:	cset	w9, cc  // cc = lo, ul, last
  432658:	orr	w8, w9, w8
  43265c:	lsl	w9, w9, #2
  432660:	sub	w10, w10, w21
  432664:	cmp	w8, #0x0
  432668:	csel	w1, w9, w10, ne  // ne = any
  43266c:	sub	w8, w1, #0x1
  432670:	cmp	w8, #0x7
  432674:	b.ls	432680 <ferror@plt+0x308f0>  // b.plast
  432678:	mov	w22, wzr
  43267c:	b	432690 <ferror@plt+0x30900>
  432680:	ldr	x8, [x19, #3328]
  432684:	mov	x0, x21
  432688:	blr	x8
  43268c:	mov	x22, x0
  432690:	cbz	w22, 4326bc <ferror@plt+0x3092c>
  432694:	adrp	x1, 474000 <warn@@Base+0x32c10>
  432698:	add	x1, x1, #0xce7
  43269c:	mov	w2, #0x5                   	// #5
  4326a0:	mov	x0, xzr
  4326a4:	bl	401cc0 <dcgettext@plt>
  4326a8:	ldr	x1, [x27, #16]
  4326ac:	mov	w2, w22
  4326b0:	bl	4413f0 <warn@@Base>
  4326b4:	mov	w8, wzr
  4326b8:	b	4326c0 <ferror@plt+0x30930>
  4326bc:	mov	w8, #0x1                   	// #1
  4326c0:	mov	x22, x23
  4326c4:	ldur	x23, [x29, #-8]
  4326c8:	cbz	w8, 4329b8 <ferror@plt+0x30c28>
  4326cc:	mov	x0, x24
  4326d0:	bl	43ad70 <ferror@plt+0x38fe0>
  4326d4:	cbz	w0, 43299c <ferror@plt+0x30c0c>
  4326d8:	adrp	x19, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4326dc:	ldr	w8, [x19, #312]
  4326e0:	stur	x22, [x29, #-8]
  4326e4:	adrp	x22, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4326e8:	cbz	w8, 432714 <ferror@plt+0x30984>
  4326ec:	ldr	x11, [x22, #304]
  4326f0:	ldr	w10, [x19, #312]
  4326f4:	mov	x9, xzr
  4326f8:	mov	w8, wzr
  4326fc:	add	x11, x11, #0x60
  432700:	ldr	w12, [x11], #104
  432704:	add	x9, x9, #0x1
  432708:	cmp	x9, x10
  43270c:	add	w8, w12, w8
  432710:	b.cc	432700 <ferror@plt+0x30970>  // b.lo, b.ul, b.last
  432714:	cbz	w8, 4329c0 <ferror@plt+0x30c30>
  432718:	mov	w24, w8
  43271c:	lsl	x0, x24, #4
  432720:	bl	4446ec <warn@@Base+0x32fc>
  432724:	ldr	w8, [x19, #312]
  432728:	mov	x21, x0
  43272c:	cbz	w8, 43278c <ferror@plt+0x309fc>
  432730:	ldr	x9, [x22, #304]
  432734:	ldr	w10, [x19, #312]
  432738:	mov	x8, xzr
  43273c:	mov	w11, #0x68                  	// #104
  432740:	mov	x12, x21
  432744:	b	432754 <ferror@plt+0x309c4>
  432748:	add	x8, x8, #0x1
  43274c:	cmp	x8, x10
  432750:	b.cs	43278c <ferror@plt+0x309fc>  // b.hs, b.nlast
  432754:	madd	x13, x8, x11, x9
  432758:	mov	x15, x13
  43275c:	ldr	w14, [x15, #96]!
  432760:	cbz	w14, 432748 <ferror@plt+0x309b8>
  432764:	madd	x14, x8, x11, x9
  432768:	ldr	x14, [x14, #88]
  43276c:	ldr	w15, [x15]
  432770:	mov	x16, xzr
  432774:	ldr	x17, [x14, x16, lsl #3]
  432778:	add	x16, x16, #0x1
  43277c:	cmp	x16, x15
  432780:	stp	x17, x13, [x12], #16
  432784:	b.cc	432774 <ferror@plt+0x309e4>  // b.lo, b.ul, b.last
  432788:	b	432748 <ferror@plt+0x309b8>
  43278c:	adrp	x3, 440000 <ferror@plt+0x3e270>
  432790:	add	x3, x3, #0xbd8
  432794:	mov	w2, #0x10                  	// #16
  432798:	mov	x0, x21
  43279c:	mov	x1, x24
  4327a0:	bl	4019f0 <qsort@plt>
  4327a4:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4327a8:	ldr	w8, [x8, #264]
  4327ac:	cbz	w8, 4327d8 <ferror@plt+0x30a48>
  4327b0:	ldr	x8, [x21]
  4327b4:	cbz	x8, 4327d8 <ferror@plt+0x30a48>
  4327b8:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4327bc:	add	x1, x1, #0xd4c
  4327c0:	mov	w2, #0x5                   	// #5
  4327c4:	mov	x0, xzr
  4327c8:	bl	401cc0 <dcgettext@plt>
  4327cc:	ldr	x1, [x27, #16]
  4327d0:	ldr	x2, [x21]
  4327d4:	bl	4413f0 <warn@@Base>
  4327d8:	mov	x0, x27
  4327dc:	mov	w1, wzr
  4327e0:	str	x27, [sp, #8]
  4327e4:	bl	435ebc <ferror@plt+0x3412c>
  4327e8:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4327ec:	add	x1, x1, #0xd76
  4327f0:	mov	w2, #0x5                   	// #5
  4327f4:	mov	x0, xzr
  4327f8:	bl	401cc0 <dcgettext@plt>
  4327fc:	bl	401d10 <printf@plt>
  432800:	adrp	x8, 441000 <ferror@plt+0x3f270>
  432804:	adrp	x9, 440000 <ferror@plt+0x3e270>
  432808:	and	w19, w25, #0xff
  43280c:	add	x8, x8, #0xc8
  432810:	add	x9, x9, #0xbf8
  432814:	cmp	x20, #0x0
  432818:	str	x21, [sp]
  43281c:	add	x25, x21, #0x8
  432820:	adrp	x21, 474000 <warn@@Base+0x32c10>
  432824:	mov	x27, xzr
  432828:	add	x21, x21, #0xd91
  43282c:	csel	x8, x9, x8, ne  // ne = any
  432830:	stp	x8, x28, [sp, #16]
  432834:	str	x20, [sp, #32]
  432838:	b	432868 <ferror@plt+0x30ad8>
  43283c:	mov	w2, #0x5                   	// #5
  432840:	mov	x0, xzr
  432844:	mov	x1, x21
  432848:	bl	401cc0 <dcgettext@plt>
  43284c:	mov	w1, w22
  432850:	mov	x2, x26
  432854:	bl	4413f0 <warn@@Base>
  432858:	add	x27, x27, #0x1
  43285c:	cmp	x27, x24
  432860:	add	x25, x25, #0x10
  432864:	b.cs	432988 <ferror@plt+0x30bf8>  // b.hs, b.nlast
  432868:	ldr	x8, [x25]
  43286c:	mov	w22, w19
  432870:	cbnz	x20, 432878 <ferror@plt+0x30ae8>
  432874:	ldr	w22, [x8]
  432878:	ldur	x26, [x25, #-8]
  43287c:	sub	w9, w22, #0x2
  432880:	cmp	w9, #0x7
  432884:	b.cs	43283c <ferror@plt+0x30aac>  // b.hs, b.nlast
  432888:	tbnz	x26, #63, 4328f0 <ferror@plt+0x30b60>
  43288c:	cmp	x26, x28
  432890:	b.ge	4328f0 <ferror@plt+0x30b60>  // b.tcont
  432894:	ldr	x28, [x8, #24]
  432898:	mov	x21, x23
  43289c:	add	x23, x23, x26
  4328a0:	cbz	x27, 432954 <ferror@plt+0x30bc4>
  4328a4:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4328a8:	ldr	w8, [x8, #264]
  4328ac:	cbz	w8, 432954 <ferror@plt+0x30bc4>
  4328b0:	mov	x20, x24
  4328b4:	ldur	x24, [x29, #-8]
  4328b8:	cmp	x24, x23
  4328bc:	b.cs	432914 <ferror@plt+0x30b84>  // b.hs, b.nlast
  4328c0:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4328c4:	mov	w2, #0x5                   	// #5
  4328c8:	mov	x0, xzr
  4328cc:	add	x1, x1, #0xdf8
  4328d0:	bl	401cc0 <dcgettext@plt>
  4328d4:	ldr	x8, [sp, #8]
  4328d8:	sub	x1, x24, x21
  4328dc:	mov	x2, x26
  4328e0:	ldr	x3, [x8, #16]
  4328e4:	bl	4413f0 <warn@@Base>
  4328e8:	mov	x24, x20
  4328ec:	b	432954 <ferror@plt+0x30bc4>
  4328f0:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4328f4:	mov	w2, #0x5                   	// #5
  4328f8:	mov	x0, xzr
  4328fc:	add	x1, x1, #0xdcc
  432900:	bl	401cc0 <dcgettext@plt>
  432904:	mov	x1, x26
  432908:	mov	w2, w27
  43290c:	bl	4413f0 <warn@@Base>
  432910:	b	432858 <ferror@plt+0x30ac8>
  432914:	mov	x24, x20
  432918:	b.ls	432954 <ferror@plt+0x30bc4>  // b.plast
  43291c:	ldur	x8, [x29, #-16]
  432920:	cmp	x23, x8
  432924:	b.eq	432974 <ferror@plt+0x30be4>  // b.none
  432928:	adrp	x1, 474000 <warn@@Base+0x32c10>
  43292c:	mov	w2, #0x5                   	// #5
  432930:	mov	x0, xzr
  432934:	add	x1, x1, #0xe28
  432938:	bl	401cc0 <dcgettext@plt>
  43293c:	ldr	x8, [sp, #8]
  432940:	mov	x2, x26
  432944:	ldr	x3, [x8, #16]
  432948:	ldur	x8, [x29, #-8]
  43294c:	sub	x1, x8, x21
  432950:	bl	4413f0 <warn@@Base>
  432954:	ldur	x1, [x29, #-24]
  432958:	ldr	x8, [sp, #16]
  43295c:	mov	x0, x23
  432960:	mov	w2, w22
  432964:	mov	x3, x26
  432968:	mov	x4, x28
  43296c:	blr	x8
  432970:	stp	x23, x23, [x29, #-16]
  432974:	ldp	x28, x20, [sp, #24]
  432978:	mov	x23, x21
  43297c:	adrp	x21, 474000 <warn@@Base+0x32c10>
  432980:	add	x21, x21, #0xd91
  432984:	b	432858 <ferror@plt+0x30ac8>
  432988:	mov	w0, #0xa                   	// #10
  43298c:	bl	401d40 <putchar@plt>
  432990:	ldr	x0, [sp]
  432994:	bl	401c10 <free@plt>
  432998:	b	4329d8 <ferror@plt+0x30c48>
  43299c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4329a0:	add	x1, x1, #0x71d
  4329a4:	mov	w2, #0x5                   	// #5
  4329a8:	mov	x0, xzr
  4329ac:	bl	401cc0 <dcgettext@plt>
  4329b0:	ldr	x1, [x27, #16]
  4329b4:	bl	4413f0 <warn@@Base>
  4329b8:	mov	w0, wzr
  4329bc:	b	4329dc <ferror@plt+0x30c4c>
  4329c0:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4329c4:	add	x1, x1, #0xd24
  4329c8:	mov	w2, #0x5                   	// #5
  4329cc:	mov	x0, xzr
  4329d0:	bl	401cc0 <dcgettext@plt>
  4329d4:	bl	401d10 <printf@plt>
  4329d8:	mov	w0, #0x1                   	// #1
  4329dc:	ldp	x20, x19, [sp, #144]
  4329e0:	ldp	x22, x21, [sp, #128]
  4329e4:	ldp	x24, x23, [sp, #112]
  4329e8:	ldp	x26, x25, [sp, #96]
  4329ec:	ldp	x28, x27, [sp, #80]
  4329f0:	ldp	x29, x30, [sp, #64]
  4329f4:	add	sp, sp, #0xa0
  4329f8:	ret
  4329fc:	stp	x29, x30, [sp, #-32]!
  432a00:	adrp	x1, 474000 <warn@@Base+0x32c10>
  432a04:	str	x19, [sp, #16]
  432a08:	mov	x19, x0
  432a0c:	add	x1, x1, #0xeb6
  432a10:	mov	w2, #0x5                   	// #5
  432a14:	mov	x0, xzr
  432a18:	mov	x29, sp
  432a1c:	bl	401cc0 <dcgettext@plt>
  432a20:	ldr	x1, [x19, #16]
  432a24:	bl	401d10 <printf@plt>
  432a28:	ldr	x19, [sp, #16]
  432a2c:	mov	w0, #0x1                   	// #1
  432a30:	ldp	x29, x30, [sp], #32
  432a34:	ret
  432a38:	stp	x29, x30, [sp, #-16]!
  432a3c:	ldr	w2, [x0, #56]
  432a40:	mov	w4, #0x1                   	// #1
  432a44:	mov	w3, wzr
  432a48:	mov	x29, sp
  432a4c:	bl	42bca4 <ferror@plt+0x29f14>
  432a50:	ldp	x29, x30, [sp], #16
  432a54:	ret
  432a58:	sub	sp, sp, #0xa0
  432a5c:	stp	x29, x30, [sp, #64]
  432a60:	stp	x28, x27, [sp, #80]
  432a64:	stp	x26, x25, [sp, #96]
  432a68:	stp	x24, x23, [sp, #112]
  432a6c:	stp	x22, x21, [sp, #128]
  432a70:	stp	x20, x19, [sp, #144]
  432a74:	ldr	x21, [x0, #32]
  432a78:	mov	w1, wzr
  432a7c:	add	x29, sp, #0x40
  432a80:	mov	x19, x0
  432a84:	bl	435ebc <ferror@plt+0x3412c>
  432a88:	ldr	x8, [x19, #48]
  432a8c:	cmp	x8, #0x17
  432a90:	b.hi	432aa0 <ferror@plt+0x30d10>  // b.pmore
  432a94:	adrp	x1, 474000 <warn@@Base+0x32c10>
  432a98:	add	x1, x1, #0xef9
  432a9c:	b	432c2c <ferror@plt+0x30e9c>
  432aa0:	mov	w1, #0x4                   	// #4
  432aa4:	mov	x0, x21
  432aa8:	bl	4415d8 <warn@@Base+0x1e8>
  432aac:	adrp	x1, 474000 <warn@@Base+0x32c10>
  432ab0:	mov	x20, x0
  432ab4:	add	x1, x1, #0xf1e
  432ab8:	mov	w2, #0x5                   	// #5
  432abc:	mov	x0, xzr
  432ac0:	bl	401cc0 <dcgettext@plt>
  432ac4:	and	x22, x20, #0xffffffff
  432ac8:	mov	x1, x22
  432acc:	bl	401d10 <printf@plt>
  432ad0:	sub	w8, w20, #0x3
  432ad4:	cmp	w8, #0x6
  432ad8:	b.cc	432af8 <ferror@plt+0x30d68>  // b.lo, b.ul, b.last
  432adc:	adrp	x1, 474000 <warn@@Base+0x32c10>
  432ae0:	add	x1, x1, #0xf2b
  432ae4:	mov	w2, #0x5                   	// #5
  432ae8:	mov	x0, xzr
  432aec:	bl	401cc0 <dcgettext@plt>
  432af0:	mov	x1, x22
  432af4:	b	432c3c <ferror@plt+0x30eac>
  432af8:	cmp	w20, #0x3
  432afc:	b.hi	432b4c <ferror@plt+0x30dbc>  // b.pmore
  432b00:	adrp	x1, 474000 <warn@@Base+0x32c10>
  432b04:	add	x1, x1, #0xf45
  432b08:	mov	w2, #0x5                   	// #5
  432b0c:	mov	x0, xzr
  432b10:	bl	401cc0 <dcgettext@plt>
  432b14:	bl	4413f0 <warn@@Base>
  432b18:	cmp	w20, #0x4
  432b1c:	b.ls	432b54 <ferror@plt+0x30dc4>  // b.plast
  432b20:	cmp	w20, #0x5
  432b24:	b.hi	432b74 <ferror@plt+0x30de4>  // b.pmore
  432b28:	adrp	x1, 474000 <warn@@Base+0x32c10>
  432b2c:	add	x1, x1, #0xfae
  432b30:	mov	w2, #0x5                   	// #5
  432b34:	mov	x0, xzr
  432b38:	bl	401cc0 <dcgettext@plt>
  432b3c:	bl	4413f0 <warn@@Base>
  432b40:	cmp	w20, #0x6
  432b44:	b.ls	432b7c <ferror@plt+0x30dec>  // b.plast
  432b48:	b	432b94 <ferror@plt+0x30e04>
  432b4c:	cmp	w20, #0x4
  432b50:	b.hi	432b20 <ferror@plt+0x30d90>  // b.pmore
  432b54:	adrp	x1, 474000 <warn@@Base+0x32c10>
  432b58:	add	x1, x1, #0xf78
  432b5c:	mov	w2, #0x5                   	// #5
  432b60:	mov	x0, xzr
  432b64:	bl	401cc0 <dcgettext@plt>
  432b68:	bl	4413f0 <warn@@Base>
  432b6c:	cmp	w20, #0x5
  432b70:	b.ls	432b28 <ferror@plt+0x30d98>  // b.plast
  432b74:	cmp	w20, #0x6
  432b78:	b.hi	432b94 <ferror@plt+0x30e04>  // b.pmore
  432b7c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  432b80:	add	x1, x1, #0xfdd
  432b84:	mov	w2, #0x5                   	// #5
  432b88:	mov	x0, xzr
  432b8c:	bl	401cc0 <dcgettext@plt>
  432b90:	bl	4413f0 <warn@@Base>
  432b94:	add	x0, x21, #0x4
  432b98:	mov	w1, #0x4                   	// #4
  432b9c:	bl	4415d8 <warn@@Base+0x1e8>
  432ba0:	mov	x25, x0
  432ba4:	add	x0, x21, #0x8
  432ba8:	mov	w1, #0x4                   	// #4
  432bac:	bl	4415d8 <warn@@Base+0x1e8>
  432bb0:	mov	x22, x0
  432bb4:	add	x0, x21, #0xc
  432bb8:	mov	w1, #0x4                   	// #4
  432bbc:	bl	4415d8 <warn@@Base+0x1e8>
  432bc0:	mov	x23, x0
  432bc4:	add	x0, x21, #0x10
  432bc8:	mov	w1, #0x4                   	// #4
  432bcc:	bl	4415d8 <warn@@Base+0x1e8>
  432bd0:	mov	x24, x0
  432bd4:	add	x0, x21, #0x14
  432bd8:	mov	w1, #0x4                   	// #4
  432bdc:	bl	4415d8 <warn@@Base+0x1e8>
  432be0:	ldr	x8, [x19, #48]
  432be4:	and	x26, x25, #0xffffffff
  432be8:	cmp	x26, x8
  432bec:	b.hi	432c24 <ferror@plt+0x30e94>  // b.pmore
  432bf0:	and	x27, x22, #0xffffffff
  432bf4:	cmp	x27, x8
  432bf8:	b.hi	432c24 <ferror@plt+0x30e94>  // b.pmore
  432bfc:	and	x9, x23, #0xffffffff
  432c00:	cmp	x9, x8
  432c04:	b.hi	432c24 <ferror@plt+0x30e94>  // b.pmore
  432c08:	and	x16, x24, #0xffffffff
  432c0c:	cmp	x16, x8
  432c10:	b.hi	432c24 <ferror@plt+0x30e94>  // b.pmore
  432c14:	and	x12, x0, #0xffffffff
  432c18:	mov	x20, x0
  432c1c:	cmp	x12, x8
  432c20:	b.ls	432c64 <ferror@plt+0x30ed4>  // b.plast
  432c24:	adrp	x1, 475000 <warn@@Base+0x33c10>
  432c28:	add	x1, x1, #0xc
  432c2c:	mov	w2, #0x5                   	// #5
  432c30:	mov	x0, xzr
  432c34:	bl	401cc0 <dcgettext@plt>
  432c38:	ldr	x1, [x19, #16]
  432c3c:	bl	4413f0 <warn@@Base>
  432c40:	mov	w0, wzr
  432c44:	ldp	x20, x19, [sp, #144]
  432c48:	ldp	x22, x21, [sp, #128]
  432c4c:	ldp	x24, x23, [sp, #112]
  432c50:	ldp	x26, x25, [sp, #96]
  432c54:	ldp	x28, x27, [sp, #80]
  432c58:	ldp	x29, x30, [sp, #64]
  432c5c:	add	sp, sp, #0xa0
  432c60:	ret
  432c64:	subs	w13, w22, w25
  432c68:	b.cs	432c8c <ferror@plt+0x30efc>  // b.hs, b.nlast
  432c6c:	adrp	x1, 475000 <warn@@Base+0x33c10>
  432c70:	add	x1, x1, #0x2f
  432c74:	mov	w2, #0x5                   	// #5
  432c78:	mov	x0, xzr
  432c7c:	bl	401cc0 <dcgettext@plt>
  432c80:	mov	w1, w22
  432c84:	mov	w2, w25
  432c88:	b	432d04 <ferror@plt+0x30f74>
  432c8c:	subs	w10, w23, w22
  432c90:	b.cs	432cb4 <ferror@plt+0x30f24>  // b.hs, b.nlast
  432c94:	adrp	x1, 475000 <warn@@Base+0x33c10>
  432c98:	add	x1, x1, #0x5b
  432c9c:	mov	w2, #0x5                   	// #5
  432ca0:	mov	x0, xzr
  432ca4:	bl	401cc0 <dcgettext@plt>
  432ca8:	mov	w1, w23
  432cac:	mov	w2, w22
  432cb0:	b	432d04 <ferror@plt+0x30f74>
  432cb4:	subs	w11, w24, w23
  432cb8:	stur	w11, [x29, #-4]
  432cbc:	b.cs	432ce0 <ferror@plt+0x30f50>  // b.hs, b.nlast
  432cc0:	adrp	x1, 475000 <warn@@Base+0x33c10>
  432cc4:	add	x1, x1, #0x92
  432cc8:	mov	w2, #0x5                   	// #5
  432ccc:	mov	x0, xzr
  432cd0:	bl	401cc0 <dcgettext@plt>
  432cd4:	mov	w1, w24
  432cd8:	mov	w2, w23
  432cdc:	b	432d04 <ferror@plt+0x30f74>
  432ce0:	subs	w15, w20, w24
  432ce4:	b.cs	432d0c <ferror@plt+0x30f7c>  // b.hs, b.nlast
  432ce8:	adrp	x1, 475000 <warn@@Base+0x33c10>
  432cec:	add	x1, x1, #0xd3
  432cf0:	mov	w2, #0x5                   	// #5
  432cf4:	mov	x0, xzr
  432cf8:	bl	401cc0 <dcgettext@plt>
  432cfc:	mov	w1, w20
  432d00:	mov	w2, w24
  432d04:	bl	4413f0 <warn@@Base>
  432d08:	b	432c40 <ferror@plt+0x30eb0>
  432d0c:	ldr	x11, [x19, #32]
  432d10:	add	x14, x21, x9
  432d14:	ldur	w9, [x29, #-4]
  432d18:	stur	x14, [x29, #-16]
  432d1c:	add	x8, x11, x8
  432d20:	add	x9, x14, w9, uxtw
  432d24:	cmp	x9, x8
  432d28:	b.ls	432d48 <ferror@plt+0x30fb8>  // b.plast
  432d2c:	adrp	x1, 475000 <warn@@Base+0x33c10>
  432d30:	add	x1, x1, #0x114
  432d34:	mov	w2, #0x5                   	// #5
  432d38:	mov	x0, xzr
  432d3c:	bl	401cc0 <dcgettext@plt>
  432d40:	bl	4413f0 <warn@@Base>
  432d44:	b	432c40 <ferror@plt+0x30eb0>
  432d48:	adrp	x1, 475000 <warn@@Base+0x33c10>
  432d4c:	lsr	w8, w10, #3
  432d50:	add	x1, x1, #0x142
  432d54:	mov	w2, #0x5                   	// #5
  432d58:	mov	x0, xzr
  432d5c:	str	x16, [sp, #8]
  432d60:	str	w15, [sp, #32]
  432d64:	str	x12, [sp, #24]
  432d68:	str	w13, [sp, #20]
  432d6c:	lsr	w28, w13, #3
  432d70:	stur	x8, [x29, #-24]
  432d74:	bl	401cc0 <dcgettext@plt>
  432d78:	bl	401d10 <printf@plt>
  432d7c:	cbz	w28, 432de8 <ferror@plt+0x31058>
  432d80:	mov	w22, wzr
  432d84:	mov	x24, xzr
  432d88:	add	x23, x21, x26
  432d8c:	mov	w1, #0x8                   	// #8
  432d90:	mov	x0, x23
  432d94:	bl	4415d8 <warn@@Base+0x1e8>
  432d98:	mov	x25, x0
  432d9c:	add	x0, x23, #0x8
  432da0:	mov	w1, #0x8                   	// #8
  432da4:	bl	4415d8 <warn@@Base+0x1e8>
  432da8:	adrp	x1, 475000 <warn@@Base+0x33c10>
  432dac:	mov	x26, x0
  432db0:	mov	w2, #0x5                   	// #5
  432db4:	mov	x0, xzr
  432db8:	add	x1, x1, #0x14e
  432dbc:	bl	401cc0 <dcgettext@plt>
  432dc0:	add	x8, x25, x26
  432dc4:	sub	x3, x8, #0x1
  432dc8:	mov	w1, w22
  432dcc:	mov	x2, x25
  432dd0:	bl	401d10 <printf@plt>
  432dd4:	add	x24, x24, #0x2
  432dd8:	add	x23, x23, #0x10
  432ddc:	cmp	x24, x28
  432de0:	add	w22, w22, #0x1
  432de4:	b.cc	432d8c <ferror@plt+0x30ffc>  // b.lo, b.ul, b.last
  432de8:	adrp	x1, 475000 <warn@@Base+0x33c10>
  432dec:	add	x1, x1, #0x163
  432df0:	mov	w2, #0x5                   	// #5
  432df4:	mov	x0, xzr
  432df8:	bl	401cc0 <dcgettext@plt>
  432dfc:	bl	401d10 <printf@plt>
  432e00:	ldur	x8, [x29, #-24]
  432e04:	cbz	w8, 432e98 <ferror@plt+0x31108>
  432e08:	adrp	x28, 475000 <warn@@Base+0x33c10>
  432e0c:	mov	w22, wzr
  432e10:	mov	x24, xzr
  432e14:	add	x23, x21, x27
  432e18:	add	x28, x28, #0x16f
  432e1c:	mov	w1, #0x8                   	// #8
  432e20:	mov	x0, x23
  432e24:	bl	4415d8 <warn@@Base+0x1e8>
  432e28:	mov	x25, x0
  432e2c:	add	x0, x23, #0x8
  432e30:	mov	w1, #0x8                   	// #8
  432e34:	bl	4415d8 <warn@@Base+0x1e8>
  432e38:	mov	x26, x0
  432e3c:	add	x0, x23, #0x10
  432e40:	mov	w1, #0x8                   	// #8
  432e44:	bl	4415d8 <warn@@Base+0x1e8>
  432e48:	mov	x27, x0
  432e4c:	mov	w2, #0x5                   	// #5
  432e50:	mov	x0, xzr
  432e54:	mov	x1, x28
  432e58:	bl	401cc0 <dcgettext@plt>
  432e5c:	mov	w1, w22
  432e60:	mov	x2, x25
  432e64:	mov	x3, x26
  432e68:	bl	401d10 <printf@plt>
  432e6c:	mov	w1, #0x8                   	// #8
  432e70:	mov	x0, x27
  432e74:	bl	43ac8c <ferror@plt+0x38efc>
  432e78:	mov	w0, #0xa                   	// #10
  432e7c:	bl	401d40 <putchar@plt>
  432e80:	ldur	x8, [x29, #-24]
  432e84:	add	x24, x24, #0x3
  432e88:	add	w22, w22, #0x1
  432e8c:	add	x23, x23, #0x18
  432e90:	cmp	x24, x8
  432e94:	b.cc	432e1c <ferror@plt+0x3108c>  // b.lo, b.ul, b.last
  432e98:	ldr	w8, [sp, #32]
  432e9c:	adrp	x1, 475000 <warn@@Base+0x33c10>
  432ea0:	add	x1, x1, #0x182
  432ea4:	mov	w2, #0x5                   	// #5
  432ea8:	lsr	w8, w8, #3
  432eac:	mov	x0, xzr
  432eb0:	stur	x8, [x29, #-24]
  432eb4:	bl	401cc0 <dcgettext@plt>
  432eb8:	bl	401d10 <printf@plt>
  432ebc:	ldur	w8, [x29, #-4]
  432ec0:	cbz	w8, 432f58 <ferror@plt+0x311c8>
  432ec4:	ldur	w8, [x29, #-4]
  432ec8:	adrp	x22, 453000 <warn@@Base+0x11c10>
  432ecc:	mov	w26, wzr
  432ed0:	add	x22, x22, #0xf4d
  432ed4:	sub	w27, w8, #0x14
  432ed8:	ldur	x8, [x29, #-16]
  432edc:	mov	w1, #0x8                   	// #8
  432ee0:	add	x23, x8, w26, uxtw
  432ee4:	mov	x0, x23
  432ee8:	bl	4415d8 <warn@@Base+0x1e8>
  432eec:	mov	x24, x0
  432ef0:	add	x0, x23, #0x8
  432ef4:	mov	w1, #0x8                   	// #8
  432ef8:	bl	4415d8 <warn@@Base+0x1e8>
  432efc:	mov	x25, x0
  432f00:	add	x0, x23, #0x10
  432f04:	mov	w1, #0x4                   	// #4
  432f08:	bl	4415d8 <warn@@Base+0x1e8>
  432f0c:	mov	x23, x0
  432f10:	mov	w1, #0x8                   	// #8
  432f14:	mov	x0, x24
  432f18:	bl	43ac8c <ferror@plt+0x38efc>
  432f1c:	mov	w1, #0x8                   	// #8
  432f20:	mov	x0, x25
  432f24:	bl	43ac8c <ferror@plt+0x38efc>
  432f28:	mov	w2, #0x5                   	// #5
  432f2c:	mov	x0, xzr
  432f30:	mov	x1, x22
  432f34:	bl	401cc0 <dcgettext@plt>
  432f38:	and	x1, x23, #0xffffffff
  432f3c:	bl	401d10 <printf@plt>
  432f40:	ldur	w8, [x29, #-4]
  432f44:	add	w26, w26, #0x14
  432f48:	cmp	w26, w8
  432f4c:	b.cs	432f58 <ferror@plt+0x311c8>  // b.hs, b.nlast
  432f50:	cmp	w26, w27
  432f54:	b.ls	432ed8 <ferror@plt+0x31148>  // b.plast
  432f58:	adrp	x1, 475000 <warn@@Base+0x33c10>
  432f5c:	add	x1, x1, #0x193
  432f60:	mov	w2, #0x5                   	// #5
  432f64:	mov	x0, xzr
  432f68:	bl	401cc0 <dcgettext@plt>
  432f6c:	bl	401d10 <printf@plt>
  432f70:	ldur	x23, [x29, #-24]
  432f74:	cbz	w23, 433218 <ferror@plt+0x31488>
  432f78:	ldr	x8, [sp, #8]
  432f7c:	adrp	x27, 475000 <warn@@Base+0x33c10>
  432f80:	mov	x22, xzr
  432f84:	add	x27, x27, #0x1fa
  432f88:	add	x25, x21, x8
  432f8c:	ldr	x8, [sp, #24]
  432f90:	stur	x25, [x29, #-16]
  432f94:	add	x26, x21, x8
  432f98:	ldr	w8, [sp, #20]
  432f9c:	str	x26, [sp, #32]
  432fa0:	lsr	w8, w8, #4
  432fa4:	stur	w8, [x29, #-4]
  432fa8:	b	432ff8 <ferror@plt+0x31268>
  432fac:	adrp	x1, 475000 <warn@@Base+0x33c10>
  432fb0:	mov	w2, #0x5                   	// #5
  432fb4:	mov	x0, xzr
  432fb8:	add	x1, x1, #0x206
  432fbc:	bl	401cc0 <dcgettext@plt>
  432fc0:	mov	w1, w24
  432fc4:	bl	401d10 <printf@plt>
  432fc8:	adrp	x1, 475000 <warn@@Base+0x33c10>
  432fcc:	mov	w2, #0x5                   	// #5
  432fd0:	mov	x0, xzr
  432fd4:	add	x1, x1, #0x226
  432fd8:	bl	401cc0 <dcgettext@plt>
  432fdc:	mov	w1, w24
  432fe0:	mov	w2, w22
  432fe4:	bl	4413f0 <warn@@Base>
  432fe8:	add	x22, x22, #0x1
  432fec:	cmp	x22, x23
  432ff0:	mov	w0, #0x1                   	// #1
  432ff4:	b.eq	432c44 <ferror@plt+0x30eb4>  // b.none
  432ff8:	add	x24, x25, x22, lsl #3
  432ffc:	mov	w1, #0x4                   	// #4
  433000:	mov	x0, x24
  433004:	bl	4415d8 <warn@@Base+0x1e8>
  433008:	mov	x21, x0
  43300c:	add	x0, x24, #0x4
  433010:	mov	w1, #0x4                   	// #4
  433014:	bl	4415d8 <warn@@Base+0x1e8>
  433018:	mov	x24, x0
  43301c:	orr	w8, w24, w21
  433020:	cbz	w8, 432fe8 <ferror@plt+0x31258>
  433024:	ldr	x9, [x19, #32]
  433028:	ldr	x8, [x19, #48]
  43302c:	add	x3, x26, w21, uxtw
  433030:	add	x9, x9, x8
  433034:	cmp	x3, x9
  433038:	b.cs	433054 <ferror@plt+0x312c4>  // b.hs, b.nlast
  43303c:	add	w9, w21, w20
  433040:	sub	w2, w8, w9
  433044:	mov	x0, x27
  433048:	mov	w1, w22
  43304c:	bl	401d10 <printf@plt>
  433050:	b	433094 <ferror@plt+0x31304>
  433054:	adrp	x1, 475000 <warn@@Base+0x33c10>
  433058:	mov	w2, #0x5                   	// #5
  43305c:	mov	x0, xzr
  433060:	add	x1, x1, #0x1a3
  433064:	bl	401cc0 <dcgettext@plt>
  433068:	mov	w1, w22
  43306c:	mov	w2, w21
  433070:	bl	401d10 <printf@plt>
  433074:	adrp	x1, 475000 <warn@@Base+0x33c10>
  433078:	mov	w2, #0x5                   	// #5
  43307c:	mov	x0, xzr
  433080:	add	x1, x1, #0x1be
  433084:	bl	401cc0 <dcgettext@plt>
  433088:	mov	w1, w21
  43308c:	mov	w2, w22
  433090:	bl	4413f0 <warn@@Base>
  433094:	ldr	x8, [x19, #32]
  433098:	ldr	x9, [x19, #48]
  43309c:	add	x21, x26, w24, uxtw
  4330a0:	add	x8, x8, x9
  4330a4:	sub	x8, x8, #0x3
  4330a8:	cmp	x21, x8
  4330ac:	b.cs	432fac <ferror@plt+0x3121c>  // b.hs, b.nlast
  4330b0:	mov	w1, #0x4                   	// #4
  4330b4:	mov	x0, x21
  4330b8:	bl	4415d8 <warn@@Base+0x1e8>
  4330bc:	mov	x24, x0
  4330c0:	lsl	w8, w24, #2
  4330c4:	cmp	w8, w24
  4330c8:	b.cs	4330f0 <ferror@plt+0x31360>  // b.hs, b.nlast
  4330cc:	adrp	x0, 475000 <warn@@Base+0x33c10>
  4330d0:	add	x0, x0, #0x267
  4330d4:	mov	w1, w24
  4330d8:	bl	401d10 <printf@plt>
  4330dc:	adrp	x1, 475000 <warn@@Base+0x33c10>
  4330e0:	mov	w2, #0x5                   	// #5
  4330e4:	mov	x0, xzr
  4330e8:	add	x1, x1, #0x284
  4330ec:	b	432fd8 <ferror@plt+0x31248>
  4330f0:	add	x28, x21, #0x4
  4330f4:	add	x8, x28, x8
  4330f8:	cmp	x8, x26
  4330fc:	b.cc	4330cc <ferror@plt+0x3133c>  // b.lo, b.ul, b.last
  433100:	ldr	x9, [x19, #32]
  433104:	ldr	x10, [x19, #48]
  433108:	add	x9, x9, x10
  43310c:	cmp	x8, x9
  433110:	b.cs	4330cc <ferror@plt+0x3133c>  // b.hs, b.nlast
  433114:	cmp	w24, #0x2
  433118:	b.cc	433124 <ferror@plt+0x31394>  // b.lo, b.ul, b.last
  43311c:	mov	w0, #0xa                   	// #10
  433120:	bl	401d40 <putchar@plt>
  433124:	cbz	w24, 4331f4 <ferror@plt+0x31464>
  433128:	cmp	w24, #0x1
  43312c:	and	x8, x24, #0xffffffff
  433130:	mov	w9, #0x20                  	// #32
  433134:	mov	w10, #0x9                   	// #9
  433138:	mov	x23, xzr
  43313c:	csel	w21, w10, w9, hi  // hi = pmore
  433140:	lsl	x25, x8, #2
  433144:	b	433154 <ferror@plt+0x313c4>
  433148:	add	x23, x23, #0x4
  43314c:	cmp	x25, x23
  433150:	b.eq	4331f4 <ferror@plt+0x31464>  // b.none
  433154:	and	x8, x23, #0xfffffffc
  433158:	add	x0, x28, x8
  43315c:	mov	w1, #0x4                   	// #4
  433160:	bl	4415d8 <warn@@Base+0x1e8>
  433164:	ldur	w9, [x29, #-4]
  433168:	mov	x26, x0
  43316c:	and	w8, w26, #0xffffff
  433170:	adrp	x10, 475000 <warn@@Base+0x33c10>
  433174:	cmp	w8, w9
  433178:	adrp	x11, 475000 <warn@@Base+0x33c10>
  43317c:	csel	w9, wzr, w9, cc  // cc = lo, ul, last
  433180:	add	x10, x10, #0x2bb
  433184:	add	x11, x11, #0x2c2
  433188:	csel	x0, x11, x10, cc  // cc = lo, ul, last
  43318c:	sub	w2, w8, w9
  433190:	mov	w1, w21
  433194:	ubfx	w27, w26, #28, #3
  433198:	bl	401d10 <printf@plt>
  43319c:	adrp	x8, 475000 <warn@@Base+0x33c10>
  4331a0:	adrp	x9, 468000 <warn@@Base+0x26c10>
  4331a4:	cmp	w26, #0x0
  4331a8:	add	x8, x8, #0x2d2
  4331ac:	add	x9, x9, #0x5f1
  4331b0:	csel	x1, x9, x8, lt  // lt = tstop
  4331b4:	mov	w2, #0x5                   	// #5
  4331b8:	mov	x0, xzr
  4331bc:	bl	401cc0 <dcgettext@plt>
  4331c0:	mov	x26, x0
  4331c4:	mov	w0, w27
  4331c8:	bl	43f418 <ferror@plt+0x3d688>
  4331cc:	mov	x2, x0
  4331d0:	adrp	x0, 475000 <warn@@Base+0x33c10>
  4331d4:	add	x0, x0, #0x2c8
  4331d8:	mov	x1, x26
  4331dc:	bl	401d10 <printf@plt>
  4331e0:	cmp	w24, #0x2
  4331e4:	b.cc	433148 <ferror@plt+0x313b8>  // b.lo, b.ul, b.last
  4331e8:	mov	w0, #0xa                   	// #10
  4331ec:	bl	401d40 <putchar@plt>
  4331f0:	b	433148 <ferror@plt+0x313b8>
  4331f4:	ldp	x23, x25, [x29, #-24]
  4331f8:	ldr	x26, [sp, #32]
  4331fc:	adrp	x27, 475000 <warn@@Base+0x33c10>
  433200:	cmp	w24, #0x1
  433204:	add	x27, x27, #0x1fa
  433208:	b.hi	432fe8 <ferror@plt+0x31258>  // b.pmore
  43320c:	mov	w0, #0xa                   	// #10
  433210:	bl	401d40 <putchar@plt>
  433214:	b	432fe8 <ferror@plt+0x31258>
  433218:	mov	w0, #0x1                   	// #1
  43321c:	b	432c44 <ferror@plt+0x30eb4>
  433220:	sub	sp, sp, #0x120
  433224:	stp	x29, x30, [sp, #192]
  433228:	stp	x28, x27, [sp, #208]
  43322c:	stp	x26, x25, [sp, #224]
  433230:	stp	x24, x23, [sp, #240]
  433234:	stp	x22, x21, [sp, #256]
  433238:	stp	x20, x19, [sp, #272]
  43323c:	ldr	x22, [x0, #32]
  433240:	ldr	x20, [x0, #48]
  433244:	mov	x19, x1
  433248:	mov	w1, wzr
  43324c:	add	x29, sp, #0xc0
  433250:	mov	x25, x0
  433254:	bl	435ebc <ferror@plt+0x3412c>
  433258:	mov	w0, #0xa                   	// #10
  43325c:	mov	x1, x19
  433260:	bl	435168 <ferror@plt+0x333d8>
  433264:	cmp	x20, #0x1
  433268:	b.lt	433f48 <ferror@plt+0x321b8>  // b.tstop
  43326c:	add	x21, x22, x20
  433270:	mov	w23, #0x4                   	// #4
  433274:	adrp	x27, 490000 <stdout@@GLIBC_2.17+0x4180>
  433278:	mov	w24, #0x2                   	// #2
  43327c:	stur	x25, [x29, #-80]
  433280:	str	x21, [sp, #64]
  433284:	b	4332a8 <ferror@plt+0x31518>
  433288:	ldur	x0, [x29, #-48]
  43328c:	bl	401c10 <free@plt>
  433290:	ldr	x21, [sp, #64]
  433294:	mov	x22, x20
  433298:	mov	w23, #0x4                   	// #4
  43329c:	mov	w24, #0x2                   	// #2
  4332a0:	cmp	x20, x21
  4332a4:	b.cs	433f48 <ferror@plt+0x321b8>  // b.hs, b.nlast
  4332a8:	add	x26, x22, #0x4
  4332ac:	sub	w8, w21, w22
  4332b0:	cmp	x26, x21
  4332b4:	csel	w1, w23, w8, cc  // cc = lo, ul, last
  4332b8:	sub	w8, w1, #0x1
  4332bc:	cmp	w8, #0x7
  4332c0:	b.ls	4332cc <ferror@plt+0x3153c>  // b.plast
  4332c4:	mov	x20, xzr
  4332c8:	b	4332dc <ferror@plt+0x3154c>
  4332cc:	ldr	x8, [x27, #3328]
  4332d0:	mov	x0, x22
  4332d4:	blr	x8
  4332d8:	mov	x20, x0
  4332dc:	mov	w8, #0xffffffff            	// #-1
  4332e0:	cmp	x20, x8
  4332e4:	b.ne	433324 <ferror@plt+0x31594>  // b.any
  4332e8:	cmp	x26, x21
  4332ec:	add	x19, x22, #0xc
  4332f0:	cset	w8, cs  // cs = hs, nlast
  4332f4:	cmp	x19, x21
  4332f8:	cset	w9, cc  // cc = lo, ul, last
  4332fc:	orr	w8, w9, w8
  433300:	lsl	w9, w9, #3
  433304:	sub	w10, w21, w26
  433308:	cmp	w8, #0x0
  43330c:	csel	w1, w9, w10, ne  // ne = any
  433310:	sub	w8, w1, #0x1
  433314:	cmp	w8, #0x7
  433318:	b.ls	43332c <ferror@plt+0x3159c>  // b.plast
  43331c:	mov	x20, xzr
  433320:	b	43333c <ferror@plt+0x315ac>
  433324:	mov	w8, #0x4                   	// #4
  433328:	b	433344 <ferror@plt+0x315b4>
  43332c:	ldr	x8, [x27, #3328]
  433330:	mov	x0, x26
  433334:	blr	x8
  433338:	mov	x20, x0
  43333c:	mov	w8, #0x8                   	// #8
  433340:	mov	x26, x19
  433344:	stur	x8, [x29, #-32]
  433348:	ldr	x8, [x25, #32]
  43334c:	sub	x8, x26, x8
  433350:	adds	x8, x8, x20
  433354:	b.cs	433f50 <ferror@plt+0x321c0>  // b.hs, b.nlast
  433358:	ldr	x9, [x25, #48]
  43335c:	cmp	x8, x9
  433360:	b.hi	433f50 <ferror@plt+0x321c0>  // b.pmore
  433364:	cmp	x20, #0x0
  433368:	csel	w8, w20, wzr, gt
  43336c:	cmp	x20, #0x3
  433370:	csel	w1, w8, w24, lt  // lt = tstop
  433374:	sub	w8, w1, #0x1
  433378:	cmp	w8, #0x7
  43337c:	mov	w19, wzr
  433380:	b.hi	433394 <ferror@plt+0x31604>  // b.pmore
  433384:	ldr	x8, [x27, #3328]
  433388:	mov	x0, x26
  43338c:	blr	x8
  433390:	mov	x19, x0
  433394:	adrp	x1, 474000 <warn@@Base+0x32c10>
  433398:	mov	w2, #0x5                   	// #5
  43339c:	mov	x0, xzr
  4333a0:	add	x1, x1, #0xf1e
  4333a4:	bl	401cc0 <dcgettext@plt>
  4333a8:	and	x1, x19, #0xffff
  4333ac:	and	w19, w19, #0xffff
  4333b0:	bl	401d10 <printf@plt>
  4333b4:	cmp	w19, #0x5
  4333b8:	b.ne	433f98 <ferror@plt+0x32208>  // b.any
  4333bc:	sub	w8, w20, #0x2
  4333c0:	cmp	x20, #0x2
  4333c4:	csel	w8, w8, wzr, gt
  4333c8:	cmp	x20, #0x5
  4333cc:	csel	w1, w8, w24, lt  // lt = tstop
  4333d0:	sub	w8, w1, #0x1
  4333d4:	cmp	w8, #0x7
  4333d8:	mov	w0, wzr
  4333dc:	b.hi	4333ec <ferror@plt+0x3165c>  // b.pmore
  4333e0:	ldr	x8, [x27, #3328]
  4333e4:	add	x0, x26, #0x2
  4333e8:	blr	x8
  4333ec:	ands	w19, w0, #0xffff
  4333f0:	b.eq	433410 <ferror@plt+0x31680>  // b.none
  4333f4:	adrp	x1, 475000 <warn@@Base+0x33c10>
  4333f8:	mov	w2, #0x5                   	// #5
  4333fc:	mov	x0, xzr
  433400:	add	x1, x1, #0x314
  433404:	bl	401cc0 <dcgettext@plt>
  433408:	mov	w1, w19
  43340c:	bl	4413f0 <warn@@Base>
  433410:	sub	w8, w20, #0x4
  433414:	cmp	x20, #0x4
  433418:	csel	w8, w8, wzr, gt
  43341c:	cmp	x20, #0x9
  433420:	csel	w1, w8, w23, lt  // lt = tstop
  433424:	sub	w8, w1, #0x1
  433428:	cmp	w8, #0x7
  43342c:	mov	w21, wzr
  433430:	b.hi	433444 <ferror@plt+0x316b4>  // b.pmore
  433434:	ldr	x8, [x27, #3328]
  433438:	add	x0, x26, #0x4
  43343c:	blr	x8
  433440:	mov	x21, x0
  433444:	cbnz	w21, 433460 <ferror@plt+0x316d0>
  433448:	adrp	x1, 475000 <warn@@Base+0x33c10>
  43344c:	mov	w2, #0x5                   	// #5
  433450:	mov	x0, xzr
  433454:	add	x1, x1, #0x34a
  433458:	bl	401cc0 <dcgettext@plt>
  43345c:	bl	4413f0 <warn@@Base>
  433460:	sub	w8, w20, #0x8
  433464:	cmp	x20, #0x8
  433468:	csel	w8, w8, wzr, gt
  43346c:	cmp	x20, #0xd
  433470:	csel	w1, w8, w23, lt  // lt = tstop
  433474:	sub	w8, w1, #0x1
  433478:	cmp	w8, #0x7
  43347c:	mov	w24, wzr
  433480:	b.hi	433494 <ferror@plt+0x31704>  // b.pmore
  433484:	ldr	x8, [x27, #3328]
  433488:	add	x0, x26, #0x8
  43348c:	blr	x8
  433490:	mov	x24, x0
  433494:	sub	w8, w20, #0xc
  433498:	cmp	x20, #0xc
  43349c:	csel	w8, w8, wzr, gt
  4334a0:	cmp	x20, #0x11
  4334a4:	csel	w1, w8, w23, lt  // lt = tstop
  4334a8:	sub	w8, w1, #0x1
  4334ac:	cmp	w8, #0x7
  4334b0:	mov	w19, wzr
  4334b4:	b.hi	4334c8 <ferror@plt+0x31738>  // b.pmore
  4334b8:	ldr	x8, [x27, #3328]
  4334bc:	add	x0, x26, #0xc
  4334c0:	blr	x8
  4334c4:	mov	x19, x0
  4334c8:	sub	w8, w20, #0x10
  4334cc:	cmp	x20, #0x10
  4334d0:	csel	w8, w8, wzr, gt
  4334d4:	cmp	x20, #0x15
  4334d8:	csel	w1, w8, w23, lt  // lt = tstop
  4334dc:	sub	w8, w1, #0x1
  4334e0:	cmp	w8, #0x7
  4334e4:	mov	w25, wzr
  4334e8:	b.hi	4334fc <ferror@plt+0x3176c>  // b.pmore
  4334ec:	ldr	x8, [x27, #3328]
  4334f0:	add	x0, x26, #0x10
  4334f4:	blr	x8
  4334f8:	mov	x25, x0
  4334fc:	sub	w8, w20, #0x14
  433500:	cmp	x20, #0x14
  433504:	csel	w8, w8, wzr, gt
  433508:	cmp	x20, #0x19
  43350c:	csel	w1, w8, w23, lt  // lt = tstop
  433510:	sub	w8, w1, #0x1
  433514:	cmp	w8, #0x7
  433518:	stur	xzr, [x29, #-40]
  43351c:	b.hi	433530 <ferror@plt+0x317a0>  // b.pmore
  433520:	ldr	x8, [x27, #3328]
  433524:	add	x0, x26, #0x14
  433528:	blr	x8
  43352c:	stur	x0, [x29, #-40]
  433530:	sub	w8, w20, #0x18
  433534:	cmp	x20, #0x18
  433538:	csel	w8, w8, wzr, gt
  43353c:	cmp	x20, #0x1d
  433540:	csel	w1, w8, w23, lt  // lt = tstop
  433544:	sub	w8, w1, #0x1
  433548:	cmp	w8, #0x7
  43354c:	b.ls	433558 <ferror@plt+0x317c8>  // b.plast
  433550:	stur	xzr, [x29, #-56]
  433554:	b	433568 <ferror@plt+0x317d8>
  433558:	ldr	x8, [x27, #3328]
  43355c:	add	x0, x26, #0x18
  433560:	blr	x8
  433564:	stur	x0, [x29, #-56]
  433568:	sub	w8, w20, #0x1c
  43356c:	cmp	x20, #0x1c
  433570:	csel	w8, w8, wzr, gt
  433574:	cmp	x20, #0x21
  433578:	csel	w1, w8, w23, lt  // lt = tstop
  43357c:	sub	w8, w1, #0x1
  433580:	cmp	w8, #0x7
  433584:	mov	w28, wzr
  433588:	b.hi	43359c <ferror@plt+0x3180c>  // b.pmore
  43358c:	ldr	x8, [x27, #3328]
  433590:	add	x0, x26, #0x1c
  433594:	blr	x8
  433598:	mov	x28, x0
  43359c:	tst	w28, #0x3
  4335a0:	add	x20, x26, x20
  4335a4:	stur	x22, [x29, #-24]
  4335a8:	b.eq	4335d4 <ferror@plt+0x31844>  // b.none
  4335ac:	adrp	x1, 475000 <warn@@Base+0x33c10>
  4335b0:	mov	w2, #0x5                   	// #5
  4335b4:	mov	x0, xzr
  4335b8:	add	x1, x1, #0x37f
  4335bc:	bl	401cc0 <dcgettext@plt>
  4335c0:	mov	w1, w28
  4335c4:	bl	4413f0 <warn@@Base>
  4335c8:	neg	w8, w28
  4335cc:	and	w8, w8, #0x3
  4335d0:	add	w28, w8, w28
  4335d4:	adrp	x1, 475000 <warn@@Base+0x33c10>
  4335d8:	mov	w2, #0x5                   	// #5
  4335dc:	mov	x0, xzr
  4335e0:	add	x1, x1, #0x3d5
  4335e4:	stur	x24, [x29, #-64]
  4335e8:	stur	x19, [x29, #-48]
  4335ec:	add	x22, x26, #0x20
  4335f0:	bl	401cc0 <dcgettext@plt>
  4335f4:	bl	401d10 <printf@plt>
  4335f8:	mov	w23, #0x1                   	// #1
  4335fc:	cbz	w28, 43368c <ferror@plt+0x318fc>
  433600:	mov	w24, w28
  433604:	mov	x0, x22
  433608:	b	433618 <ferror@plt+0x31888>
  43360c:	subs	w24, w24, #0x1
  433610:	mov	x0, x26
  433614:	b.eq	433690 <ferror@plt+0x31900>  // b.none
  433618:	add	x26, x0, #0x1
  43361c:	cmp	x26, x20
  433620:	b.cs	43362c <ferror@plt+0x3189c>  // b.hs, b.nlast
  433624:	mov	w1, #0x1                   	// #1
  433628:	b	433640 <ferror@plt+0x318b0>
  43362c:	cmp	x0, x20
  433630:	b.cs	43363c <ferror@plt+0x318ac>  // b.hs, b.nlast
  433634:	sub	w1, w20, w0
  433638:	b	433640 <ferror@plt+0x318b0>
  43363c:	mov	w1, wzr
  433640:	sub	w8, w1, #0x1
  433644:	cmp	w8, #0x7
  433648:	b.ls	433654 <ferror@plt+0x318c4>  // b.plast
  43364c:	mov	w0, wzr
  433650:	b	43365c <ferror@plt+0x318cc>
  433654:	ldr	x8, [x27, #3328]
  433658:	blr	x8
  43365c:	and	w19, w0, #0xff
  433660:	adrp	x0, 472000 <warn@@Base+0x30c10>
  433664:	add	x0, x0, #0x82a
  433668:	mov	w1, w19
  43366c:	bl	401d10 <printf@plt>
  433670:	cbz	w19, 43360c <ferror@plt+0x3187c>
  433674:	adrp	x8, 478000 <warn@@Base+0x36c10>
  433678:	add	x8, x8, #0xef6
  43367c:	ldrh	w8, [x8, w19, uxtw #1]
  433680:	lsl	w8, w8, #27
  433684:	and	w23, w23, w8, asr #31
  433688:	b	43360c <ferror@plt+0x3187c>
  43368c:	mov	x26, x22
  433690:	cbz	w23, 4336cc <ferror@plt+0x3193c>
  433694:	adrp	x0, 475000 <warn@@Base+0x33c10>
  433698:	add	x0, x0, #0x3ea
  43369c:	bl	401d10 <printf@plt>
  4336a0:	cbz	w28, 4336c0 <ferror@plt+0x31930>
  4336a4:	mov	w19, wzr
  4336a8:	ldrb	w0, [x22, w19, uxtw]
  4336ac:	cbz	w0, 4336c0 <ferror@plt+0x31930>
  4336b0:	bl	401d40 <putchar@plt>
  4336b4:	add	w19, w19, #0x1
  4336b8:	cmp	w28, w19
  4336bc:	b.ne	4336a8 <ferror@plt+0x31918>  // b.any
  4336c0:	adrp	x0, 475000 <warn@@Base+0x33c10>
  4336c4:	add	x0, x0, #0x3ef
  4336c8:	bl	401d10 <printf@plt>
  4336cc:	mov	w0, #0xa                   	// #10
  4336d0:	bl	401d40 <putchar@plt>
  4336d4:	adrp	x1, 475000 <warn@@Base+0x33c10>
  4336d8:	mov	w2, #0x5                   	// #5
  4336dc:	mov	x0, xzr
  4336e0:	add	x1, x1, #0x143
  4336e4:	bl	401cc0 <dcgettext@plt>
  4336e8:	bl	401d10 <printf@plt>
  4336ec:	cbz	w21, 43377c <ferror@plt+0x319ec>
  4336f0:	ldur	x23, [x29, #-32]
  4336f4:	adrp	x22, 475000 <warn@@Base+0x33c10>
  4336f8:	mov	w24, wzr
  4336fc:	add	x22, x22, #0x3f2
  433700:	b	433740 <ferror@plt+0x319b0>
  433704:	ldr	x8, [x27, #3328]
  433708:	mov	x0, x26
  43370c:	blr	x8
  433710:	mov	x19, x0
  433714:	mov	w2, #0x5                   	// #5
  433718:	mov	x0, xzr
  43371c:	mov	x1, x22
  433720:	bl	401cc0 <dcgettext@plt>
  433724:	mov	w1, w24
  433728:	mov	x2, x19
  43372c:	bl	401d10 <printf@plt>
  433730:	add	w24, w24, #0x1
  433734:	cmp	w21, w24
  433738:	mov	x26, x28
  43373c:	b.eq	43378c <ferror@plt+0x319fc>  // b.none
  433740:	add	x28, x26, x23
  433744:	cmp	x28, x20
  433748:	b.cs	433754 <ferror@plt+0x319c4>  // b.hs, b.nlast
  43374c:	mov	w1, w23
  433750:	b	433768 <ferror@plt+0x319d8>
  433754:	cmp	x26, x20
  433758:	b.cs	433764 <ferror@plt+0x319d4>  // b.hs, b.nlast
  43375c:	sub	w1, w20, w26
  433760:	b	433768 <ferror@plt+0x319d8>
  433764:	mov	w1, wzr
  433768:	sub	w8, w1, #0x1
  43376c:	cmp	w8, #0x7
  433770:	b.ls	433704 <ferror@plt+0x31974>  // b.plast
  433774:	mov	x19, xzr
  433778:	b	433714 <ferror@plt+0x31984>
  43377c:	ldur	x23, [x29, #-32]
  433780:	adrp	x22, 475000 <warn@@Base+0x33c10>
  433784:	mov	x28, x26
  433788:	add	x22, x22, #0x3f2
  43378c:	mov	w0, #0xa                   	// #10
  433790:	bl	401d40 <putchar@plt>
  433794:	adrp	x1, 475000 <warn@@Base+0x33c10>
  433798:	mov	w2, #0x5                   	// #5
  43379c:	mov	x0, xzr
  4337a0:	add	x1, x1, #0x164
  4337a4:	bl	401cc0 <dcgettext@plt>
  4337a8:	bl	401d10 <printf@plt>
  4337ac:	ldur	x26, [x29, #-64]
  4337b0:	cbz	w26, 433834 <ferror@plt+0x31aa4>
  4337b4:	mov	w24, wzr
  4337b8:	b	4337f8 <ferror@plt+0x31a68>
  4337bc:	ldr	x8, [x27, #3328]
  4337c0:	mov	x0, x28
  4337c4:	blr	x8
  4337c8:	mov	x19, x0
  4337cc:	mov	w2, #0x5                   	// #5
  4337d0:	mov	x0, xzr
  4337d4:	mov	x1, x22
  4337d8:	bl	401cc0 <dcgettext@plt>
  4337dc:	mov	w1, w24
  4337e0:	mov	x2, x19
  4337e4:	bl	401d10 <printf@plt>
  4337e8:	add	w24, w24, #0x1
  4337ec:	cmp	w26, w24
  4337f0:	mov	x28, x21
  4337f4:	b.eq	433838 <ferror@plt+0x31aa8>  // b.none
  4337f8:	add	x21, x28, x23
  4337fc:	cmp	x21, x20
  433800:	b.cs	43380c <ferror@plt+0x31a7c>  // b.hs, b.nlast
  433804:	mov	w1, w23
  433808:	b	433820 <ferror@plt+0x31a90>
  43380c:	cmp	x28, x20
  433810:	b.cs	43381c <ferror@plt+0x31a8c>  // b.hs, b.nlast
  433814:	sub	w1, w20, w28
  433818:	b	433820 <ferror@plt+0x31a90>
  43381c:	mov	w1, wzr
  433820:	sub	w8, w1, #0x1
  433824:	cmp	w8, #0x7
  433828:	b.ls	4337bc <ferror@plt+0x31a2c>  // b.plast
  43382c:	mov	x19, xzr
  433830:	b	4337cc <ferror@plt+0x31a3c>
  433834:	mov	x21, x28
  433838:	mov	w0, #0xa                   	// #10
  43383c:	bl	401d40 <putchar@plt>
  433840:	adrp	x1, 475000 <warn@@Base+0x33c10>
  433844:	mov	w2, #0x5                   	// #5
  433848:	mov	x0, xzr
  43384c:	add	x1, x1, #0x3ff
  433850:	bl	401cc0 <dcgettext@plt>
  433854:	bl	401d10 <printf@plt>
  433858:	ldur	x24, [x29, #-48]
  43385c:	cbz	w24, 4338fc <ferror@plt+0x31b6c>
  433860:	ldur	x28, [x29, #-56]
  433864:	adrp	x23, 475000 <warn@@Base+0x33c10>
  433868:	mov	w26, wzr
  43386c:	add	x23, x23, #0x412
  433870:	b	4338c0 <ferror@plt+0x31b30>
  433874:	ldr	x8, [x27, #3328]
  433878:	mov	x0, x21
  43387c:	blr	x8
  433880:	mov	x19, x0
  433884:	mov	w2, #0x5                   	// #5
  433888:	mov	x0, xzr
  43388c:	mov	x1, x23
  433890:	bl	401cc0 <dcgettext@plt>
  433894:	mov	w1, w26
  433898:	bl	401d10 <printf@plt>
  43389c:	mov	w1, #0x8                   	// #8
  4338a0:	mov	x0, x19
  4338a4:	bl	43ac8c <ferror@plt+0x38efc>
  4338a8:	mov	w0, #0xa                   	// #10
  4338ac:	bl	401d40 <putchar@plt>
  4338b0:	add	w26, w26, #0x1
  4338b4:	cmp	w24, w26
  4338b8:	mov	x21, x22
  4338bc:	b.eq	433904 <ferror@plt+0x31b74>  // b.none
  4338c0:	add	x22, x21, #0x8
  4338c4:	cmp	x22, x20
  4338c8:	b.cs	4338d4 <ferror@plt+0x31b44>  // b.hs, b.nlast
  4338cc:	mov	w1, #0x8                   	// #8
  4338d0:	b	4338e8 <ferror@plt+0x31b58>
  4338d4:	cmp	x21, x20
  4338d8:	b.cs	4338e4 <ferror@plt+0x31b54>  // b.hs, b.nlast
  4338dc:	sub	w1, w20, w21
  4338e0:	b	4338e8 <ferror@plt+0x31b58>
  4338e4:	mov	w1, wzr
  4338e8:	sub	w8, w1, #0x1
  4338ec:	cmp	w8, #0x7
  4338f0:	b.ls	433874 <ferror@plt+0x31ae4>  // b.plast
  4338f4:	mov	x19, xzr
  4338f8:	b	433884 <ferror@plt+0x31af4>
  4338fc:	ldur	x28, [x29, #-56]
  433900:	mov	x22, x21
  433904:	mov	w0, #0xa                   	// #10
  433908:	bl	401d40 <putchar@plt>
  43390c:	ldur	x8, [x29, #-40]
  433910:	add	x9, x22, w25, uxtw #2
  433914:	stur	x9, [x29, #-88]
  433918:	mov	w10, w8
  43391c:	str	x10, [sp, #88]
  433920:	lsl	x19, x10, #2
  433924:	ldur	x10, [x29, #-32]
  433928:	add	x9, x9, x19
  43392c:	str	x9, [sp, #80]
  433930:	mul	w8, w8, w10
  433934:	add	x9, x9, x8
  433938:	add	x21, x9, x8
  43393c:	add	x28, x21, w28, uxtw
  433940:	cmp	x28, x20
  433944:	str	x9, [sp, #72]
  433948:	b.hi	433fb4 <ferror@plt+0x32224>  // b.pmore
  43394c:	mov	w24, w25
  433950:	mov	x26, xzr
  433954:	stur	x10, [x29, #-32]
  433958:	cbz	w25, 433974 <ferror@plt+0x31be4>
  43395c:	mov	x8, x24
  433960:	ldr	w9, [x22], #4
  433964:	cmp	w9, #0x0
  433968:	cinc	x26, x26, ne  // ne = any
  43396c:	subs	x8, x8, #0x1
  433970:	b.ne	433960 <ferror@plt+0x31bd0>  // b.any
  433974:	adrp	x1, 475000 <warn@@Base+0x33c10>
  433978:	adrp	x2, 475000 <warn@@Base+0x33c10>
  43397c:	mov	w4, #0x5                   	// #5
  433980:	mov	x0, xzr
  433984:	add	x1, x1, #0x46e
  433988:	add	x2, x2, #0x487
  43398c:	mov	x3, x24
  433990:	bl	401c70 <dcngettext@plt>
  433994:	mov	x1, x26
  433998:	mov	x2, x24
  43399c:	bl	401d10 <printf@plt>
  4339a0:	ldur	x8, [x29, #-40]
  4339a4:	cbz	w8, 433a10 <ferror@plt+0x31c80>
  4339a8:	mov	x8, xzr
  4339ac:	mov	x9, xzr
  4339b0:	mov	x24, xzr
  4339b4:	mov	x27, xzr
  4339b8:	mov	w11, wzr
  4339bc:	b	4339e4 <ferror@plt+0x31c54>
  4339c0:	add	x11, x9, #0x1
  4339c4:	cmp	x24, x11
  4339c8:	add	x27, x27, #0x1
  4339cc:	csinc	x24, x24, x9, hi  // hi = pmore
  4339d0:	mov	x9, x11
  4339d4:	add	x8, x8, #0x4
  4339d8:	cmp	x19, x8
  4339dc:	mov	w11, w10
  4339e0:	b.eq	433a18 <ferror@plt+0x31c88>  // b.none
  4339e4:	ldur	x10, [x29, #-88]
  4339e8:	ldr	w10, [x10, x8]
  4339ec:	cbz	x8, 4339d4 <ferror@plt+0x31c44>
  4339f0:	udiv	w12, w11, w25
  4339f4:	udiv	w13, w10, w25
  4339f8:	msub	w11, w12, w25, w11
  4339fc:	msub	w12, w13, w25, w10
  433a00:	cmp	w11, w12
  433a04:	b.eq	4339c0 <ferror@plt+0x31c30>  // b.none
  433a08:	mov	x9, xzr
  433a0c:	b	4339d4 <ferror@plt+0x31c44>
  433a10:	mov	x27, xzr
  433a14:	mov	x24, xzr
  433a18:	adrp	x1, 475000 <warn@@Base+0x33c10>
  433a1c:	mov	w2, #0x5                   	// #5
  433a20:	mov	x0, xzr
  433a24:	add	x1, x1, #0x4a1
  433a28:	bl	401cc0 <dcgettext@plt>
  433a2c:	ldr	x19, [sp, #88]
  433a30:	mov	x2, x27
  433a34:	mov	x3, x24
  433a38:	mov	x1, x19
  433a3c:	bl	401d10 <printf@plt>
  433a40:	add	x8, x27, x26
  433a44:	cmp	x8, x19
  433a48:	b.ne	434028 <ferror@plt+0x32298>  // b.any
  433a4c:	ldur	x25, [x29, #-80]
  433a50:	mov	x24, xzr
  433a54:	mov	x23, xzr
  433a58:	adrp	x27, 490000 <stdout@@GLIBC_2.17+0x4180>
  433a5c:	stur	xzr, [x29, #-48]
  433a60:	b	433a6c <ferror@plt+0x31cdc>
  433a64:	mov	w8, wzr
  433a68:	tbz	w8, #0, 433bb8 <ferror@plt+0x31e28>
  433a6c:	sub	x3, x29, #0xc
  433a70:	sub	x4, x29, #0x10
  433a74:	mov	x0, x21
  433a78:	mov	x1, x28
  433a7c:	mov	w2, wzr
  433a80:	bl	42b410 <ferror@plt+0x29680>
  433a84:	mov	x26, x0
  433a88:	ldp	w0, w8, [x29, #-16]
  433a8c:	add	x21, x21, x8
  433a90:	bl	4363b8 <ferror@plt+0x34628>
  433a94:	cbz	x26, 433a64 <ferror@plt+0x31cd4>
  433a98:	cmp	x24, x23
  433a9c:	b.ne	433ac0 <ferror@plt+0x31d30>  // b.any
  433aa0:	lsl	x8, x23, #1
  433aa4:	ldur	x0, [x29, #-48]
  433aa8:	cmp	x8, #0x100
  433aac:	mov	w9, #0x100                 	// #256
  433ab0:	csel	x23, x8, x9, hi  // hi = pmore
  433ab4:	lsl	x1, x23, #4
  433ab8:	bl	444770 <warn@@Base+0x3380>
  433abc:	stur	x0, [x29, #-48]
  433ac0:	cmp	x24, x23
  433ac4:	b.cs	434008 <ferror@plt+0x32278>  // b.hs, b.nlast
  433ac8:	ldur	x8, [x29, #-48]
  433acc:	cmp	x24, #0x1
  433ad0:	add	x19, x8, x24, lsl #4
  433ad4:	b.lt	433b18 <ferror@plt+0x31d88>  // b.tstop
  433ad8:	ldr	x9, [x8], #16
  433adc:	cmp	x9, x26
  433ae0:	b.eq	433af0 <ferror@plt+0x31d60>  // b.none
  433ae4:	cmp	x8, x19
  433ae8:	b.cc	433ad8 <ferror@plt+0x31d48>  // b.lo, b.ul, b.last
  433aec:	b	433b18 <ferror@plt+0x31d88>
  433af0:	adrp	x1, 475000 <warn@@Base+0x33c10>
  433af4:	mov	w2, #0x5                   	// #5
  433af8:	mov	x0, xzr
  433afc:	add	x1, x1, #0x57f
  433b00:	bl	401cc0 <dcgettext@plt>
  433b04:	ldr	x8, [x25, #32]
  433b08:	ldur	x9, [x29, #-24]
  433b0c:	mov	x1, x26
  433b10:	sub	x2, x9, x8
  433b14:	bl	4413f0 <warn@@Base>
  433b18:	sub	x3, x29, #0xc
  433b1c:	mov	x0, x21
  433b20:	mov	x1, x28
  433b24:	mov	w2, wzr
  433b28:	mov	x4, xzr
  433b2c:	mov	x22, x25
  433b30:	mov	x25, x27
  433b34:	mov	x27, x24
  433b38:	stp	x26, x21, [x19]
  433b3c:	bl	42b410 <ferror@plt+0x29680>
  433b40:	ldur	w8, [x29, #-12]
  433b44:	add	x21, x21, x8
  433b48:	sub	x3, x29, #0xc
  433b4c:	sub	x4, x29, #0x10
  433b50:	mov	x0, x21
  433b54:	mov	x1, x28
  433b58:	mov	w2, wzr
  433b5c:	bl	42b410 <ferror@plt+0x29680>
  433b60:	mov	x19, x0
  433b64:	ldp	w0, w8, [x29, #-16]
  433b68:	add	x21, x21, x8
  433b6c:	bl	4363b8 <ferror@plt+0x34628>
  433b70:	sub	x3, x29, #0xc
  433b74:	sub	x4, x29, #0x10
  433b78:	mov	x0, x21
  433b7c:	mov	x1, x28
  433b80:	mov	w2, wzr
  433b84:	bl	42b410 <ferror@plt+0x29680>
  433b88:	mov	x24, x0
  433b8c:	ldp	w0, w8, [x29, #-16]
  433b90:	add	x21, x21, x8
  433b94:	bl	4363b8 <ferror@plt+0x34628>
  433b98:	orr	x8, x24, x19
  433b9c:	cbnz	x8, 433b48 <ferror@plt+0x31db8>
  433ba0:	mov	x24, x27
  433ba4:	add	x24, x27, #0x1
  433ba8:	mov	w8, #0x1                   	// #1
  433bac:	mov	x27, x25
  433bb0:	mov	x25, x22
  433bb4:	tbnz	w8, #0, 433a6c <ferror@plt+0x31cdc>
  433bb8:	adrp	x1, 475000 <warn@@Base+0x33c10>
  433bbc:	mov	w2, #0x5                   	// #5
  433bc0:	mov	x0, xzr
  433bc4:	add	x1, x1, #0x193
  433bc8:	bl	401cc0 <dcgettext@plt>
  433bcc:	bl	401d10 <printf@plt>
  433bd0:	ldp	x8, x10, [x29, #-40]
  433bd4:	cbz	w8, 433288 <ferror@plt+0x314f8>
  433bd8:	ldur	x8, [x29, #-48]
  433bdc:	cmp	x24, #0x0
  433be0:	mov	x22, xzr
  433be4:	cset	w9, gt
  433be8:	add	x21, x8, x24, lsl #4
  433bec:	add	x8, x8, #0x10
  433bf0:	stur	w9, [x29, #-56]
  433bf4:	stp	x24, x8, [x29, #-72]
  433bf8:	b	433c24 <ferror@plt+0x31e94>
  433bfc:	cmp	w22, #0x0
  433c00:	b.le	433c50 <ferror@plt+0x31ec0>
  433c04:	mov	w0, #0xa                   	// #10
  433c08:	bl	401d40 <putchar@plt>
  433c0c:	ldp	x8, x22, [sp, #88]
  433c10:	ldur	x10, [x29, #-32]
  433c14:	adrp	x27, 490000 <stdout@@GLIBC_2.17+0x4180>
  433c18:	add	x22, x22, #0x1
  433c1c:	cmp	x22, x8
  433c20:	b.eq	433288 <ferror@plt+0x314f8>  // b.none
  433c24:	ldr	x8, [sp, #80]
  433c28:	mul	w19, w10, w22
  433c2c:	mov	w1, w10
  433c30:	add	x0, x8, x19
  433c34:	add	x8, x0, x10
  433c38:	cmp	x8, x20
  433c3c:	b.cc	433c70 <ferror@plt+0x31ee0>  // b.lo, b.ul, b.last
  433c40:	cmp	x0, x20
  433c44:	b.cs	433c6c <ferror@plt+0x31edc>  // b.hs, b.nlast
  433c48:	sub	w1, w20, w0
  433c4c:	b	433c70 <ferror@plt+0x31ee0>
  433c50:	adrp	x1, 475000 <warn@@Base+0x33c10>
  433c54:	mov	w2, #0x5                   	// #5
  433c58:	mov	x0, xzr
  433c5c:	add	x1, x1, #0x619
  433c60:	bl	401cc0 <dcgettext@plt>
  433c64:	bl	401d10 <printf@plt>
  433c68:	b	433c04 <ferror@plt+0x31e74>
  433c6c:	mov	w1, wzr
  433c70:	sub	w8, w1, #0x1
  433c74:	cmp	w8, #0x7
  433c78:	b.ls	433c84 <ferror@plt+0x31ef4>  // b.plast
  433c7c:	mov	x24, xzr
  433c80:	b	433c98 <ferror@plt+0x31f08>
  433c84:	ldr	x8, [x27, #3328]
  433c88:	mov	x23, x10
  433c8c:	blr	x8
  433c90:	mov	x10, x23
  433c94:	mov	x24, x0
  433c98:	ldr	x8, [sp, #72]
  433c9c:	mov	w1, w10
  433ca0:	add	x0, x8, x19
  433ca4:	add	x8, x0, x10
  433ca8:	cmp	x8, x20
  433cac:	b.cc	433cc4 <ferror@plt+0x31f34>  // b.lo, b.ul, b.last
  433cb0:	cmp	x0, x20
  433cb4:	b.cs	433cc0 <ferror@plt+0x31f30>  // b.hs, b.nlast
  433cb8:	sub	w1, w20, w0
  433cbc:	b	433cc4 <ferror@plt+0x31f34>
  433cc0:	mov	w1, wzr
  433cc4:	sub	w8, w1, #0x1
  433cc8:	cmp	w8, #0x7
  433ccc:	b.ls	433cd8 <ferror@plt+0x31f48>  // b.plast
  433cd0:	mov	x19, xzr
  433cd4:	b	433ce4 <ferror@plt+0x31f54>
  433cd8:	ldr	x8, [x27, #3328]
  433cdc:	blr	x8
  433ce0:	mov	x19, x0
  433ce4:	ldur	x8, [x29, #-88]
  433ce8:	mov	x0, x24
  433cec:	ldr	w26, [x8, x22, lsl #2]
  433cf0:	bl	438478 <ferror@plt+0x366e8>
  433cf4:	mov	x3, x0
  433cf8:	adrp	x0, 475000 <warn@@Base+0x33c10>
  433cfc:	add	x0, x0, #0x5c0
  433d00:	mov	w1, w22
  433d04:	mov	w2, w26
  433d08:	str	x22, [sp, #96]
  433d0c:	bl	401d10 <printf@plt>
  433d10:	ldur	x24, [x29, #-72]
  433d14:	add	x26, x28, x19
  433d18:	mov	x23, #0xffffffffffffffff    	// #-1
  433d1c:	mov	w22, #0xfffffffe            	// #-2
  433d20:	stur	x26, [x29, #-40]
  433d24:	b	433d3c <ferror@plt+0x31fac>
  433d28:	ldur	x26, [x29, #-40]
  433d2c:	mov	w8, wzr
  433d30:	mov	w22, wzr
  433d34:	mov	x23, x27
  433d38:	cbnz	w8, 433bfc <ferror@plt+0x31e6c>
  433d3c:	sub	x3, x29, #0xc
  433d40:	sub	x4, x29, #0x10
  433d44:	mov	x0, x26
  433d48:	mov	x1, x20
  433d4c:	mov	w2, wzr
  433d50:	bl	42b410 <ferror@plt+0x29680>
  433d54:	ldp	w8, w19, [x29, #-16]
  433d58:	mov	x27, x0
  433d5c:	mov	w0, w8
  433d60:	bl	4363b8 <ferror@plt+0x34628>
  433d64:	cmn	w22, #0x1
  433d68:	b.eq	433d28 <ferror@plt+0x31f98>  // b.none
  433d6c:	add	x26, x26, x19
  433d70:	cbz	x27, 433f30 <ferror@plt+0x321a0>
  433d74:	tbnz	w22, #31, 433da4 <ferror@plt+0x32014>
  433d78:	cmp	x23, #0x0
  433d7c:	adrp	x8, 466000 <warn@@Base+0x24c10>
  433d80:	adrp	x9, 454000 <warn@@Base+0x12c10>
  433d84:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  433d88:	add	x8, x8, #0x213
  433d8c:	add	x9, x9, #0x5d
  433d90:	adrp	x0, 475000 <warn@@Base+0x33c10>
  433d94:	csel	x1, x9, x8, eq  // eq = none
  433d98:	add	x0, x0, #0x5d0
  433d9c:	mov	x2, x27
  433da0:	bl	401d10 <printf@plt>
  433da4:	cmp	x24, #0x1
  433da8:	b.lt	433f08 <ferror@plt+0x32178>  // b.tstop
  433dac:	ldur	x10, [x29, #-48]
  433db0:	ldur	x9, [x29, #-64]
  433db4:	ldr	x8, [x10]
  433db8:	cmp	x8, x27
  433dbc:	ldur	w8, [x29, #-56]
  433dc0:	b.eq	433de0 <ferror@plt+0x32050>  // b.none
  433dc4:	cmp	x9, x21
  433dc8:	cset	w8, cc  // cc = lo, ul, last
  433dcc:	b.cs	433f08 <ferror@plt+0x32178>  // b.hs, b.nlast
  433dd0:	ldr	x10, [x9], #16
  433dd4:	cmp	x10, x27
  433dd8:	b.ne	433dc4 <ferror@plt+0x32034>  // b.any
  433ddc:	sub	x10, x9, #0x10
  433de0:	tbz	w8, #0, 433f08 <ferror@plt+0x32178>
  433de4:	ldr	x24, [x10, #8]
  433de8:	sub	x3, x29, #0xc
  433dec:	sub	x4, x29, #0x10
  433df0:	mov	x1, x28
  433df4:	mov	x0, x24
  433df8:	mov	w2, wzr
  433dfc:	bl	42b410 <ferror@plt+0x29680>
  433e00:	mov	x19, x0
  433e04:	ldp	w0, w8, [x29, #-16]
  433e08:	add	x27, x24, x8
  433e0c:	bl	4363b8 <ferror@plt+0x34628>
  433e10:	tbnz	w22, #31, 433e2c <ferror@plt+0x3209c>
  433e14:	mov	x0, x19
  433e18:	bl	4363f4 <ferror@plt+0x34664>
  433e1c:	mov	x1, x0
  433e20:	adrp	x0, 472000 <warn@@Base+0x30c10>
  433e24:	add	x0, x0, #0x332
  433e28:	bl	401d10 <printf@plt>
  433e2c:	lsr	w25, w22, #31
  433e30:	b	433e90 <ferror@plt+0x32100>
  433e34:	mov	w8, #0xffffffff            	// #-1
  433e38:	str	w8, [sp, #56]
  433e3c:	mov	w8, #0x3d                  	// #61
  433e40:	strb	w8, [sp, #48]
  433e44:	mov	w8, #0x5                   	// #5
  433e48:	str	w8, [sp, #8]
  433e4c:	ldur	x8, [x29, #-32]
  433e50:	ldur	x3, [x29, #-24]
  433e54:	mov	x0, xzr
  433e58:	mov	x1, x24
  433e5c:	mov	x2, xzr
  433e60:	mov	x4, x26
  433e64:	mov	x5, x20
  433e68:	mov	x6, xzr
  433e6c:	mov	x7, xzr
  433e70:	stp	xzr, xzr, [sp, #32]
  433e74:	str	w25, [sp, #24]
  433e78:	str	xzr, [sp, #16]
  433e7c:	str	x8, [sp]
  433e80:	bl	436778 <ferror@plt+0x349e8>
  433e84:	mov	x26, x0
  433e88:	mov	w8, #0x1                   	// #1
  433e8c:	tbz	w8, #0, 433f38 <ferror@plt+0x321a8>
  433e90:	sub	x3, x29, #0xc
  433e94:	sub	x4, x29, #0x10
  433e98:	mov	x0, x27
  433e9c:	mov	x1, x28
  433ea0:	mov	w2, wzr
  433ea4:	bl	42b410 <ferror@plt+0x29680>
  433ea8:	mov	x19, x0
  433eac:	ldp	w0, w8, [x29, #-16]
  433eb0:	add	x27, x27, x8
  433eb4:	bl	4363b8 <ferror@plt+0x34628>
  433eb8:	sub	x3, x29, #0xc
  433ebc:	sub	x4, x29, #0x10
  433ec0:	mov	x0, x27
  433ec4:	mov	x1, x28
  433ec8:	mov	w2, wzr
  433ecc:	bl	42b410 <ferror@plt+0x29680>
  433ed0:	mov	x24, x0
  433ed4:	ldp	w0, w8, [x29, #-16]
  433ed8:	add	x27, x27, x8
  433edc:	bl	4363b8 <ferror@plt+0x34628>
  433ee0:	orr	x8, x24, x19
  433ee4:	cbz	x8, 433e8c <ferror@plt+0x320fc>
  433ee8:	tbnz	w22, #31, 433e34 <ferror@plt+0x320a4>
  433eec:	mov	x0, x19
  433ef0:	bl	4412bc <ferror@plt+0x3f52c>
  433ef4:	mov	x1, x0
  433ef8:	adrp	x0, 472000 <warn@@Base+0x30c10>
  433efc:	add	x0, x0, #0x332
  433f00:	bl	401d10 <printf@plt>
  433f04:	b	433e34 <ferror@plt+0x320a4>
  433f08:	adrp	x1, 475000 <warn@@Base+0x33c10>
  433f0c:	mov	w2, #0x5                   	// #5
  433f10:	mov	x0, xzr
  433f14:	add	x1, x1, #0x5d8
  433f18:	bl	401cc0 <dcgettext@plt>
  433f1c:	ldr	x8, [x25, #32]
  433f20:	ldur	x9, [x29, #-24]
  433f24:	mov	x1, x27
  433f28:	sub	x2, x9, x8
  433f2c:	bl	4413f0 <warn@@Base>
  433f30:	mov	w8, #0x1                   	// #1
  433f34:	b	433d38 <ferror@plt+0x31fa8>
  433f38:	ldp	x25, x24, [x29, #-80]
  433f3c:	mov	w8, wzr
  433f40:	add	w22, w22, #0x1
  433f44:	b	433d38 <ferror@plt+0x31fa8>
  433f48:	mov	w0, #0x1                   	// #1
  433f4c:	b	433fe8 <ferror@plt+0x32258>
  433f50:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  433f54:	add	x1, x1, #0xda3
  433f58:	mov	w2, #0x5                   	// #5
  433f5c:	mov	x0, xzr
  433f60:	bl	401cc0 <dcgettext@plt>
  433f64:	ldr	x8, [x25, #32]
  433f68:	ldr	x21, [x25, #16]
  433f6c:	mov	x19, x0
  433f70:	adrp	x0, 474000 <warn@@Base+0x32c10>
  433f74:	add	x0, x0, #0x6a
  433f78:	mov	x1, x20
  433f7c:	sub	x22, x22, x8
  433f80:	bl	436148 <ferror@plt+0x343b8>
  433f84:	mov	x3, x0
  433f88:	mov	x0, x19
  433f8c:	mov	x1, x21
  433f90:	mov	x2, x22
  433f94:	b	433fe0 <ferror@plt+0x32250>
  433f98:	adrp	x1, 475000 <warn@@Base+0x33c10>
  433f9c:	add	x1, x1, #0x2d9
  433fa0:	mov	w2, #0x5                   	// #5
  433fa4:	mov	x0, xzr
  433fa8:	bl	401cc0 <dcgettext@plt>
  433fac:	bl	4413f0 <warn@@Base>
  433fb0:	b	433fe4 <ferror@plt+0x32254>
  433fb4:	adrp	x1, 475000 <warn@@Base+0x33c10>
  433fb8:	add	x1, x1, #0x419
  433fbc:	mov	w2, #0x5                   	// #5
  433fc0:	mov	x0, xzr
  433fc4:	bl	401cc0 <dcgettext@plt>
  433fc8:	ldur	x8, [x29, #-80]
  433fcc:	ldur	x9, [x29, #-24]
  433fd0:	ldr	x8, [x8, #32]
  433fd4:	sub	x1, x28, x8
  433fd8:	sub	x2, x20, x8
  433fdc:	sub	x3, x9, x8
  433fe0:	bl	4413f0 <warn@@Base>
  433fe4:	mov	w0, wzr
  433fe8:	ldp	x20, x19, [sp, #272]
  433fec:	ldp	x22, x21, [sp, #256]
  433ff0:	ldp	x24, x23, [sp, #240]
  433ff4:	ldp	x26, x25, [sp, #224]
  433ff8:	ldp	x28, x27, [sp, #208]
  433ffc:	ldp	x29, x30, [sp, #192]
  434000:	add	sp, sp, #0x120
  434004:	ret
  434008:	adrp	x0, 475000 <warn@@Base+0x33c10>
  43400c:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  434010:	adrp	x3, 475000 <warn@@Base+0x33c10>
  434014:	add	x0, x0, #0x552
  434018:	add	x1, x1, #0x7b
  43401c:	add	x3, x3, #0x51a
  434020:	mov	w2, #0x2323                	// #8995
  434024:	bl	401d20 <__assert_fail@plt>
  434028:	adrp	x0, 475000 <warn@@Base+0x33c10>
  43402c:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  434030:	adrp	x3, 475000 <warn@@Base+0x33c10>
  434034:	add	x0, x0, #0x4ea
  434038:	add	x1, x1, #0x7b
  43403c:	add	x3, x3, #0x51a
  434040:	mov	w2, #0x2308                	// #8968
  434044:	bl	401d20 <__assert_fail@plt>
  434048:	stp	x29, x30, [sp, #-16]!
  43404c:	ldr	w2, [x0, #56]
  434050:	mov	w4, #0x1                   	// #1
  434054:	mov	w3, wzr
  434058:	mov	x29, sp
  43405c:	bl	42bca4 <ferror@plt+0x29f14>
  434060:	ldp	x29, x30, [sp], #16
  434064:	ret
  434068:	stp	x29, x30, [sp, #-32]!
  43406c:	ldr	x8, [x0, #48]
  434070:	str	x19, [sp, #16]
  434074:	mov	x29, sp
  434078:	cbz	x8, 434084 <ferror@plt+0x322f4>
  43407c:	mov	w0, #0x1                   	// #1
  434080:	b	4340a8 <ferror@plt+0x32318>
  434084:	adrp	x1, 474000 <warn@@Base+0x32c10>
  434088:	mov	x19, x0
  43408c:	add	x1, x1, #0x681
  434090:	mov	w2, #0x5                   	// #5
  434094:	mov	x0, xzr
  434098:	bl	401cc0 <dcgettext@plt>
  43409c:	ldr	x1, [x19, #16]
  4340a0:	bl	401d10 <printf@plt>
  4340a4:	mov	w0, wzr
  4340a8:	ldr	x19, [sp, #16]
  4340ac:	ldp	x29, x30, [sp], #32
  4340b0:	ret
  4340b4:	sub	sp, sp, #0x70
  4340b8:	stp	x29, x30, [sp, #16]
  4340bc:	stp	x28, x27, [sp, #32]
  4340c0:	stp	x26, x25, [sp, #48]
  4340c4:	stp	x24, x23, [sp, #64]
  4340c8:	stp	x22, x21, [sp, #80]
  4340cc:	stp	x20, x19, [sp, #96]
  4340d0:	ldr	x8, [x0, #48]
  4340d4:	mov	x19, x0
  4340d8:	add	x29, sp, #0x10
  4340dc:	cbz	x8, 43419c <ferror@plt+0x3240c>
  4340e0:	mov	x0, x1
  4340e4:	bl	43ad70 <ferror@plt+0x38fe0>
  4340e8:	cbz	w0, 4341c0 <ferror@plt+0x32430>
  4340ec:	mov	x0, x19
  4340f0:	mov	w1, wzr
  4340f4:	bl	435ebc <ferror@plt+0x3412c>
  4340f8:	adrp	x24, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4340fc:	ldr	w8, [x24, #312]
  434100:	mov	w1, #0x8                   	// #8
  434104:	add	w0, w8, #0x1
  434108:	bl	444720 <warn@@Base+0x3330>
  43410c:	ldr	w8, [x24, #312]
  434110:	mov	x20, x0
  434114:	cbz	w8, 4341e4 <ferror@plt+0x32454>
  434118:	adrp	x22, 475000 <warn@@Base+0x33c10>
  43411c:	mov	x21, xzr
  434120:	mov	w23, wzr
  434124:	mov	w25, #0x20                  	// #32
  434128:	adrp	x26, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43412c:	mov	w27, #0xffffffff            	// #-1
  434130:	add	x22, x22, #0x63e
  434134:	b	434158 <ferror@plt+0x323c8>
  434138:	add	w9, w23, #0x1
  43413c:	str	x8, [x20, w23, uxtw #3]
  434140:	mov	w23, w9
  434144:	ldr	w8, [x24, #312]
  434148:	add	x21, x21, #0x1
  43414c:	add	x25, x25, #0x68
  434150:	cmp	x21, x8
  434154:	b.cs	4341e8 <ferror@plt+0x32458>  // b.hs, b.nlast
  434158:	ldr	x8, [x26, #304]
  43415c:	add	x8, x8, x25
  434160:	ldr	x9, [x8], #-32
  434164:	cmp	x9, x27
  434168:	b.eq	434144 <ferror@plt+0x323b4>  // b.none
  43416c:	ldr	x10, [x19, #48]
  434170:	cmp	x9, x10
  434174:	b.cc	434138 <ferror@plt+0x323a8>  // b.lo, b.ul, b.last
  434178:	mov	w2, #0x5                   	// #5
  43417c:	mov	x0, xzr
  434180:	mov	x1, x22
  434184:	bl	401cc0 <dcgettext@plt>
  434188:	ldr	x8, [x26, #304]
  43418c:	mov	w2, w21
  434190:	ldr	x1, [x8, x25]
  434194:	bl	4413f0 <warn@@Base>
  434198:	b	434144 <ferror@plt+0x323b4>
  43419c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4341a0:	add	x1, x1, #0x681
  4341a4:	mov	w2, #0x5                   	// #5
  4341a8:	mov	x0, xzr
  4341ac:	bl	401cc0 <dcgettext@plt>
  4341b0:	ldr	x1, [x19, #16]
  4341b4:	bl	401d10 <printf@plt>
  4341b8:	mov	w0, wzr
  4341bc:	b	434330 <ferror@plt+0x325a0>
  4341c0:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4341c4:	add	x1, x1, #0x71d
  4341c8:	mov	w2, #0x5                   	// #5
  4341cc:	mov	x0, xzr
  4341d0:	bl	401cc0 <dcgettext@plt>
  4341d4:	ldr	x1, [x19, #16]
  4341d8:	bl	4413f0 <warn@@Base>
  4341dc:	mov	w0, wzr
  4341e0:	b	434330 <ferror@plt+0x325a0>
  4341e4:	mov	w23, wzr
  4341e8:	mov	w0, #0x68                  	// #104
  4341ec:	bl	4446ec <warn@@Base+0x32fc>
  4341f0:	str	x0, [x20, w23, uxtw #3]
  4341f4:	ldr	x8, [x19, #48]
  4341f8:	mov	w21, w23
  4341fc:	adrp	x3, 441000 <ferror@plt+0x3f270>
  434200:	add	x3, x3, #0x314
  434204:	str	x8, [x0, #32]
  434208:	mov	w2, #0x8                   	// #8
  43420c:	mov	x0, x20
  434210:	mov	x1, x21
  434214:	str	x19, [sp, #8]
  434218:	bl	4019f0 <qsort@plt>
  43421c:	cbz	w23, 43431c <ferror@plt+0x3258c>
  434220:	adrp	x25, 475000 <warn@@Base+0x33c10>
  434224:	mov	x23, xzr
  434228:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4180>
  43422c:	add	x25, x25, #0x6ac
  434230:	b	43423c <ferror@plt+0x324ac>
  434234:	cmp	x23, x21
  434238:	b.eq	43431c <ferror@plt+0x3258c>  // b.none
  43423c:	lsl	x19, x23, #3
  434240:	ldr	x8, [x20, x19]
  434244:	adrp	x1, 475000 <warn@@Base+0x33c10>
  434248:	mov	w2, #0x5                   	// #5
  43424c:	mov	x0, xzr
  434250:	ldr	w26, [x8]
  434254:	add	x1, x1, #0x674
  434258:	bl	401cc0 <dcgettext@plt>
  43425c:	ldr	x8, [x20, x19]
  434260:	mov	x27, x0
  434264:	adrp	x0, 474000 <warn@@Base+0x32c10>
  434268:	add	x0, x0, #0x6a
  43426c:	ldr	x1, [x8, #16]
  434270:	bl	436148 <ferror@plt+0x343b8>
  434274:	mov	x1, x0
  434278:	mov	x0, x27
  43427c:	bl	401d10 <printf@plt>
  434280:	adrp	x1, 475000 <warn@@Base+0x33c10>
  434284:	mov	w2, #0x5                   	// #5
  434288:	mov	x0, xzr
  43428c:	add	x1, x1, #0x69c
  434290:	bl	401cc0 <dcgettext@plt>
  434294:	bl	401d10 <printf@plt>
  434298:	add	x23, x23, #0x1
  43429c:	ldr	x8, [x20, x19]
  4342a0:	ldr	x9, [x20, x23, lsl #3]
  4342a4:	ldr	x8, [x8, #32]
  4342a8:	ldr	x9, [x9, #32]
  4342ac:	cmp	x8, x9
  4342b0:	b.ge	434234 <ferror@plt+0x324a4>  // b.tcont
  4342b4:	ldr	x10, [sp, #8]
  4342b8:	mov	w27, wzr
  4342bc:	ldr	x10, [x10, #32]
  4342c0:	add	x19, x10, x9
  4342c4:	add	x28, x10, x8
  4342c8:	ldr	x8, [x24, #3328]
  4342cc:	mov	x0, x28
  4342d0:	mov	w1, w26
  4342d4:	blr	x8
  4342d8:	mov	x22, x0
  4342dc:	mov	w2, #0x5                   	// #5
  4342e0:	mov	x0, xzr
  4342e4:	mov	x1, x25
  4342e8:	bl	401cc0 <dcgettext@plt>
  4342ec:	mov	w1, w27
  4342f0:	bl	401d10 <printf@plt>
  4342f4:	mov	x0, x22
  4342f8:	mov	w1, w26
  4342fc:	bl	43ac8c <ferror@plt+0x38efc>
  434300:	mov	w0, #0xa                   	// #10
  434304:	bl	401d40 <putchar@plt>
  434308:	add	x28, x28, x26
  43430c:	cmp	x28, x19
  434310:	add	w27, w27, #0x1
  434314:	b.cc	4342c8 <ferror@plt+0x32538>  // b.lo, b.ul, b.last
  434318:	b	434234 <ferror@plt+0x324a4>
  43431c:	mov	w0, #0xa                   	// #10
  434320:	bl	401d40 <putchar@plt>
  434324:	mov	x0, x20
  434328:	bl	401c10 <free@plt>
  43432c:	mov	w0, #0x1                   	// #1
  434330:	ldp	x20, x19, [sp, #96]
  434334:	ldp	x22, x21, [sp, #80]
  434338:	ldp	x24, x23, [sp, #64]
  43433c:	ldp	x26, x25, [sp, #48]
  434340:	ldp	x28, x27, [sp, #32]
  434344:	ldp	x29, x30, [sp, #16]
  434348:	add	sp, sp, #0x70
  43434c:	ret
  434350:	stp	x29, x30, [sp, #-16]!
  434354:	mov	w1, #0x1                   	// #1
  434358:	mov	x29, sp
  43435c:	bl	435238 <ferror@plt+0x334a8>
  434360:	ldp	x29, x30, [sp], #16
  434364:	ret
  434368:	stp	x29, x30, [sp, #-64]!
  43436c:	mov	w1, wzr
  434370:	str	x23, [sp, #16]
  434374:	stp	x22, x21, [sp, #32]
  434378:	stp	x20, x19, [sp, #48]
  43437c:	mov	x29, sp
  434380:	mov	x19, x0
  434384:	bl	435ebc <ferror@plt+0x3412c>
  434388:	ldr	x20, [x19, #32]
  43438c:	ldr	x22, [x19, #48]
  434390:	mov	x0, x20
  434394:	mov	x1, x22
  434398:	bl	401980 <strnlen@plt>
  43439c:	and	x23, x0, #0xffffffff
  4343a0:	cmp	x23, x22
  4343a4:	b.ne	4343c8 <ferror@plt+0x32638>  // b.any
  4343a8:	adrp	x1, 475000 <warn@@Base+0x33c10>
  4343ac:	add	x1, x1, #0x6b2
  4343b0:	mov	w2, #0x5                   	// #5
  4343b4:	mov	x0, xzr
  4343b8:	bl	401cc0 <dcgettext@plt>
  4343bc:	bl	4413f0 <warn@@Base>
  4343c0:	mov	w0, wzr
  4343c4:	b	43450c <ferror@plt+0x3277c>
  4343c8:	adrp	x1, 475000 <warn@@Base+0x33c10>
  4343cc:	mov	x21, x0
  4343d0:	add	x1, x1, #0x6dd
  4343d4:	mov	w2, #0x5                   	// #5
  4343d8:	mov	x0, xzr
  4343dc:	bl	401cc0 <dcgettext@plt>
  4343e0:	mov	x1, x20
  4343e4:	bl	401d10 <printf@plt>
  4343e8:	ldr	x0, [x19, #16]
  4343ec:	adrp	x1, 453000 <warn@@Base+0x11c10>
  4343f0:	add	x1, x1, #0xa45
  4343f4:	mov	w2, #0xe                   	// #14
  4343f8:	bl	401a90 <strncmp@plt>
  4343fc:	cbz	w0, 434430 <ferror@plt+0x326a0>
  434400:	ldr	x8, [x19, #48]
  434404:	add	w9, w21, #0x1
  434408:	sub	x20, x8, x9
  43440c:	cmp	x20, #0x13
  434410:	b.hi	434454 <ferror@plt+0x326c4>  // b.pmore
  434414:	adrp	x1, 475000 <warn@@Base+0x33c10>
  434418:	add	x1, x1, #0x768
  43441c:	mov	w2, #0x5                   	// #5
  434420:	mov	x0, xzr
  434424:	bl	401cc0 <dcgettext@plt>
  434428:	mov	x1, x20
  43442c:	b	4344f4 <ferror@plt+0x32764>
  434430:	ldr	x9, [x19, #48]
  434434:	add	w8, w21, #0x4
  434438:	and	w8, w8, #0xfffffffc
  43443c:	add	w21, w8, #0x4
  434440:	cmp	x9, x21
  434444:	b.cs	434498 <ferror@plt+0x32708>  // b.hs, b.nlast
  434448:	adrp	x1, 475000 <warn@@Base+0x33c10>
  43444c:	add	x1, x1, #0x6fd
  434450:	b	4343b0 <ferror@plt+0x32620>
  434454:	ldr	x8, [x19, #32]
  434458:	adrp	x1, 475000 <warn@@Base+0x33c10>
  43445c:	add	x1, x1, #0x78c
  434460:	mov	w2, #0x5                   	// #5
  434464:	add	x8, x8, x23
  434468:	mov	x0, xzr
  43446c:	add	x19, x8, #0x1
  434470:	bl	401cc0 <dcgettext@plt>
  434474:	mov	x1, x20
  434478:	bl	401d10 <printf@plt>
  43447c:	mov	x1, x19
  434480:	sxtw	x0, w0
  434484:	mov	x2, x20
  434488:	bl	42ce8c <ferror@plt+0x2b0fc>
  43448c:	mov	w0, #0xa                   	// #10
  434490:	bl	401d40 <putchar@plt>
  434494:	b	434500 <ferror@plt+0x32770>
  434498:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  43449c:	ldr	x9, [x9, #3328]
  4344a0:	add	x0, x20, w8, uxtw
  4344a4:	mov	w1, #0x4                   	// #4
  4344a8:	blr	x9
  4344ac:	adrp	x1, 475000 <warn@@Base+0x33c10>
  4344b0:	mov	x20, x0
  4344b4:	add	x1, x1, #0x71b
  4344b8:	mov	w2, #0x5                   	// #5
  4344bc:	mov	x0, xzr
  4344c0:	bl	401cc0 <dcgettext@plt>
  4344c4:	mov	w1, w20
  4344c8:	bl	401d10 <printf@plt>
  4344cc:	ldr	x8, [x19, #48]
  4344d0:	cmp	x8, x21
  4344d4:	b.ls	434500 <ferror@plt+0x32770>  // b.plast
  4344d8:	adrp	x1, 475000 <warn@@Base+0x33c10>
  4344dc:	add	x1, x1, #0x72d
  4344e0:	mov	w2, #0x5                   	// #5
  4344e4:	mov	x0, xzr
  4344e8:	bl	401cc0 <dcgettext@plt>
  4344ec:	ldr	x8, [x19, #48]
  4344f0:	sub	x1, x8, x21
  4344f4:	bl	4413f0 <warn@@Base>
  4344f8:	mov	w0, wzr
  4344fc:	b	43450c <ferror@plt+0x3277c>
  434500:	mov	w0, #0xa                   	// #10
  434504:	bl	401d40 <putchar@plt>
  434508:	mov	w0, #0x1                   	// #1
  43450c:	ldp	x20, x19, [sp, #48]
  434510:	ldp	x22, x21, [sp, #32]
  434514:	ldr	x23, [sp, #16]
  434518:	ldp	x29, x30, [sp], #64
  43451c:	ret
  434520:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  434524:	ldr	x8, [x8, #320]
  434528:	cbz	x8, 434548 <ferror@plt+0x327b8>
  43452c:	adrp	x9, 48e000 <stdout@@GLIBC_2.17+0x2180>
  434530:	ldr	w9, [x9, #328]
  434534:	cmp	w9, w0
  434538:	b.ls	434548 <ferror@plt+0x327b8>  // b.plast
  43453c:	ldr	x0, [x8, w0, uxtw #3]
  434540:	cbz	x0, 434548 <ferror@plt+0x327b8>
  434544:	ret
  434548:	mov	x0, xzr
  43454c:	ret
  434550:	stp	x29, x30, [sp, #-32]!
  434554:	cmp	w0, #0x3f
  434558:	str	x19, [sp, #16]
  43455c:	mov	x29, sp
  434560:	b.hi	434574 <ferror@plt+0x327e4>  // b.pmore
  434564:	adrp	x8, 46e000 <warn@@Base+0x2cc10>
  434568:	add	x8, x8, #0xb18
  43456c:	ldr	x19, [x8, w0, uxtw #3]
  434570:	b	4345b8 <ferror@plt+0x32828>
  434574:	and	w8, w0, #0xfffff000
  434578:	cmp	w8, #0x1, lsl #12
  43457c:	b.ne	4345b4 <ferror@plt+0x32824>  // b.any
  434580:	mov	w8, #0xffffe860            	// #-6048
  434584:	add	w8, w0, w8
  434588:	cmp	w8, #0x4ff
  43458c:	b.hi	4345c8 <ferror@plt+0x32838>  // b.pmore
  434590:	adrp	x9, 46c000 <warn@@Base+0x2ac10>
  434594:	add	x9, x9, #0x682
  434598:	adr	x10, 4345a8 <ferror@plt+0x32818>
  43459c:	ldrh	w11, [x9, x8, lsl #1]
  4345a0:	add	x10, x10, x11, lsl #2
  4345a4:	br	x10
  4345a8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4345ac:	add	x19, x19, #0x57e
  4345b0:	b	4345b8 <ferror@plt+0x32828>
  4345b4:	mov	x19, xzr
  4345b8:	mov	x0, x19
  4345bc:	ldr	x19, [sp, #16]
  4345c0:	ldp	x29, x30, [sp], #32
  4345c4:	ret
  4345c8:	sub	w8, w0, #0x1, lsl #12
  4345cc:	cmp	w8, #0x3bf
  4345d0:	b.hi	434600 <ferror@plt+0x32870>  // b.pmore
  4345d4:	adrp	x9, 46b000 <warn@@Base+0x29c10>
  4345d8:	add	x9, x9, #0xf02
  4345dc:	adr	x10, 4345b8 <ferror@plt+0x32828>
  4345e0:	ldrh	w11, [x9, x8, lsl #1]
  4345e4:	add	x10, x10, x11, lsl #2
  4345e8:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  4345ec:	add	x19, x19, #0xf12
  4345f0:	br	x10
  4345f4:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  4345f8:	add	x19, x19, #0xf43
  4345fc:	b	4345b8 <ferror@plt+0x32828>
  434600:	mov	w8, #0xffffe0ef            	// #-7953
  434604:	add	w8, w0, w8
  434608:	cmp	w8, #0x3
  43460c:	b.hi	434634 <ferror@plt+0x328a4>  // b.pmore
  434610:	adrp	x9, 46d000 <warn@@Base+0x2bc10>
  434614:	add	x9, x9, #0x82
  434618:	adr	x10, 434628 <ferror@plt+0x32898>
  43461c:	ldrh	w11, [x9, x8, lsl #1]
  434620:	add	x10, x10, x11, lsl #2
  434624:	br	x10
  434628:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  43462c:	add	x19, x19, #0xfa4
  434630:	b	4345b8 <ferror@plt+0x32828>
  434634:	adrp	x19, 48e000 <stdout@@GLIBC_2.17+0x2180>
  434638:	add	x19, x19, #0x14c
  43463c:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  434640:	sub	w3, w0, #0x1, lsl #12
  434644:	add	x2, x2, #0x640
  434648:	mov	w1, #0xa                   	// #10
  43464c:	mov	x0, x19
  434650:	bl	401a20 <snprintf@plt>
  434654:	b	4345b8 <ferror@plt+0x32828>
  434658:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  43465c:	add	x19, x19, #0x586
  434660:	b	4345b8 <ferror@plt+0x32828>
  434664:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434668:	add	x19, x19, #0x58d
  43466c:	b	4345b8 <ferror@plt+0x32828>
  434670:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434674:	add	x19, x19, #0x594
  434678:	b	4345b8 <ferror@plt+0x32828>
  43467c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434680:	add	x19, x19, #0x59b
  434684:	b	4345b8 <ferror@plt+0x32828>
  434688:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  43468c:	add	x19, x19, #0x5a0
  434690:	b	4345b8 <ferror@plt+0x32828>
  434694:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434698:	add	x19, x19, #0x5a4
  43469c:	b	4345b8 <ferror@plt+0x32828>
  4346a0:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4346a4:	add	x19, x19, #0xcc
  4346a8:	b	4345b8 <ferror@plt+0x32828>
  4346ac:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4346b0:	add	x19, x19, #0xd3
  4346b4:	b	4345b8 <ferror@plt+0x32828>
  4346b8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4346bc:	add	x19, x19, #0xdc
  4346c0:	b	4345b8 <ferror@plt+0x32828>
  4346c4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4346c8:	add	x19, x19, #0xe9
  4346cc:	b	4345b8 <ferror@plt+0x32828>
  4346d0:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4346d4:	add	x19, x19, #0xf6
  4346d8:	b	4345b8 <ferror@plt+0x32828>
  4346dc:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4346e0:	add	x19, x19, #0x103
  4346e4:	b	4345b8 <ferror@plt+0x32828>
  4346e8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4346ec:	add	x19, x19, #0x110
  4346f0:	b	4345b8 <ferror@plt+0x32828>
  4346f4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4346f8:	add	x19, x19, #0x11d
  4346fc:	b	4345b8 <ferror@plt+0x32828>
  434700:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434704:	add	x19, x19, #0x12a
  434708:	b	4345b8 <ferror@plt+0x32828>
  43470c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434710:	add	x19, x19, #0x137
  434714:	b	4345b8 <ferror@plt+0x32828>
  434718:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  43471c:	add	x19, x19, #0x145
  434720:	b	4345b8 <ferror@plt+0x32828>
  434724:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434728:	add	x19, x19, #0x153
  43472c:	b	4345b8 <ferror@plt+0x32828>
  434730:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434734:	add	x19, x19, #0x161
  434738:	b	4345b8 <ferror@plt+0x32828>
  43473c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434740:	add	x19, x19, #0x16f
  434744:	b	4345b8 <ferror@plt+0x32828>
  434748:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  43474c:	add	x19, x19, #0x17d
  434750:	b	4345b8 <ferror@plt+0x32828>
  434754:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434758:	add	x19, x19, #0x18b
  43475c:	b	4345b8 <ferror@plt+0x32828>
  434760:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434764:	add	x19, x19, #0x199
  434768:	b	4345b8 <ferror@plt+0x32828>
  43476c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434770:	add	x19, x19, #0x1a7
  434774:	b	4345b8 <ferror@plt+0x32828>
  434778:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  43477c:	add	x19, x19, #0x1b5
  434780:	b	4345b8 <ferror@plt+0x32828>
  434784:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434788:	add	x19, x19, #0x1c3
  43478c:	b	4345b8 <ferror@plt+0x32828>
  434790:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434794:	add	x19, x19, #0x1d1
  434798:	b	4345b8 <ferror@plt+0x32828>
  43479c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4347a0:	add	x19, x19, #0x1df
  4347a4:	b	4345b8 <ferror@plt+0x32828>
  4347a8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4347ac:	add	x19, x19, #0x1ed
  4347b0:	b	4345b8 <ferror@plt+0x32828>
  4347b4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4347b8:	add	x19, x19, #0x1fb
  4347bc:	b	4345b8 <ferror@plt+0x32828>
  4347c0:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4347c4:	add	x19, x19, #0x209
  4347c8:	b	4345b8 <ferror@plt+0x32828>
  4347cc:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4347d0:	add	x19, x19, #0x217
  4347d4:	b	4345b8 <ferror@plt+0x32828>
  4347d8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4347dc:	add	x19, x19, #0x225
  4347e0:	b	4345b8 <ferror@plt+0x32828>
  4347e4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4347e8:	add	x19, x19, #0x233
  4347ec:	b	4345b8 <ferror@plt+0x32828>
  4347f0:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4347f4:	add	x19, x19, #0x241
  4347f8:	b	4345b8 <ferror@plt+0x32828>
  4347fc:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434800:	add	x19, x19, #0x24f
  434804:	b	4345b8 <ferror@plt+0x32828>
  434808:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  43480c:	add	x19, x19, #0x25d
  434810:	b	4345b8 <ferror@plt+0x32828>
  434814:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434818:	add	x19, x19, #0x26b
  43481c:	b	4345b8 <ferror@plt+0x32828>
  434820:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434824:	add	x19, x19, #0x273
  434828:	b	4345b8 <ferror@plt+0x32828>
  43482c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434830:	add	x19, x19, #0x27d
  434834:	b	4345b8 <ferror@plt+0x32828>
  434838:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  43483c:	add	x19, x19, #0x28b
  434840:	b	4345b8 <ferror@plt+0x32828>
  434844:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434848:	add	x19, x19, #0x299
  43484c:	b	4345b8 <ferror@plt+0x32828>
  434850:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434854:	add	x19, x19, #0x2a7
  434858:	b	4345b8 <ferror@plt+0x32828>
  43485c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434860:	add	x19, x19, #0x2b5
  434864:	b	4345b8 <ferror@plt+0x32828>
  434868:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  43486c:	add	x19, x19, #0x2c3
  434870:	b	4345b8 <ferror@plt+0x32828>
  434874:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434878:	add	x19, x19, #0x2d1
  43487c:	b	4345b8 <ferror@plt+0x32828>
  434880:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434884:	add	x19, x19, #0x2df
  434888:	b	4345b8 <ferror@plt+0x32828>
  43488c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434890:	add	x19, x19, #0x2ee
  434894:	b	4345b8 <ferror@plt+0x32828>
  434898:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  43489c:	add	x19, x19, #0x2fd
  4348a0:	b	4345b8 <ferror@plt+0x32828>
  4348a4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4348a8:	add	x19, x19, #0x30c
  4348ac:	b	4345b8 <ferror@plt+0x32828>
  4348b0:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4348b4:	add	x19, x19, #0x31b
  4348b8:	b	4345b8 <ferror@plt+0x32828>
  4348bc:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4348c0:	add	x19, x19, #0x32a
  4348c4:	b	4345b8 <ferror@plt+0x32828>
  4348c8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4348cc:	add	x19, x19, #0x339
  4348d0:	b	4345b8 <ferror@plt+0x32828>
  4348d4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4348d8:	add	x19, x19, #0x348
  4348dc:	b	4345b8 <ferror@plt+0x32828>
  4348e0:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4348e4:	add	x19, x19, #0x357
  4348e8:	b	4345b8 <ferror@plt+0x32828>
  4348ec:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4348f0:	add	x19, x19, #0x366
  4348f4:	b	4345b8 <ferror@plt+0x32828>
  4348f8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4348fc:	add	x19, x19, #0x375
  434900:	b	4345b8 <ferror@plt+0x32828>
  434904:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434908:	add	x19, x19, #0x384
  43490c:	b	4345b8 <ferror@plt+0x32828>
  434910:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434914:	add	x19, x19, #0x393
  434918:	b	4345b8 <ferror@plt+0x32828>
  43491c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434920:	add	x19, x19, #0x3a2
  434924:	b	4345b8 <ferror@plt+0x32828>
  434928:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  43492c:	add	x19, x19, #0x3b1
  434930:	b	4345b8 <ferror@plt+0x32828>
  434934:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434938:	add	x19, x19, #0x3c0
  43493c:	b	4345b8 <ferror@plt+0x32828>
  434940:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434944:	add	x19, x19, #0x3cf
  434948:	b	4345b8 <ferror@plt+0x32828>
  43494c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434950:	add	x19, x19, #0x3de
  434954:	b	4345b8 <ferror@plt+0x32828>
  434958:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  43495c:	add	x19, x19, #0x3ed
  434960:	b	4345b8 <ferror@plt+0x32828>
  434964:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434968:	add	x19, x19, #0x3fc
  43496c:	b	4345b8 <ferror@plt+0x32828>
  434970:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434974:	add	x19, x19, #0x40b
  434978:	b	4345b8 <ferror@plt+0x32828>
  43497c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434980:	add	x19, x19, #0x41a
  434984:	b	4345b8 <ferror@plt+0x32828>
  434988:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  43498c:	add	x19, x19, #0xcd
  434990:	b	4345b8 <ferror@plt+0x32828>
  434994:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434998:	add	x19, x19, #0xf53
  43499c:	b	4345b8 <ferror@plt+0x32828>
  4349a0:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4349a4:	add	x19, x19, #0xd4
  4349a8:	b	4345b8 <ferror@plt+0x32828>
  4349ac:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4349b0:	add	x19, x19, #0xdd
  4349b4:	b	4345b8 <ferror@plt+0x32828>
  4349b8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4349bc:	add	x19, x19, #0xea
  4349c0:	b	4345b8 <ferror@plt+0x32828>
  4349c4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4349c8:	add	x19, x19, #0xf7
  4349cc:	b	4345b8 <ferror@plt+0x32828>
  4349d0:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4349d4:	add	x19, x19, #0x104
  4349d8:	b	4345b8 <ferror@plt+0x32828>
  4349dc:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4349e0:	add	x19, x19, #0x111
  4349e4:	b	4345b8 <ferror@plt+0x32828>
  4349e8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4349ec:	add	x19, x19, #0x11e
  4349f0:	b	4345b8 <ferror@plt+0x32828>
  4349f4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4349f8:	add	x19, x19, #0x12b
  4349fc:	b	4345b8 <ferror@plt+0x32828>
  434a00:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434a04:	add	x19, x19, #0x138
  434a08:	b	4345b8 <ferror@plt+0x32828>
  434a0c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434a10:	add	x19, x19, #0x146
  434a14:	b	4345b8 <ferror@plt+0x32828>
  434a18:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434a1c:	add	x19, x19, #0x154
  434a20:	b	4345b8 <ferror@plt+0x32828>
  434a24:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434a28:	add	x19, x19, #0x162
  434a2c:	b	4345b8 <ferror@plt+0x32828>
  434a30:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434a34:	add	x19, x19, #0x170
  434a38:	b	4345b8 <ferror@plt+0x32828>
  434a3c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434a40:	add	x19, x19, #0x17e
  434a44:	b	4345b8 <ferror@plt+0x32828>
  434a48:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434a4c:	add	x19, x19, #0x18c
  434a50:	b	4345b8 <ferror@plt+0x32828>
  434a54:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434a58:	add	x19, x19, #0x19a
  434a5c:	b	4345b8 <ferror@plt+0x32828>
  434a60:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434a64:	add	x19, x19, #0x1a8
  434a68:	b	4345b8 <ferror@plt+0x32828>
  434a6c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434a70:	add	x19, x19, #0x1b6
  434a74:	b	4345b8 <ferror@plt+0x32828>
  434a78:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434a7c:	add	x19, x19, #0x1c4
  434a80:	b	4345b8 <ferror@plt+0x32828>
  434a84:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434a88:	add	x19, x19, #0x1d2
  434a8c:	b	4345b8 <ferror@plt+0x32828>
  434a90:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434a94:	add	x19, x19, #0x1e0
  434a98:	b	4345b8 <ferror@plt+0x32828>
  434a9c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434aa0:	add	x19, x19, #0x1ee
  434aa4:	b	4345b8 <ferror@plt+0x32828>
  434aa8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434aac:	add	x19, x19, #0x1fc
  434ab0:	b	4345b8 <ferror@plt+0x32828>
  434ab4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434ab8:	add	x19, x19, #0x20a
  434abc:	b	4345b8 <ferror@plt+0x32828>
  434ac0:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434ac4:	add	x19, x19, #0x218
  434ac8:	b	4345b8 <ferror@plt+0x32828>
  434acc:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434ad0:	add	x19, x19, #0x226
  434ad4:	b	4345b8 <ferror@plt+0x32828>
  434ad8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434adc:	add	x19, x19, #0x234
  434ae0:	b	4345b8 <ferror@plt+0x32828>
  434ae4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434ae8:	add	x19, x19, #0x242
  434aec:	b	4345b8 <ferror@plt+0x32828>
  434af0:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434af4:	add	x19, x19, #0x250
  434af8:	b	4345b8 <ferror@plt+0x32828>
  434afc:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434b00:	add	x19, x19, #0x25e
  434b04:	b	4345b8 <ferror@plt+0x32828>
  434b08:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434b0c:	add	x19, x19, #0x26c
  434b10:	b	4345b8 <ferror@plt+0x32828>
  434b14:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434b18:	add	x19, x19, #0xf58
  434b1c:	b	4345b8 <ferror@plt+0x32828>
  434b20:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434b24:	add	x19, x19, #0x274
  434b28:	b	4345b8 <ferror@plt+0x32828>
  434b2c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434b30:	add	x19, x19, #0x27e
  434b34:	b	4345b8 <ferror@plt+0x32828>
  434b38:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434b3c:	add	x19, x19, #0x28c
  434b40:	b	4345b8 <ferror@plt+0x32828>
  434b44:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434b48:	add	x19, x19, #0x29a
  434b4c:	b	4345b8 <ferror@plt+0x32828>
  434b50:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434b54:	add	x19, x19, #0x2a8
  434b58:	b	4345b8 <ferror@plt+0x32828>
  434b5c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434b60:	add	x19, x19, #0x2b6
  434b64:	b	4345b8 <ferror@plt+0x32828>
  434b68:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434b6c:	add	x19, x19, #0x2c4
  434b70:	b	4345b8 <ferror@plt+0x32828>
  434b74:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434b78:	add	x19, x19, #0x2d2
  434b7c:	b	4345b8 <ferror@plt+0x32828>
  434b80:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434b84:	add	x19, x19, #0x2e0
  434b88:	b	4345b8 <ferror@plt+0x32828>
  434b8c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434b90:	add	x19, x19, #0x2ef
  434b94:	b	4345b8 <ferror@plt+0x32828>
  434b98:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434b9c:	add	x19, x19, #0x2fe
  434ba0:	b	4345b8 <ferror@plt+0x32828>
  434ba4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434ba8:	add	x19, x19, #0x30d
  434bac:	b	4345b8 <ferror@plt+0x32828>
  434bb0:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434bb4:	add	x19, x19, #0x31c
  434bb8:	b	4345b8 <ferror@plt+0x32828>
  434bbc:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434bc0:	add	x19, x19, #0x32b
  434bc4:	b	4345b8 <ferror@plt+0x32828>
  434bc8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434bcc:	add	x19, x19, #0x33a
  434bd0:	b	4345b8 <ferror@plt+0x32828>
  434bd4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434bd8:	add	x19, x19, #0x349
  434bdc:	b	4345b8 <ferror@plt+0x32828>
  434be0:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434be4:	add	x19, x19, #0x358
  434be8:	b	4345b8 <ferror@plt+0x32828>
  434bec:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434bf0:	add	x19, x19, #0x367
  434bf4:	b	4345b8 <ferror@plt+0x32828>
  434bf8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434bfc:	add	x19, x19, #0x376
  434c00:	b	4345b8 <ferror@plt+0x32828>
  434c04:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434c08:	add	x19, x19, #0x385
  434c0c:	b	4345b8 <ferror@plt+0x32828>
  434c10:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434c14:	add	x19, x19, #0x394
  434c18:	b	4345b8 <ferror@plt+0x32828>
  434c1c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434c20:	add	x19, x19, #0x3a3
  434c24:	b	4345b8 <ferror@plt+0x32828>
  434c28:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434c2c:	add	x19, x19, #0x3b2
  434c30:	b	4345b8 <ferror@plt+0x32828>
  434c34:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434c38:	add	x19, x19, #0x3c1
  434c3c:	b	4345b8 <ferror@plt+0x32828>
  434c40:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434c44:	add	x19, x19, #0x3d0
  434c48:	b	4345b8 <ferror@plt+0x32828>
  434c4c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434c50:	add	x19, x19, #0x3df
  434c54:	b	4345b8 <ferror@plt+0x32828>
  434c58:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434c5c:	add	x19, x19, #0x3ee
  434c60:	b	4345b8 <ferror@plt+0x32828>
  434c64:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434c68:	add	x19, x19, #0x3fd
  434c6c:	b	4345b8 <ferror@plt+0x32828>
  434c70:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434c74:	add	x19, x19, #0x40c
  434c78:	b	4345b8 <ferror@plt+0x32828>
  434c7c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434c80:	add	x19, x19, #0x41b
  434c84:	b	4345b8 <ferror@plt+0x32828>
  434c88:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434c8c:	add	x19, x19, #0xf4a
  434c90:	b	4345b8 <ferror@plt+0x32828>
  434c94:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434c98:	add	x19, x19, #0xf4e
  434c9c:	b	4345b8 <ferror@plt+0x32828>
  434ca0:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434ca4:	add	x19, x19, #0xf1a
  434ca8:	b	4345b8 <ferror@plt+0x32828>
  434cac:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434cb0:	add	x19, x19, #0xf1e
  434cb4:	b	4345b8 <ferror@plt+0x32828>
  434cb8:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434cbc:	add	x19, x19, #0xf24
  434cc0:	b	4345b8 <ferror@plt+0x32828>
  434cc4:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434cc8:	add	x19, x19, #0xf2d
  434ccc:	b	4345b8 <ferror@plt+0x32828>
  434cd0:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434cd4:	add	x19, x19, #0xf32
  434cd8:	b	4345b8 <ferror@plt+0x32828>
  434cdc:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434ce0:	add	x19, x19, #0xf39
  434ce4:	b	4345b8 <ferror@plt+0x32828>
  434ce8:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434cec:	add	x19, x19, #0xf3f
  434cf0:	b	4345b8 <ferror@plt+0x32828>
  434cf4:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434cf8:	add	x19, x19, #0xf5e
  434cfc:	b	4345b8 <ferror@plt+0x32828>
  434d00:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434d04:	add	x19, x19, #0xf66
  434d08:	b	4345b8 <ferror@plt+0x32828>
  434d0c:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434d10:	add	x19, x19, #0xf6e
  434d14:	b	4345b8 <ferror@plt+0x32828>
  434d18:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434d1c:	add	x19, x19, #0xf76
  434d20:	b	4345b8 <ferror@plt+0x32828>
  434d24:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434d28:	add	x19, x19, #0xf7a
  434d2c:	b	4345b8 <ferror@plt+0x32828>
  434d30:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434d34:	add	x19, x19, #0x629
  434d38:	b	4345b8 <ferror@plt+0x32828>
  434d3c:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434d40:	add	x19, x19, #0xf80
  434d44:	b	4345b8 <ferror@plt+0x32828>
  434d48:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434d4c:	add	x19, x19, #0xf89
  434d50:	b	4345b8 <ferror@plt+0x32828>
  434d54:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434d58:	add	x19, x19, #0xf8e
  434d5c:	b	4345b8 <ferror@plt+0x32828>
  434d60:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434d64:	add	x19, x19, #0xf95
  434d68:	b	4345b8 <ferror@plt+0x32828>
  434d6c:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434d70:	add	x19, x19, #0xf9b
  434d74:	b	4345b8 <ferror@plt+0x32828>
  434d78:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434d7c:	add	x19, x19, #0xf9f
  434d80:	b	4345b8 <ferror@plt+0x32828>
  434d84:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434d88:	add	x19, x19, #0x5ad
  434d8c:	b	4345b8 <ferror@plt+0x32828>
  434d90:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434d94:	add	x19, x19, #0x5b5
  434d98:	b	4345b8 <ferror@plt+0x32828>
  434d9c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434da0:	add	x19, x19, #0x5bd
  434da4:	b	4345b8 <ferror@plt+0x32828>
  434da8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434dac:	add	x19, x19, #0x5c5
  434db0:	b	4345b8 <ferror@plt+0x32828>
  434db4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434db8:	add	x19, x19, #0x5c9
  434dbc:	b	4345b8 <ferror@plt+0x32828>
  434dc0:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434dc4:	add	x19, x19, #0x5cf
  434dc8:	b	4345b8 <ferror@plt+0x32828>
  434dcc:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434dd0:	add	x19, x19, #0x5d8
  434dd4:	b	4345b8 <ferror@plt+0x32828>
  434dd8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434ddc:	add	x19, x19, #0x5dd
  434de0:	b	4345b8 <ferror@plt+0x32828>
  434de4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434de8:	add	x19, x19, #0x5e4
  434dec:	b	4345b8 <ferror@plt+0x32828>
  434df0:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434df4:	add	x19, x19, #0x5ed
  434df8:	b	4345b8 <ferror@plt+0x32828>
  434dfc:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434e00:	add	x19, x19, #0xfc5
  434e04:	b	4345b8 <ferror@plt+0x32828>
  434e08:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434e0c:	add	x19, x19, #0xfcd
  434e10:	b	4345b8 <ferror@plt+0x32828>
  434e14:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434e18:	add	x19, x19, #0xfd2
  434e1c:	b	4345b8 <ferror@plt+0x32828>
  434e20:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434e24:	add	x19, x19, #0xfda
  434e28:	b	4345b8 <ferror@plt+0x32828>
  434e2c:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434e30:	add	x19, x19, #0xfe2
  434e34:	b	4345b8 <ferror@plt+0x32828>
  434e38:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434e3c:	add	x19, x19, #0xfe6
  434e40:	b	4345b8 <ferror@plt+0x32828>
  434e44:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434e48:	add	x19, x19, #0xfec
  434e4c:	b	4345b8 <ferror@plt+0x32828>
  434e50:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434e54:	add	x19, x19, #0x61c
  434e58:	b	4345b8 <ferror@plt+0x32828>
  434e5c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434e60:	add	x19, x19, #0x628
  434e64:	b	4345b8 <ferror@plt+0x32828>
  434e68:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434e6c:	add	x19, x19, #0x634
  434e70:	b	4345b8 <ferror@plt+0x32828>
  434e74:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434e78:	add	x19, x19, #0x429
  434e7c:	b	4345b8 <ferror@plt+0x32828>
  434e80:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434e84:	add	x19, x19, #0x434
  434e88:	b	4345b8 <ferror@plt+0x32828>
  434e8c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434e90:	add	x19, x19, #0x43f
  434e94:	b	4345b8 <ferror@plt+0x32828>
  434e98:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434e9c:	add	x19, x19, #0x44a
  434ea0:	b	4345b8 <ferror@plt+0x32828>
  434ea4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434ea8:	add	x19, x19, #0x455
  434eac:	b	4345b8 <ferror@plt+0x32828>
  434eb0:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434eb4:	add	x19, x19, #0x460
  434eb8:	b	4345b8 <ferror@plt+0x32828>
  434ebc:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434ec0:	add	x19, x19, #0x46b
  434ec4:	b	4345b8 <ferror@plt+0x32828>
  434ec8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434ecc:	add	x19, x19, #0x476
  434ed0:	b	4345b8 <ferror@plt+0x32828>
  434ed4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434ed8:	add	x19, x19, #0x482
  434edc:	b	4345b8 <ferror@plt+0x32828>
  434ee0:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434ee4:	add	x19, x19, #0x48e
  434ee8:	b	4345b8 <ferror@plt+0x32828>
  434eec:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434ef0:	add	x19, x19, #0x49a
  434ef4:	b	4345b8 <ferror@plt+0x32828>
  434ef8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434efc:	add	x19, x19, #0x4a6
  434f00:	b	4345b8 <ferror@plt+0x32828>
  434f04:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434f08:	add	x19, x19, #0x4b2
  434f0c:	b	4345b8 <ferror@plt+0x32828>
  434f10:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434f14:	add	x19, x19, #0x4be
  434f18:	b	4345b8 <ferror@plt+0x32828>
  434f1c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434f20:	add	x19, x19, #0x4ca
  434f24:	b	4345b8 <ferror@plt+0x32828>
  434f28:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434f2c:	add	x19, x19, #0x4d6
  434f30:	b	4345b8 <ferror@plt+0x32828>
  434f34:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434f38:	add	x19, x19, #0x4e2
  434f3c:	b	4345b8 <ferror@plt+0x32828>
  434f40:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434f44:	add	x19, x19, #0x4ee
  434f48:	b	4345b8 <ferror@plt+0x32828>
  434f4c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434f50:	add	x19, x19, #0x4fa
  434f54:	b	4345b8 <ferror@plt+0x32828>
  434f58:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434f5c:	add	x19, x19, #0x506
  434f60:	b	4345b8 <ferror@plt+0x32828>
  434f64:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434f68:	add	x19, x19, #0x512
  434f6c:	b	4345b8 <ferror@plt+0x32828>
  434f70:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434f74:	add	x19, x19, #0x51e
  434f78:	b	4345b8 <ferror@plt+0x32828>
  434f7c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434f80:	add	x19, x19, #0x52a
  434f84:	b	4345b8 <ferror@plt+0x32828>
  434f88:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434f8c:	add	x19, x19, #0x536
  434f90:	b	4345b8 <ferror@plt+0x32828>
  434f94:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434f98:	add	x19, x19, #0x542
  434f9c:	b	4345b8 <ferror@plt+0x32828>
  434fa0:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434fa4:	add	x19, x19, #0x54e
  434fa8:	b	4345b8 <ferror@plt+0x32828>
  434fac:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434fb0:	add	x19, x19, #0x55a
  434fb4:	b	4345b8 <ferror@plt+0x32828>
  434fb8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434fbc:	add	x19, x19, #0x566
  434fc0:	b	4345b8 <ferror@plt+0x32828>
  434fc4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434fc8:	add	x19, x19, #0x572
  434fcc:	b	4345b8 <ferror@plt+0x32828>
  434fd0:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  434fd4:	add	x19, x19, #0xff7
  434fd8:	b	4345b8 <ferror@plt+0x32828>
  434fdc:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434fe0:	add	x19, x19, #0x0
  434fe4:	b	4345b8 <ferror@plt+0x32828>
  434fe8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434fec:	add	x19, x19, #0x5
  434ff0:	b	4345b8 <ferror@plt+0x32828>
  434ff4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  434ff8:	add	x19, x19, #0xc
  434ffc:	b	4345b8 <ferror@plt+0x32828>
  435000:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  435004:	add	x19, x19, #0x12
  435008:	b	4345b8 <ferror@plt+0x32828>
  43500c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  435010:	add	x19, x19, #0x5f1
  435014:	b	4345b8 <ferror@plt+0x32828>
  435018:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  43501c:	add	x19, x19, #0x5f7
  435020:	b	4345b8 <ferror@plt+0x32828>
  435024:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  435028:	add	x19, x19, #0x5fe
  43502c:	b	4345b8 <ferror@plt+0x32828>
  435030:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  435034:	add	x19, x19, #0x605
  435038:	b	4345b8 <ferror@plt+0x32828>
  43503c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  435040:	add	x19, x19, #0x60d
  435044:	b	4345b8 <ferror@plt+0x32828>
  435048:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  43504c:	add	x19, x19, #0x614
  435050:	b	4345b8 <ferror@plt+0x32828>
  435054:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  435058:	add	x19, x19, #0x16
  43505c:	b	4345b8 <ferror@plt+0x32828>
  435060:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  435064:	add	x19, x19, #0x1e
  435068:	b	4345b8 <ferror@plt+0x32828>
  43506c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  435070:	add	x19, x19, #0x26
  435074:	b	4345b8 <ferror@plt+0x32828>
  435078:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  43507c:	add	x19, x19, #0x2e
  435080:	b	4345b8 <ferror@plt+0x32828>
  435084:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  435088:	add	x19, x19, #0x36
  43508c:	b	4345b8 <ferror@plt+0x32828>
  435090:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  435094:	add	x19, x19, #0x3f
  435098:	b	4345b8 <ferror@plt+0x32828>
  43509c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4350a0:	add	x19, x19, #0x48
  4350a4:	b	4345b8 <ferror@plt+0x32828>
  4350a8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4350ac:	add	x19, x19, #0x51
  4350b0:	b	4345b8 <ferror@plt+0x32828>
  4350b4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4350b8:	add	x19, x19, #0x5a
  4350bc:	b	4345b8 <ferror@plt+0x32828>
  4350c0:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4350c4:	add	x19, x19, #0x63
  4350c8:	b	4345b8 <ferror@plt+0x32828>
  4350cc:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4350d0:	add	x19, x19, #0x6c
  4350d4:	b	4345b8 <ferror@plt+0x32828>
  4350d8:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4350dc:	add	x19, x19, #0x75
  4350e0:	b	4345b8 <ferror@plt+0x32828>
  4350e4:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4350e8:	add	x19, x19, #0x7e
  4350ec:	b	4345b8 <ferror@plt+0x32828>
  4350f0:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  4350f4:	add	x19, x19, #0x87
  4350f8:	b	4345b8 <ferror@plt+0x32828>
  4350fc:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  435100:	add	x19, x19, #0x90
  435104:	b	4345b8 <ferror@plt+0x32828>
  435108:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  43510c:	add	x19, x19, #0x9a
  435110:	b	4345b8 <ferror@plt+0x32828>
  435114:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  435118:	add	x19, x19, #0xa4
  43511c:	b	4345b8 <ferror@plt+0x32828>
  435120:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  435124:	add	x19, x19, #0xae
  435128:	b	4345b8 <ferror@plt+0x32828>
  43512c:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  435130:	add	x19, x19, #0xb8
  435134:	b	4345b8 <ferror@plt+0x32828>
  435138:	adrp	x19, 470000 <warn@@Base+0x2ec10>
  43513c:	add	x19, x19, #0xc2
  435140:	b	4345b8 <ferror@plt+0x32828>
  435144:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  435148:	add	x19, x19, #0xfae
  43514c:	b	4345b8 <ferror@plt+0x32828>
  435150:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  435154:	add	x19, x19, #0xfb6
  435158:	b	4345b8 <ferror@plt+0x32828>
  43515c:	adrp	x19, 46f000 <warn@@Base+0x2dc10>
  435160:	add	x19, x19, #0xfbd
  435164:	b	4345b8 <ferror@plt+0x32828>
  435168:	stp	x29, x30, [sp, #-32]!
  43516c:	stp	x20, x19, [sp, #16]
  435170:	mov	x29, sp
  435174:	mov	x20, x1
  435178:	mov	w19, w0
  43517c:	bl	401f00 <ferror@plt+0x170>
  435180:	cbz	w0, 4351a4 <ferror@plt+0x33414>
  435184:	adrp	x8, 48a000 <warn@@Base+0x48c10>
  435188:	add	x8, x8, #0xb88
  43518c:	mov	w9, #0x70                  	// #112
  435190:	umaddl	x8, w19, w9, x8
  435194:	ldr	x9, [x8, #24]!
  435198:	cbz	x9, 4351dc <ferror@plt+0x3344c>
  43519c:	mov	w0, #0x1                   	// #1
  4351a0:	b	43522c <ferror@plt+0x3349c>
  4351a4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4351a8:	ldr	w8, [x8, #3260]
  4351ac:	cbz	w8, 4351d4 <ferror@plt+0x33444>
  4351b0:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4351b4:	ldr	x20, [x8, #256]
  4351b8:	cbz	x20, 4351d4 <ferror@plt+0x33444>
  4351bc:	ldr	x1, [x20]
  4351c0:	mov	w0, w19
  4351c4:	bl	401f00 <ferror@plt+0x170>
  4351c8:	cbnz	w0, 435200 <ferror@plt+0x33470>
  4351cc:	ldr	x20, [x20, #16]
  4351d0:	cbnz	x20, 4351bc <ferror@plt+0x3342c>
  4351d4:	mov	w0, wzr
  4351d8:	b	43522c <ferror@plt+0x3349c>
  4351dc:	adrp	x9, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4351e0:	ldr	x9, [x9, #256]
  4351e4:	cbz	x9, 43519c <ferror@plt+0x3340c>
  4351e8:	ldr	x10, [x9]
  4351ec:	cmp	x10, x20
  4351f0:	b.eq	435220 <ferror@plt+0x33490>  // b.none
  4351f4:	ldr	x9, [x9, #16]
  4351f8:	cbnz	x9, 4351e8 <ferror@plt+0x33458>
  4351fc:	b	43519c <ferror@plt+0x3340c>
  435200:	ldr	x8, [x20, #8]
  435204:	adrp	x9, 48a000 <warn@@Base+0x48c10>
  435208:	add	x9, x9, #0xb88
  43520c:	mov	w10, #0x70                  	// #112
  435210:	umaddl	x9, w19, w10, x9
  435214:	str	x8, [x9, #24]
  435218:	mov	w0, #0x1                   	// #1
  43521c:	b	43522c <ferror@plt+0x3349c>
  435220:	ldr	x9, [x9, #8]
  435224:	mov	w0, #0x1                   	// #1
  435228:	str	x9, [x8]
  43522c:	ldp	x20, x19, [sp, #16]
  435230:	ldp	x29, x30, [sp], #32
  435234:	ret
  435238:	sub	sp, sp, #0x120
  43523c:	stp	x29, x30, [sp, #192]
  435240:	stp	x28, x27, [sp, #208]
  435244:	stp	x26, x25, [sp, #224]
  435248:	stp	x24, x23, [sp, #240]
  43524c:	stp	x22, x21, [sp, #256]
  435250:	stp	x20, x19, [sp, #272]
  435254:	ldr	x22, [x0, #32]
  435258:	mov	x24, x0
  43525c:	add	x29, sp, #0xc0
  435260:	cbz	x22, 43527c <ferror@plt+0x334ec>
  435264:	ldr	x20, [x24, #48]
  435268:	cmp	x20, #0x17
  43526c:	b.hi	4352bc <ferror@plt+0x3352c>  // b.pmore
  435270:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  435274:	add	x1, x1, #0x6e4
  435278:	b	435284 <ferror@plt+0x334f4>
  43527c:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  435280:	add	x1, x1, #0x6cf
  435284:	mov	w2, #0x5                   	// #5
  435288:	mov	x0, xzr
  43528c:	bl	401cc0 <dcgettext@plt>
  435290:	ldr	x1, [x24, #16]
  435294:	bl	4413f0 <warn@@Base>
  435298:	mov	w0, wzr
  43529c:	ldp	x20, x19, [sp, #272]
  4352a0:	ldp	x22, x21, [sp, #256]
  4352a4:	ldp	x24, x23, [sp, #240]
  4352a8:	ldp	x26, x25, [sp, #224]
  4352ac:	ldp	x28, x27, [sp, #208]
  4352b0:	ldp	x29, x30, [sp, #192]
  4352b4:	add	sp, sp, #0x120
  4352b8:	ret
  4352bc:	cmp	x20, #0x0
  4352c0:	csel	w8, w20, wzr, gt
  4352c4:	cmp	x20, #0x5
  4352c8:	mov	w9, #0x4                   	// #4
  4352cc:	mov	w19, w1
  4352d0:	csel	w1, w8, w9, lt  // lt = tstop
  4352d4:	sub	w8, w1, #0x1
  4352d8:	cmp	w8, #0x7
  4352dc:	mov	w26, wzr
  4352e0:	b.hi	4352f8 <ferror@plt+0x33568>  // b.pmore
  4352e4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4352e8:	ldr	x8, [x8, #3328]
  4352ec:	mov	x0, x22
  4352f0:	blr	x8
  4352f4:	mov	x26, x0
  4352f8:	cmp	w26, #0x2
  4352fc:	b.cc	435340 <ferror@plt+0x335b0>  // b.lo, b.ul, b.last
  435300:	sub	w8, w20, #0x4
  435304:	cmp	x20, #0x4
  435308:	csel	w8, w8, wzr, gt
  43530c:	cmp	x20, #0x9
  435310:	mov	w9, #0x4                   	// #4
  435314:	csel	w1, w8, w9, lt  // lt = tstop
  435318:	sub	w8, w1, #0x1
  43531c:	cmp	w8, #0x7
  435320:	mov	w27, wzr
  435324:	b.hi	435344 <ferror@plt+0x335b4>  // b.pmore
  435328:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43532c:	ldr	x8, [x8, #3328]
  435330:	add	x0, x22, #0x4
  435334:	blr	x8
  435338:	mov	x27, x0
  43533c:	b	435344 <ferror@plt+0x335b4>
  435340:	mov	w27, wzr
  435344:	sub	w8, w20, #0x8
  435348:	cmp	x20, #0x8
  43534c:	csel	w8, w8, wzr, gt
  435350:	cmp	x20, #0xd
  435354:	mov	w21, #0x4                   	// #4
  435358:	csel	w1, w8, w21, lt  // lt = tstop
  43535c:	sub	w8, w1, #0x1
  435360:	cmp	w8, #0x7
  435364:	mov	w25, wzr
  435368:	b.hi	435380 <ferror@plt+0x335f0>  // b.pmore
  43536c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  435370:	ldr	x8, [x8, #3328]
  435374:	add	x0, x22, #0x8
  435378:	blr	x8
  43537c:	mov	x25, x0
  435380:	sub	w8, w20, #0xc
  435384:	cmp	x20, #0xc
  435388:	csel	w8, w8, wzr, gt
  43538c:	cmp	x20, #0x11
  435390:	csel	w1, w8, w21, lt  // lt = tstop
  435394:	sub	w8, w1, #0x1
  435398:	cmp	w8, #0x7
  43539c:	mov	w23, wzr
  4353a0:	b.hi	4353b8 <ferror@plt+0x33628>  // b.pmore
  4353a4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4353a8:	ldr	x8, [x8, #3328]
  4353ac:	add	x0, x22, #0xc
  4353b0:	blr	x8
  4353b4:	mov	x23, x0
  4353b8:	mov	w28, w23
  4353bc:	cbz	w19, 435444 <ferror@plt+0x336b4>
  4353c0:	mov	x0, x24
  4353c4:	mov	w1, wzr
  4353c8:	bl	435ebc <ferror@plt+0x3412c>
  4353cc:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  4353d0:	add	x1, x1, #0x7a8
  4353d4:	mov	w2, #0x5                   	// #5
  4353d8:	mov	x0, xzr
  4353dc:	bl	401cc0 <dcgettext@plt>
  4353e0:	mov	w1, w26
  4353e4:	bl	401d10 <printf@plt>
  4353e8:	cmp	w26, #0x2
  4353ec:	b.cc	43540c <ferror@plt+0x3367c>  // b.lo, b.ul, b.last
  4353f0:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  4353f4:	add	x1, x1, #0x7c7
  4353f8:	mov	w2, #0x5                   	// #5
  4353fc:	mov	x0, xzr
  435400:	bl	401cc0 <dcgettext@plt>
  435404:	mov	w1, w27
  435408:	bl	401d10 <printf@plt>
  43540c:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  435410:	add	x1, x1, #0x7e6
  435414:	mov	w2, #0x5                   	// #5
  435418:	mov	x0, xzr
  43541c:	bl	401cc0 <dcgettext@plt>
  435420:	mov	w1, w25
  435424:	bl	401d10 <printf@plt>
  435428:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  43542c:	add	x1, x1, #0x805
  435430:	mov	w2, #0x5                   	// #5
  435434:	mov	x0, xzr
  435438:	bl	401cc0 <dcgettext@plt>
  43543c:	mov	w1, w28
  435440:	bl	401d10 <printf@plt>
  435444:	cmp	x20, #0x10
  435448:	b.lt	435648 <ferror@plt+0x338b8>  // b.tstop
  43544c:	add	x9, x22, #0x10
  435450:	add	x22, x22, x20
  435454:	add	x20, x9, w23, uxtw #3
  435458:	cmp	x20, x22
  43545c:	b.hi	435648 <ferror@plt+0x338b8>  // b.pmore
  435460:	add	x8, x20, w23, uxtw #2
  435464:	cmp	x8, x22
  435468:	str	x8, [sp, #96]
  43546c:	b.hi	435648 <ferror@plt+0x338b8>  // b.pmore
  435470:	cmp	w26, #0x2
  435474:	str	x28, [sp, #80]
  435478:	b.eq	435678 <ferror@plt+0x338e8>  // b.none
  43547c:	cmp	w26, #0x1
  435480:	b.ne	435758 <ferror@plt+0x339c8>  // b.any
  435484:	mov	x26, x9
  435488:	cbnz	w19, 4354a8 <ferror@plt+0x33718>
  43548c:	ldr	x8, [sp, #96]
  435490:	sub	x8, x22, x8
  435494:	add	x9, x8, #0x3
  435498:	cmp	x8, #0x0
  43549c:	csel	x8, x9, x8, lt  // lt = tstop
  4354a0:	lsr	x0, x8, #2
  4354a4:	bl	435f50 <ferror@plt+0x341c0>
  4354a8:	cbz	w28, 435778 <ferror@plt+0x339e8>
  4354ac:	mov	w21, wzr
  4354b0:	mov	w25, #0x4                   	// #4
  4354b4:	add	x27, x26, #0x8
  4354b8:	cmp	x27, x22
  4354bc:	b.ls	4354c8 <ferror@plt+0x33738>  // b.plast
  4354c0:	stp	xzr, xzr, [x29, #-24]
  4354c4:	b	4354d8 <ferror@plt+0x33748>
  4354c8:	mov	x0, x26
  4354cc:	sub	x1, x29, #0x10
  4354d0:	sub	x2, x29, #0x18
  4354d4:	bl	441840 <warn@@Base+0x450>
  4354d8:	ldp	x9, x8, [x29, #-24]
  4354dc:	orr	x8, x9, x8
  4354e0:	cbz	x8, 435628 <ferror@plt+0x33898>
  4354e4:	add	x8, x20, #0x4
  4354e8:	cmp	x8, x22
  4354ec:	b.cs	4354f8 <ferror@plt+0x33768>  // b.hs, b.nlast
  4354f0:	mov	w1, #0x4                   	// #4
  4354f4:	b	43550c <ferror@plt+0x3377c>
  4354f8:	cmp	x20, x22
  4354fc:	b.cs	435508 <ferror@plt+0x33778>  // b.hs, b.nlast
  435500:	sub	w1, w22, w20
  435504:	b	43550c <ferror@plt+0x3377c>
  435508:	mov	w1, wzr
  43550c:	sub	w8, w1, #0x1
  435510:	cmp	w8, #0x7
  435514:	b.ls	435520 <ferror@plt+0x33790>  // b.plast
  435518:	mov	x0, xzr
  43551c:	b	435530 <ferror@plt+0x337a0>
  435520:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  435524:	ldr	x8, [x8, #3328]
  435528:	mov	x0, x20
  43552c:	blr	x8
  435530:	ldr	x9, [sp, #96]
  435534:	lsl	w8, w0, #2
  435538:	add	x23, x9, x8
  43553c:	cbz	w19, 435578 <ferror@plt+0x337e8>
  435540:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  435544:	mov	w2, #0x5                   	// #5
  435548:	mov	x0, xzr
  43554c:	add	x1, x1, #0x870
  435550:	bl	401cc0 <dcgettext@plt>
  435554:	ldp	x1, x8, [x29, #-24]
  435558:	mov	x28, x0
  43555c:	sub	x2, x29, #0x58
  435560:	mov	x0, x8
  435564:	bl	435fbc <ferror@plt+0x3422c>
  435568:	mov	x2, x0
  43556c:	mov	x0, x28
  435570:	mov	w1, w21
  435574:	bl	401d10 <printf@plt>
  435578:	cmp	x23, x22
  43557c:	b.cc	4355bc <ferror@plt+0x3382c>  // b.lo, b.ul, b.last
  435580:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  435584:	mov	w2, #0x5                   	// #5
  435588:	mov	x0, xzr
  43558c:	add	x1, x1, #0x895
  435590:	bl	401cc0 <dcgettext@plt>
  435594:	ldr	x1, [x24, #16]
  435598:	bl	4413f0 <warn@@Base>
  43559c:	ldr	x28, [sp, #80]
  4355a0:	mov	w8, wzr
  4355a4:	b	435634 <ferror@plt+0x338a4>
  4355a8:	mov	w0, w1
  4355ac:	bl	436038 <ferror@plt+0x342a8>
  4355b0:	cmp	x28, x22
  4355b4:	mov	x23, x28
  4355b8:	b.cs	435580 <ferror@plt+0x337f0>  // b.hs, b.nlast
  4355bc:	add	x28, x23, #0x4
  4355c0:	sub	w8, w22, w23
  4355c4:	cmp	x28, x22
  4355c8:	csel	w1, w25, w8, cc  // cc = lo, ul, last
  4355cc:	sub	w8, w1, #0x1
  4355d0:	cmp	w8, #0x7
  4355d4:	b.ls	4355e4 <ferror@plt+0x33854>  // b.plast
  4355d8:	mov	w1, wzr
  4355dc:	cbnz	w1, 4355fc <ferror@plt+0x3386c>
  4355e0:	b	435610 <ferror@plt+0x33880>
  4355e4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4355e8:	ldr	x8, [x8, #3328]
  4355ec:	mov	x0, x23
  4355f0:	blr	x8
  4355f4:	mov	x1, x0
  4355f8:	cbz	w1, 435610 <ferror@plt+0x33880>
  4355fc:	cbz	w19, 4355a8 <ferror@plt+0x33818>
  435600:	adrp	x0, 473000 <warn@@Base+0x31c10>
  435604:	add	x0, x0, #0xbdb
  435608:	bl	401d10 <printf@plt>
  43560c:	b	4355b0 <ferror@plt+0x33820>
  435610:	cbz	w19, 435620 <ferror@plt+0x33890>
  435614:	mov	w0, #0xa                   	// #10
  435618:	bl	401d40 <putchar@plt>
  43561c:	b	435624 <ferror@plt+0x33894>
  435620:	bl	436094 <ferror@plt+0x34304>
  435624:	ldr	x28, [sp, #80]
  435628:	add	x20, x20, #0x4
  43562c:	mov	w8, #0x1                   	// #1
  435630:	mov	x26, x27
  435634:	tbz	w8, #0, 435298 <ferror@plt+0x33508>
  435638:	add	w21, w21, #0x1
  43563c:	cmp	w21, w28
  435640:	b.ne	4354b4 <ferror@plt+0x33724>  // b.any
  435644:	b	435778 <ferror@plt+0x339e8>
  435648:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  43564c:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  435650:	add	x1, x1, #0x825
  435654:	add	x2, x2, #0x84a
  435658:	mov	w4, #0x5                   	// #5
  43565c:	mov	x0, xzr
  435660:	mov	x3, x28
  435664:	bl	401c70 <dcngettext@plt>
  435668:	ldr	x1, [x24, #16]
  43566c:	mov	w2, w28
  435670:	bl	4413f0 <warn@@Base>
  435674:	b	435298 <ferror@plt+0x33508>
  435678:	mov	w8, w27
  43567c:	ldr	x0, [x24, #16]
  435680:	stp	x9, x8, [sp, #8]
  435684:	lsl	x21, x8, #2
  435688:	ldr	x8, [sp, #96]
  43568c:	mov	w23, w25
  435690:	str	x25, [sp, #32]
  435694:	mul	x25, x21, x23
  435698:	add	x8, x8, x21
  43569c:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  4356a0:	str	x8, [sp, #24]
  4356a4:	add	x8, x8, x25
  4356a8:	add	x1, x1, #0xbbf
  4356ac:	str	x8, [sp, #40]
  4356b0:	bl	401bf0 <strcmp@plt>
  4356b4:	cbz	w27, 4356f0 <ferror@plt+0x33960>
  4356b8:	ldr	x8, [sp, #40]
  4356bc:	add	x8, x8, x25
  4356c0:	cmp	x8, x22
  4356c4:	b.hi	435780 <ferror@plt+0x339f0>  // b.pmore
  4356c8:	ldr	x8, [sp, #40]
  4356cc:	cmp	x8, x22
  4356d0:	b.hi	435780 <ferror@plt+0x339f0>  // b.pmore
  4356d4:	tbnz	x25, #63, 435780 <ferror@plt+0x339f0>
  4356d8:	ldr	x8, [sp, #24]
  4356dc:	cmp	x8, x22
  4356e0:	b.hi	435780 <ferror@plt+0x339f0>  // b.pmore
  4356e4:	udiv	x8, x25, x21
  4356e8:	cmp	x8, x23
  4356ec:	b.ne	435780 <ferror@plt+0x339f0>  // b.any
  4356f0:	adrp	x24, 478000 <warn@@Base+0x36c10>
  4356f4:	adrp	x8, 477000 <warn@@Base+0x35c10>
  4356f8:	add	x24, x24, #0x11
  4356fc:	add	x8, x8, #0x818
  435700:	str	w0, [sp, #4]
  435704:	cbz	w19, 4357a0 <ferror@plt+0x33a10>
  435708:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  43570c:	add	x1, x1, #0x8eb
  435710:	mov	w2, #0x5                   	// #5
  435714:	mov	w21, w0
  435718:	mov	x0, xzr
  43571c:	mov	x23, x8
  435720:	bl	401cc0 <dcgettext@plt>
  435724:	bl	401d10 <printf@plt>
  435728:	cmp	w21, #0x0
  43572c:	csel	x1, x23, x24, eq  // eq = none
  435730:	mov	w2, #0x5                   	// #5
  435734:	mov	x0, xzr
  435738:	bl	401cc0 <dcgettext@plt>
  43573c:	mov	x1, x0
  435740:	adrp	x0, 470000 <warn@@Base+0x2ec10>
  435744:	add	x0, x0, #0x8fb
  435748:	bl	401d10 <printf@plt>
  43574c:	ldr	x24, [sp, #32]
  435750:	str	xzr, [sp, #88]
  435754:	b	4357f0 <ferror@plt+0x33a60>
  435758:	cbz	w19, 435e98 <ferror@plt+0x34108>
  43575c:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  435760:	add	x1, x1, #0xa0e
  435764:	mov	w2, #0x5                   	// #5
  435768:	mov	x0, xzr
  43576c:	bl	401cc0 <dcgettext@plt>
  435770:	mov	w1, w26
  435774:	bl	401d10 <printf@plt>
  435778:	cbnz	w19, 435e90 <ferror@plt+0x34100>
  43577c:	b	435e98 <ferror@plt+0x34108>
  435780:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  435784:	add	x1, x1, #0x8ba
  435788:	mov	w2, #0x5                   	// #5
  43578c:	mov	x0, xzr
  435790:	bl	401cc0 <dcgettext@plt>
  435794:	ldr	x1, [x24, #16]
  435798:	bl	4413f0 <warn@@Base>
  43579c:	b	435e80 <ferror@plt+0x340f0>
  4357a0:	cbz	w0, 4357cc <ferror@plt+0x33a3c>
  4357a4:	ldr	x24, [sp, #32]
  4357a8:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4357ac:	mov	w1, #0x88                  	// #136
  4357b0:	mov	x0, x23
  4357b4:	str	w24, [x8, #360]
  4357b8:	bl	42b974 <ferror@plt+0x29be4>
  4357bc:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4357c0:	str	x0, [sp, #88]
  4357c4:	str	x0, [x8, #368]
  4357c8:	b	4357f0 <ferror@plt+0x33a60>
  4357cc:	ldr	x24, [sp, #32]
  4357d0:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4357d4:	mov	w1, #0x88                  	// #136
  4357d8:	mov	x0, x23
  4357dc:	str	w24, [x8, #344]
  4357e0:	bl	42b974 <ferror@plt+0x29be4>
  4357e4:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4357e8:	str	x0, [sp, #88]
  4357ec:	str	x0, [x8, #352]
  4357f0:	cbz	w19, 43588c <ferror@plt+0x33afc>
  4357f4:	cbz	w27, 435880 <ferror@plt+0x33af0>
  4357f8:	ldr	x8, [sp, #16]
  4357fc:	adrp	x23, 470000 <warn@@Base+0x2ec10>
  435800:	mov	x21, xzr
  435804:	add	x23, x23, #0x90b
  435808:	lsl	x24, x8, #2
  43580c:	adrp	x25, 490000 <stdout@@GLIBC_2.17+0x4180>
  435810:	b	435838 <ferror@plt+0x33aa8>
  435814:	ldr	x8, [x25, #3328]
  435818:	blr	x8
  43581c:	bl	4360f0 <ferror@plt+0x34360>
  435820:	mov	x1, x0
  435824:	mov	x0, x23
  435828:	bl	401d10 <printf@plt>
  43582c:	add	x21, x21, #0x4
  435830:	cmp	x24, x21
  435834:	b.eq	435880 <ferror@plt+0x33af0>  // b.none
  435838:	ldr	x9, [sp, #96]
  43583c:	and	x8, x21, #0xfffffffc
  435840:	add	x0, x9, x8
  435844:	add	x8, x0, #0x4
  435848:	cmp	x8, x22
  43584c:	b.cs	435858 <ferror@plt+0x33ac8>  // b.hs, b.nlast
  435850:	mov	w1, #0x4                   	// #4
  435854:	b	43586c <ferror@plt+0x33adc>
  435858:	cmp	x0, x22
  43585c:	b.cs	435868 <ferror@plt+0x33ad8>  // b.hs, b.nlast
  435860:	sub	w1, w22, w0
  435864:	b	43586c <ferror@plt+0x33adc>
  435868:	mov	w1, wzr
  43586c:	sub	w8, w1, #0x1
  435870:	cmp	w8, #0x7
  435874:	b.ls	435814 <ferror@plt+0x33a84>  // b.plast
  435878:	mov	w0, wzr
  43587c:	b	43581c <ferror@plt+0x33a8c>
  435880:	mov	w0, #0xa                   	// #10
  435884:	bl	401d40 <putchar@plt>
  435888:	ldr	x24, [sp, #32]
  43588c:	lsl	w8, w27, #2
  435890:	str	x27, [sp, #56]
  435894:	str	w8, [sp, #52]
  435898:	cbz	w28, 435b08 <ferror@plt+0x33d78>
  43589c:	ldp	x23, x8, [sp, #8]
  4358a0:	mov	w27, wzr
  4358a4:	mov	x21, x20
  4358a8:	lsl	x28, x8, #2
  4358ac:	b	4358c8 <ferror@plt+0x33b38>
  4358b0:	ldr	x8, [sp, #80]
  4358b4:	add	w27, w27, #0x1
  4358b8:	mov	x21, x26
  4358bc:	mov	x23, x25
  4358c0:	cmp	w27, w8
  4358c4:	b.eq	435b08 <ferror@plt+0x33d78>  // b.none
  4358c8:	add	x25, x23, #0x8
  4358cc:	cmp	x25, x22
  4358d0:	b.ls	4358dc <ferror@plt+0x33b4c>  // b.plast
  4358d4:	stp	xzr, xzr, [x29, #-24]
  4358d8:	b	4358ec <ferror@plt+0x33b5c>
  4358dc:	sub	x1, x29, #0x10
  4358e0:	sub	x2, x29, #0x18
  4358e4:	mov	x0, x23
  4358e8:	bl	441840 <warn@@Base+0x450>
  4358ec:	add	x26, x21, #0x4
  4358f0:	cmp	x26, x22
  4358f4:	b.cs	435900 <ferror@plt+0x33b70>  // b.hs, b.nlast
  4358f8:	mov	w1, #0x4                   	// #4
  4358fc:	b	435914 <ferror@plt+0x33b84>
  435900:	cmp	x21, x22
  435904:	b.cs	435910 <ferror@plt+0x33b80>  // b.hs, b.nlast
  435908:	sub	w1, w22, w21
  43590c:	b	435914 <ferror@plt+0x33b84>
  435910:	mov	w1, wzr
  435914:	sub	w8, w1, #0x1
  435918:	cmp	w8, #0x7
  43591c:	b.ls	43592c <ferror@plt+0x33b9c>  // b.plast
  435920:	mov	w21, wzr
  435924:	cbnz	w21, 435944 <ferror@plt+0x33bb4>
  435928:	b	4358b0 <ferror@plt+0x33b20>
  43592c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  435930:	ldr	x8, [x8, #3328]
  435934:	mov	x0, x21
  435938:	blr	x8
  43593c:	mov	x21, x0
  435940:	cbz	w21, 4358b0 <ferror@plt+0x33b20>
  435944:	cmp	w21, w24
  435948:	b.hi	435e40 <ferror@plt+0x340b0>  // b.pmore
  43594c:	cbnz	w19, 435970 <ferror@plt+0x33be0>
  435950:	cmp	x25, x22
  435954:	b.cs	435ea0 <ferror@plt+0x34110>  // b.hs, b.nlast
  435958:	sub	w9, w21, #0x1
  43595c:	mov	w10, #0x88                  	// #136
  435960:	ldr	x8, [x23]
  435964:	umull	x9, w9, w10
  435968:	ldr	x10, [sp, #88]
  43596c:	str	x8, [x10, x9]
  435970:	ldr	w8, [sp, #52]
  435974:	ldr	x9, [sp, #24]
  435978:	sub	w23, w21, #0x1
  43597c:	mul	w8, w8, w23
  435980:	add	x24, x9, x8
  435984:	cmp	x24, x22
  435988:	b.hi	435e60 <ferror@plt+0x340d0>  // b.pmore
  43598c:	stp	x26, x25, [sp, #64]
  435990:	cbz	w19, 4359cc <ferror@plt+0x33c3c>
  435994:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  435998:	mov	w2, #0x5                   	// #5
  43599c:	mov	x0, xzr
  4359a0:	add	x1, x1, #0x9c2
  4359a4:	bl	401cc0 <dcgettext@plt>
  4359a8:	ldp	x1, x8, [x29, #-24]
  4359ac:	mov	x21, x0
  4359b0:	sub	x2, x29, #0x58
  4359b4:	mov	x0, x8
  4359b8:	bl	435fbc <ferror@plt+0x3422c>
  4359bc:	mov	x2, x0
  4359c0:	mov	x0, x21
  4359c4:	mov	w1, w27
  4359c8:	bl	401d10 <printf@plt>
  4359cc:	ldr	x8, [sp, #56]
  4359d0:	cbz	w8, 435af0 <ferror@plt+0x33d60>
  4359d4:	mov	x26, xzr
  4359d8:	mov	w25, w23
  4359dc:	b	435a10 <ferror@plt+0x33c80>
  4359e0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4359e4:	ldr	x8, [x8, #3328]
  4359e8:	blr	x8
  4359ec:	mov	x23, x0
  4359f0:	cbz	w19, 435a54 <ferror@plt+0x33cc4>
  4359f4:	adrp	x0, 470000 <warn@@Base+0x2ec10>
  4359f8:	add	x0, x0, #0x9cf
  4359fc:	mov	w1, w23
  435a00:	bl	401d10 <printf@plt>
  435a04:	add	x26, x26, #0x4
  435a08:	cmp	x28, x26
  435a0c:	b.eq	435af0 <ferror@plt+0x33d60>  // b.none
  435a10:	and	x21, x26, #0xfffffffc
  435a14:	add	x0, x24, x21
  435a18:	add	x8, x0, #0x4
  435a1c:	cmp	x8, x22
  435a20:	b.cs	435a2c <ferror@plt+0x33c9c>  // b.hs, b.nlast
  435a24:	mov	w1, #0x4                   	// #4
  435a28:	b	435a40 <ferror@plt+0x33cb0>
  435a2c:	cmp	x0, x22
  435a30:	b.cs	435a3c <ferror@plt+0x33cac>  // b.hs, b.nlast
  435a34:	sub	w1, w22, w0
  435a38:	b	435a40 <ferror@plt+0x33cb0>
  435a3c:	mov	w1, wzr
  435a40:	sub	w8, w1, #0x1
  435a44:	cmp	w8, #0x7
  435a48:	b.ls	4359e0 <ferror@plt+0x33c50>  // b.plast
  435a4c:	mov	w23, wzr
  435a50:	cbnz	w19, 4359f4 <ferror@plt+0x33c64>
  435a54:	ldr	x8, [sp, #96]
  435a58:	add	x0, x8, x21
  435a5c:	add	x8, x0, #0x4
  435a60:	cmp	x8, x22
  435a64:	b.cs	435a70 <ferror@plt+0x33ce0>  // b.hs, b.nlast
  435a68:	mov	w1, #0x4                   	// #4
  435a6c:	b	435a84 <ferror@plt+0x33cf4>
  435a70:	cmp	x0, x22
  435a74:	b.cs	435a80 <ferror@plt+0x33cf0>  // b.hs, b.nlast
  435a78:	sub	w1, w22, w0
  435a7c:	b	435a84 <ferror@plt+0x33cf4>
  435a80:	mov	w1, wzr
  435a84:	sub	w8, w1, #0x1
  435a88:	cmp	w8, #0x7
  435a8c:	b.ls	435ab8 <ferror@plt+0x33d28>  // b.plast
  435a90:	mov	w21, wzr
  435a94:	cmp	w21, #0x8
  435a98:	b.cs	435ad0 <ferror@plt+0x33d40>  // b.hs, b.nlast
  435a9c:	ldr	x9, [sp, #88]
  435aa0:	mov	w10, #0x88                  	// #136
  435aa4:	mov	w8, w23
  435aa8:	madd	x9, x25, x10, x9
  435aac:	add	x9, x9, w21, uxtw #3
  435ab0:	str	x8, [x9, #8]
  435ab4:	b	435a04 <ferror@plt+0x33c74>
  435ab8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  435abc:	ldr	x8, [x8, #3328]
  435ac0:	blr	x8
  435ac4:	mov	x21, x0
  435ac8:	cmp	w21, #0x8
  435acc:	b.cc	435a9c <ferror@plt+0x33d0c>  // b.lo, b.ul, b.last
  435ad0:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  435ad4:	mov	w2, #0x5                   	// #5
  435ad8:	mov	x0, xzr
  435adc:	add	x1, x1, #0x9d4
  435ae0:	bl	401cc0 <dcgettext@plt>
  435ae4:	mov	w1, w21
  435ae8:	bl	4413f0 <warn@@Base>
  435aec:	b	435a04 <ferror@plt+0x33c74>
  435af0:	ldr	x24, [sp, #32]
  435af4:	ldp	x26, x25, [sp, #64]
  435af8:	cbz	w19, 4358b0 <ferror@plt+0x33b20>
  435afc:	mov	w0, #0xa                   	// #10
  435b00:	bl	401d40 <putchar@plt>
  435b04:	b	4358b0 <ferror@plt+0x33b20>
  435b08:	cbz	w19, 435b64 <ferror@plt+0x33dd4>
  435b0c:	mov	w0, #0xa                   	// #10
  435b10:	bl	401d40 <putchar@plt>
  435b14:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  435b18:	add	x1, x1, #0xa00
  435b1c:	mov	w2, #0x5                   	// #5
  435b20:	mov	x0, xzr
  435b24:	bl	401cc0 <dcgettext@plt>
  435b28:	bl	401d10 <printf@plt>
  435b2c:	ldr	w8, [sp, #4]
  435b30:	adrp	x9, 477000 <warn@@Base+0x35c10>
  435b34:	add	x9, x9, #0x818
  435b38:	mov	w2, #0x5                   	// #5
  435b3c:	cmp	w8, #0x0
  435b40:	adrp	x8, 478000 <warn@@Base+0x36c10>
  435b44:	add	x8, x8, #0x11
  435b48:	csel	x1, x9, x8, eq  // eq = none
  435b4c:	mov	x0, xzr
  435b50:	bl	401cc0 <dcgettext@plt>
  435b54:	mov	x1, x0
  435b58:	adrp	x0, 470000 <warn@@Base+0x2ec10>
  435b5c:	add	x0, x0, #0x8fb
  435b60:	bl	401d10 <printf@plt>
  435b64:	ldr	x27, [sp, #80]
  435b68:	ldr	x8, [sp, #56]
  435b6c:	cbz	w8, 435c00 <ferror@plt+0x33e70>
  435b70:	ldr	x8, [sp, #16]
  435b74:	adrp	x23, 470000 <warn@@Base+0x2ec10>
  435b78:	mov	x21, xzr
  435b7c:	add	x23, x23, #0x90b
  435b80:	lsl	x24, x8, #2
  435b84:	adrp	x25, 490000 <stdout@@GLIBC_2.17+0x4180>
  435b88:	b	435bb4 <ferror@plt+0x33e24>
  435b8c:	ldr	x8, [x25, #3328]
  435b90:	blr	x8
  435b94:	cbz	w19, 435ba8 <ferror@plt+0x33e18>
  435b98:	bl	4360f0 <ferror@plt+0x34360>
  435b9c:	mov	x1, x0
  435ba0:	mov	x0, x23
  435ba4:	bl	401d10 <printf@plt>
  435ba8:	add	x21, x21, #0x4
  435bac:	cmp	x24, x21
  435bb0:	b.eq	435c00 <ferror@plt+0x33e70>  // b.none
  435bb4:	ldr	x9, [sp, #96]
  435bb8:	and	x8, x21, #0xfffffffc
  435bbc:	add	x0, x9, x8
  435bc0:	add	x8, x0, #0x4
  435bc4:	cmp	x8, x22
  435bc8:	b.cs	435bd4 <ferror@plt+0x33e44>  // b.hs, b.nlast
  435bcc:	mov	w1, #0x4                   	// #4
  435bd0:	b	435be8 <ferror@plt+0x33e58>
  435bd4:	cmp	x0, x22
  435bd8:	b.cs	435be4 <ferror@plt+0x33e54>  // b.hs, b.nlast
  435bdc:	sub	w1, w22, w0
  435be0:	b	435be8 <ferror@plt+0x33e58>
  435be4:	mov	w1, wzr
  435be8:	sub	w8, w1, #0x1
  435bec:	cmp	w8, #0x7
  435bf0:	b.ls	435b8c <ferror@plt+0x33dfc>  // b.plast
  435bf4:	mov	w0, wzr
  435bf8:	cbnz	w19, 435b98 <ferror@plt+0x33e08>
  435bfc:	b	435ba8 <ferror@plt+0x33e18>
  435c00:	cbz	w19, 435c0c <ferror@plt+0x33e7c>
  435c04:	mov	w0, #0xa                   	// #10
  435c08:	bl	401d40 <putchar@plt>
  435c0c:	ldr	x0, [sp, #8]
  435c10:	cbz	w27, 435e38 <ferror@plt+0x340a8>
  435c14:	ldr	x8, [sp, #16]
  435c18:	mov	w25, wzr
  435c1c:	adrp	x26, 490000 <stdout@@GLIBC_2.17+0x4180>
  435c20:	lsl	x23, x8, #2
  435c24:	b	435c3c <ferror@plt+0x33eac>
  435c28:	add	w25, w25, #0x1
  435c2c:	cmp	w25, w27
  435c30:	mov	x20, x24
  435c34:	mov	x0, x21
  435c38:	b.eq	435e38 <ferror@plt+0x340a8>  // b.none
  435c3c:	add	x21, x0, #0x8
  435c40:	cmp	x21, x22
  435c44:	b.ls	435c50 <ferror@plt+0x33ec0>  // b.plast
  435c48:	stp	xzr, xzr, [x29, #-24]
  435c4c:	b	435c5c <ferror@plt+0x33ecc>
  435c50:	sub	x1, x29, #0x10
  435c54:	sub	x2, x29, #0x18
  435c58:	bl	441840 <warn@@Base+0x450>
  435c5c:	add	x24, x20, #0x4
  435c60:	cmp	x24, x22
  435c64:	b.cs	435c70 <ferror@plt+0x33ee0>  // b.hs, b.nlast
  435c68:	mov	w1, #0x4                   	// #4
  435c6c:	b	435c84 <ferror@plt+0x33ef4>
  435c70:	cmp	x20, x22
  435c74:	b.cs	435c80 <ferror@plt+0x33ef0>  // b.hs, b.nlast
  435c78:	sub	w1, w22, w20
  435c7c:	b	435c84 <ferror@plt+0x33ef4>
  435c80:	mov	w1, wzr
  435c84:	sub	w8, w1, #0x1
  435c88:	cmp	w8, #0x7
  435c8c:	b.ls	435c9c <ferror@plt+0x33f0c>  // b.plast
  435c90:	mov	w20, wzr
  435c94:	cbnz	w20, 435cb0 <ferror@plt+0x33f20>
  435c98:	b	435c28 <ferror@plt+0x33e98>
  435c9c:	ldr	x8, [x26, #3328]
  435ca0:	mov	x0, x20
  435ca4:	blr	x8
  435ca8:	mov	x20, x0
  435cac:	cbz	w20, 435c28 <ferror@plt+0x33e98>
  435cb0:	stp	x24, x21, [sp, #64]
  435cb4:	cbz	w19, 435cf0 <ferror@plt+0x33f60>
  435cb8:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  435cbc:	mov	w2, #0x5                   	// #5
  435cc0:	mov	x0, xzr
  435cc4:	add	x1, x1, #0x9c2
  435cc8:	bl	401cc0 <dcgettext@plt>
  435ccc:	ldp	x1, x8, [x29, #-24]
  435cd0:	mov	x21, x0
  435cd4:	sub	x2, x29, #0x58
  435cd8:	mov	x0, x8
  435cdc:	bl	435fbc <ferror@plt+0x3422c>
  435ce0:	mov	x2, x0
  435ce4:	mov	x0, x21
  435ce8:	mov	w1, w25
  435cec:	bl	401d10 <printf@plt>
  435cf0:	ldr	x8, [sp, #56]
  435cf4:	cbz	w8, 435e20 <ferror@plt+0x34090>
  435cf8:	ldr	w9, [sp, #52]
  435cfc:	ldr	x10, [sp, #40]
  435d00:	sub	w8, w20, #0x1
  435d04:	mov	x24, xzr
  435d08:	mul	w9, w9, w8
  435d0c:	add	x28, x10, x9
  435d10:	mov	w27, w8
  435d14:	b	435d44 <ferror@plt+0x33fb4>
  435d18:	ldr	x8, [x26, #3328]
  435d1c:	blr	x8
  435d20:	mov	x20, x0
  435d24:	cbz	w19, 435d88 <ferror@plt+0x33ff8>
  435d28:	adrp	x0, 470000 <warn@@Base+0x2ec10>
  435d2c:	add	x0, x0, #0x9cf
  435d30:	mov	w1, w20
  435d34:	bl	401d10 <printf@plt>
  435d38:	add	x24, x24, #0x4
  435d3c:	cmp	x23, x24
  435d40:	b.eq	435e20 <ferror@plt+0x34090>  // b.none
  435d44:	and	x21, x24, #0xfffffffc
  435d48:	add	x0, x28, x21
  435d4c:	add	x8, x0, #0x4
  435d50:	cmp	x8, x22
  435d54:	b.cs	435d60 <ferror@plt+0x33fd0>  // b.hs, b.nlast
  435d58:	mov	w1, #0x4                   	// #4
  435d5c:	b	435d74 <ferror@plt+0x33fe4>
  435d60:	cmp	x0, x22
  435d64:	b.cs	435d70 <ferror@plt+0x33fe0>  // b.hs, b.nlast
  435d68:	sub	w1, w22, w0
  435d6c:	b	435d74 <ferror@plt+0x33fe4>
  435d70:	mov	w1, wzr
  435d74:	sub	w8, w1, #0x1
  435d78:	cmp	w8, #0x7
  435d7c:	b.ls	435d18 <ferror@plt+0x33f88>  // b.plast
  435d80:	mov	w20, wzr
  435d84:	cbnz	w19, 435d28 <ferror@plt+0x33f98>
  435d88:	ldr	x8, [sp, #96]
  435d8c:	add	x0, x8, x21
  435d90:	add	x8, x0, #0x4
  435d94:	cmp	x8, x22
  435d98:	b.cs	435da4 <ferror@plt+0x34014>  // b.hs, b.nlast
  435d9c:	mov	w1, #0x4                   	// #4
  435da0:	b	435db8 <ferror@plt+0x34028>
  435da4:	cmp	x0, x22
  435da8:	b.cs	435db4 <ferror@plt+0x34024>  // b.hs, b.nlast
  435dac:	sub	w1, w22, w0
  435db0:	b	435db8 <ferror@plt+0x34028>
  435db4:	mov	w1, wzr
  435db8:	sub	w8, w1, #0x1
  435dbc:	cmp	w8, #0x7
  435dc0:	b.ls	435dec <ferror@plt+0x3405c>  // b.plast
  435dc4:	mov	w21, wzr
  435dc8:	cmp	w21, #0x8
  435dcc:	b.cs	435e00 <ferror@plt+0x34070>  // b.hs, b.nlast
  435dd0:	ldr	x9, [sp, #88]
  435dd4:	mov	w10, #0x88                  	// #136
  435dd8:	mov	w8, w20
  435ddc:	madd	x9, x27, x10, x9
  435de0:	add	x9, x9, w21, uxtw #3
  435de4:	str	x8, [x9, #72]
  435de8:	b	435d38 <ferror@plt+0x33fa8>
  435dec:	ldr	x8, [x26, #3328]
  435df0:	blr	x8
  435df4:	mov	x21, x0
  435df8:	cmp	w21, #0x8
  435dfc:	b.cc	435dd0 <ferror@plt+0x34040>  // b.lo, b.ul, b.last
  435e00:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  435e04:	mov	w2, #0x5                   	// #5
  435e08:	mov	x0, xzr
  435e0c:	add	x1, x1, #0x9d4
  435e10:	bl	401cc0 <dcgettext@plt>
  435e14:	mov	w1, w21
  435e18:	bl	4413f0 <warn@@Base>
  435e1c:	b	435d38 <ferror@plt+0x33fa8>
  435e20:	ldp	x21, x27, [sp, #72]
  435e24:	ldr	x24, [sp, #64]
  435e28:	cbz	w19, 435c28 <ferror@plt+0x33e98>
  435e2c:	mov	w0, #0xa                   	// #10
  435e30:	bl	401d40 <putchar@plt>
  435e34:	b	435c28 <ferror@plt+0x33e98>
  435e38:	mov	w8, wzr
  435e3c:	b	435e84 <ferror@plt+0x340f4>
  435e40:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  435e44:	add	x1, x1, #0x910
  435e48:	mov	w2, #0x5                   	// #5
  435e4c:	mov	x0, xzr
  435e50:	bl	401cc0 <dcgettext@plt>
  435e54:	mov	w1, w21
  435e58:	mov	w2, w24
  435e5c:	b	435e7c <ferror@plt+0x340ec>
  435e60:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  435e64:	add	x1, x1, #0x982
  435e68:	mov	w2, #0x5                   	// #5
  435e6c:	mov	x0, xzr
  435e70:	bl	401cc0 <dcgettext@plt>
  435e74:	ldr	x2, [sp, #56]
  435e78:	mov	w1, w21
  435e7c:	bl	4413f0 <warn@@Base>
  435e80:	mov	w8, #0x1                   	// #1
  435e84:	eor	w0, w8, #0x1
  435e88:	tbnz	w8, #0, 43529c <ferror@plt+0x3350c>
  435e8c:	cbz	w19, 43529c <ferror@plt+0x3350c>
  435e90:	mov	w0, #0xa                   	// #10
  435e94:	bl	401d40 <putchar@plt>
  435e98:	mov	w0, #0x1                   	// #1
  435e9c:	b	43529c <ferror@plt+0x3350c>
  435ea0:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  435ea4:	add	x1, x1, #0x94b
  435ea8:	mov	w2, #0x5                   	// #5
  435eac:	mov	x0, xzr
  435eb0:	bl	401cc0 <dcgettext@plt>
  435eb4:	mov	x1, x23
  435eb8:	b	435798 <ferror@plt+0x33a08>
  435ebc:	stp	x29, x30, [sp, #-32]!
  435ec0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  435ec4:	ldr	w8, [x8, #3260]
  435ec8:	str	x19, [sp, #16]
  435ecc:	mov	x19, x0
  435ed0:	mov	x29, sp
  435ed4:	cbz	w1, 435ef0 <ferror@plt+0x34160>
  435ed8:	cbz	w8, 435f1c <ferror@plt+0x3418c>
  435edc:	ldr	x8, [x19, #24]
  435ee0:	cbz	x8, 435f1c <ferror@plt+0x3418c>
  435ee4:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  435ee8:	add	x1, x1, #0xa2a
  435eec:	b	435f04 <ferror@plt+0x34174>
  435ef0:	cbz	w8, 435f28 <ferror@plt+0x34198>
  435ef4:	ldr	x8, [x19, #24]
  435ef8:	cbz	x8, 435f28 <ferror@plt+0x34198>
  435efc:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  435f00:	add	x1, x1, #0xa93
  435f04:	mov	w2, #0x5                   	// #5
  435f08:	mov	x0, xzr
  435f0c:	bl	401cc0 <dcgettext@plt>
  435f10:	ldp	x1, x2, [x19, #16]
  435f14:	bl	401d10 <printf@plt>
  435f18:	b	435f44 <ferror@plt+0x341b4>
  435f1c:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  435f20:	add	x1, x1, #0xa67
  435f24:	b	435f30 <ferror@plt+0x341a0>
  435f28:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  435f2c:	add	x1, x1, #0xac2
  435f30:	mov	w2, #0x5                   	// #5
  435f34:	mov	x0, xzr
  435f38:	bl	401cc0 <dcgettext@plt>
  435f3c:	ldr	x1, [x19, #16]
  435f40:	bl	401d10 <printf@plt>
  435f44:	ldr	x19, [sp, #16]
  435f48:	ldp	x29, x30, [sp], #32
  435f4c:	ret
  435f50:	stp	x29, x30, [sp, #-32]!
  435f54:	str	x19, [sp, #16]
  435f58:	adrp	x19, 48e000 <stdout@@GLIBC_2.17+0x2180>
  435f5c:	ldr	x8, [x19, #288]
  435f60:	mov	x29, sp
  435f64:	cbz	x8, 435f90 <ferror@plt+0x34200>
  435f68:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  435f6c:	ldr	w9, [x8, #280]
  435f70:	ldr	x8, [x19, #288]
  435f74:	mov	w2, #0x4                   	// #4
  435f78:	add	w1, w9, w0
  435f7c:	adrp	x9, 48e000 <stdout@@GLIBC_2.17+0x2180>
  435f80:	mov	x0, x8
  435f84:	str	w1, [x9, #376]
  435f88:	bl	42b918 <ferror@plt+0x29b88>
  435f8c:	b	435fac <ferror@plt+0x3421c>
  435f90:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  435f94:	adrp	x9, 48e000 <stdout@@GLIBC_2.17+0x2180>
  435f98:	str	w0, [x8, #376]
  435f9c:	mov	w0, w0
  435fa0:	mov	w1, #0x4                   	// #4
  435fa4:	str	wzr, [x9, #280]
  435fa8:	bl	42b8b0 <ferror@plt+0x29b20>
  435fac:	str	x0, [x19, #288]
  435fb0:	ldr	x19, [sp, #16]
  435fb4:	ldp	x29, x30, [sp], #32
  435fb8:	ret
  435fbc:	stp	x29, x30, [sp, #-48]!
  435fc0:	stp	x20, x19, [sp, #32]
  435fc4:	mov	x19, x2
  435fc8:	mov	x20, x1
  435fcc:	str	x21, [sp, #16]
  435fd0:	mov	x29, sp
  435fd4:	cbz	x0, 43600c <ferror@plt+0x3427c>
  435fd8:	adrp	x2, 456000 <warn@@Base+0x14c10>
  435fdc:	mov	x3, x0
  435fe0:	add	x2, x2, #0xae5
  435fe4:	mov	w1, #0x40                  	// #64
  435fe8:	mov	x0, x19
  435fec:	mov	w21, #0x40                  	// #64
  435ff0:	bl	401a20 <snprintf@plt>
  435ff4:	add	x8, x19, w0, sxtw
  435ff8:	adrp	x2, 471000 <warn@@Base+0x2fc10>
  435ffc:	sub	w1, w21, w0
  436000:	add	x2, x2, #0x2a1
  436004:	mov	x0, x8
  436008:	b	43601c <ferror@plt+0x3428c>
  43600c:	adrp	x2, 456000 <warn@@Base+0x14c10>
  436010:	add	x2, x2, #0xae5
  436014:	mov	w1, #0x40                  	// #64
  436018:	mov	x0, x19
  43601c:	mov	x3, x20
  436020:	bl	401a20 <snprintf@plt>
  436024:	mov	x0, x19
  436028:	ldp	x20, x19, [sp, #32]
  43602c:	ldr	x21, [sp, #16]
  436030:	ldp	x29, x30, [sp], #48
  436034:	ret
  436038:	stp	x29, x30, [sp, #-16]!
  43603c:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  436040:	adrp	x10, 48e000 <stdout@@GLIBC_2.17+0x2180>
  436044:	ldr	w9, [x8, #280]
  436048:	ldr	w10, [x10, #376]
  43604c:	mov	x29, sp
  436050:	cmp	w9, w10
  436054:	b.cs	436074 <ferror@plt+0x342e4>  // b.hs, b.nlast
  436058:	adrp	x10, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43605c:	ldr	x10, [x10, #288]
  436060:	add	w11, w9, #0x1
  436064:	str	w11, [x8, #280]
  436068:	str	w0, [x10, x9, lsl #2]
  43606c:	ldp	x29, x30, [sp], #16
  436070:	ret
  436074:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  436078:	add	x1, x1, #0xae0
  43607c:	mov	w2, #0x5                   	// #5
  436080:	mov	x0, xzr
  436084:	bl	401cc0 <dcgettext@plt>
  436088:	bl	44132c <error@@Base>
  43608c:	ldp	x29, x30, [sp], #16
  436090:	ret
  436094:	stp	x29, x30, [sp, #-16]!
  436098:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43609c:	adrp	x10, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4360a0:	ldr	w9, [x8, #280]
  4360a4:	ldr	w10, [x10, #376]
  4360a8:	mov	x29, sp
  4360ac:	cmp	w9, w10
  4360b0:	b.cs	4360d0 <ferror@plt+0x34340>  // b.hs, b.nlast
  4360b4:	adrp	x10, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4360b8:	ldr	x10, [x10, #288]
  4360bc:	add	w11, w9, #0x1
  4360c0:	str	w11, [x8, #280]
  4360c4:	str	wzr, [x10, x9, lsl #2]
  4360c8:	ldp	x29, x30, [sp], #16
  4360cc:	ret
  4360d0:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  4360d4:	add	x1, x1, #0xae0
  4360d8:	mov	w2, #0x5                   	// #5
  4360dc:	mov	x0, xzr
  4360e0:	bl	401cc0 <dcgettext@plt>
  4360e4:	bl	44132c <error@@Base>
  4360e8:	ldp	x29, x30, [sp], #16
  4360ec:	ret
  4360f0:	stp	x29, x30, [sp, #-32]!
  4360f4:	sub	w8, w0, #0x1
  4360f8:	cmp	w8, #0x8
  4360fc:	str	x19, [sp, #16]
  436100:	mov	x29, sp
  436104:	b.cs	436118 <ferror@plt+0x34388>  // b.hs, b.nlast
  436108:	adrp	x9, 46f000 <warn@@Base+0x2dc10>
  43610c:	add	x9, x9, #0x558
  436110:	ldr	x0, [x9, w8, sxtw #3]
  436114:	b	43613c <ferror@plt+0x343ac>
  436118:	adrp	x19, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43611c:	add	x19, x19, #0x17c
  436120:	adrp	x2, 473000 <warn@@Base+0x31c10>
  436124:	mov	w3, w0
  436128:	add	x2, x2, #0xbdc
  43612c:	mov	w1, #0x10                  	// #16
  436130:	mov	x0, x19
  436134:	bl	401a20 <snprintf@plt>
  436138:	mov	x0, x19
  43613c:	ldr	x19, [sp, #16]
  436140:	ldp	x29, x30, [sp], #32
  436144:	ret
  436148:	stp	x29, x30, [sp, #-16]!
  43614c:	mov	w2, wzr
  436150:	mov	x29, sp
  436154:	bl	436544 <ferror@plt+0x347b4>
  436158:	ldp	x29, x30, [sp], #16
  43615c:	ret
  436160:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  436164:	adrp	x9, 48e000 <stdout@@GLIBC_2.17+0x2180>
  436168:	cmp	w1, #0x0
  43616c:	add	x8, x8, #0x168
  436170:	add	x9, x9, #0x158
  436174:	csel	x8, x8, x9, eq  // eq = none
  436178:	ldr	w9, [x8]
  43617c:	mov	w8, #0x1                   	// #1
  436180:	cinc	x10, x8, ne  // ne = any
  436184:	cbz	w9, 4361c4 <ferror@plt+0x34434>
  436188:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43618c:	adrp	x11, 48e000 <stdout@@GLIBC_2.17+0x2180>
  436190:	add	x8, x8, #0x170
  436194:	add	x11, x11, #0x160
  436198:	cmp	w1, #0x0
  43619c:	csel	x8, x8, x11, eq  // eq = none
  4361a0:	ldr	x8, [x8]
  4361a4:	lsl	x10, x10, #3
  4361a8:	add	x10, x10, #0x8
  4361ac:	ldr	x11, [x8, x10]
  4361b0:	cmp	x11, x0
  4361b4:	b.eq	4361c8 <ferror@plt+0x34438>  // b.none
  4361b8:	subs	w9, w9, #0x1
  4361bc:	add	x8, x8, #0x88
  4361c0:	b.ne	4361ac <ferror@plt+0x3441c>  // b.any
  4361c4:	mov	x8, xzr
  4361c8:	mov	x0, x8
  4361cc:	ret
  4361d0:	sub	sp, sp, #0x50
  4361d4:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4361d8:	ldr	x8, [x8, #400]
  4361dc:	stp	x29, x30, [sp, #16]
  4361e0:	stp	x24, x23, [sp, #32]
  4361e4:	stp	x22, x21, [sp, #48]
  4361e8:	stp	x20, x19, [sp, #64]
  4361ec:	add	x29, sp, #0x10
  4361f0:	cbnz	x8, 436398 <ferror@plt+0x34608>
  4361f4:	mov	x19, x1
  4361f8:	mov	x20, x0
  4361fc:	b	43620c <ferror@plt+0x3447c>
  436200:	mov	x21, xzr
  436204:	mov	w8, wzr
  436208:	tbz	wzr, #0, 43639c <ferror@plt+0x3460c>
  43620c:	cmp	x20, x19
  436210:	b.cs	436380 <ferror@plt+0x345f0>  // b.hs, b.nlast
  436214:	sub	x3, x29, #0x4
  436218:	add	x4, sp, #0x8
  43621c:	mov	x0, x20
  436220:	mov	x1, x19
  436224:	mov	w2, wzr
  436228:	bl	42b410 <ferror@plt+0x29680>
  43622c:	mov	x22, x0
  436230:	ldur	w8, [x29, #-4]
  436234:	ldr	w0, [sp, #8]
  436238:	add	x20, x20, x8
  43623c:	bl	4363b8 <ferror@plt+0x34628>
  436240:	cmp	x20, x19
  436244:	b.eq	436200 <ferror@plt+0x34470>  // b.none
  436248:	cbz	x22, 436370 <ferror@plt+0x345e0>
  43624c:	sub	x3, x29, #0x4
  436250:	add	x4, sp, #0x8
  436254:	mov	x0, x20
  436258:	mov	x1, x19
  43625c:	mov	w2, wzr
  436260:	bl	42b410 <ferror@plt+0x29680>
  436264:	mov	x23, x0
  436268:	ldur	w8, [x29, #-4]
  43626c:	ldr	w0, [sp, #8]
  436270:	add	x20, x20, x8
  436274:	bl	4363b8 <ferror@plt+0x34628>
  436278:	cmp	x20, x19
  43627c:	b.eq	436200 <ferror@plt+0x34470>  // b.none
  436280:	ldrb	w2, [x20], #1
  436284:	mov	x0, x22
  436288:	mov	x1, x23
  43628c:	bl	436620 <ferror@plt+0x34890>
  436290:	sub	x3, x29, #0x4
  436294:	add	x4, sp, #0x8
  436298:	mov	x0, x20
  43629c:	mov	x1, x19
  4362a0:	mov	w2, wzr
  4362a4:	bl	42b410 <ferror@plt+0x29680>
  4362a8:	mov	x22, x0
  4362ac:	ldur	w8, [x29, #-4]
  4362b0:	ldr	w0, [sp, #8]
  4362b4:	add	x20, x20, x8
  4362b8:	bl	4363b8 <ferror@plt+0x34628>
  4362bc:	cmp	x20, x19
  4362c0:	b.eq	436334 <ferror@plt+0x345a4>  // b.none
  4362c4:	sub	x3, x29, #0x4
  4362c8:	add	x4, sp, #0x8
  4362cc:	mov	x0, x20
  4362d0:	mov	x1, x19
  4362d4:	mov	w2, wzr
  4362d8:	bl	42b410 <ferror@plt+0x29680>
  4362dc:	mov	x23, x0
  4362e0:	ldur	w8, [x29, #-4]
  4362e4:	ldr	w0, [sp, #8]
  4362e8:	add	x20, x20, x8
  4362ec:	bl	4363b8 <ferror@plt+0x34628>
  4362f0:	cmp	x20, x19
  4362f4:	b.eq	436334 <ferror@plt+0x345a4>  // b.none
  4362f8:	cmp	x23, #0x21
  4362fc:	b.ne	436344 <ferror@plt+0x345b4>  // b.any
  436300:	sub	x3, x29, #0x4
  436304:	add	x4, sp, #0x8
  436308:	mov	w2, #0x1                   	// #1
  43630c:	mov	x0, x20
  436310:	mov	x1, x19
  436314:	bl	42b410 <ferror@plt+0x29680>
  436318:	mov	x24, x0
  43631c:	ldur	w8, [x29, #-4]
  436320:	ldr	w0, [sp, #8]
  436324:	add	x20, x20, x8
  436328:	bl	4363b8 <ferror@plt+0x34628>
  43632c:	cmp	x20, x19
  436330:	b.ne	436348 <ferror@plt+0x345b8>  // b.any
  436334:	mov	w9, wzr
  436338:	mov	w8, #0x1                   	// #1
  43633c:	cbnz	x22, 436364 <ferror@plt+0x345d4>
  436340:	b	436368 <ferror@plt+0x345d8>
  436344:	mov	x24, #0xffffffffffffffff    	// #-1
  436348:	mov	x0, x22
  43634c:	mov	x1, x23
  436350:	mov	x2, x24
  436354:	bl	436690 <ferror@plt+0x34900>
  436358:	mov	w9, #0x1                   	// #1
  43635c:	mov	w8, #0x1                   	// #1
  436360:	cbz	x22, 436368 <ferror@plt+0x345d8>
  436364:	tbnz	w9, #0, 436290 <ferror@plt+0x34500>
  436368:	tbnz	w8, #0, 43620c <ferror@plt+0x3447c>
  43636c:	b	43639c <ferror@plt+0x3460c>
  436370:	mov	x21, x20
  436374:	mov	w8, wzr
  436378:	tbnz	wzr, #0, 43620c <ferror@plt+0x3447c>
  43637c:	b	43639c <ferror@plt+0x3460c>
  436380:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  436384:	add	x1, x1, #0x17a
  436388:	mov	w2, #0x5                   	// #5
  43638c:	mov	x0, xzr
  436390:	bl	401cc0 <dcgettext@plt>
  436394:	bl	44132c <error@@Base>
  436398:	mov	x21, xzr
  43639c:	mov	x0, x21
  4363a0:	ldp	x20, x19, [sp, #64]
  4363a4:	ldp	x22, x21, [sp, #48]
  4363a8:	ldp	x24, x23, [sp, #32]
  4363ac:	ldp	x29, x30, [sp, #16]
  4363b0:	add	sp, sp, #0x50
  4363b4:	ret
  4363b8:	tbnz	w0, #0, 4363cc <ferror@plt+0x3463c>
  4363bc:	tbz	w0, #1, 4363f0 <ferror@plt+0x34660>
  4363c0:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4363c4:	add	x1, x1, #0x4c0
  4363c8:	b	4363d4 <ferror@plt+0x34644>
  4363cc:	adrp	x1, 469000 <warn@@Base+0x27c10>
  4363d0:	add	x1, x1, #0x4af
  4363d4:	stp	x29, x30, [sp, #-16]!
  4363d8:	mov	w2, #0x5                   	// #5
  4363dc:	mov	x0, xzr
  4363e0:	mov	x29, sp
  4363e4:	bl	401cc0 <dcgettext@plt>
  4363e8:	bl	44132c <error@@Base>
  4363ec:	ldp	x29, x30, [sp], #16
  4363f0:	ret
  4363f4:	stp	x29, x30, [sp, #-32]!
  4363f8:	stp	x20, x19, [sp, #16]
  4363fc:	mov	x29, sp
  436400:	mov	x19, x0
  436404:	bl	442ed0 <warn@@Base+0x1ae0>
  436408:	mov	x20, x0
  43640c:	cbnz	x0, 436458 <ferror@plt+0x346c8>
  436410:	mov	x8, #0xffffffffffffbf80    	// #-16512
  436414:	add	x8, x19, x8
  436418:	adrp	x9, 471000 <warn@@Base+0x2fc10>
  43641c:	lsr	x8, x8, #7
  436420:	adrp	x10, 471000 <warn@@Base+0x2fc10>
  436424:	add	x9, x9, #0x1ba
  436428:	add	x10, x10, #0x1a5
  43642c:	cmp	x8, #0x17f
  436430:	csel	x1, x10, x9, cc  // cc = lo, ul, last
  436434:	mov	w2, #0x5                   	// #5
  436438:	bl	401cc0 <dcgettext@plt>
  43643c:	adrp	x20, 48e000 <stdout@@GLIBC_2.17+0x2180>
  436440:	add	x20, x20, #0x5b0
  436444:	mov	x2, x0
  436448:	mov	w1, #0x64                  	// #100
  43644c:	mov	x0, x20
  436450:	mov	x3, x19
  436454:	bl	401a20 <snprintf@plt>
  436458:	mov	x0, x20
  43645c:	ldp	x20, x19, [sp, #16]
  436460:	ldp	x29, x30, [sp], #32
  436464:	ret
  436468:	sub	sp, sp, #0xd0
  43646c:	stp	x29, x30, [sp, #112]
  436470:	add	x29, sp, #0x70
  436474:	stp	x28, x27, [sp, #128]
  436478:	stp	x24, x23, [sp, #160]
  43647c:	stp	x22, x21, [sp, #176]
  436480:	stp	x20, x19, [sp, #192]
  436484:	ldr	w23, [x29, #144]
  436488:	ldp	x19, x28, [x29, #128]
  43648c:	ldr	w27, [x29, #120]
  436490:	ldr	x20, [x29, #112]
  436494:	ldr	w21, [x29, #104]
  436498:	ldr	x22, [x29, #96]
  43649c:	stp	x26, x25, [sp, #144]
  4364a0:	mov	x24, x2
  4364a4:	mov	x25, x1
  4364a8:	mov	x26, x0
  4364ac:	cbnz	w27, 4364e0 <ferror@plt+0x34750>
  4364b0:	mov	x0, x26
  4364b4:	stp	x6, x7, [x29, #-16]
  4364b8:	stp	x4, x5, [x29, #-32]
  4364bc:	stur	x3, [x29, #-40]
  4364c0:	bl	4366f4 <ferror@plt+0x34964>
  4364c4:	mov	x1, x0
  4364c8:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  4364cc:	add	x0, x0, #0x1d2
  4364d0:	bl	401d10 <printf@plt>
  4364d4:	ldp	x3, x4, [x29, #-40]
  4364d8:	ldp	x5, x6, [x29, #-24]
  4364dc:	ldur	x7, [x29, #-8]
  4364e0:	mov	w8, #0x20                  	// #32
  4364e4:	mov	x0, x26
  4364e8:	mov	x1, x25
  4364ec:	mov	x2, x24
  4364f0:	str	w23, [sp, #56]
  4364f4:	stp	x19, x28, [sp, #32]
  4364f8:	str	w27, [sp, #24]
  4364fc:	str	x20, [sp, #16]
  436500:	str	w21, [sp, #8]
  436504:	strb	w8, [sp, #48]
  436508:	str	x22, [sp]
  43650c:	bl	436778 <ferror@plt+0x349e8>
  436510:	mov	x19, x0
  436514:	cbnz	w27, 436520 <ferror@plt+0x34790>
  436518:	mov	w0, #0xa                   	// #10
  43651c:	bl	401d40 <putchar@plt>
  436520:	mov	x0, x19
  436524:	ldp	x20, x19, [sp, #192]
  436528:	ldp	x22, x21, [sp, #176]
  43652c:	ldp	x24, x23, [sp, #160]
  436530:	ldp	x26, x25, [sp, #144]
  436534:	ldp	x28, x27, [sp, #128]
  436538:	ldp	x29, x30, [sp, #112]
  43653c:	add	sp, sp, #0xd0
  436540:	ret
  436544:	sub	sp, sp, #0x50
  436548:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43654c:	ldrsw	x9, [x8, #420]
  436550:	adrp	x10, 48e000 <stdout@@GLIBC_2.17+0x2180>
  436554:	add	x10, x10, #0x1a8
  436558:	stp	x20, x19, [sp, #64]
  43655c:	add	w11, w9, #0x1
  436560:	mov	x20, x1
  436564:	add	x19, x10, x9, lsl #6
  436568:	and	w9, w11, #0xf
  43656c:	stp	x29, x30, [sp, #32]
  436570:	str	x21, [sp, #48]
  436574:	add	x29, sp, #0x20
  436578:	str	w9, [x8, #420]
  43657c:	cbz	w2, 4365b8 <ferror@plt+0x34828>
  436580:	mov	w21, w2
  436584:	adrp	x2, 453000 <warn@@Base+0x11c10>
  436588:	add	x2, x2, #0xf0d
  43658c:	mov	w1, #0x40                  	// #64
  436590:	mov	x0, x19
  436594:	mov	x3, x20
  436598:	bl	401a20 <snprintf@plt>
  43659c:	cmp	w21, #0x8
  4365a0:	mov	w8, #0x8                   	// #8
  4365a4:	csel	w8, w21, w8, cc  // cc = lo, ul, last
  4365a8:	mov	w9, #0x10                  	// #16
  4365ac:	sub	w8, w9, w8, lsl #1
  4365b0:	add	x19, x19, x8
  4365b4:	b	436608 <ferror@plt+0x34878>
  4365b8:	mov	x3, x0
  4365bc:	cbz	x0, 4365dc <ferror@plt+0x3484c>
  4365c0:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4365c4:	adrp	x2, 468000 <warn@@Base+0x26c10>
  4365c8:	add	x1, x1, #0x729
  4365cc:	add	x2, x2, #0x88f
  4365d0:	mov	x0, sp
  4365d4:	bl	4019c0 <sprintf@plt>
  4365d8:	b	4365f4 <ferror@plt+0x34864>
  4365dc:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  4365e0:	adrp	x2, 468000 <warn@@Base+0x26c10>
  4365e4:	add	x1, x1, #0x175
  4365e8:	add	x2, x2, #0x88f
  4365ec:	mov	x0, sp
  4365f0:	bl	4019c0 <sprintf@plt>
  4365f4:	mov	x2, sp
  4365f8:	mov	w1, #0x40                  	// #64
  4365fc:	mov	x0, x19
  436600:	mov	x3, x20
  436604:	bl	401a20 <snprintf@plt>
  436608:	mov	x0, x19
  43660c:	ldp	x20, x19, [sp, #64]
  436610:	ldr	x21, [sp, #48]
  436614:	ldp	x29, x30, [sp, #32]
  436618:	add	sp, sp, #0x50
  43661c:	ret
  436620:	stp	x29, x30, [sp, #-48]!
  436624:	str	x21, [sp, #16]
  436628:	mov	x21, x0
  43662c:	mov	w0, #0x30                  	// #48
  436630:	stp	x20, x19, [sp, #32]
  436634:	mov	x29, sp
  436638:	mov	w19, w2
  43663c:	mov	x20, x1
  436640:	bl	401a70 <malloc@plt>
  436644:	cbz	x0, 436680 <ferror@plt+0x348f0>
  436648:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43664c:	add	x8, x8, #0x190
  436650:	adrp	x9, 48e000 <stdout@@GLIBC_2.17+0x2180>
  436654:	ldr	x10, [x9, #1448]
  436658:	ldr	x11, [x8]
  43665c:	stp	x21, x20, [x0]
  436660:	str	w19, [x0, #16]
  436664:	add	x10, x10, #0x28
  436668:	cmp	x11, #0x0
  43666c:	csel	x8, x8, x10, eq  // eq = none
  436670:	stp	xzr, xzr, [x0, #32]
  436674:	str	xzr, [x0, #24]
  436678:	str	x0, [x8]
  43667c:	str	x0, [x9, #1448]
  436680:	ldp	x20, x19, [sp, #32]
  436684:	ldr	x21, [sp, #16]
  436688:	ldp	x29, x30, [sp], #48
  43668c:	ret
  436690:	stp	x29, x30, [sp, #-48]!
  436694:	str	x21, [sp, #16]
  436698:	mov	x21, x0
  43669c:	mov	w0, #0x20                  	// #32
  4366a0:	stp	x20, x19, [sp, #32]
  4366a4:	mov	x29, sp
  4366a8:	mov	x19, x2
  4366ac:	mov	x20, x1
  4366b0:	bl	401a70 <malloc@plt>
  4366b4:	cbz	x0, 4366e4 <ferror@plt+0x34954>
  4366b8:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4366bc:	ldr	x8, [x8, #1448]
  4366c0:	stp	x21, x20, [x0]
  4366c4:	stp	x19, xzr, [x0, #16]
  4366c8:	mov	x9, x8
  4366cc:	ldr	x10, [x9, #24]!
  4366d0:	cbz	x10, 4366dc <ferror@plt+0x3494c>
  4366d4:	ldr	x9, [x8, #32]
  4366d8:	add	x9, x9, #0x18
  4366dc:	str	x0, [x9]
  4366e0:	str	x0, [x8, #32]
  4366e4:	ldp	x20, x19, [sp, #32]
  4366e8:	ldr	x21, [sp, #16]
  4366ec:	ldp	x29, x30, [sp], #48
  4366f0:	ret
  4366f4:	stp	x29, x30, [sp, #-32]!
  4366f8:	stp	x20, x19, [sp, #16]
  4366fc:	mov	x29, sp
  436700:	cbz	x0, 436720 <ferror@plt+0x34990>
  436704:	mov	w8, #0x2001                	// #8193
  436708:	mov	x19, x0
  43670c:	cmp	x0, x8
  436710:	b.ne	43672c <ferror@plt+0x3499c>  // b.any
  436714:	adrp	x20, 471000 <warn@@Base+0x2fc10>
  436718:	add	x20, x20, #0x1eb
  43671c:	b	436768 <ferror@plt+0x349d8>
  436720:	adrp	x20, 471000 <warn@@Base+0x2fc10>
  436724:	add	x20, x20, #0x1dc
  436728:	b	436768 <ferror@plt+0x349d8>
  43672c:	mov	w0, w19
  436730:	bl	443620 <warn@@Base+0x2230>
  436734:	mov	x20, x0
  436738:	cbnz	x0, 436768 <ferror@plt+0x349d8>
  43673c:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  436740:	add	x1, x1, #0x213
  436744:	mov	w2, #0x5                   	// #5
  436748:	bl	401cc0 <dcgettext@plt>
  43674c:	adrp	x20, 48e000 <stdout@@GLIBC_2.17+0x2180>
  436750:	add	x20, x20, #0x614
  436754:	mov	x2, x0
  436758:	mov	w1, #0x64                  	// #100
  43675c:	mov	x0, x20
  436760:	mov	x3, x19
  436764:	bl	401a20 <snprintf@plt>
  436768:	mov	x0, x20
  43676c:	ldp	x20, x19, [sp, #16]
  436770:	ldp	x29, x30, [sp], #32
  436774:	ret
  436778:	sub	sp, sp, #0x160
  43677c:	stp	x29, x30, [sp, #256]
  436780:	stp	x20, x19, [sp, #336]
  436784:	add	x29, sp, #0x100
  436788:	mov	x19, x4
  43678c:	cmp	x4, x5
  436790:	stp	x28, x27, [sp, #272]
  436794:	stp	x26, x25, [sp, #288]
  436798:	stp	x24, x23, [sp, #304]
  43679c:	stp	x22, x21, [sp, #320]
  4367a0:	stur	xzr, [x29, #-16]
  4367a4:	b.hi	4367cc <ferror@plt+0x34a3c>  // b.pmore
  4367a8:	mov	x21, x7
  4367ac:	mov	x23, x5
  4367b0:	mov	x24, x2
  4367b4:	mov	x28, x1
  4367b8:	mov	x22, x0
  4367bc:	cmp	x1, #0x19
  4367c0:	b.eq	43680c <ferror@plt+0x34a7c>  // b.none
  4367c4:	cmp	x19, x23
  4367c8:	b.ne	43680c <ferror@plt+0x34a7c>  // b.any
  4367cc:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  4367d0:	add	x1, x1, #0x229
  4367d4:	mov	w2, #0x5                   	// #5
  4367d8:	mov	x0, xzr
  4367dc:	bl	401cc0 <dcgettext@plt>
  4367e0:	bl	4413f0 <warn@@Base>
  4367e4:	mov	x27, x19
  4367e8:	mov	x0, x27
  4367ec:	ldp	x20, x19, [sp, #336]
  4367f0:	ldp	x22, x21, [sp, #320]
  4367f4:	ldp	x24, x23, [sp, #304]
  4367f8:	ldp	x26, x25, [sp, #288]
  4367fc:	ldp	x28, x27, [sp, #272]
  436800:	ldp	x29, x30, [sp, #256]
  436804:	add	sp, sp, #0x160
  436808:	ret
  43680c:	ldr	w8, [x29, #152]
  436810:	ldr	x26, [x29, #112]
  436814:	sub	x20, x28, #0x1
  436818:	cmp	x20, #0x1e
  43681c:	str	w8, [sp, #100]
  436820:	ldrb	w8, [x29, #144]
  436824:	str	x3, [sp, #88]
  436828:	str	x6, [sp, #120]
  43682c:	str	w8, [sp, #128]
  436830:	ldr	x8, [x29, #136]
  436834:	str	x8, [sp, #104]
  436838:	ldr	x8, [x29, #128]
  43683c:	str	x8, [sp, #112]
  436840:	ldr	w8, [x29, #120]
  436844:	stur	w8, [x29, #-108]
  436848:	ldr	w8, [x29, #104]
  43684c:	stur	w8, [x29, #-112]
  436850:	ldr	x8, [x29, #96]
  436854:	stur	x8, [x29, #-120]
  436858:	b.hi	43688c <ferror@plt+0x34afc>  // b.pmore
  43685c:	adrp	x8, 46d000 <warn@@Base+0x2bc10>
  436860:	add	x8, x8, #0x8a
  436864:	adr	x9, 436878 <ferror@plt+0x34ae8>
  436868:	ldrb	w10, [x8, x20]
  43686c:	add	x9, x9, x10, lsl #2
  436870:	mov	x27, x19
  436874:	br	x9
  436878:	add	x27, x19, #0x1
  43687c:	cmp	x27, x23
  436880:	b.cs	43696c <ferror@plt+0x34bdc>  // b.hs, b.nlast
  436884:	mov	w1, #0x1                   	// #1
  436888:	b	436980 <ferror@plt+0x34bf0>
  43688c:	mov	x8, #0xffffffffffffe0ff    	// #-7937
  436890:	add	x8, x28, x8
  436894:	cmp	x8, #0x2
  436898:	b.cc	4368f0 <ferror@plt+0x34b60>  // b.lo, b.ul, b.last
  43689c:	mov	x8, #0xffffffffffffe0e0    	// #-7968
  4368a0:	add	x8, x28, x8
  4368a4:	cmp	x8, #0x2
  4368a8:	mov	x27, x19
  4368ac:	b.cs	436bd8 <ferror@plt+0x34e48>  // b.hs, b.nlast
  4368b0:	ldur	x27, [x29, #-120]
  4368b4:	and	x3, x27, #0xffffffff
  4368b8:	cmp	x3, #0x9
  4368bc:	b.cc	436924 <ferror@plt+0x34b94>  // b.lo, b.ul, b.last
  4368c0:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  4368c4:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  4368c8:	add	x1, x1, #0x717
  4368cc:	add	x2, x2, #0x75f
  4368d0:	mov	w4, #0x5                   	// #5
  4368d4:	mov	x0, xzr
  4368d8:	bl	401c70 <dcngettext@plt>
  4368dc:	mov	w2, #0x8                   	// #8
  4368e0:	mov	w1, w27
  4368e4:	mov	w25, #0x8                   	// #8
  4368e8:	bl	44132c <error@@Base>
  4368ec:	b	436928 <ferror@plt+0x34b98>
  4368f0:	sub	x3, x29, #0x60
  4368f4:	sub	x4, x29, #0x18
  4368f8:	mov	x0, x19
  4368fc:	mov	x1, x23
  436900:	mov	w2, wzr
  436904:	bl	42b410 <ferror@plt+0x29680>
  436908:	ldur	w8, [x29, #-24]
  43690c:	ldur	w9, [x29, #-96]
  436910:	stur	x0, [x29, #-16]
  436914:	mov	w0, w8
  436918:	add	x27, x19, x9
  43691c:	bl	4363b8 <ferror@plt+0x34628>
  436920:	b	436bd8 <ferror@plt+0x34e48>
  436924:	mov	w25, w27
  436928:	add	x8, x19, w25, uxtw
  43692c:	cmp	x8, x23
  436930:	b.cc	4369b4 <ferror@plt+0x34c24>  // b.lo, b.ul, b.last
  436934:	cmp	x19, x23
  436938:	b.cs	4369b0 <ferror@plt+0x34c20>  // b.hs, b.nlast
  43693c:	sub	w25, w23, w19
  436940:	b	4369b4 <ferror@plt+0x34c24>
  436944:	add	x27, x19, #0x4
  436948:	cmp	x27, x23
  43694c:	b.cs	43696c <ferror@plt+0x34bdc>  // b.hs, b.nlast
  436950:	mov	w1, #0x4                   	// #4
  436954:	b	436980 <ferror@plt+0x34bf0>
  436958:	add	x27, x19, #0x2
  43695c:	cmp	x27, x23
  436960:	b.cs	43696c <ferror@plt+0x34bdc>  // b.hs, b.nlast
  436964:	mov	w1, #0x2                   	// #2
  436968:	b	436980 <ferror@plt+0x34bf0>
  43696c:	cmp	x19, x23
  436970:	b.cs	43697c <ferror@plt+0x34bec>  // b.hs, b.nlast
  436974:	sub	w1, w23, w19
  436978:	b	436980 <ferror@plt+0x34bf0>
  43697c:	mov	w1, wzr
  436980:	sub	w8, w1, #0x1
  436984:	cmp	w8, #0x7
  436988:	b.ls	436998 <ferror@plt+0x34c08>  // b.plast
  43698c:	mov	x0, xzr
  436990:	stur	xzr, [x29, #-16]
  436994:	b	436bd8 <ferror@plt+0x34e48>
  436998:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43699c:	ldr	x8, [x8, #3328]
  4369a0:	mov	x0, x19
  4369a4:	blr	x8
  4369a8:	stur	x0, [x29, #-16]
  4369ac:	b	436bd8 <ferror@plt+0x34e48>
  4369b0:	mov	w25, wzr
  4369b4:	sub	w8, w25, #0x1
  4369b8:	cmp	w8, #0x7
  4369bc:	b.ls	4369c8 <ferror@plt+0x34c38>  // b.plast
  4369c0:	mov	x0, xzr
  4369c4:	b	4369dc <ferror@plt+0x34c4c>
  4369c8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4369cc:	ldr	x8, [x8, #3328]
  4369d0:	mov	x0, x19
  4369d4:	mov	w1, w25
  4369d8:	blr	x8
  4369dc:	stur	x0, [x29, #-16]
  4369e0:	add	x27, x19, x27
  4369e4:	b	436bd8 <ferror@plt+0x34e48>
  4369e8:	ldur	w8, [x29, #-112]
  4369ec:	cmp	w8, #0x2
  4369f0:	b.ne	436b78 <ferror@plt+0x34de8>  // b.any
  4369f4:	and	x3, x21, #0xffffffff
  4369f8:	cmp	x3, #0x9
  4369fc:	b.cc	436b58 <ferror@plt+0x34dc8>  // b.lo, b.ul, b.last
  436a00:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  436a04:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  436a08:	add	x1, x1, #0x717
  436a0c:	add	x2, x2, #0x75f
  436a10:	mov	w4, #0x5                   	// #5
  436a14:	mov	x0, xzr
  436a18:	bl	401c70 <dcngettext@plt>
  436a1c:	mov	w2, #0x8                   	// #8
  436a20:	mov	w1, w21
  436a24:	mov	w25, #0x8                   	// #8
  436a28:	bl	44132c <error@@Base>
  436a2c:	b	436b5c <ferror@plt+0x34dcc>
  436a30:	sub	x3, x29, #0x60
  436a34:	sub	x4, x29, #0x18
  436a38:	mov	x0, x19
  436a3c:	mov	x1, x23
  436a40:	mov	w2, wzr
  436a44:	bl	42b410 <ferror@plt+0x29680>
  436a48:	mov	x25, x0
  436a4c:	ldur	w8, [x29, #-96]
  436a50:	ldur	w0, [x29, #-24]
  436a54:	add	x19, x19, x8
  436a58:	bl	4363b8 <ferror@plt+0x34628>
  436a5c:	ldur	w20, [x29, #-108]
  436a60:	ldr	w28, [sp, #128]
  436a64:	cbnz	w20, 436a88 <ferror@plt+0x34cf8>
  436a68:	mov	x0, x25
  436a6c:	and	w27, w28, #0xff
  436a70:	bl	4382d4 <ferror@plt+0x36544>
  436a74:	mov	x2, x0
  436a78:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  436a7c:	add	x0, x0, #0x26d
  436a80:	mov	w1, w27
  436a84:	bl	401d10 <printf@plt>
  436a88:	cmp	x25, #0x21
  436a8c:	b.ne	436abc <ferror@plt+0x34d2c>  // b.any
  436a90:	sub	x3, x29, #0x60
  436a94:	sub	x4, x29, #0x18
  436a98:	mov	w2, #0x1                   	// #1
  436a9c:	mov	x0, x19
  436aa0:	mov	x1, x23
  436aa4:	bl	42b410 <ferror@plt+0x29680>
  436aa8:	mov	x24, x0
  436aac:	ldur	w8, [x29, #-96]
  436ab0:	ldur	w0, [x29, #-24]
  436ab4:	add	x19, x19, x8
  436ab8:	bl	4363b8 <ferror@plt+0x34628>
  436abc:	ldr	w8, [sp, #100]
  436ac0:	ldur	x9, [x29, #-120]
  436ac4:	ldr	x3, [sp, #88]
  436ac8:	mov	x0, x22
  436acc:	str	w8, [sp, #56]
  436ad0:	ldr	x8, [sp, #104]
  436ad4:	mov	x1, x25
  436ad8:	mov	x2, x24
  436adc:	mov	x4, x19
  436ae0:	str	x8, [sp, #40]
  436ae4:	ldp	x8, x6, [sp, #112]
  436ae8:	mov	x5, x23
  436aec:	mov	x7, x21
  436af0:	strb	w28, [sp, #48]
  436af4:	str	x8, [sp, #32]
  436af8:	ldur	w8, [x29, #-112]
  436afc:	str	w20, [sp, #24]
  436b00:	str	x26, [sp, #16]
  436b04:	str	x9, [sp]
  436b08:	str	w8, [sp, #8]
  436b0c:	bl	436778 <ferror@plt+0x349e8>
  436b10:	mov	x27, x0
  436b14:	b	4367e8 <ferror@plt+0x34a58>
  436b18:	sub	x3, x29, #0x60
  436b1c:	sub	x4, x29, #0x18
  436b20:	mov	w2, #0x1                   	// #1
  436b24:	mov	x0, x19
  436b28:	mov	x1, x23
  436b2c:	bl	42b410 <ferror@plt+0x29680>
  436b30:	mov	x25, x0
  436b34:	ldur	w8, [x29, #-96]
  436b38:	ldur	w0, [x29, #-24]
  436b3c:	add	x27, x19, x8
  436b40:	bl	4363b8 <ferror@plt+0x34628>
  436b44:	stur	x25, [x29, #-16]
  436b48:	b	436bd8 <ferror@plt+0x34e48>
  436b4c:	mov	w8, #0x1                   	// #1
  436b50:	stur	x8, [x29, #-16]
  436b54:	b	436b9c <ferror@plt+0x34e0c>
  436b58:	mov	w25, w21
  436b5c:	add	x8, x19, w25, uxtw
  436b60:	cmp	x8, x23
  436b64:	b.cc	436ba8 <ferror@plt+0x34e18>  // b.lo, b.ul, b.last
  436b68:	cmp	x19, x23
  436b6c:	b.cs	436ba4 <ferror@plt+0x34e14>  // b.hs, b.nlast
  436b70:	sub	w25, w23, w19
  436b74:	b	436ba8 <ferror@plt+0x34e18>
  436b78:	sub	w8, w8, #0x3
  436b7c:	cmp	w8, #0x1
  436b80:	b.ls	4368b0 <ferror@plt+0x34b20>  // b.plast
  436b84:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  436b88:	add	x1, x1, #0x23c
  436b8c:	mov	w2, #0x5                   	// #5
  436b90:	mov	x0, xzr
  436b94:	bl	401cc0 <dcgettext@plt>
  436b98:	bl	44132c <error@@Base>
  436b9c:	mov	x27, x19
  436ba0:	b	436bd8 <ferror@plt+0x34e48>
  436ba4:	mov	w25, wzr
  436ba8:	sub	w8, w25, #0x1
  436bac:	cmp	w8, #0x7
  436bb0:	b.ls	436bbc <ferror@plt+0x34e2c>  // b.plast
  436bb4:	mov	x0, xzr
  436bb8:	b	436bd0 <ferror@plt+0x34e40>
  436bbc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  436bc0:	ldr	x8, [x8, #3328]
  436bc4:	mov	x0, x19
  436bc8:	mov	w1, w25
  436bcc:	blr	x8
  436bd0:	stur	x0, [x29, #-16]
  436bd4:	add	x27, x19, x21
  436bd8:	cmp	x20, #0x20
  436bdc:	adrp	x14, 490000 <stdout@@GLIBC_2.17+0x4180>
  436be0:	adrp	x13, 490000 <stdout@@GLIBC_2.17+0x4180>
  436be4:	adrp	x12, 48e000 <stdout@@GLIBC_2.17+0x2180>
  436be8:	b.hi	436c3c <ferror@plt+0x34eac>  // b.pmore
  436bec:	adrp	x8, 46d000 <warn@@Base+0x2bc10>
  436bf0:	add	x8, x8, #0xaa
  436bf4:	adr	x9, 436c0c <ferror@plt+0x34e7c>
  436bf8:	ldrh	w10, [x8, x20, lsl #1]
  436bfc:	add	x9, x9, x10, lsl #2
  436c00:	ldur	w20, [x29, #-108]
  436c04:	mov	x25, xzr
  436c08:	br	x9
  436c0c:	cbnz	w20, 436fec <ferror@plt+0x3525c>
  436c10:	ldur	x1, [x29, #-16]
  436c14:	ldr	w8, [sp, #128]
  436c18:	adrp	x0, 473000 <warn@@Base+0x31c10>
  436c1c:	add	x0, x0, #0xbdd
  436c20:	mov	x25, x14
  436c24:	and	w24, w8, #0xff
  436c28:	bl	436148 <ferror@plt+0x343b8>
  436c2c:	mov	x2, x0
  436c30:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  436c34:	add	x0, x0, #0x26d
  436c38:	b	436fd8 <ferror@plt+0x35248>
  436c3c:	ldur	w20, [x29, #-108]
  436c40:	mov	x8, #0xffffffffffffe0ff    	// #-7937
  436c44:	add	x8, x28, x8
  436c48:	cmp	x8, #0x20
  436c4c:	b.hi	436ff4 <ferror@plt+0x35264>  // b.pmore
  436c50:	adrp	x9, 46d000 <warn@@Base+0x2bc10>
  436c54:	add	x9, x9, #0xec
  436c58:	adr	x10, 436c68 <ferror@plt+0x34ed8>
  436c5c:	ldrb	w11, [x9, x8]
  436c60:	add	x10, x10, x11, lsl #2
  436c64:	br	x10
  436c68:	cbnz	w20, 436fec <ferror@plt+0x3525c>
  436c6c:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  436c70:	add	x1, x1, #0x36f
  436c74:	mov	w2, #0x5                   	// #5
  436c78:	mov	x0, xzr
  436c7c:	bl	401cc0 <dcgettext@plt>
  436c80:	ldur	x1, [x29, #-16]
  436c84:	ldr	w8, [sp, #128]
  436c88:	str	x0, [sp, #80]
  436c8c:	adrp	x0, 474000 <warn@@Base+0x32c10>
  436c90:	add	x0, x0, #0x6a
  436c94:	and	w25, w8, #0xff
  436c98:	bl	436148 <ferror@plt+0x343b8>
  436c9c:	ldur	x8, [x29, #-16]
  436ca0:	mov	x24, x0
  436ca4:	mov	x1, x21
  436ca8:	mul	x0, x8, x21
  436cac:	bl	4388b4 <ferror@plt+0x36b24>
  436cb0:	b	436f5c <ferror@plt+0x351cc>
  436cb4:	cbnz	w20, 436fec <ferror@plt+0x3525c>
  436cb8:	ldr	w9, [sp, #128]
  436cbc:	ldur	x8, [x29, #-16]
  436cc0:	and	w24, w9, #0xff
  436cc4:	ldr	x9, [sp, #120]
  436cc8:	add	x1, x8, x9
  436ccc:	adrp	x0, 474000 <warn@@Base+0x32c10>
  436cd0:	add	x0, x0, #0x6a
  436cd4:	mov	x25, x14
  436cd8:	bl	436148 <ferror@plt+0x343b8>
  436cdc:	mov	x2, x0
  436ce0:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  436ce4:	add	x0, x0, #0x272
  436ce8:	b	436fd8 <ferror@plt+0x35248>
  436cec:	cbnz	w20, 436fec <ferror@plt+0x3525c>
  436cf0:	ldur	x1, [x29, #-16]
  436cf4:	ldr	w8, [sp, #128]
  436cf8:	adrp	x0, 474000 <warn@@Base+0x32c10>
  436cfc:	add	x0, x0, #0x6a
  436d00:	mov	x25, x14
  436d04:	and	w24, w8, #0xff
  436d08:	bl	436148 <ferror@plt+0x343b8>
  436d0c:	mov	x2, x0
  436d10:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  436d14:	add	x0, x0, #0x288
  436d18:	b	436fd8 <ferror@plt+0x35248>
  436d1c:	cbnz	w20, 43712c <ferror@plt+0x3539c>
  436d20:	add	x8, x27, #0x8
  436d24:	mov	x25, x12
  436d28:	cmp	x8, x23
  436d2c:	b.ls	4370c8 <ferror@plt+0x35338>  // b.plast
  436d30:	stp	xzr, xzr, [x29, #-24]
  436d34:	b	4370d8 <ferror@plt+0x35348>
  436d38:	sub	x3, x29, #0x60
  436d3c:	sub	x4, x29, #0x18
  436d40:	mov	x0, x27
  436d44:	mov	x1, x23
  436d48:	mov	w2, wzr
  436d4c:	mov	x24, x12
  436d50:	bl	42b410 <ferror@plt+0x29680>
  436d54:	ldur	w8, [x29, #-24]
  436d58:	ldur	w9, [x29, #-96]
  436d5c:	stur	x0, [x29, #-16]
  436d60:	mov	w0, w8
  436d64:	add	x25, x27, x9
  436d68:	bl	4363b8 <ferror@plt+0x34628>
  436d6c:	b	437058 <ferror@plt+0x352c8>
  436d70:	cbnz	w20, 436fec <ferror@plt+0x3525c>
  436d74:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  436d78:	add	x1, x1, #0x2ec
  436d7c:	mov	w2, #0x5                   	// #5
  436d80:	mov	x0, xzr
  436d84:	bl	401cc0 <dcgettext@plt>
  436d88:	ldur	x1, [x29, #-16]
  436d8c:	ldr	w8, [sp, #128]
  436d90:	str	x0, [sp, #80]
  436d94:	adrp	x0, 474000 <warn@@Base+0x32c10>
  436d98:	add	x0, x0, #0x6a
  436d9c:	and	w25, w8, #0xff
  436da0:	bl	436148 <ferror@plt+0x343b8>
  436da4:	ldur	x8, [x29, #-16]
  436da8:	mov	x24, x0
  436dac:	mov	x0, x8
  436db0:	bl	438530 <ferror@plt+0x367a0>
  436db4:	b	436f5c <ferror@plt+0x351cc>
  436db8:	add	x25, x27, #0x4
  436dbc:	cmp	x25, x23
  436dc0:	b.cs	436ef4 <ferror@plt+0x35164>  // b.hs, b.nlast
  436dc4:	mov	w1, #0x4                   	// #4
  436dc8:	b	437028 <ferror@plt+0x35298>
  436dcc:	cbnz	w20, 43723c <ferror@plt+0x354ac>
  436dd0:	add	x24, x27, #0x8
  436dd4:	mov	x25, x12
  436dd8:	cmp	x24, x23
  436ddc:	b.ls	4371bc <ferror@plt+0x3542c>  // b.plast
  436de0:	stur	xzr, [x29, #-96]
  436de4:	stur	xzr, [x29, #-24]
  436de8:	b	4371cc <ferror@plt+0x3543c>
  436dec:	cbnz	w20, 43728c <ferror@plt+0x354fc>
  436df0:	add	x8, x27, #0x8
  436df4:	mov	x25, x12
  436df8:	cmp	x8, x23
  436dfc:	b.ls	437248 <ferror@plt+0x354b8>  // b.plast
  436e00:	stp	xzr, xzr, [x29, #-24]
  436e04:	b	437258 <ferror@plt+0x354c8>
  436e08:	cbnz	w20, 436fec <ferror@plt+0x3525c>
  436e0c:	ldr	w8, [sp, #128]
  436e10:	adrp	x0, 473000 <warn@@Base+0x31c10>
  436e14:	add	x0, x0, #0xbdd
  436e18:	mov	x1, x24
  436e1c:	and	w25, w8, #0xff
  436e20:	mov	x24, x14
  436e24:	bl	436148 <ferror@plt+0x343b8>
  436e28:	mov	x2, x0
  436e2c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  436e30:	add	x0, x0, #0x26d
  436e34:	mov	w1, w25
  436e38:	bl	401d10 <printf@plt>
  436e3c:	mov	x14, x24
  436e40:	b	436fe4 <ferror@plt+0x35254>
  436e44:	add	x25, x27, #0x2
  436e48:	cmp	x25, x23
  436e4c:	b.cs	436ef4 <ferror@plt+0x35164>  // b.hs, b.nlast
  436e50:	mov	w1, #0x2                   	// #2
  436e54:	b	437028 <ferror@plt+0x35298>
  436e58:	cbnz	w20, 436fec <ferror@plt+0x3525c>
  436e5c:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  436e60:	add	x1, x1, #0x2c6
  436e64:	mov	w2, #0x5                   	// #5
  436e68:	mov	x0, xzr
  436e6c:	bl	401cc0 <dcgettext@plt>
  436e70:	ldur	x1, [x29, #-16]
  436e74:	ldr	w8, [sp, #128]
  436e78:	str	x0, [sp, #80]
  436e7c:	adrp	x0, 474000 <warn@@Base+0x32c10>
  436e80:	add	x0, x0, #0x6a
  436e84:	and	w25, w8, #0xff
  436e88:	bl	436148 <ferror@plt+0x343b8>
  436e8c:	ldur	x8, [x29, #-16]
  436e90:	mov	x24, x0
  436e94:	mov	x0, x8
  436e98:	bl	438478 <ferror@plt+0x366e8>
  436e9c:	b	436f5c <ferror@plt+0x351cc>
  436ea0:	mov	x24, x12
  436ea4:	cbnz	w20, 436ec4 <ferror@plt+0x35134>
  436ea8:	ldr	w8, [sp, #128]
  436eac:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  436eb0:	sub	w2, w23, w27
  436eb4:	add	x0, x0, #0x2a7
  436eb8:	and	w1, w8, #0xff
  436ebc:	mov	x3, x27
  436ec0:	bl	401d10 <printf@plt>
  436ec4:	sub	x1, x23, x27
  436ec8:	mov	x0, x27
  436ecc:	bl	401980 <strnlen@plt>
  436ed0:	add	x8, x0, x27
  436ed4:	mov	x25, xzr
  436ed8:	add	x27, x8, #0x1
  436edc:	b	4370b8 <ferror@plt+0x35328>
  436ee0:	add	x25, x27, #0x1
  436ee4:	cmp	x25, x23
  436ee8:	b.cs	436ef4 <ferror@plt+0x35164>  // b.hs, b.nlast
  436eec:	mov	w1, #0x1                   	// #1
  436ef0:	b	437028 <ferror@plt+0x35298>
  436ef4:	cmp	x27, x23
  436ef8:	b.cs	437024 <ferror@plt+0x35294>  // b.hs, b.nlast
  436efc:	sub	w1, w23, w27
  436f00:	b	437028 <ferror@plt+0x35298>
  436f04:	cbnz	w20, 436fec <ferror@plt+0x3525c>
  436f08:	ldr	w8, [sp, #128]
  436f0c:	ldur	x1, [x29, #-16]
  436f10:	and	w24, w8, #0xff
  436f14:	b	436ccc <ferror@plt+0x34f3c>
  436f18:	cbnz	w20, 436fec <ferror@plt+0x3525c>
  436f1c:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  436f20:	add	x1, x1, #0x334
  436f24:	mov	w2, #0x5                   	// #5
  436f28:	mov	x0, xzr
  436f2c:	bl	401cc0 <dcgettext@plt>
  436f30:	ldur	x1, [x29, #-16]
  436f34:	ldr	w8, [sp, #128]
  436f38:	str	x0, [sp, #80]
  436f3c:	adrp	x0, 474000 <warn@@Base+0x32c10>
  436f40:	add	x0, x0, #0x6a
  436f44:	and	w25, w8, #0xff
  436f48:	bl	436148 <ferror@plt+0x343b8>
  436f4c:	ldur	x8, [x29, #-16]
  436f50:	mov	x24, x0
  436f54:	mov	x0, x8
  436f58:	bl	438780 <ferror@plt+0x369f0>
  436f5c:	mov	x3, x0
  436f60:	ldr	x0, [sp, #80]
  436f64:	mov	w1, w25
  436f68:	mov	x2, x24
  436f6c:	bl	401d10 <printf@plt>
  436f70:	adrp	x14, 490000 <stdout@@GLIBC_2.17+0x4180>
  436f74:	b	436fe4 <ferror@plt+0x35254>
  436f78:	cbnz	w20, 436fec <ferror@plt+0x3525c>
  436f7c:	ldr	x8, [sp, #112]
  436f80:	mov	w1, #0x2e                  	// #46
  436f84:	ldr	x0, [x8, #16]
  436f88:	bl	401b50 <strrchr@plt>
  436f8c:	cbz	x0, 437b5c <ferror@plt+0x35dcc>
  436f90:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  436f94:	add	x1, x1, #0xac2
  436f98:	bl	401bf0 <strcmp@plt>
  436f9c:	cmp	w0, #0x0
  436fa0:	cset	w8, eq  // eq = none
  436fa4:	str	w8, [sp, #80]
  436fa8:	b	437b60 <ferror@plt+0x35dd0>
  436fac:	cbnz	w20, 436fec <ferror@plt+0x3525c>
  436fb0:	ldur	x1, [x29, #-16]
  436fb4:	ldr	w8, [sp, #128]
  436fb8:	adrp	x0, 474000 <warn@@Base+0x32c10>
  436fbc:	add	x0, x0, #0x6a
  436fc0:	mov	x25, x14
  436fc4:	and	w24, w8, #0xff
  436fc8:	bl	436148 <ferror@plt+0x343b8>
  436fcc:	mov	x2, x0
  436fd0:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  436fd4:	add	x0, x0, #0x27b
  436fd8:	mov	w1, w24
  436fdc:	bl	401d10 <printf@plt>
  436fe0:	mov	x14, x25
  436fe4:	adrp	x13, 490000 <stdout@@GLIBC_2.17+0x4180>
  436fe8:	adrp	x12, 48e000 <stdout@@GLIBC_2.17+0x2180>
  436fec:	mov	x25, xzr
  436ff0:	b	437294 <ferror@plt+0x35504>
  436ff4:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  436ff8:	add	x1, x1, #0x388
  436ffc:	mov	w2, #0x5                   	// #5
  437000:	mov	x0, xzr
  437004:	mov	x25, x13
  437008:	mov	x24, x14
  43700c:	bl	401cc0 <dcgettext@plt>
  437010:	mov	x1, x28
  437014:	bl	4413f0 <warn@@Base>
  437018:	mov	x14, x24
  43701c:	mov	x13, x25
  437020:	b	436fe8 <ferror@plt+0x35258>
  437024:	mov	w1, wzr
  437028:	sub	w8, w1, #0x1
  43702c:	mov	x24, x12
  437030:	cmp	w8, #0x7
  437034:	b.ls	437044 <ferror@plt+0x352b4>  // b.plast
  437038:	mov	x0, xzr
  43703c:	stur	xzr, [x29, #-16]
  437040:	b	437058 <ferror@plt+0x352c8>
  437044:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  437048:	ldr	x8, [x8, #3328]
  43704c:	mov	x0, x27
  437050:	blr	x8
  437054:	stur	x0, [x29, #-16]
  437058:	cmp	x25, x23
  43705c:	b.cc	437080 <ferror@plt+0x352f0>  // b.lo, b.ul, b.last
  437060:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437064:	add	x1, x1, #0x2ae
  437068:	mov	w2, #0x5                   	// #5
  43706c:	mov	x0, xzr
  437070:	bl	401cc0 <dcgettext@plt>
  437074:	bl	4413f0 <warn@@Base>
  437078:	mov	x25, x23
  43707c:	stur	xzr, [x29, #-16]
  437080:	ldur	x1, [x29, #-16]
  437084:	mov	x0, x25
  437088:	mov	x2, x23
  43708c:	bl	43835c <ferror@plt+0x365cc>
  437090:	mov	x1, x0
  437094:	stur	x0, [x29, #-16]
  437098:	cbz	w20, 4370a4 <ferror@plt+0x35314>
  43709c:	add	x27, x25, x1
  4370a0:	b	4370b8 <ferror@plt+0x35328>
  4370a4:	ldr	w3, [sp, #128]
  4370a8:	mov	x0, x25
  4370ac:	mov	x2, x23
  4370b0:	bl	4383a8 <ferror@plt+0x36618>
  4370b4:	mov	x27, x0
  4370b8:	mov	x12, x24
  4370bc:	adrp	x13, 490000 <stdout@@GLIBC_2.17+0x4180>
  4370c0:	adrp	x14, 490000 <stdout@@GLIBC_2.17+0x4180>
  4370c4:	b	437294 <ferror@plt+0x35504>
  4370c8:	sub	x1, x29, #0x18
  4370cc:	sub	x2, x29, #0x10
  4370d0:	mov	x0, x27
  4370d4:	bl	441840 <warn@@Base+0x450>
  4370d8:	ldur	x8, [x29, #-16]
  4370dc:	cmp	x28, #0x14
  4370e0:	stur	x8, [x29, #-32]
  4370e4:	b.ne	4370f8 <ferror@plt+0x35368>  // b.any
  4370e8:	ldr	x2, [sp, #120]
  4370ec:	sub	x0, x29, #0x18
  4370f0:	sub	x1, x29, #0x20
  4370f4:	bl	43833c <ferror@plt+0x365ac>
  4370f8:	ldp	x1, x0, [x29, #-32]
  4370fc:	ldr	w8, [sp, #128]
  437100:	sub	x2, x29, #0x60
  437104:	and	w24, w8, #0xff
  437108:	bl	435fbc <ferror@plt+0x3422c>
  43710c:	mov	x2, x0
  437110:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437114:	add	x0, x0, #0x288
  437118:	mov	w1, w24
  43711c:	bl	401d10 <printf@plt>
  437120:	mov	x12, x25
  437124:	adrp	x13, 490000 <stdout@@GLIBC_2.17+0x4180>
  437128:	adrp	x14, 490000 <stdout@@GLIBC_2.17+0x4180>
  43712c:	ldr	w8, [x14, #3252]
  437130:	ldr	w9, [x13, #3288]
  437134:	orr	w8, w8, w20
  437138:	orr	w8, w8, w9
  43713c:	cbz	w8, 43728c <ferror@plt+0x354fc>
  437140:	ldr	w8, [x12, #312]
  437144:	cbnz	w8, 43728c <ferror@plt+0x354fc>
  437148:	add	x8, x27, #0x8
  43714c:	cmp	x8, x23
  437150:	b.cs	43715c <ferror@plt+0x353cc>  // b.hs, b.nlast
  437154:	mov	w1, #0x8                   	// #8
  437158:	b	437170 <ferror@plt+0x353e0>
  43715c:	cmp	x27, x23
  437160:	b.cs	43716c <ferror@plt+0x353dc>  // b.hs, b.nlast
  437164:	sub	w1, w23, w27
  437168:	b	437170 <ferror@plt+0x353e0>
  43716c:	mov	w1, wzr
  437170:	sub	w8, w1, #0x1
  437174:	cmp	w8, #0x7
  437178:	b.ls	437184 <ferror@plt+0x353f4>  // b.plast
  43717c:	mov	x0, xzr
  437180:	b	4371b4 <ferror@plt+0x35424>
  437184:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  437188:	ldr	x8, [x8, #3328]
  43718c:	mov	x0, x27
  437190:	mov	x24, x12
  437194:	mov	x25, x13
  437198:	str	x21, [sp, #128]
  43719c:	mov	x21, x14
  4371a0:	blr	x8
  4371a4:	mov	x14, x21
  4371a8:	ldr	x21, [sp, #128]
  4371ac:	mov	x13, x25
  4371b0:	mov	x12, x24
  4371b4:	stur	x0, [x29, #-16]
  4371b8:	b	43728c <ferror@plt+0x354fc>
  4371bc:	sub	x1, x29, #0x60
  4371c0:	sub	x2, x29, #0x18
  4371c4:	mov	x0, x27
  4371c8:	bl	441840 <warn@@Base+0x450>
  4371cc:	add	x8, x27, #0x10
  4371d0:	cmp	x8, x23
  4371d4:	b.ls	4371e4 <ferror@plt+0x35454>  // b.plast
  4371d8:	stur	xzr, [x29, #-32]
  4371dc:	stur	xzr, [x29, #-104]
  4371e0:	b	4371f4 <ferror@plt+0x35464>
  4371e4:	sub	x1, x29, #0x20
  4371e8:	sub	x2, x29, #0x68
  4371ec:	mov	x0, x24
  4371f0:	bl	441840 <warn@@Base+0x450>
  4371f4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4371f8:	ldr	x8, [x8, #3328]
  4371fc:	adrp	x9, 441000 <ferror@plt+0x3f270>
  437200:	add	x9, x9, #0x5d8
  437204:	cmp	x8, x9
  437208:	b.ne	43721c <ferror@plt+0x3548c>  // b.any
  43720c:	ldp	x11, x8, [x29, #-104]
  437210:	ldp	x9, x10, [x29, #-32]
  437214:	stp	x8, x11, [x29, #-32]
  437218:	stp	x10, x9, [x29, #-104]
  43721c:	ldp	x4, x1, [x29, #-104]
  437220:	ldp	x3, x2, [x29, #-32]
  437224:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437228:	add	x0, x0, #0x28f
  43722c:	bl	401d10 <printf@plt>
  437230:	mov	x12, x25
  437234:	adrp	x13, 490000 <stdout@@GLIBC_2.17+0x4180>
  437238:	adrp	x14, 490000 <stdout@@GLIBC_2.17+0x4180>
  43723c:	mov	x25, xzr
  437240:	add	x27, x27, #0x10
  437244:	b	437294 <ferror@plt+0x35504>
  437248:	sub	x1, x29, #0x18
  43724c:	sub	x2, x29, #0x10
  437250:	mov	x0, x27
  437254:	bl	441840 <warn@@Base+0x450>
  437258:	ldp	x0, x1, [x29, #-24]
  43725c:	ldr	w8, [sp, #128]
  437260:	sub	x2, x29, #0x60
  437264:	and	w24, w8, #0xff
  437268:	bl	435fbc <ferror@plt+0x3422c>
  43726c:	mov	x2, x0
  437270:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437274:	add	x0, x0, #0x35d
  437278:	mov	w1, w24
  43727c:	bl	401d10 <printf@plt>
  437280:	mov	x12, x25
  437284:	adrp	x13, 490000 <stdout@@GLIBC_2.17+0x4180>
  437288:	adrp	x14, 490000 <stdout@@GLIBC_2.17+0x4180>
  43728c:	mov	x25, xzr
  437290:	add	x27, x27, #0x8
  437294:	ldur	w24, [x29, #-112]
  437298:	cbz	x26, 437344 <ferror@plt+0x355b4>
  43729c:	ldr	w8, [x14, #3252]
  4372a0:	ldr	w9, [x13, #3288]
  4372a4:	orr	w8, w8, w20
  4372a8:	orr	w8, w8, w9
  4372ac:	cbz	w8, 437344 <ferror@plt+0x355b4>
  4372b0:	ldr	w8, [x12, #312]
  4372b4:	cbnz	w8, 437344 <ferror@plt+0x355b4>
  4372b8:	sub	x8, x22, #0x2
  4372bc:	cmp	x8, #0x84
  4372c0:	b.hi	4372f8 <ferror@plt+0x35568>  // b.pmore
  4372c4:	adrp	x9, 46d000 <warn@@Base+0x2bc10>
  4372c8:	add	x9, x9, #0x10d
  4372cc:	adr	x10, 4372dc <ferror@plt+0x3554c>
  4372d0:	ldrb	w11, [x9, x8]
  4372d4:	add	x10, x10, x11, lsl #2
  4372d8:	br	x10
  4372dc:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4372e0:	ldrb	w8, [x8, #408]
  4372e4:	cmp	w8, #0x1
  4372e8:	b.ne	437344 <ferror@plt+0x355b4>  // b.any
  4372ec:	ldur	x8, [x29, #-16]
  4372f0:	str	x8, [x26, #24]
  4372f4:	b	437344 <ferror@plt+0x355b4>
  4372f8:	mov	x8, #0xffffffffffffdeef    	// #-8465
  4372fc:	add	x8, x22, x8
  437300:	cmp	x8, #0x26
  437304:	b.hi	437344 <ferror@plt+0x355b4>  // b.pmore
  437308:	adrp	x9, 46d000 <warn@@Base+0x2bc10>
  43730c:	add	x9, x9, #0x192
  437310:	adr	x10, 437320 <ferror@plt+0x35590>
  437314:	ldrb	w11, [x9, x8]
  437318:	add	x10, x10, x11, lsl #2
  43731c:	br	x10
  437320:	cmp	w24, #0x4
  437324:	orr	x9, x28, #0x1
  437328:	cset	w8, lt  // lt = tstop
  43732c:	cmp	x9, #0x7
  437330:	cset	w9, eq  // eq = none
  437334:	cmp	x28, #0x17
  437338:	b.eq	4373ac <ferror@plt+0x3561c>  // b.none
  43733c:	and	w8, w9, w8
  437340:	cbnz	w8, 4373ac <ferror@plt+0x3561c>
  437344:	cbz	x22, 4367e8 <ferror@plt+0x34a58>
  437348:	cbnz	w20, 4367e8 <ferror@plt+0x34a58>
  43734c:	sub	x8, x22, #0x2
  437350:	cmp	x8, #0x89
  437354:	b.hi	4374a4 <ferror@plt+0x35714>  // b.pmore
  437358:	adrp	x9, 46d000 <warn@@Base+0x2bc10>
  43735c:	add	x9, x9, #0x1ba
  437360:	adr	x10, 4367e8 <ferror@plt+0x34a58>
  437364:	ldrh	w11, [x9, x8, lsl #1]
  437368:	add	x10, x10, x11, lsl #2
  43736c:	br	x10
  437370:	cmp	x28, #0x18
  437374:	b.ne	4367e8 <ferror@plt+0x34a58>  // b.any
  437378:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  43737c:	add	x0, x0, #0xb84
  437380:	bl	401d10 <printf@plt>
  437384:	ldur	x4, [x29, #-16]
  437388:	ldp	x6, x5, [sp, #112]
  43738c:	mov	x0, x25
  437390:	mov	w1, w21
  437394:	ldur	x2, [x29, #-120]
  437398:	mov	w3, w24
  43739c:	bl	438e30 <ferror@plt+0x370a0>
  4373a0:	mov	w0, #0x29                  	// #41
  4373a4:	bl	401d40 <putchar@plt>
  4373a8:	b	4367e8 <ferror@plt+0x34a58>
  4373ac:	ldp	w20, w8, [x26, #72]
  4373b0:	cmp	w20, w8
  4373b4:	b.cc	437408 <ferror@plt+0x35678>  // b.lo, b.ul, b.last
  4373b8:	ldr	x0, [x26, #48]
  4373bc:	add	w24, w8, #0x400
  4373c0:	mov	w2, #0x8                   	// #8
  4373c4:	mov	x1, x24
  4373c8:	bl	42b918 <ferror@plt+0x29b88>
  4373cc:	ldr	x8, [x26, #56]
  4373d0:	str	x0, [x26, #48]
  4373d4:	mov	w2, #0x8                   	// #8
  4373d8:	mov	x1, x24
  4373dc:	mov	x0, x8
  4373e0:	bl	42b918 <ferror@plt+0x29b88>
  4373e4:	ldr	x8, [x26, #64]
  4373e8:	str	x0, [x26, #56]
  4373ec:	mov	w2, #0x4                   	// #4
  4373f0:	mov	x1, x24
  4373f4:	mov	x0, x8
  4373f8:	bl	42b918 <ferror@plt+0x29b88>
  4373fc:	str	w24, [x26, #76]
  437400:	ldur	w24, [x29, #-112]
  437404:	str	x0, [x26, #64]
  437408:	ldr	x8, [sp, #104]
  43740c:	cbz	x8, 437420 <ferror@plt+0x35690>
  437410:	ldr	x8, [x8, #48]
  437414:	ldur	x9, [x29, #-16]
  437418:	add	x8, x9, x8
  43741c:	stur	x8, [x29, #-16]
  437420:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  437424:	ldrb	w8, [x8, #416]
  437428:	ldr	x9, [x26, #64]
  43742c:	mov	w10, #0x2137                	// #8503
  437430:	cmp	x22, x10
  437434:	str	w8, [x9, x20, lsl #2]
  437438:	b.ne	437474 <ferror@plt+0x356e4>  // b.any
  43743c:	ldr	w8, [x26, #80]
  437440:	cmp	w8, w20
  437444:	b.hi	4382b4 <ferror@plt+0x36524>  // b.pmore
  437448:	ldr	w9, [x26, #72]
  43744c:	ldur	w20, [x29, #-108]
  437450:	cmp	w8, w9
  437454:	b.ls	4374d4 <ferror@plt+0x35744>  // b.plast
  437458:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  43745c:	add	x1, x1, #0x504
  437460:	mov	w2, #0x5                   	// #5
  437464:	mov	x0, xzr
  437468:	bl	401cc0 <dcgettext@plt>
  43746c:	bl	4413f0 <warn@@Base>
  437470:	b	437344 <ferror@plt+0x355b4>
  437474:	ldr	w8, [x26, #72]
  437478:	ldr	w9, [x26, #80]
  43747c:	cmp	w8, w9
  437480:	b.ls	4374b8 <ferror@plt+0x35728>  // b.plast
  437484:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437488:	add	x1, x1, #0x3a0
  43748c:	mov	w2, #0x5                   	// #5
  437490:	mov	x0, xzr
  437494:	bl	401cc0 <dcgettext@plt>
  437498:	bl	4413f0 <warn@@Base>
  43749c:	ldur	w20, [x29, #-108]
  4374a0:	b	437344 <ferror@plt+0x355b4>
  4374a4:	mov	x8, #0xffffffffffffdeef    	// #-8465
  4374a8:	add	x8, x22, x8
  4374ac:	cmp	x8, #0x4
  4374b0:	b.cc	437900 <ferror@plt+0x35b70>  // b.lo, b.ul, b.last
  4374b4:	b	4367e8 <ferror@plt+0x34a58>
  4374b8:	ldur	x9, [x29, #-16]
  4374bc:	ldr	x10, [x26, #48]
  4374c0:	add	w8, w8, #0x1
  4374c4:	str	x9, [x10, x20, lsl #3]
  4374c8:	ldur	w20, [x29, #-108]
  4374cc:	str	w8, [x26, #72]
  4374d0:	b	437344 <ferror@plt+0x355b4>
  4374d4:	ldur	x9, [x29, #-16]
  4374d8:	ldr	x10, [x26, #56]
  4374dc:	add	w11, w8, #0x1
  4374e0:	str	x9, [x10, x8, lsl #3]
  4374e4:	str	w11, [x26, #80]
  4374e8:	b	437344 <ferror@plt+0x355b4>
  4374ec:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4374f0:	ldr	w8, [x8, #412]
  4374f4:	cbz	w8, 437344 <ferror@plt+0x355b4>
  4374f8:	cmp	x28, #0x8
  4374fc:	b.eq	437ae8 <ferror@plt+0x35d58>  // b.none
  437500:	mov	w8, #0x1f02                	// #7938
  437504:	cmp	x28, x8
  437508:	b.eq	437af4 <ferror@plt+0x35d64>  // b.none
  43750c:	cmp	x28, #0xe
  437510:	b.ne	437aa4 <ferror@plt+0x35d14>  // b.any
  437514:	ldur	x0, [x29, #-16]
  437518:	bl	438478 <ferror@plt+0x366e8>
  43751c:	bl	43897c <ferror@plt+0x36bec>
  437520:	b	437344 <ferror@plt+0x355b4>
  437524:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  437528:	ldr	w8, [x8, #412]
  43752c:	cbz	w8, 437344 <ferror@plt+0x355b4>
  437530:	cmp	x28, #0x1e
  437534:	b.gt	437a74 <ferror@plt+0x35ce4>
  437538:	cmp	x28, #0x8
  43753c:	b.eq	437ce0 <ferror@plt+0x35f50>  // b.none
  437540:	cmp	x28, #0xe
  437544:	b.ne	437aa4 <ferror@plt+0x35d14>  // b.any
  437548:	ldur	x0, [x29, #-16]
  43754c:	bl	438478 <ferror@plt+0x366e8>
  437550:	bl	438994 <ferror@plt+0x36c04>
  437554:	b	437344 <ferror@plt+0x355b4>
  437558:	cmp	w24, #0x4
  43755c:	orr	x9, x28, #0x1
  437560:	cset	w8, lt  // lt = tstop
  437564:	cmp	x9, #0x7
  437568:	cset	w9, eq  // eq = none
  43756c:	cmp	x28, #0x17
  437570:	b.eq	43757c <ferror@plt+0x357ec>  // b.none
  437574:	and	w8, w9, w8
  437578:	cbz	w8, 437344 <ferror@plt+0x355b4>
  43757c:	ldp	w20, w8, [x26, #96]
  437580:	cmp	w20, w8
  437584:	b.cc	4375a8 <ferror@plt+0x35818>  // b.lo, b.ul, b.last
  437588:	ldr	x0, [x26, #88]
  43758c:	add	w24, w8, #0x400
  437590:	mov	w2, #0x8                   	// #8
  437594:	mov	x1, x24
  437598:	bl	42b918 <ferror@plt+0x29b88>
  43759c:	str	w24, [x26, #100]
  4375a0:	ldur	w24, [x29, #-112]
  4375a4:	str	x0, [x26, #88]
  4375a8:	ldur	x8, [x29, #-16]
  4375ac:	ldr	x9, [x26, #88]
  4375b0:	str	x8, [x9, x20, lsl #3]
  4375b4:	ldr	w8, [x26, #96]
  4375b8:	ldur	w20, [x29, #-108]
  4375bc:	add	w8, w8, #0x1
  4375c0:	str	w8, [x26, #96]
  4375c4:	b	437344 <ferror@plt+0x355b4>
  4375c8:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4375cc:	mov	w9, #0x1                   	// #1
  4375d0:	strb	w9, [x8, #416]
  4375d4:	b	437320 <ferror@plt+0x35590>
  4375d8:	ldur	x8, [x29, #-16]
  4375dc:	str	x8, [x26, #40]
  4375e0:	b	437344 <ferror@plt+0x355b4>
  4375e4:	ldur	x8, [x29, #-16]
  4375e8:	str	x8, [x26, #32]
  4375ec:	b	437344 <ferror@plt+0x355b4>
  4375f0:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4375f4:	ldr	w8, [x8, #412]
  4375f8:	cbz	w8, 437344 <ferror@plt+0x355b4>
  4375fc:	cmp	x28, #0x7
  437600:	b.ne	437aa4 <ferror@plt+0x35d14>  // b.any
  437604:	sub	x0, x27, #0x8
  437608:	bl	4389ac <ferror@plt+0x36c1c>
  43760c:	b	437344 <ferror@plt+0x355b4>
  437610:	mov	w0, #0x9                   	// #9
  437614:	bl	401d40 <putchar@plt>
  437618:	ldur	x8, [x29, #-16]
  43761c:	sub	x8, x8, #0x1
  437620:	cmp	x8, #0x4
  437624:	b.hi	437b50 <ferror@plt+0x35dc0>  // b.pmore
  437628:	adrp	x9, 46d000 <warn@@Base+0x2bc10>
  43762c:	add	x9, x9, #0x2ce
  437630:	adr	x10, 437640 <ferror@plt+0x358b0>
  437634:	ldrh	w11, [x9, x8, lsl #1]
  437638:	add	x10, x10, x11, lsl #2
  43763c:	br	x10
  437640:	adrp	x1, 472000 <warn@@Base+0x30c10>
  437644:	add	x1, x1, #0x99
  437648:	b	43798c <ferror@plt+0x35bfc>
  43764c:	mov	w0, #0x9                   	// #9
  437650:	bl	401d40 <putchar@plt>
  437654:	ldur	x8, [x29, #-16]
  437658:	cmp	x8, #0x2
  43765c:	b.eq	437c0c <ferror@plt+0x35e7c>  // b.none
  437660:	cmp	x8, #0x1
  437664:	b.eq	437c1c <ferror@plt+0x35e8c>  // b.none
  437668:	cbnz	x8, 437c2c <ferror@plt+0x35e9c>
  43766c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437670:	add	x0, x0, #0x990
  437674:	bl	401d10 <printf@plt>
  437678:	b	4367e8 <ferror@plt+0x34a58>
  43767c:	mov	w0, #0x9                   	// #9
  437680:	bl	401d40 <putchar@plt>
  437684:	ldur	x1, [x29, #-16]
  437688:	ldr	w4, [sp, #100]
  43768c:	mov	x0, x28
  437690:	mov	x2, x27
  437694:	mov	x3, x23
  437698:	bl	438b44 <ferror@plt+0x36db4>
  43769c:	b	4367e8 <ferror@plt+0x34a58>
  4376a0:	mov	w0, #0x9                   	// #9
  4376a4:	bl	401d40 <putchar@plt>
  4376a8:	ldur	x8, [x29, #-16]
  4376ac:	cmp	x8, #0x3
  4376b0:	b.eq	437c44 <ferror@plt+0x35eb4>  // b.none
  4376b4:	cmp	x8, #0x2
  4376b8:	b.eq	437c54 <ferror@plt+0x35ec4>  // b.none
  4376bc:	cmp	x8, #0x1
  4376c0:	b.ne	437c64 <ferror@plt+0x35ed4>  // b.any
  4376c4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  4376c8:	add	x0, x0, #0x925
  4376cc:	bl	401d10 <printf@plt>
  4376d0:	b	4367e8 <ferror@plt+0x34a58>
  4376d4:	ldr	w19, [sp, #100]
  4376d8:	cmp	w19, #0xff
  4376dc:	b.hi	4367e8 <ferror@plt+0x34a58>  // b.pmore
  4376e0:	ldr	x0, [sp, #88]
  4376e4:	ldur	x8, [x29, #-16]
  4376e8:	sub	x9, x23, x0
  4376ec:	cmp	x8, x9
  4376f0:	b.cs	4367e8 <ferror@plt+0x34a58>  // b.hs, b.nlast
  4376f4:	ldur	x4, [x29, #-120]
  4376f8:	add	x1, x0, x8
  4376fc:	sub	x6, x29, #0x60
  437700:	mov	x2, x23
  437704:	mov	x3, x21
  437708:	mov	w5, w24
  43770c:	mov	w7, wzr
  437710:	stur	wzr, [x29, #-96]
  437714:	bl	4389c4 <ferror@plt+0x36c34>
  437718:	ldur	w8, [x29, #-96]
  43771c:	adrp	x9, 48e000 <stdout@@GLIBC_2.17+0x2180>
  437720:	add	x9, x9, #0x678
  437724:	str	w8, [x9, w19, sxtw #2]
  437728:	b	4367e8 <ferror@plt+0x34a58>
  43772c:	mov	w0, #0x9                   	// #9
  437730:	bl	401d40 <putchar@plt>
  437734:	ldur	x8, [x29, #-16]
  437738:	cmp	x8, #0x3
  43773c:	b.hi	437d38 <ferror@plt+0x35fa8>  // b.pmore
  437740:	adrp	x9, 46d000 <warn@@Base+0x2bc10>
  437744:	add	x9, x9, #0x35a
  437748:	adr	x10, 437758 <ferror@plt+0x359c8>
  43774c:	ldrh	w11, [x9, x8, lsl #1]
  437750:	add	x10, x10, x11, lsl #2
  437754:	br	x10
  437758:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  43775c:	add	x0, x0, #0xa03
  437760:	bl	401d10 <printf@plt>
  437764:	b	4367e8 <ferror@plt+0x34a58>
  437768:	mov	w0, #0x9                   	// #9
  43776c:	bl	401d40 <putchar@plt>
  437770:	ldur	x8, [x29, #-16]
  437774:	cmp	x8, #0x2
  437778:	b.eq	437c70 <ferror@plt+0x35ee0>  // b.none
  43777c:	cmp	x8, #0x1
  437780:	b.eq	437c7c <ferror@plt+0x35eec>  // b.none
  437784:	cbnz	x8, 437b50 <ferror@plt+0x35dc0>
  437788:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  43778c:	add	x1, x1, #0xb54
  437790:	b	43798c <ferror@plt+0x35bfc>
  437794:	mov	w0, #0x9                   	// #9
  437798:	bl	401d40 <putchar@plt>
  43779c:	ldur	x8, [x29, #-16]
  4377a0:	sub	x9, x8, #0x1
  4377a4:	cmp	x9, #0x40
  4377a8:	b.hi	437e10 <ferror@plt+0x36080>  // b.pmore
  4377ac:	adrp	x10, 46d000 <warn@@Base+0x2bc10>
  4377b0:	add	x10, x10, #0x2d8
  4377b4:	adr	x11, 4377c4 <ferror@plt+0x35a34>
  4377b8:	ldrh	w12, [x10, x9, lsl #1]
  4377bc:	add	x11, x11, x12, lsl #2
  4377c0:	br	x11
  4377c4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  4377c8:	add	x0, x0, #0xa4c
  4377cc:	bl	401d10 <printf@plt>
  4377d0:	b	4367e8 <ferror@plt+0x34a58>
  4377d4:	mov	w0, #0x9                   	// #9
  4377d8:	bl	401d40 <putchar@plt>
  4377dc:	ldur	x8, [x29, #-16]
  4377e0:	cmp	x8, #0x3
  4377e4:	b.hi	437d6c <ferror@plt+0x35fdc>  // b.pmore
  4377e8:	adrp	x9, 46d000 <warn@@Base+0x2bc10>
  4377ec:	add	x9, x9, #0x4b8
  4377f0:	adr	x10, 437800 <ferror@plt+0x35a70>
  4377f4:	ldrh	w11, [x9, x8, lsl #1]
  4377f8:	add	x10, x10, x11, lsl #2
  4377fc:	br	x10
  437800:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437804:	add	x1, x1, #0x56f
  437808:	b	43798c <ferror@plt+0x35bfc>
  43780c:	mov	w0, #0x9                   	// #9
  437810:	bl	401d40 <putchar@plt>
  437814:	ldur	x8, [x29, #-16]
  437818:	cmp	x8, #0x86
  43781c:	b.hi	437fcc <ferror@plt+0x3623c>  // b.pmore
  437820:	adrp	x9, 46d000 <warn@@Base+0x2bc10>
  437824:	add	x9, x9, #0x362
  437828:	adr	x10, 437838 <ferror@plt+0x35aa8>
  43782c:	ldrh	w11, [x9, x8, lsl #1]
  437830:	add	x10, x10, x11, lsl #2
  437834:	br	x10
  437838:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  43783c:	add	x0, x0, #0x796
  437840:	bl	401d10 <printf@plt>
  437844:	b	4367e8 <ferror@plt+0x34a58>
  437848:	cmp	x28, #0x14
  43784c:	b.gt	437b10 <ferror@plt+0x35d80>
  437850:	ldr	x21, [sp, #112]
  437854:	sub	x8, x28, #0x11
  437858:	cmp	x8, #0x3
  43785c:	b.cs	437870 <ferror@plt+0x35ae0>  // b.hs, b.nlast
  437860:	ldur	x8, [x29, #-16]
  437864:	ldr	x9, [sp, #120]
  437868:	add	x8, x8, x9
  43786c:	stur	x8, [x29, #-16]
  437870:	ldur	x8, [x29, #-16]
  437874:	ldr	x9, [x21, #48]
  437878:	cmp	x8, x9
  43787c:	b.cs	437bcc <ferror@plt+0x35e3c>  // b.hs, b.nlast
  437880:	ldr	x9, [x21, #32]
  437884:	sub	x3, x29, #0x60
  437888:	sub	x4, x29, #0x18
  43788c:	mov	x1, x23
  437890:	add	x0, x9, x8
  437894:	mov	w2, wzr
  437898:	bl	42b410 <ferror@plt+0x29680>
  43789c:	ldur	w8, [x29, #-24]
  4378a0:	mov	x19, x0
  4378a4:	mov	w0, w8
  4378a8:	bl	4363b8 <ferror@plt+0x34628>
  4378ac:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  4378b0:	add	x1, x1, #0xbfa
  4378b4:	mov	w2, #0x5                   	// #5
  4378b8:	mov	x0, xzr
  4378bc:	bl	401cc0 <dcgettext@plt>
  4378c0:	mov	x1, x19
  4378c4:	bl	401d10 <printf@plt>
  4378c8:	cmp	x28, #0x10
  4378cc:	b.eq	437ea4 <ferror@plt+0x36114>  // b.none
  4378d0:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4378d4:	ldr	x8, [x8, #400]
  4378d8:	cbz	x8, 437ea4 <ferror@plt+0x36114>
  4378dc:	ldr	x9, [x8]
  4378e0:	cmp	x9, x19
  4378e4:	b.eq	437e8c <ferror@plt+0x360fc>  // b.none
  4378e8:	ldr	x8, [x8, #40]
  4378ec:	cbnz	x8, 4378dc <ferror@plt+0x35b4c>
  4378f0:	b	437ea4 <ferror@plt+0x36114>
  4378f4:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4378f8:	mov	w9, #0x1                   	// #1
  4378fc:	strb	w9, [x8, #416]
  437900:	cmp	w24, #0x4
  437904:	orr	x9, x28, #0x1
  437908:	cset	w8, lt  // lt = tstop
  43790c:	cmp	x9, #0x7
  437910:	cset	w9, eq  // eq = none
  437914:	cmp	x28, #0x17
  437918:	b.eq	437924 <ferror@plt+0x35b94>  // b.none
  43791c:	and	w8, w9, w8
  437920:	cbz	w8, 43793c <ferror@plt+0x35bac>
  437924:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437928:	add	x1, x1, #0xb73
  43792c:	mov	w2, #0x5                   	// #5
  437930:	mov	x0, xzr
  437934:	bl	401cc0 <dcgettext@plt>
  437938:	bl	401d10 <printf@plt>
  43793c:	cbz	x25, 4367e8 <ferror@plt+0x34a58>
  437940:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437944:	add	x0, x0, #0xb84
  437948:	bl	401d10 <printf@plt>
  43794c:	ldur	x4, [x29, #-16]
  437950:	ldp	x6, x5, [sp, #112]
  437954:	mov	x0, x25
  437958:	mov	w1, w21
  43795c:	ldur	x2, [x29, #-120]
  437960:	mov	w3, w24
  437964:	bl	438e30 <ferror@plt+0x370a0>
  437968:	mov	w19, w0
  43796c:	mov	w0, #0x29                  	// #41
  437970:	bl	401d40 <putchar@plt>
  437974:	cbz	w19, 4367e8 <ferror@plt+0x34a58>
  437978:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43797c:	ldrb	w8, [x8, #416]
  437980:	tbnz	w8, #0, 4367e8 <ferror@plt+0x34a58>
  437984:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437988:	add	x1, x1, #0xb87
  43798c:	mov	w2, #0x5                   	// #5
  437990:	mov	x0, xzr
  437994:	bl	401cc0 <dcgettext@plt>
  437998:	bl	401d10 <printf@plt>
  43799c:	b	4367e8 <ferror@plt+0x34a58>
  4379a0:	mov	w0, #0x9                   	// #9
  4379a4:	bl	401d40 <putchar@plt>
  4379a8:	ldur	x8, [x29, #-16]
  4379ac:	cmp	x8, #0x3
  4379b0:	b.eq	437c88 <ferror@plt+0x35ef8>  // b.none
  4379b4:	cmp	x8, #0x2
  4379b8:	b.eq	437c98 <ferror@plt+0x35f08>  // b.none
  4379bc:	cmp	x8, #0x1
  4379c0:	b.ne	437ca8 <ferror@plt+0x35f18>  // b.any
  4379c4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  4379c8:	add	x0, x0, #0x95c
  4379cc:	bl	401d10 <printf@plt>
  4379d0:	b	4367e8 <ferror@plt+0x34a58>
  4379d4:	mov	w0, #0x9                   	// #9
  4379d8:	bl	401d40 <putchar@plt>
  4379dc:	ldur	x8, [x29, #-16]
  4379e0:	cmp	x8, #0x2
  4379e4:	b.eq	437cb4 <ferror@plt+0x35f24>  // b.none
  4379e8:	cmp	x8, #0x1
  4379ec:	b.eq	437cc4 <ferror@plt+0x35f34>  // b.none
  4379f0:	cbnz	x8, 437cd4 <ferror@plt+0x35f44>
  4379f4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  4379f8:	add	x0, x0, #0x9ce
  4379fc:	bl	401d10 <printf@plt>
  437a00:	b	4367e8 <ferror@plt+0x34a58>
  437a04:	mov	w0, #0x9                   	// #9
  437a08:	bl	401d40 <putchar@plt>
  437a0c:	ldur	x8, [x29, #-16]
  437a10:	cmp	x8, #0x0
  437a14:	b.gt	437b34 <ferror@plt+0x35da4>
  437a18:	cmn	x8, #0x1
  437a1c:	b.eq	437b44 <ferror@plt+0x35db4>  // b.none
  437a20:	cbnz	x8, 4367e8 <ferror@plt+0x34a58>
  437a24:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437a28:	add	x0, x0, #0xada
  437a2c:	bl	401d10 <printf@plt>
  437a30:	b	4367e8 <ferror@plt+0x34a58>
  437a34:	mov	w0, #0x9                   	// #9
  437a38:	bl	401d40 <putchar@plt>
  437a3c:	ldur	x8, [x29, #-16]
  437a40:	sub	x9, x8, #0x1
  437a44:	cmp	x9, #0x23
  437a48:	b.hi	437e58 <ferror@plt+0x360c8>  // b.pmore
  437a4c:	adrp	x8, 46d000 <warn@@Base+0x2bc10>
  437a50:	add	x8, x8, #0x470
  437a54:	adr	x10, 437a64 <ferror@plt+0x35cd4>
  437a58:	ldrh	w11, [x8, x9, lsl #1]
  437a5c:	add	x10, x10, x11, lsl #2
  437a60:	br	x10
  437a64:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437a68:	add	x0, x0, #0x5f0
  437a6c:	bl	401d10 <printf@plt>
  437a70:	b	4367e8 <ferror@plt+0x34a58>
  437a74:	cmp	x28, #0x1f
  437a78:	b.eq	437cec <ferror@plt+0x35f5c>  // b.none
  437a7c:	mov	w8, #0x1f02                	// #7938
  437a80:	cmp	x28, x8
  437a84:	b.ne	437aa4 <ferror@plt+0x35d14>  // b.any
  437a88:	ldur	x0, [x29, #-16]
  437a8c:	ldr	x1, [sp, #104]
  437a90:	ldur	x2, [x29, #-120]
  437a94:	mov	w3, wzr
  437a98:	bl	4385e8 <ferror@plt+0x36858>
  437a9c:	bl	438994 <ferror@plt+0x36c04>
  437aa0:	b	437344 <ferror@plt+0x355b4>
  437aa4:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437aa8:	add	x1, x1, #0x547
  437aac:	mov	w2, #0x5                   	// #5
  437ab0:	mov	x0, xzr
  437ab4:	bl	401cc0 <dcgettext@plt>
  437ab8:	mov	x26, x0
  437abc:	mov	x0, x28
  437ac0:	bl	4382d4 <ferror@plt+0x36544>
  437ac4:	mov	x24, x0
  437ac8:	mov	x0, x22
  437acc:	bl	4366f4 <ferror@plt+0x34964>
  437ad0:	mov	x1, x24
  437ad4:	ldur	w24, [x29, #-112]
  437ad8:	mov	x2, x0
  437adc:	mov	x0, x26
  437ae0:	bl	4413f0 <warn@@Base>
  437ae4:	b	437344 <ferror@plt+0x355b4>
  437ae8:	mov	x0, x19
  437aec:	bl	43897c <ferror@plt+0x36bec>
  437af0:	b	437344 <ferror@plt+0x355b4>
  437af4:	ldur	x0, [x29, #-16]
  437af8:	ldr	x1, [sp, #104]
  437afc:	ldur	x2, [x29, #-120]
  437b00:	mov	w3, wzr
  437b04:	bl	4385e8 <ferror@plt+0x36858>
  437b08:	bl	43897c <ferror@plt+0x36bec>
  437b0c:	b	437344 <ferror@plt+0x355b4>
  437b10:	mov	w8, #0x1f20                	// #7968
  437b14:	cmp	x28, x8
  437b18:	b.eq	4367e8 <ferror@plt+0x34a58>  // b.none
  437b1c:	ldr	x21, [sp, #112]
  437b20:	cmp	x28, #0x20
  437b24:	b.eq	4367e8 <ferror@plt+0x34a58>  // b.none
  437b28:	cmp	x28, #0x15
  437b2c:	b.eq	437860 <ferror@plt+0x35ad0>  // b.none
  437b30:	b	437870 <ferror@plt+0x35ae0>
  437b34:	cmp	x8, #0x1
  437b38:	b.eq	437d5c <ferror@plt+0x35fcc>  // b.none
  437b3c:	cmp	x8, #0xff
  437b40:	b.ne	4367e8 <ferror@plt+0x34a58>  // b.any
  437b44:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437b48:	add	x1, x1, #0xace
  437b4c:	b	43798c <ferror@plt+0x35bfc>
  437b50:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437b54:	add	x1, x1, #0xb45
  437b58:	b	43798c <ferror@plt+0x35bfc>
  437b5c:	str	wzr, [sp, #80]
  437b60:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437b64:	add	x1, x1, #0x317
  437b68:	mov	w2, #0x5                   	// #5
  437b6c:	mov	x0, xzr
  437b70:	bl	401cc0 <dcgettext@plt>
  437b74:	ldur	x1, [x29, #-16]
  437b78:	ldr	w8, [sp, #128]
  437b7c:	str	x0, [sp, #72]
  437b80:	adrp	x0, 474000 <warn@@Base+0x32c10>
  437b84:	add	x0, x0, #0x6a
  437b88:	and	w24, w8, #0xff
  437b8c:	bl	436148 <ferror@plt+0x343b8>
  437b90:	ldur	x8, [x29, #-16]
  437b94:	ldr	x1, [sp, #104]
  437b98:	ldur	x2, [x29, #-120]
  437b9c:	ldr	w3, [sp, #80]
  437ba0:	mov	x25, x0
  437ba4:	mov	x0, x8
  437ba8:	bl	4385e8 <ferror@plt+0x36858>
  437bac:	mov	x3, x0
  437bb0:	ldr	x0, [sp, #72]
  437bb4:	mov	w1, w24
  437bb8:	mov	x2, x25
  437bbc:	bl	401d10 <printf@plt>
  437bc0:	mov	x25, xzr
  437bc4:	adrp	x12, 48e000 <stdout@@GLIBC_2.17+0x2180>
  437bc8:	b	4370bc <ferror@plt+0x3532c>
  437bcc:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437bd0:	add	x1, x1, #0xba3
  437bd4:	mov	w2, #0x5                   	// #5
  437bd8:	mov	x0, xzr
  437bdc:	bl	401cc0 <dcgettext@plt>
  437be0:	ldur	x1, [x29, #-16]
  437be4:	mov	x20, x0
  437be8:	adrp	x0, 474000 <warn@@Base+0x32c10>
  437bec:	add	x0, x0, #0x6a
  437bf0:	bl	436148 <ferror@plt+0x343b8>
  437bf4:	ldr	x8, [x21, #32]
  437bf8:	mov	x1, x0
  437bfc:	mov	x0, x20
  437c00:	sub	x2, x19, x8
  437c04:	bl	4413f0 <warn@@Base>
  437c08:	b	4367e8 <ferror@plt+0x34a58>
  437c0c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437c10:	add	x0, x0, #0x9a0
  437c14:	bl	401d10 <printf@plt>
  437c18:	b	4367e8 <ferror@plt+0x34a58>
  437c1c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437c20:	add	x0, x0, #0x99a
  437c24:	bl	401d10 <printf@plt>
  437c28:	b	4367e8 <ferror@plt+0x34a58>
  437c2c:	sub	x8, x8, #0x40
  437c30:	cmp	x8, #0xbf
  437c34:	b.hi	437dd4 <ferror@plt+0x36044>  // b.pmore
  437c38:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437c3c:	add	x1, x1, #0x9a9
  437c40:	b	43798c <ferror@plt+0x35bfc>
  437c44:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437c48:	add	x0, x0, #0x93a
  437c4c:	bl	401d10 <printf@plt>
  437c50:	b	4367e8 <ferror@plt+0x34a58>
  437c54:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437c58:	add	x0, x0, #0x92e
  437c5c:	bl	401d10 <printf@plt>
  437c60:	b	4367e8 <ferror@plt+0x34a58>
  437c64:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437c68:	add	x1, x1, #0x944
  437c6c:	b	43798c <ferror@plt+0x35bfc>
  437c70:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437c74:	add	x1, x1, #0xb64
  437c78:	b	43798c <ferror@plt+0x35bfc>
  437c7c:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437c80:	add	x1, x1, #0xb59
  437c84:	b	43798c <ferror@plt+0x35bfc>
  437c88:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437c8c:	add	x0, x0, #0x96f
  437c90:	bl	401d10 <printf@plt>
  437c94:	b	4367e8 <ferror@plt+0x34a58>
  437c98:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437c9c:	add	x0, x0, #0x964
  437ca0:	bl	401d10 <printf@plt>
  437ca4:	b	4367e8 <ferror@plt+0x34a58>
  437ca8:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437cac:	add	x1, x1, #0x97b
  437cb0:	b	43798c <ferror@plt+0x35bfc>
  437cb4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437cb8:	add	x0, x0, #0x9df
  437cbc:	bl	401d10 <printf@plt>
  437cc0:	b	4367e8 <ferror@plt+0x34a58>
  437cc4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437cc8:	add	x0, x0, #0x9d5
  437ccc:	bl	401d10 <printf@plt>
  437cd0:	b	4367e8 <ferror@plt+0x34a58>
  437cd4:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437cd8:	add	x1, x1, #0x9ee
  437cdc:	b	43798c <ferror@plt+0x35bfc>
  437ce0:	mov	x0, x19
  437ce4:	bl	438994 <ferror@plt+0x36c04>
  437ce8:	b	437344 <ferror@plt+0x355b4>
  437cec:	ldur	x0, [x29, #-16]
  437cf0:	bl	438530 <ferror@plt+0x367a0>
  437cf4:	bl	438994 <ferror@plt+0x36c04>
  437cf8:	b	437344 <ferror@plt+0x355b4>
  437cfc:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437d00:	add	x0, x0, #0xa14
  437d04:	bl	401d10 <printf@plt>
  437d08:	b	4367e8 <ferror@plt+0x34a58>
  437d0c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437d10:	add	x0, x0, #0xa1e
  437d14:	bl	401d10 <printf@plt>
  437d18:	b	4367e8 <ferror@plt+0x34a58>
  437d1c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437d20:	add	x0, x0, #0xa2a
  437d24:	bl	401d10 <printf@plt>
  437d28:	b	4367e8 <ferror@plt+0x34a58>
  437d2c:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437d30:	add	x1, x1, #0x587
  437d34:	b	43798c <ferror@plt+0x35bfc>
  437d38:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437d3c:	add	x1, x1, #0xa3d
  437d40:	b	43798c <ferror@plt+0x35bfc>
  437d44:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437d48:	add	x1, x1, #0x57d
  437d4c:	b	43798c <ferror@plt+0x35bfc>
  437d50:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437d54:	add	x1, x1, #0x5a8
  437d58:	b	43798c <ferror@plt+0x35bfc>
  437d5c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437d60:	add	x0, x0, #0xae6
  437d64:	bl	401d10 <printf@plt>
  437d68:	b	4367e8 <ferror@plt+0x34a58>
  437d6c:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437d70:	add	x1, x1, #0x5c9
  437d74:	mov	w2, #0x5                   	// #5
  437d78:	mov	x0, xzr
  437d7c:	bl	401cc0 <dcgettext@plt>
  437d80:	ldur	x1, [x29, #-16]
  437d84:	mov	x19, x0
  437d88:	adrp	x0, 474000 <warn@@Base+0x32c10>
  437d8c:	add	x0, x0, #0x6a
  437d90:	bl	436148 <ferror@plt+0x343b8>
  437d94:	mov	x1, x0
  437d98:	mov	x0, x19
  437d9c:	bl	401d10 <printf@plt>
  437da0:	b	4367e8 <ferror@plt+0x34a58>
  437da4:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437da8:	add	x1, x1, #0xaf5
  437dac:	b	43798c <ferror@plt+0x35bfc>
  437db0:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437db4:	add	x1, x1, #0xb09
  437db8:	b	43798c <ferror@plt+0x35bfc>
  437dbc:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437dc0:	add	x1, x1, #0xb1e
  437dc4:	b	43798c <ferror@plt+0x35bfc>
  437dc8:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437dcc:	add	x1, x1, #0xb31
  437dd0:	b	43798c <ferror@plt+0x35bfc>
  437dd4:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437dd8:	add	x1, x1, #0x9ba
  437ddc:	b	43798c <ferror@plt+0x35bfc>
  437de0:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437de4:	add	x0, x0, #0xa55
  437de8:	bl	401d10 <printf@plt>
  437dec:	b	4367e8 <ferror@plt+0x34a58>
  437df0:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437df4:	add	x0, x0, #0xa5f
  437df8:	bl	401d10 <printf@plt>
  437dfc:	b	4367e8 <ferror@plt+0x34a58>
  437e00:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437e04:	add	x0, x0, #0xa68
  437e08:	bl	401d10 <printf@plt>
  437e0c:	b	4367e8 <ferror@plt+0x34a58>
  437e10:	sub	x8, x8, #0x40
  437e14:	cmp	x8, #0xbf
  437e18:	b.hi	437e80 <ferror@plt+0x360f0>  // b.pmore
  437e1c:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437e20:	add	x1, x1, #0xaaa
  437e24:	b	43798c <ferror@plt+0x35bfc>
  437e28:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437e2c:	add	x0, x0, #0xa86
  437e30:	bl	401d10 <printf@plt>
  437e34:	b	4367e8 <ferror@plt+0x34a58>
  437e38:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437e3c:	add	x0, x0, #0xa92
  437e40:	bl	401d10 <printf@plt>
  437e44:	b	4367e8 <ferror@plt+0x34a58>
  437e48:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437e4c:	add	x0, x0, #0xa76
  437e50:	bl	401d10 <printf@plt>
  437e54:	b	4367e8 <ferror@plt+0x34a58>
  437e58:	mov	w9, #0x8001                	// #32769
  437e5c:	cmp	x8, x9
  437e60:	b.eq	438274 <ferror@plt+0x364e4>  // b.none
  437e64:	mov	w9, #0x8765                	// #34661
  437e68:	cmp	x8, x9
  437e6c:	b.ne	438284 <ferror@plt+0x364f4>  // b.any
  437e70:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437e74:	add	x0, x0, #0x6a7
  437e78:	bl	401d10 <printf@plt>
  437e7c:	b	4367e8 <ferror@plt+0x34a58>
  437e80:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437e84:	add	x1, x1, #0xab9
  437e88:	b	43798c <ferror@plt+0x35bfc>
  437e8c:	ldr	x0, [x8, #8]
  437e90:	bl	4363f4 <ferror@plt+0x34664>
  437e94:	mov	x1, x0
  437e98:	adrp	x0, 472000 <warn@@Base+0x30c10>
  437e9c:	add	x0, x0, #0x2de
  437ea0:	bl	401d10 <printf@plt>
  437ea4:	mov	w0, #0x5d                  	// #93
  437ea8:	b	4373a4 <ferror@plt+0x35614>
  437eac:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437eb0:	add	x0, x0, #0x79d
  437eb4:	bl	401d10 <printf@plt>
  437eb8:	b	4367e8 <ferror@plt+0x34a58>
  437ebc:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437ec0:	add	x0, x0, #0x7af
  437ec4:	bl	401d10 <printf@plt>
  437ec8:	b	4367e8 <ferror@plt+0x34a58>
  437ecc:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437ed0:	add	x0, x0, #0x7b9
  437ed4:	bl	401d10 <printf@plt>
  437ed8:	b	4367e8 <ferror@plt+0x34a58>
  437edc:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437ee0:	add	x0, x0, #0x7c9
  437ee4:	bl	401d10 <printf@plt>
  437ee8:	b	4367e8 <ferror@plt+0x34a58>
  437eec:	adrp	x0, 472000 <warn@@Base+0x30c10>
  437ef0:	add	x0, x0, #0x8f
  437ef4:	bl	401d10 <printf@plt>
  437ef8:	b	4367e8 <ferror@plt+0x34a58>
  437efc:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437f00:	add	x0, x0, #0x7d1
  437f04:	bl	401d10 <printf@plt>
  437f08:	b	4367e8 <ferror@plt+0x34a58>
  437f0c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  437f10:	add	x0, x0, #0x99
  437f14:	bl	401d10 <printf@plt>
  437f18:	b	4367e8 <ferror@plt+0x34a58>
  437f1c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437f20:	add	x0, x0, #0x7df
  437f24:	bl	401d10 <printf@plt>
  437f28:	b	4367e8 <ferror@plt+0x34a58>
  437f2c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437f30:	add	x0, x0, #0x7ef
  437f34:	bl	401d10 <printf@plt>
  437f38:	b	4367e8 <ferror@plt+0x34a58>
  437f3c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437f40:	add	x0, x0, #0x811
  437f44:	bl	401d10 <printf@plt>
  437f48:	b	4367e8 <ferror@plt+0x34a58>
  437f4c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437f50:	add	x0, x0, #0x822
  437f54:	bl	401d10 <printf@plt>
  437f58:	b	4367e8 <ferror@plt+0x34a58>
  437f5c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437f60:	add	x0, x0, #0x833
  437f64:	bl	401d10 <printf@plt>
  437f68:	b	4367e8 <ferror@plt+0x34a58>
  437f6c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437f70:	add	x0, x0, #0x83c
  437f74:	bl	401d10 <printf@plt>
  437f78:	b	4367e8 <ferror@plt+0x34a58>
  437f7c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437f80:	add	x0, x0, #0x84b
  437f84:	bl	401d10 <printf@plt>
  437f88:	b	4367e8 <ferror@plt+0x34a58>
  437f8c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437f90:	add	x0, x0, #0x801
  437f94:	bl	401d10 <printf@plt>
  437f98:	b	4367e8 <ferror@plt+0x34a58>
  437f9c:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437fa0:	add	x0, x0, #0x85c
  437fa4:	bl	401d10 <printf@plt>
  437fa8:	b	4367e8 <ferror@plt+0x34a58>
  437fac:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437fb0:	add	x0, x0, #0x86d
  437fb4:	bl	401d10 <printf@plt>
  437fb8:	b	4367e8 <ferror@plt+0x34a58>
  437fbc:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437fc0:	add	x0, x0, #0x873
  437fc4:	bl	401d10 <printf@plt>
  437fc8:	b	4367e8 <ferror@plt+0x34a58>
  437fcc:	and	x8, x8, #0xffffffffffffff80
  437fd0:	cmp	x8, #0x80
  437fd4:	b.ne	43829c <ferror@plt+0x3650c>  // b.any
  437fd8:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  437fdc:	add	x1, x1, #0x902
  437fe0:	b	43798c <ferror@plt+0x35bfc>
  437fe4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437fe8:	add	x0, x0, #0x87b
  437fec:	bl	401d10 <printf@plt>
  437ff0:	b	4367e8 <ferror@plt+0x34a58>
  437ff4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  437ff8:	add	x0, x0, #0x888
  437ffc:	bl	401d10 <printf@plt>
  438000:	b	4367e8 <ferror@plt+0x34a58>
  438004:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438008:	add	x0, x0, #0x89d
  43800c:	bl	401d10 <printf@plt>
  438010:	b	4367e8 <ferror@plt+0x34a58>
  438014:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438018:	add	x0, x0, #0x8ab
  43801c:	bl	401d10 <printf@plt>
  438020:	b	4367e8 <ferror@plt+0x34a58>
  438024:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438028:	add	x0, x0, #0x8c1
  43802c:	bl	401d10 <printf@plt>
  438030:	b	4367e8 <ferror@plt+0x34a58>
  438034:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438038:	add	x0, x0, #0x8d3
  43803c:	bl	401d10 <printf@plt>
  438040:	b	4367e8 <ferror@plt+0x34a58>
  438044:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438048:	add	x0, x0, #0x8ea
  43804c:	bl	401d10 <printf@plt>
  438050:	b	4367e8 <ferror@plt+0x34a58>
  438054:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438058:	add	x0, x0, #0x5f9
  43805c:	bl	401d10 <printf@plt>
  438060:	b	4367e8 <ferror@plt+0x34a58>
  438064:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438068:	add	x0, x0, #0x606
  43806c:	bl	401d10 <printf@plt>
  438070:	b	4367e8 <ferror@plt+0x34a58>
  438074:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438078:	add	x0, x0, #0x60c
  43807c:	bl	401d10 <printf@plt>
  438080:	b	4367e8 <ferror@plt+0x34a58>
  438084:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438088:	add	x0, x0, #0x612
  43808c:	bl	401d10 <printf@plt>
  438090:	b	4367e8 <ferror@plt+0x34a58>
  438094:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438098:	add	x0, x0, #0x61d
  43809c:	bl	401d10 <printf@plt>
  4380a0:	b	4367e8 <ferror@plt+0x34a58>
  4380a4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  4380a8:	add	x0, x0, #0x628
  4380ac:	bl	401d10 <printf@plt>
  4380b0:	b	4367e8 <ferror@plt+0x34a58>
  4380b4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  4380b8:	add	x0, x0, #0x635
  4380bc:	bl	401d10 <printf@plt>
  4380c0:	b	4367e8 <ferror@plt+0x34a58>
  4380c4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  4380c8:	add	x0, x0, #0x642
  4380cc:	bl	401d10 <printf@plt>
  4380d0:	b	4367e8 <ferror@plt+0x34a58>
  4380d4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  4380d8:	add	x0, x0, #0x650
  4380dc:	bl	401d10 <printf@plt>
  4380e0:	b	4367e8 <ferror@plt+0x34a58>
  4380e4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  4380e8:	add	x0, x0, #0x65b
  4380ec:	bl	401d10 <printf@plt>
  4380f0:	b	4367e8 <ferror@plt+0x34a58>
  4380f4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  4380f8:	add	x0, x0, #0x662
  4380fc:	bl	401d10 <printf@plt>
  438100:	b	4367e8 <ferror@plt+0x34a58>
  438104:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438108:	add	x0, x0, #0x66d
  43810c:	bl	401d10 <printf@plt>
  438110:	b	4367e8 <ferror@plt+0x34a58>
  438114:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438118:	add	x0, x0, #0x676
  43811c:	bl	401d10 <printf@plt>
  438120:	b	4367e8 <ferror@plt+0x34a58>
  438124:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438128:	add	x0, x0, #0x683
  43812c:	bl	401d10 <printf@plt>
  438130:	b	4367e8 <ferror@plt+0x34a58>
  438134:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438138:	add	x0, x0, #0x689
  43813c:	bl	401d10 <printf@plt>
  438140:	b	4367e8 <ferror@plt+0x34a58>
  438144:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438148:	add	x0, x0, #0x697
  43814c:	bl	401d10 <printf@plt>
  438150:	b	4367e8 <ferror@plt+0x34a58>
  438154:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438158:	add	x0, x0, #0x6bc
  43815c:	bl	401d10 <printf@plt>
  438160:	b	4367e8 <ferror@plt+0x34a58>
  438164:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438168:	add	x0, x0, #0x6c0
  43816c:	bl	401d10 <printf@plt>
  438170:	b	4367e8 <ferror@plt+0x34a58>
  438174:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438178:	add	x0, x0, #0x6c9
  43817c:	bl	401d10 <printf@plt>
  438180:	b	4367e8 <ferror@plt+0x34a58>
  438184:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438188:	add	x0, x0, #0x6d2
  43818c:	bl	401d10 <printf@plt>
  438190:	b	4367e8 <ferror@plt+0x34a58>
  438194:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438198:	add	x0, x0, #0x6d7
  43819c:	bl	401d10 <printf@plt>
  4381a0:	b	4367e8 <ferror@plt+0x34a58>
  4381a4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  4381a8:	add	x0, x0, #0x6e2
  4381ac:	bl	401d10 <printf@plt>
  4381b0:	b	4367e8 <ferror@plt+0x34a58>
  4381b4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  4381b8:	add	x0, x0, #0x6ec
  4381bc:	bl	401d10 <printf@plt>
  4381c0:	b	4367e8 <ferror@plt+0x34a58>
  4381c4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  4381c8:	add	x0, x0, #0x6f4
  4381cc:	bl	401d10 <printf@plt>
  4381d0:	b	4367e8 <ferror@plt+0x34a58>
  4381d4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  4381d8:	add	x0, x0, #0x6fc
  4381dc:	bl	401d10 <printf@plt>
  4381e0:	b	4367e8 <ferror@plt+0x34a58>
  4381e4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  4381e8:	add	x0, x0, #0x704
  4381ec:	bl	401d10 <printf@plt>
  4381f0:	b	4367e8 <ferror@plt+0x34a58>
  4381f4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  4381f8:	add	x0, x0, #0x70b
  4381fc:	bl	401d10 <printf@plt>
  438200:	b	4367e8 <ferror@plt+0x34a58>
  438204:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438208:	add	x0, x0, #0x711
  43820c:	bl	401d10 <printf@plt>
  438210:	b	4367e8 <ferror@plt+0x34a58>
  438214:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438218:	add	x0, x0, #0x719
  43821c:	bl	401d10 <printf@plt>
  438220:	b	4367e8 <ferror@plt+0x34a58>
  438224:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438228:	add	x0, x0, #0x721
  43822c:	bl	401d10 <printf@plt>
  438230:	b	4367e8 <ferror@plt+0x34a58>
  438234:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438238:	add	x0, x0, #0x729
  43823c:	bl	401d10 <printf@plt>
  438240:	b	4367e8 <ferror@plt+0x34a58>
  438244:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438248:	add	x0, x0, #0x731
  43824c:	bl	401d10 <printf@plt>
  438250:	b	4367e8 <ferror@plt+0x34a58>
  438254:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438258:	add	x0, x0, #0x73e
  43825c:	bl	401d10 <printf@plt>
  438260:	b	4367e8 <ferror@plt+0x34a58>
  438264:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438268:	add	x0, x0, #0x74b
  43826c:	bl	401d10 <printf@plt>
  438270:	b	4367e8 <ferror@plt+0x34a58>
  438274:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438278:	add	x0, x0, #0x75a
  43827c:	bl	401d10 <printf@plt>
  438280:	b	4367e8 <ferror@plt+0x34a58>
  438284:	and	x8, x8, #0xffffffffffff8000
  438288:	cmp	x8, #0x8, lsl #12
  43828c:	b.ne	4382a8 <ferror@plt+0x36518>  // b.any
  438290:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  438294:	add	x1, x1, #0x76b
  438298:	b	437d74 <ferror@plt+0x35fe4>
  43829c:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  4382a0:	add	x1, x1, #0x916
  4382a4:	b	43798c <ferror@plt+0x35bfc>
  4382a8:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  4382ac:	add	x1, x1, #0x788
  4382b0:	b	437d74 <ferror@plt+0x35fe4>
  4382b4:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  4382b8:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  4382bc:	adrp	x3, 471000 <warn@@Base+0x2fc10>
  4382c0:	add	x0, x0, #0x3e3
  4382c4:	add	x1, x1, #0x7b
  4382c8:	add	x3, x3, #0x406
  4382cc:	mov	w2, #0x9aa                 	// #2474
  4382d0:	bl	401d20 <__assert_fail@plt>
  4382d4:	stp	x29, x30, [sp, #-32]!
  4382d8:	stp	x20, x19, [sp, #16]
  4382dc:	mov	x29, sp
  4382e0:	cbz	x0, 438324 <ferror@plt+0x36594>
  4382e4:	mov	x19, x0
  4382e8:	bl	44339c <warn@@Base+0x1fac>
  4382ec:	mov	x20, x0
  4382f0:	cbnz	x0, 43832c <ferror@plt+0x3659c>
  4382f4:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  4382f8:	add	x1, x1, #0xc20
  4382fc:	mov	w2, #0x5                   	// #5
  438300:	bl	401cc0 <dcgettext@plt>
  438304:	adrp	x20, 48e000 <stdout@@GLIBC_2.17+0x2180>
  438308:	add	x20, x20, #0xa78
  43830c:	mov	x2, x0
  438310:	mov	w1, #0x64                  	// #100
  438314:	mov	x0, x20
  438318:	mov	x3, x19
  43831c:	bl	401a20 <snprintf@plt>
  438320:	b	43832c <ferror@plt+0x3659c>
  438324:	adrp	x20, 471000 <warn@@Base+0x2fc10>
  438328:	add	x20, x20, #0xc0f
  43832c:	mov	x0, x20
  438330:	ldp	x20, x19, [sp, #16]
  438334:	ldp	x29, x30, [sp], #32
  438338:	ret
  43833c:	ldr	x8, [x1]
  438340:	adds	x8, x8, x2
  438344:	b.cc	438354 <ferror@plt+0x365c4>  // b.lo, b.ul, b.last
  438348:	ldr	x9, [x0]
  43834c:	add	x9, x9, #0x1
  438350:	str	x9, [x0]
  438354:	str	x8, [x1]
  438358:	ret
  43835c:	stp	x29, x30, [sp, #-32]!
  438360:	stp	x20, x19, [sp, #16]
  438364:	sub	x20, x2, x0
  438368:	mov	x19, x1
  43836c:	cmp	x20, x1
  438370:	mov	x29, sp
  438374:	b.cs	438398 <ferror@plt+0x36608>  // b.hs, b.nlast
  438378:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  43837c:	add	x1, x1, #0xc38
  438380:	mov	w2, #0x5                   	// #5
  438384:	mov	x0, xzr
  438388:	bl	401cc0 <dcgettext@plt>
  43838c:	mov	x1, x19
  438390:	bl	4413f0 <warn@@Base>
  438394:	mov	x19, x20
  438398:	mov	x0, x19
  43839c:	ldp	x20, x19, [sp, #16]
  4383a0:	ldp	x29, x30, [sp], #32
  4383a4:	ret
  4383a8:	stp	x29, x30, [sp, #-64]!
  4383ac:	stp	x22, x21, [sp, #32]
  4383b0:	mov	x21, x1
  4383b4:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  4383b8:	stp	x20, x19, [sp, #48]
  4383bc:	mov	x20, x2
  4383c0:	mov	x19, x0
  4383c4:	add	x1, x1, #0xc5d
  4383c8:	mov	w2, #0x5                   	// #5
  4383cc:	mov	x0, xzr
  4383d0:	str	x23, [sp, #16]
  4383d4:	mov	x29, sp
  4383d8:	mov	w22, w3
  4383dc:	bl	401cc0 <dcgettext@plt>
  4383e0:	mov	x23, x0
  4383e4:	adrp	x0, 451000 <warn@@Base+0xfc10>
  4383e8:	add	x0, x0, #0x42d
  4383ec:	mov	x1, x21
  4383f0:	and	w22, w22, #0xff
  4383f4:	bl	436148 <ferror@plt+0x343b8>
  4383f8:	mov	x2, x0
  4383fc:	mov	x0, x23
  438400:	mov	w1, w22
  438404:	bl	401d10 <printf@plt>
  438408:	cmp	x19, x20
  43840c:	b.hi	438460 <ferror@plt+0x366d0>  // b.pmore
  438410:	sub	x8, x20, x19
  438414:	cmp	x8, x21
  438418:	csel	x22, x8, x21, cc  // cc = lo, ul, last
  43841c:	cbz	x22, 43845c <ferror@plt+0x366cc>
  438420:	adrp	x21, 475000 <warn@@Base+0x33c10>
  438424:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4180>
  438428:	add	x21, x21, #0x17d
  43842c:	ldr	x8, [x23, #3328]
  438430:	mov	w1, #0x1                   	// #1
  438434:	mov	x0, x19
  438438:	sub	x22, x22, #0x1
  43843c:	add	x20, x19, #0x1
  438440:	blr	x8
  438444:	mov	x1, x0
  438448:	mov	x0, x21
  43844c:	bl	401d10 <printf@plt>
  438450:	mov	x19, x20
  438454:	cbnz	x22, 43842c <ferror@plt+0x3669c>
  438458:	b	438460 <ferror@plt+0x366d0>
  43845c:	mov	x20, x19
  438460:	mov	x0, x20
  438464:	ldp	x20, x19, [sp, #48]
  438468:	ldp	x22, x21, [sp, #32]
  43846c:	ldr	x23, [sp, #16]
  438470:	ldp	x29, x30, [sp], #64
  438474:	ret
  438478:	stp	x29, x30, [sp, #-32]!
  43847c:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  438480:	ldr	x8, [x8, #8]
  438484:	stp	x20, x19, [sp, #16]
  438488:	mov	x29, sp
  43848c:	cbz	x8, 4384c8 <ferror@plt+0x36738>
  438490:	adrp	x9, 48b000 <warn@@Base+0x49c10>
  438494:	ldr	x9, [x9, #24]
  438498:	mov	x19, x0
  43849c:	subs	x20, x9, x0
  4384a0:	b.ls	4384d4 <ferror@plt+0x36744>  // b.plast
  4384a4:	add	x19, x8, x19
  4384a8:	mov	x0, x19
  4384ac:	mov	x1, x20
  4384b0:	bl	401980 <strnlen@plt>
  4384b4:	cmp	x0, x20
  4384b8:	b.ne	438520 <ferror@plt+0x36790>  // b.any
  4384bc:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  4384c0:	add	x1, x1, #0xcbc
  4384c4:	b	438510 <ferror@plt+0x36780>
  4384c8:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  4384cc:	add	x1, x1, #0xc6f
  4384d0:	b	438510 <ferror@plt+0x36780>
  4384d4:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  4384d8:	add	x1, x1, #0xc87
  4384dc:	mov	w2, #0x5                   	// #5
  4384e0:	mov	x0, xzr
  4384e4:	bl	401cc0 <dcgettext@plt>
  4384e8:	mov	x20, x0
  4384ec:	adrp	x0, 474000 <warn@@Base+0x32c10>
  4384f0:	add	x0, x0, #0x6a
  4384f4:	mov	x1, x19
  4384f8:	bl	436148 <ferror@plt+0x343b8>
  4384fc:	mov	x1, x0
  438500:	mov	x0, x20
  438504:	bl	4413f0 <warn@@Base>
  438508:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  43850c:	add	x1, x1, #0xca8
  438510:	mov	w2, #0x5                   	// #5
  438514:	mov	x0, xzr
  438518:	bl	401cc0 <dcgettext@plt>
  43851c:	mov	x19, x0
  438520:	mov	x0, x19
  438524:	ldp	x20, x19, [sp, #16]
  438528:	ldp	x29, x30, [sp], #32
  43852c:	ret
  438530:	stp	x29, x30, [sp, #-32]!
  438534:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  438538:	ldr	x8, [x8, #120]
  43853c:	stp	x20, x19, [sp, #16]
  438540:	mov	x29, sp
  438544:	cbz	x8, 438580 <ferror@plt+0x367f0>
  438548:	adrp	x9, 48b000 <warn@@Base+0x49c10>
  43854c:	ldr	x9, [x9, #136]
  438550:	mov	x19, x0
  438554:	subs	x20, x9, x0
  438558:	b.ls	43858c <ferror@plt+0x367fc>  // b.plast
  43855c:	add	x19, x8, x19
  438560:	mov	x0, x19
  438564:	mov	x1, x20
  438568:	bl	401980 <strnlen@plt>
  43856c:	cmp	x0, x20
  438570:	b.ne	4385d8 <ferror@plt+0x36848>  // b.any
  438574:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  438578:	add	x1, x1, #0xd2a
  43857c:	b	4385c8 <ferror@plt+0x36838>
  438580:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  438584:	add	x1, x1, #0xce7
  438588:	b	4385c8 <ferror@plt+0x36838>
  43858c:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  438590:	add	x1, x1, #0xd04
  438594:	mov	w2, #0x5                   	// #5
  438598:	mov	x0, xzr
  43859c:	bl	401cc0 <dcgettext@plt>
  4385a0:	mov	x20, x0
  4385a4:	adrp	x0, 474000 <warn@@Base+0x32c10>
  4385a8:	add	x0, x0, #0x6a
  4385ac:	mov	x1, x19
  4385b0:	bl	436148 <ferror@plt+0x343b8>
  4385b4:	mov	x1, x0
  4385b8:	mov	x0, x20
  4385bc:	bl	4413f0 <warn@@Base>
  4385c0:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  4385c4:	add	x1, x1, #0xca8
  4385c8:	mov	w2, #0x5                   	// #5
  4385cc:	mov	x0, xzr
  4385d0:	bl	401cc0 <dcgettext@plt>
  4385d4:	mov	x19, x0
  4385d8:	mov	x0, x19
  4385dc:	ldp	x20, x19, [sp, #16]
  4385e0:	ldp	x29, x30, [sp], #32
  4385e4:	ret
  4385e8:	stp	x29, x30, [sp, #-48]!
  4385ec:	stp	x20, x19, [sp, #32]
  4385f0:	cmp	w3, #0x0
  4385f4:	mov	w8, #0x23                  	// #35
  4385f8:	adrp	x20, 48a000 <warn@@Base+0x48c10>
  4385fc:	mov	w10, #0x70                  	// #112
  438600:	cinc	x9, x8, ne  // ne = any
  438604:	add	x20, x20, #0xb88
  438608:	madd	x8, x9, x10, x20
  43860c:	ldr	x8, [x8, #32]
  438610:	mov	w10, #0xa                   	// #10
  438614:	mov	w11, #0x22                  	// #34
  438618:	stp	x22, x21, [sp, #16]
  43861c:	csel	x21, x11, x10, ne  // ne = any
  438620:	mov	x29, sp
  438624:	cbz	x8, 4386b0 <ferror@plt+0x36920>
  438628:	mul	x19, x2, x0
  43862c:	cbz	x1, 438638 <ferror@plt+0x368a8>
  438630:	ldr	x10, [x1, #56]
  438634:	add	x19, x10, x19
  438638:	mov	w10, #0x70                  	// #112
  43863c:	madd	x9, x9, x10, x20
  438640:	ldr	x9, [x9, #48]
  438644:	cmp	x19, x9
  438648:	b.cs	4386c4 <ferror@plt+0x36934>  // b.hs, b.nlast
  43864c:	mov	w9, #0x70                  	// #112
  438650:	madd	x22, x21, x9, x20
  438654:	ldr	x9, [x22, #32]!
  438658:	cbz	x9, 438704 <ferror@plt+0x36974>
  43865c:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  438660:	ldr	x9, [x9, #3328]
  438664:	add	x0, x8, x19
  438668:	mov	w1, w2
  43866c:	blr	x9
  438670:	mov	w8, #0x70                  	// #112
  438674:	madd	x8, x21, x8, x20
  438678:	ldp	x9, x8, [x8, #40]
  43867c:	sub	x19, x0, x9
  438680:	subs	x20, x8, x19
  438684:	b.ls	438740 <ferror@plt+0x369b0>  // b.plast
  438688:	ldr	x8, [x22]
  43868c:	mov	x1, x20
  438690:	add	x19, x8, x19
  438694:	mov	x0, x19
  438698:	bl	401980 <strnlen@plt>
  43869c:	cmp	x0, x20
  4386a0:	b.ne	43872c <ferror@plt+0x3699c>  // b.any
  4386a4:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  4386a8:	add	x1, x1, #0xe54
  4386ac:	b	43871c <ferror@plt+0x3698c>
  4386b0:	adrp	x8, 471000 <warn@@Base+0x2fc10>
  4386b4:	adrp	x9, 471000 <warn@@Base+0x2fc10>
  4386b8:	add	x8, x8, #0xd7e
  4386bc:	add	x9, x9, #0xd5a
  4386c0:	b	438714 <ferror@plt+0x36984>
  4386c4:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  4386c8:	add	x1, x1, #0xd9e
  4386cc:	mov	w2, #0x5                   	// #5
  4386d0:	mov	x0, xzr
  4386d4:	bl	401cc0 <dcgettext@plt>
  4386d8:	mov	x20, x0
  4386dc:	adrp	x0, 474000 <warn@@Base+0x32c10>
  4386e0:	add	x0, x0, #0x6a
  4386e4:	mov	x1, x19
  4386e8:	bl	436148 <ferror@plt+0x343b8>
  4386ec:	mov	x1, x0
  4386f0:	mov	x0, x20
  4386f4:	bl	4413f0 <warn@@Base>
  4386f8:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  4386fc:	add	x1, x1, #0xdc8
  438700:	b	43871c <ferror@plt+0x3698c>
  438704:	adrp	x8, 471000 <warn@@Base+0x2fc10>
  438708:	adrp	x9, 471000 <warn@@Base+0x2fc10>
  43870c:	add	x8, x8, #0xc6f
  438710:	add	x9, x9, #0xde2
  438714:	cmp	w3, #0x0
  438718:	csel	x1, x9, x8, ne  // ne = any
  43871c:	mov	w2, #0x5                   	// #5
  438720:	mov	x0, xzr
  438724:	bl	401cc0 <dcgettext@plt>
  438728:	mov	x19, x0
  43872c:	mov	x0, x19
  438730:	ldp	x20, x19, [sp, #32]
  438734:	ldp	x22, x21, [sp, #16]
  438738:	ldp	x29, x30, [sp], #48
  43873c:	ret
  438740:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  438744:	add	x1, x1, #0xdfe
  438748:	mov	w2, #0x5                   	// #5
  43874c:	mov	x0, xzr
  438750:	bl	401cc0 <dcgettext@plt>
  438754:	mov	x20, x0
  438758:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43875c:	add	x0, x0, #0x6a
  438760:	mov	x1, x19
  438764:	bl	436148 <ferror@plt+0x343b8>
  438768:	mov	x1, x0
  43876c:	mov	x0, x20
  438770:	bl	4413f0 <warn@@Base>
  438774:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  438778:	add	x1, x1, #0xe31
  43877c:	b	43871c <ferror@plt+0x3698c>
  438780:	stp	x29, x30, [sp, #-80]!
  438784:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  438788:	ldr	w8, [x8, #3260]
  43878c:	str	x25, [sp, #16]
  438790:	stp	x24, x23, [sp, #32]
  438794:	stp	x22, x21, [sp, #48]
  438798:	stp	x20, x19, [sp, #64]
  43879c:	mov	x29, sp
  4387a0:	cbz	w8, 438834 <ferror@plt+0x36aa4>
  4387a4:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  4387a8:	ldr	x23, [x8, #256]
  4387ac:	cbz	x23, 438840 <ferror@plt+0x36ab0>
  4387b0:	adrp	x21, 471000 <warn@@Base+0x2fc10>
  4387b4:	mov	x19, x0
  4387b8:	adrp	x24, 48b000 <warn@@Base+0x49c10>
  4387bc:	adrp	x25, 48b000 <warn@@Base+0x49c10>
  4387c0:	add	x21, x21, #0xe89
  4387c4:	b	4387d8 <ferror@plt+0x36a48>
  4387c8:	mov	w8, #0x1                   	// #1
  4387cc:	cbz	w8, 438898 <ferror@plt+0x36b08>
  4387d0:	ldr	x23, [x23, #16]
  4387d4:	cbz	x23, 43884c <ferror@plt+0x36abc>
  4387d8:	ldr	x1, [x23]
  4387dc:	mov	w0, #0x2a                  	// #42
  4387e0:	bl	401f00 <ferror@plt+0x170>
  4387e4:	cbz	w0, 4387c8 <ferror@plt+0x36a38>
  4387e8:	ldr	x8, [x24, #3592]
  4387ec:	cbz	x8, 4387c8 <ferror@plt+0x36a38>
  4387f0:	ldr	x9, [x25, #3608]
  4387f4:	subs	x22, x9, x19
  4387f8:	b.ls	4387c8 <ferror@plt+0x36a38>  // b.plast
  4387fc:	add	x20, x8, x19
  438800:	mov	x0, x20
  438804:	mov	x1, x22
  438808:	bl	401980 <strnlen@plt>
  43880c:	cmp	x0, x22
  438810:	b.ne	438828 <ferror@plt+0x36a98>  // b.any
  438814:	mov	w2, #0x5                   	// #5
  438818:	mov	x0, xzr
  43881c:	mov	x1, x21
  438820:	bl	401cc0 <dcgettext@plt>
  438824:	mov	x20, x0
  438828:	mov	w8, wzr
  43882c:	cbnz	w8, 4387d0 <ferror@plt+0x36a40>
  438830:	b	438898 <ferror@plt+0x36b08>
  438834:	adrp	x20, 466000 <warn@@Base+0x24c10>
  438838:	add	x20, x20, #0x215
  43883c:	b	438898 <ferror@plt+0x36b08>
  438840:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  438844:	add	x1, x1, #0xe74
  438848:	b	438888 <ferror@plt+0x36af8>
  43884c:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  438850:	add	x1, x1, #0xeb8
  438854:	mov	w2, #0x5                   	// #5
  438858:	mov	x0, xzr
  43885c:	bl	401cc0 <dcgettext@plt>
  438860:	mov	x20, x0
  438864:	adrp	x0, 474000 <warn@@Base+0x32c10>
  438868:	add	x0, x0, #0x6a
  43886c:	mov	x1, x19
  438870:	bl	436148 <ferror@plt+0x343b8>
  438874:	mov	x1, x0
  438878:	mov	x0, x20
  43887c:	bl	4413f0 <warn@@Base>
  438880:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  438884:	add	x1, x1, #0xca8
  438888:	mov	w2, #0x5                   	// #5
  43888c:	mov	x0, xzr
  438890:	bl	401cc0 <dcgettext@plt>
  438894:	mov	x20, x0
  438898:	mov	x0, x20
  43889c:	ldp	x20, x19, [sp, #64]
  4388a0:	ldp	x22, x21, [sp, #48]
  4388a4:	ldp	x24, x23, [sp, #32]
  4388a8:	ldr	x25, [sp, #16]
  4388ac:	ldp	x29, x30, [sp], #80
  4388b0:	ret
  4388b4:	stp	x29, x30, [sp, #-48]!
  4388b8:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4388bc:	ldr	x8, [x8, #3032]
  4388c0:	str	x21, [sp, #16]
  4388c4:	stp	x20, x19, [sp, #32]
  4388c8:	mov	x29, sp
  4388cc:	cbz	x8, 438934 <ferror@plt+0x36ba4>
  4388d0:	adrp	x9, 48b000 <warn@@Base+0x49c10>
  4388d4:	ldr	x9, [x9, #3048]
  4388d8:	add	x10, x1, x0
  4388dc:	mov	x19, x0
  4388e0:	cmp	x10, x9
  4388e4:	b.ls	43894c <ferror@plt+0x36bbc>  // b.plast
  4388e8:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  4388ec:	add	x1, x1, #0xf1b
  4388f0:	mov	w2, #0x5                   	// #5
  4388f4:	mov	x0, xzr
  4388f8:	bl	401cc0 <dcgettext@plt>
  4388fc:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  438900:	ldr	x20, [x8, #3016]
  438904:	mov	x21, x0
  438908:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43890c:	add	x0, x0, #0x6a
  438910:	mov	x1, x19
  438914:	bl	436148 <ferror@plt+0x343b8>
  438918:	mov	x2, x0
  43891c:	mov	x0, x21
  438920:	mov	x1, x20
  438924:	bl	4413f0 <warn@@Base>
  438928:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  43892c:	add	x0, x0, #0xf3f
  438930:	b	43896c <ferror@plt+0x36bdc>
  438934:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  438938:	add	x1, x1, #0xf02
  43893c:	mov	w2, #0x5                   	// #5
  438940:	mov	x0, xzr
  438944:	bl	401cc0 <dcgettext@plt>
  438948:	b	43896c <ferror@plt+0x36bdc>
  43894c:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  438950:	ldr	x9, [x9, #3328]
  438954:	add	x0, x8, x19
  438958:	blr	x9
  43895c:	mov	x1, x0
  438960:	adrp	x0, 474000 <warn@@Base+0x32c10>
  438964:	add	x0, x0, #0x6a
  438968:	bl	436148 <ferror@plt+0x343b8>
  43896c:	ldp	x20, x19, [sp, #32]
  438970:	ldr	x21, [sp, #16]
  438974:	ldp	x29, x30, [sp], #48
  438978:	ret
  43897c:	stp	x29, x30, [sp, #-16]!
  438980:	mov	w1, wzr
  438984:	mov	x29, sp
  438988:	bl	43a640 <ferror@plt+0x388b0>
  43898c:	ldp	x29, x30, [sp], #16
  438990:	ret
  438994:	stp	x29, x30, [sp, #-16]!
  438998:	mov	w1, #0x1                   	// #1
  43899c:	mov	x29, sp
  4389a0:	bl	43a640 <ferror@plt+0x388b0>
  4389a4:	ldp	x29, x30, [sp], #16
  4389a8:	ret
  4389ac:	stp	x29, x30, [sp, #-16]!
  4389b0:	mov	w1, #0x2                   	// #2
  4389b4:	mov	x29, sp
  4389b8:	bl	43a640 <ferror@plt+0x388b0>
  4389bc:	ldp	x29, x30, [sp], #16
  4389c0:	ret
  4389c4:	sub	sp, sp, #0x70
  4389c8:	stp	x29, x30, [sp, #16]
  4389cc:	add	x29, sp, #0x10
  4389d0:	stp	x26, x25, [sp, #48]
  4389d4:	stp	x24, x23, [sp, #64]
  4389d8:	stp	x22, x21, [sp, #80]
  4389dc:	mov	x22, x4
  4389e0:	mov	x23, x3
  4389e4:	mov	x24, x2
  4389e8:	mov	x26, x1
  4389ec:	mov	x25, x0
  4389f0:	mov	x3, sp
  4389f4:	sub	x4, x29, #0x4
  4389f8:	mov	x0, x1
  4389fc:	mov	x1, x2
  438a00:	mov	w2, wzr
  438a04:	stp	x28, x27, [sp, #32]
  438a08:	stp	x20, x19, [sp, #96]
  438a0c:	mov	w19, w7
  438a10:	mov	x20, x6
  438a14:	mov	w21, w5
  438a18:	str	wzr, [x6]
  438a1c:	bl	42b410 <ferror@plt+0x29680>
  438a20:	ldur	w8, [x29, #-4]
  438a24:	ldr	w28, [sp]
  438a28:	mov	x27, x0
  438a2c:	mov	w0, w8
  438a30:	bl	4363b8 <ferror@plt+0x34628>
  438a34:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  438a38:	ldr	x8, [x8, #400]
  438a3c:	cbz	x8, 438b24 <ferror@plt+0x36d94>
  438a40:	add	x26, x26, x28
  438a44:	ldr	x9, [x8]
  438a48:	cmp	x9, x27
  438a4c:	b.eq	438a5c <ferror@plt+0x36ccc>  // b.none
  438a50:	ldr	x8, [x8, #40]
  438a54:	cbnz	x8, 438a44 <ferror@plt+0x36cb4>
  438a58:	b	438b24 <ferror@plt+0x36d94>
  438a5c:	ldr	x27, [x8, #24]
  438a60:	cbz	x27, 438b24 <ferror@plt+0x36d94>
  438a64:	sub	x28, x24, x25
  438a68:	b	438a7c <ferror@plt+0x36cec>
  438a6c:	mov	w8, #0x1                   	// #1
  438a70:	str	w8, [x20]
  438a74:	ldr	x27, [x27, #24]
  438a78:	cbz	x27, 438b24 <ferror@plt+0x36d94>
  438a7c:	ldr	x8, [x27]
  438a80:	cbz	x8, 438b24 <ferror@plt+0x36d94>
  438a84:	str	xzr, [sp]
  438a88:	ldr	x0, [x27, #8]
  438a8c:	mov	x6, sp
  438a90:	mov	x1, x26
  438a94:	mov	x2, x24
  438a98:	mov	x3, x23
  438a9c:	mov	x4, x22
  438aa0:	mov	w5, w21
  438aa4:	bl	43a67c <ferror@plt+0x388ec>
  438aa8:	cbz	x0, 438b24 <ferror@plt+0x36d94>
  438aac:	ldr	x8, [x27]
  438ab0:	mov	x26, x0
  438ab4:	cmp	x8, #0x3e
  438ab8:	b.eq	438afc <ferror@plt+0x36d6c>  // b.none
  438abc:	cmp	x8, #0x49
  438ac0:	b.ne	438a74 <ferror@plt+0x36ce4>  // b.any
  438ac4:	cbnz	w19, 438b24 <ferror@plt+0x36d94>
  438ac8:	ldr	x8, [sp]
  438acc:	cmp	x8, x28
  438ad0:	b.cs	438b24 <ferror@plt+0x36d94>  // b.hs, b.nlast
  438ad4:	add	x1, x25, x8
  438ad8:	mov	w7, #0x1                   	// #1
  438adc:	mov	x0, x25
  438ae0:	mov	x2, x24
  438ae4:	mov	x3, x23
  438ae8:	mov	x4, x22
  438aec:	mov	w5, w21
  438af0:	mov	x6, x20
  438af4:	bl	4389c4 <ferror@plt+0x36c34>
  438af8:	b	438a74 <ferror@plt+0x36ce4>
  438afc:	ldr	x8, [sp]
  438b00:	cmp	x8, #0xe
  438b04:	b.hi	438a6c <ferror@plt+0x36cdc>  // b.pmore
  438b08:	mov	w9, #0x1                   	// #1
  438b0c:	lsl	x8, x9, x8
  438b10:	mov	w9, #0x4186                	// #16774
  438b14:	tst	x8, x9
  438b18:	b.eq	438a6c <ferror@plt+0x36cdc>  // b.none
  438b1c:	str	wzr, [x20]
  438b20:	b	438a74 <ferror@plt+0x36ce4>
  438b24:	ldp	x20, x19, [sp, #96]
  438b28:	ldp	x22, x21, [sp, #80]
  438b2c:	ldp	x24, x23, [sp, #64]
  438b30:	ldp	x26, x25, [sp, #48]
  438b34:	ldp	x28, x27, [sp, #32]
  438b38:	ldp	x29, x30, [sp, #16]
  438b3c:	add	sp, sp, #0x70
  438b40:	ret
  438b44:	sub	sp, sp, #0x70
  438b48:	stp	x29, x30, [sp, #16]
  438b4c:	stp	x28, x27, [sp, #32]
  438b50:	stp	x26, x25, [sp, #48]
  438b54:	stp	x24, x23, [sp, #64]
  438b58:	stp	x22, x21, [sp, #80]
  438b5c:	stp	x20, x19, [sp, #96]
  438b60:	add	x29, sp, #0x10
  438b64:	cbz	x1, 438ba8 <ferror@plt+0x36e18>
  438b68:	cmp	x0, #0xa
  438b6c:	b.hi	438d60 <ferror@plt+0x36fd0>  // b.pmore
  438b70:	mov	w8, #0x1                   	// #1
  438b74:	lsl	x8, x8, x0
  438b78:	mov	w9, #0x618                 	// #1560
  438b7c:	tst	x8, x9
  438b80:	b.eq	438d60 <ferror@plt+0x36fd0>  // b.none
  438b84:	mov	x20, x1
  438b88:	cmp	x1, #0x2
  438b8c:	b.cs	438bb8 <ferror@plt+0x36e28>  // b.hs, b.nlast
  438b90:	adrp	x0, 44f000 <warn@@Base+0xdc10>
  438b94:	add	x0, x0, #0x744
  438b98:	bl	401bb0 <puts@plt>
  438b9c:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  438ba0:	add	x1, x1, #0xf87
  438ba4:	b	438d74 <ferror@plt+0x36fe4>
  438ba8:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438bac:	add	x0, x0, #0xf50
  438bb0:	bl	401d10 <printf@plt>
  438bb4:	b	438d84 <ferror@plt+0x36ff4>
  438bb8:	sub	w8, w4, #0x1
  438bbc:	mov	x19, x3
  438bc0:	cmp	w8, #0xff
  438bc4:	sub	x28, x2, x20
  438bc8:	b.hi	438bdc <ferror@plt+0x36e4c>  // b.pmore
  438bcc:	adrp	x9, 48e000 <stdout@@GLIBC_2.17+0x2180>
  438bd0:	add	x9, x9, #0x678
  438bd4:	ldr	w21, [x9, w8, sxtw #2]
  438bd8:	b	438be0 <ferror@plt+0x36e50>
  438bdc:	mov	w21, wzr
  438be0:	mov	w0, #0x28                  	// #40
  438be4:	bl	401d40 <putchar@plt>
  438be8:	adrp	x24, 454000 <warn@@Base+0x12c10>
  438bec:	adrp	x25, 472000 <warn@@Base+0x30c10>
  438bf0:	adrp	x26, 44f000 <warn@@Base+0xdc10>
  438bf4:	adrp	x27, 472000 <warn@@Base+0x30c10>
  438bf8:	add	x24, x24, #0x81
  438bfc:	add	x25, x25, #0x1d
  438c00:	add	x26, x26, #0x744
  438c04:	add	x27, x27, #0x55
  438c08:	adrp	x23, 490000 <stdout@@GLIBC_2.17+0x4180>
  438c0c:	b	438c40 <ferror@plt+0x36eb0>
  438c10:	and	w28, w0, #0xff
  438c14:	mov	x0, x26
  438c18:	bl	401bb0 <puts@plt>
  438c1c:	mov	w2, #0x5                   	// #5
  438c20:	mov	x0, xzr
  438c24:	mov	x1, x27
  438c28:	bl	401cc0 <dcgettext@plt>
  438c2c:	mov	w1, w28
  438c30:	bl	4413f0 <warn@@Base>
  438c34:	mov	w8, wzr
  438c38:	mov	x28, x22
  438c3c:	tbz	w8, #0, 438d84 <ferror@plt+0x36ff4>
  438c40:	cbz	x20, 438d50 <ferror@plt+0x36fc0>
  438c44:	add	x22, x28, #0x1
  438c48:	cmp	x22, x19
  438c4c:	b.cs	438c58 <ferror@plt+0x36ec8>  // b.hs, b.nlast
  438c50:	mov	w1, #0x1                   	// #1
  438c54:	b	438c6c <ferror@plt+0x36edc>
  438c58:	cmp	x28, x19
  438c5c:	b.cs	438c68 <ferror@plt+0x36ed8>  // b.hs, b.nlast
  438c60:	sub	w1, w19, w28
  438c64:	b	438c6c <ferror@plt+0x36edc>
  438c68:	mov	w1, wzr
  438c6c:	sub	w8, w1, #0x1
  438c70:	cmp	w8, #0x7
  438c74:	b.ls	438c80 <ferror@plt+0x36ef0>  // b.plast
  438c78:	mov	w0, wzr
  438c7c:	b	438c8c <ferror@plt+0x36efc>
  438c80:	ldr	x8, [x23, #3328]
  438c84:	mov	x0, x28
  438c88:	blr	x8
  438c8c:	subs	x20, x20, #0x1
  438c90:	b.eq	438db0 <ferror@plt+0x37020>  // b.none
  438c94:	and	w8, w0, #0xff
  438c98:	cmp	w8, #0x1
  438c9c:	b.eq	438cd4 <ferror@plt+0x36f44>  // b.none
  438ca0:	cbnz	w8, 438c10 <ferror@plt+0x36e80>
  438ca4:	mov	x0, x25
  438ca8:	bl	401d10 <printf@plt>
  438cac:	sub	x1, x29, #0x4
  438cb0:	mov	x0, x22
  438cb4:	mov	x2, x19
  438cb8:	mov	w3, w21
  438cbc:	bl	43aa78 <ferror@plt+0x38ce8>
  438cc0:	ldur	w8, [x29, #-4]
  438cc4:	cbz	w8, 438dd0 <ferror@plt+0x37040>
  438cc8:	subs	x20, x20, x8
  438ccc:	b.cs	438d38 <ferror@plt+0x36fa8>  // b.hs, b.nlast
  438cd0:	b	438dd0 <ferror@plt+0x37040>
  438cd4:	adrp	x0, 472000 <warn@@Base+0x30c10>
  438cd8:	add	x0, x0, #0x4b
  438cdc:	bl	401d10 <printf@plt>
  438ce0:	sub	x1, x29, #0x4
  438ce4:	mov	x0, x22
  438ce8:	mov	x2, x19
  438cec:	mov	w3, w21
  438cf0:	bl	43aa78 <ferror@plt+0x38ce8>
  438cf4:	ldur	w8, [x29, #-4]
  438cf8:	cbz	w8, 438df0 <ferror@plt+0x37060>
  438cfc:	subs	x20, x20, x8
  438d00:	b.cc	438df0 <ferror@plt+0x37060>  // b.lo, b.ul, b.last
  438d04:	adrp	x0, 472000 <warn@@Base+0x30c10>
  438d08:	add	x0, x0, #0x52
  438d0c:	add	x22, x22, x8
  438d10:	bl	401d10 <printf@plt>
  438d14:	sub	x1, x29, #0x4
  438d18:	mov	x0, x22
  438d1c:	mov	x2, x19
  438d20:	mov	w3, w21
  438d24:	bl	43aa78 <ferror@plt+0x38ce8>
  438d28:	ldur	w8, [x29, #-4]
  438d2c:	cbz	w8, 438e10 <ferror@plt+0x37080>
  438d30:	subs	x20, x20, x8
  438d34:	b.cc	438e10 <ferror@plt+0x37080>  // b.lo, b.ul, b.last
  438d38:	add	x22, x22, x8
  438d3c:	cbz	x20, 438d48 <ferror@plt+0x36fb8>
  438d40:	mov	x0, x24
  438d44:	bl	401d10 <printf@plt>
  438d48:	mov	w8, #0x1                   	// #1
  438d4c:	b	438c38 <ferror@plt+0x36ea8>
  438d50:	cbz	w21, 438da4 <ferror@plt+0x37014>
  438d54:	adrp	x0, 472000 <warn@@Base+0x30c10>
  438d58:	add	x0, x0, #0x8e
  438d5c:	b	438bb0 <ferror@plt+0x36e20>
  438d60:	adrp	x0, 44f000 <warn@@Base+0xdc10>
  438d64:	add	x0, x0, #0x744
  438d68:	bl	401bb0 <puts@plt>
  438d6c:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  438d70:	add	x1, x1, #0xf5a
  438d74:	mov	w2, #0x5                   	// #5
  438d78:	mov	x0, xzr
  438d7c:	bl	401cc0 <dcgettext@plt>
  438d80:	bl	4413f0 <warn@@Base>
  438d84:	ldp	x20, x19, [sp, #96]
  438d88:	ldp	x22, x21, [sp, #80]
  438d8c:	ldp	x24, x23, [sp, #64]
  438d90:	ldp	x26, x25, [sp, #48]
  438d94:	ldp	x28, x27, [sp, #32]
  438d98:	ldp	x29, x30, [sp, #16]
  438d9c:	add	sp, sp, #0x70
  438da0:	ret
  438da4:	adrp	x0, 472000 <warn@@Base+0x30c10>
  438da8:	add	x0, x0, #0x98
  438dac:	b	438bb0 <ferror@plt+0x36e20>
  438db0:	adrp	x0, 471000 <warn@@Base+0x2fc10>
  438db4:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  438db8:	adrp	x3, 471000 <warn@@Base+0x2fc10>
  438dbc:	add	x0, x0, #0xfb3
  438dc0:	add	x1, x1, #0x7b
  438dc4:	add	x3, x3, #0xfbe
  438dc8:	mov	w2, #0x811                 	// #2065
  438dcc:	bl	401d20 <__assert_fail@plt>
  438dd0:	adrp	x0, 472000 <warn@@Base+0x30c10>
  438dd4:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  438dd8:	adrp	x3, 471000 <warn@@Base+0x2fc10>
  438ddc:	add	x0, x0, #0x24
  438de0:	add	x1, x1, #0x7b
  438de4:	add	x3, x3, #0xfbe
  438de8:	mov	w2, #0x817                 	// #2071
  438dec:	bl	401d20 <__assert_fail@plt>
  438df0:	adrp	x0, 472000 <warn@@Base+0x30c10>
  438df4:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  438df8:	adrp	x3, 471000 <warn@@Base+0x2fc10>
  438dfc:	add	x0, x0, #0x24
  438e00:	add	x1, x1, #0x7b
  438e04:	add	x3, x3, #0xfbe
  438e08:	mov	w2, #0x81f                 	// #2079
  438e0c:	bl	401d20 <__assert_fail@plt>
  438e10:	adrp	x0, 472000 <warn@@Base+0x30c10>
  438e14:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  438e18:	adrp	x3, 471000 <warn@@Base+0x2fc10>
  438e1c:	add	x0, x0, #0x24
  438e20:	add	x1, x1, #0x7b
  438e24:	add	x3, x3, #0xfbe
  438e28:	mov	w2, #0x825                 	// #2085
  438e2c:	bl	401d20 <__assert_fail@plt>
  438e30:	sub	sp, sp, #0xa0
  438e34:	stp	x29, x30, [sp, #64]
  438e38:	add	x29, sp, #0x40
  438e3c:	cmp	x4, #0x1
  438e40:	stp	x28, x27, [sp, #80]
  438e44:	stp	x26, x25, [sp, #96]
  438e48:	stp	x24, x23, [sp, #112]
  438e4c:	stp	x22, x21, [sp, #128]
  438e50:	stp	x20, x19, [sp, #144]
  438e54:	stur	x0, [x29, #-8]
  438e58:	b.lt	43a598 <ferror@plt+0x38808>  // b.tstop
  438e5c:	mov	w9, w1
  438e60:	adrp	x20, 46d000 <warn@@Base+0x2bc10>
  438e64:	mov	x22, x6
  438e68:	mov	x21, x5
  438e6c:	mov	w23, w2
  438e70:	mov	w24, w1
  438e74:	mov	x8, x0
  438e78:	mov	w19, wzr
  438e7c:	add	x25, x0, x4
  438e80:	str	x9, [sp, #32]
  438e84:	mov	w9, w2
  438e88:	add	x20, x20, #0x4c0
  438e8c:	stur	w3, [x29, #-20]
  438e90:	str	x9, [sp, #24]
  438e94:	b	438ea4 <ferror@plt+0x37114>
  438e98:	ldur	x8, [x29, #-8]
  438e9c:	cmp	x8, x25
  438ea0:	b.cs	43a5d0 <ferror@plt+0x38840>  // b.hs, b.nlast
  438ea4:	add	x0, x8, #0x1
  438ea8:	stur	x0, [x29, #-8]
  438eac:	ldrb	w28, [x8]
  438eb0:	sub	w9, w28, #0x3
  438eb4:	cmp	w9, #0xfa
  438eb8:	b.hi	43a5a0 <ferror@plt+0x38810>  // b.pmore
  438ebc:	adr	x10, 438ecc <ferror@plt+0x3713c>
  438ec0:	ldrh	w11, [x20, x9, lsl #1]
  438ec4:	add	x10, x10, x11, lsl #2
  438ec8:	br	x10
  438ecc:	adrp	x0, 472000 <warn@@Base+0x30c10>
  438ed0:	sub	w1, w28, #0x30
  438ed4:	add	x0, x0, #0x2c7
  438ed8:	bl	401d10 <printf@plt>
  438edc:	b	43a344 <ferror@plt+0x385b4>
  438ee0:	sub	w27, w28, #0x50
  438ee4:	mov	w1, #0x1                   	// #1
  438ee8:	mov	w0, w27
  438eec:	bl	43aaec <ferror@plt+0x38d5c>
  438ef0:	mov	x2, x0
  438ef4:	adrp	x0, 472000 <warn@@Base+0x30c10>
  438ef8:	add	x0, x0, #0x2d3
  438efc:	mov	w1, w27
  438f00:	bl	401d10 <printf@plt>
  438f04:	b	43a344 <ferror@plt+0x385b4>
  438f08:	sub	x3, x29, #0xc
  438f0c:	sub	x4, x29, #0x10
  438f10:	mov	w2, #0x1                   	// #1
  438f14:	mov	x1, x25
  438f18:	bl	42b410 <ferror@plt+0x29680>
  438f1c:	mov	x27, x0
  438f20:	ldp	w0, w8, [x29, #-16]
  438f24:	ldur	x9, [x29, #-8]
  438f28:	add	x8, x9, x8
  438f2c:	stur	x8, [x29, #-8]
  438f30:	bl	4363b8 <ferror@plt+0x34628>
  438f34:	sub	w28, w28, #0x70
  438f38:	mov	w1, #0x1                   	// #1
  438f3c:	mov	w0, w28
  438f40:	bl	43aaec <ferror@plt+0x38d5c>
  438f44:	mov	x26, x0
  438f48:	adrp	x0, 473000 <warn@@Base+0x31c10>
  438f4c:	add	x0, x0, #0xbdd
  438f50:	mov	x1, x27
  438f54:	bl	436148 <ferror@plt+0x343b8>
  438f58:	mov	x3, x0
  438f5c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  438f60:	add	x0, x0, #0x2e4
  438f64:	mov	w1, w28
  438f68:	mov	x2, x26
  438f6c:	bl	401d10 <printf@plt>
  438f70:	b	43a344 <ferror@plt+0x385b4>
  438f74:	ldur	w8, [x29, #-20]
  438f78:	str	x22, [sp, #16]
  438f7c:	adrp	x26, 472000 <warn@@Base+0x30c10>
  438f80:	adrp	x22, 472000 <warn@@Base+0x30c10>
  438f84:	cmp	w8, #0x2
  438f88:	add	x26, x26, #0x501
  438f8c:	add	x22, x22, #0x4ea
  438f90:	str	w19, [sp, #12]
  438f94:	b.eq	439b80 <ferror@plt+0x37df0>  // b.none
  438f98:	cmn	w8, #0x1
  438f9c:	b.eq	43a5f4 <ferror@plt+0x38864>  // b.none
  438fa0:	cmp	w23, #0x9
  438fa4:	mov	w27, w23
  438fa8:	b.cc	438fdc <ferror@plt+0x3724c>  // b.lo, b.ul, b.last
  438fac:	ldr	x3, [sp, #24]
  438fb0:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  438fb4:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  438fb8:	add	x1, x1, #0x717
  438fbc:	add	x2, x2, #0x75f
  438fc0:	mov	w4, #0x5                   	// #5
  438fc4:	mov	x0, xzr
  438fc8:	bl	401c70 <dcngettext@plt>
  438fcc:	mov	w2, #0x8                   	// #8
  438fd0:	mov	w1, w23
  438fd4:	mov	w27, #0x8                   	// #8
  438fd8:	bl	44132c <error@@Base>
  438fdc:	ldur	x0, [x29, #-8]
  438fe0:	add	x8, x0, w27, uxtw
  438fe4:	cmp	x8, x25
  438fe8:	b.cc	43a364 <ferror@plt+0x385d4>  // b.lo, b.ul, b.last
  438fec:	cmp	x0, x25
  438ff0:	b.cs	43a360 <ferror@plt+0x385d0>  // b.hs, b.nlast
  438ff4:	sub	w27, w25, w0
  438ff8:	b	43a364 <ferror@plt+0x385d4>
  438ffc:	sub	x3, x29, #0xc
  439000:	sub	x4, x29, #0x10
  439004:	mov	x1, x25
  439008:	mov	w2, wzr
  43900c:	bl	42b410 <ferror@plt+0x29680>
  439010:	mov	x26, x0
  439014:	ldp	w0, w8, [x29, #-16]
  439018:	ldur	x9, [x29, #-8]
  43901c:	add	x8, x9, x8
  439020:	stur	x8, [x29, #-8]
  439024:	bl	4363b8 <ferror@plt+0x34628>
  439028:	ldur	x8, [x29, #-8]
  43902c:	adrp	x9, 472000 <warn@@Base+0x30c10>
  439030:	adrp	x10, 472000 <warn@@Base+0x30c10>
  439034:	add	x9, x9, #0x542
  439038:	sub	x8, x25, x8
  43903c:	cmp	x26, x8
  439040:	add	x10, x10, #0x530
  439044:	csel	x26, x8, x26, hi  // hi = pmore
  439048:	cmp	w28, #0xa3
  43904c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439050:	csel	x1, x10, x9, eq  // eq = none
  439054:	add	x0, x0, #0x52a
  439058:	bl	401d10 <printf@plt>
  43905c:	ldur	x0, [x29, #-8]
  439060:	ldur	w3, [x29, #-20]
  439064:	mov	w1, w24
  439068:	mov	w2, w23
  43906c:	mov	x4, x26
  439070:	mov	x5, x21
  439074:	mov	x6, x22
  439078:	bl	438e30 <ferror@plt+0x370a0>
  43907c:	cmp	w0, #0x0
  439080:	mov	w0, #0x29                  	// #41
  439084:	csinc	w19, w19, wzr, eq  // eq = none
  439088:	bl	401d40 <putchar@plt>
  43908c:	ldur	x8, [x29, #-8]
  439090:	add	x8, x8, x26
  439094:	cmp	x8, x25
  439098:	csel	x8, x25, x8, hi  // hi = pmore
  43909c:	stur	x8, [x29, #-8]
  4390a0:	b	43a344 <ferror@plt+0x385b4>
  4390a4:	sub	x3, x29, #0xc
  4390a8:	sub	x4, x29, #0x10
  4390ac:	mov	x1, x25
  4390b0:	mov	w2, wzr
  4390b4:	bl	42b410 <ferror@plt+0x29680>
  4390b8:	mov	x26, x0
  4390bc:	ldp	w0, w8, [x29, #-16]
  4390c0:	ldur	x9, [x29, #-8]
  4390c4:	add	x8, x9, x8
  4390c8:	stur	x8, [x29, #-8]
  4390cc:	bl	4363b8 <ferror@plt+0x34628>
  4390d0:	adrp	x8, 472000 <warn@@Base+0x30c10>
  4390d4:	adrp	x9, 472000 <warn@@Base+0x30c10>
  4390d8:	adrp	x0, 474000 <warn@@Base+0x32c10>
  4390dc:	add	x8, x8, #0x575
  4390e0:	add	x9, x9, #0x564
  4390e4:	cmp	w28, #0xa4
  4390e8:	add	x1, x26, x21
  4390ec:	add	x0, x0, #0x6a
  4390f0:	csel	x27, x9, x8, eq  // eq = none
  4390f4:	bl	436148 <ferror@plt+0x343b8>
  4390f8:	mov	x2, x0
  4390fc:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439100:	add	x0, x0, #0x558
  439104:	mov	x1, x27
  439108:	bl	401d10 <printf@plt>
  43910c:	ldur	x0, [x29, #-8]
  439110:	add	x8, x0, #0x1
  439114:	cmp	x8, x25
  439118:	b.cs	439b60 <ferror@plt+0x37dd0>  // b.hs, b.nlast
  43911c:	mov	w1, #0x1                   	// #1
  439120:	b	439d1c <ferror@plt+0x37f8c>
  439124:	sub	x3, x29, #0xc
  439128:	sub	x4, x29, #0x10
  43912c:	mov	x1, x25
  439130:	mov	w2, wzr
  439134:	bl	42b410 <ferror@plt+0x29680>
  439138:	mov	x26, x0
  43913c:	ldp	w0, w8, [x29, #-16]
  439140:	ldur	x9, [x29, #-8]
  439144:	add	x8, x9, x8
  439148:	stur	x8, [x29, #-8]
  43914c:	bl	4363b8 <ferror@plt+0x34628>
  439150:	adrp	x8, 472000 <warn@@Base+0x30c10>
  439154:	adrp	x9, 472000 <warn@@Base+0x30c10>
  439158:	adrp	x0, 451000 <warn@@Base+0xfc10>
  43915c:	add	x8, x8, #0x5a8
  439160:	add	x9, x9, #0x596
  439164:	cmp	w28, #0xa5
  439168:	add	x0, x0, #0x42d
  43916c:	mov	x1, x26
  439170:	csel	x27, x9, x8, eq  // eq = none
  439174:	bl	436148 <ferror@plt+0x343b8>
  439178:	mov	x28, x0
  43917c:	mov	w1, #0x1                   	// #1
  439180:	mov	w0, w26
  439184:	bl	43aaec <ferror@plt+0x38d5c>
  439188:	mov	x3, x0
  43918c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439190:	add	x0, x0, #0x58a
  439194:	mov	x1, x27
  439198:	mov	x2, x28
  43919c:	bl	401d10 <printf@plt>
  4391a0:	b	439db8 <ferror@plt+0x38028>
  4391a4:	add	x8, x8, #0x2
  4391a8:	cmp	x8, x25
  4391ac:	b.cs	439b70 <ferror@plt+0x37de0>  // b.hs, b.nlast
  4391b0:	mov	w1, #0x1                   	// #1
  4391b4:	b	439d64 <ferror@plt+0x37fd4>
  4391b8:	sub	x3, x29, #0xc
  4391bc:	sub	x4, x29, #0x10
  4391c0:	mov	x1, x25
  4391c4:	mov	w2, wzr
  4391c8:	bl	42b410 <ferror@plt+0x29680>
  4391cc:	mov	x26, x0
  4391d0:	ldp	w0, w8, [x29, #-16]
  4391d4:	ldur	x9, [x29, #-8]
  4391d8:	add	x8, x9, x8
  4391dc:	stur	x8, [x29, #-8]
  4391e0:	bl	4363b8 <ferror@plt+0x34628>
  4391e4:	adrp	x8, 472000 <warn@@Base+0x30c10>
  4391e8:	adrp	x9, 472000 <warn@@Base+0x30c10>
  4391ec:	add	x8, x8, #0x604
  4391f0:	add	x9, x9, #0x5f6
  4391f4:	cmp	w28, #0xa8
  4391f8:	b	43923c <ferror@plt+0x374ac>
  4391fc:	sub	x3, x29, #0xc
  439200:	sub	x4, x29, #0x10
  439204:	mov	x1, x25
  439208:	mov	w2, wzr
  43920c:	bl	42b410 <ferror@plt+0x29680>
  439210:	mov	x26, x0
  439214:	ldp	w0, w8, [x29, #-16]
  439218:	ldur	x9, [x29, #-8]
  43921c:	add	x8, x9, x8
  439220:	stur	x8, [x29, #-8]
  439224:	bl	4363b8 <ferror@plt+0x34628>
  439228:	adrp	x8, 472000 <warn@@Base+0x30c10>
  43922c:	adrp	x9, 472000 <warn@@Base+0x30c10>
  439230:	add	x8, x8, #0x628
  439234:	add	x9, x9, #0x616
  439238:	cmp	w28, #0xa9
  43923c:	add	x10, x26, x21
  439240:	csel	x27, x9, x8, eq  // eq = none
  439244:	cmp	x26, #0x0
  439248:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43924c:	csel	x1, xzr, x10, eq  // eq = none
  439250:	add	x0, x0, #0x6a
  439254:	bl	436148 <ferror@plt+0x343b8>
  439258:	mov	x2, x0
  43925c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439260:	add	x0, x0, #0x5ec
  439264:	b	43962c <ferror@plt+0x3789c>
  439268:	cmp	w24, #0x9
  43926c:	mov	w27, w24
  439270:	b.cc	4392a4 <ferror@plt+0x37514>  // b.lo, b.ul, b.last
  439274:	ldr	x3, [sp, #32]
  439278:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  43927c:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  439280:	add	x1, x1, #0x717
  439284:	add	x2, x2, #0x75f
  439288:	mov	w4, #0x5                   	// #5
  43928c:	mov	x0, xzr
  439290:	bl	401c70 <dcngettext@plt>
  439294:	mov	w2, #0x8                   	// #8
  439298:	mov	w1, w24
  43929c:	mov	w27, #0x8                   	// #8
  4392a0:	bl	44132c <error@@Base>
  4392a4:	ldur	x0, [x29, #-8]
  4392a8:	add	x8, x0, w27, uxtw
  4392ac:	cmp	x8, x25
  4392b0:	b.cc	439ec8 <ferror@plt+0x38138>  // b.lo, b.ul, b.last
  4392b4:	cmp	x0, x25
  4392b8:	b.cs	439ec4 <ferror@plt+0x38134>  // b.hs, b.nlast
  4392bc:	sub	w27, w25, w0
  4392c0:	b	439ec8 <ferror@plt+0x38138>
  4392c4:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4392c8:	add	x0, x0, #0xb3
  4392cc:	b	439a34 <ferror@plt+0x37ca4>
  4392d0:	add	x8, x8, #0x2
  4392d4:	cmp	x8, x25
  4392d8:	b.cs	439bdc <ferror@plt+0x37e4c>  // b.hs, b.nlast
  4392dc:	mov	w1, #0x1                   	// #1
  4392e0:	b	439f24 <ferror@plt+0x38194>
  4392e4:	add	x8, x8, #0x2
  4392e8:	cmp	x8, x25
  4392ec:	b.cs	439bec <ferror@plt+0x37e5c>  // b.hs, b.nlast
  4392f0:	mov	w1, #0x1                   	// #1
  4392f4:	b	439f5c <ferror@plt+0x381cc>
  4392f8:	add	x8, x8, #0x3
  4392fc:	cmp	x8, x25
  439300:	b.cs	439bfc <ferror@plt+0x37e6c>  // b.hs, b.nlast
  439304:	mov	w1, #0x2                   	// #2
  439308:	b	439f84 <ferror@plt+0x381f4>
  43930c:	add	x8, x8, #0x3
  439310:	cmp	x8, x25
  439314:	b.cs	439c0c <ferror@plt+0x37e7c>  // b.hs, b.nlast
  439318:	mov	w1, #0x2                   	// #2
  43931c:	b	439fbc <ferror@plt+0x3822c>
  439320:	add	x8, x8, #0x5
  439324:	cmp	x8, x25
  439328:	b.cs	439c1c <ferror@plt+0x37e8c>  // b.hs, b.nlast
  43932c:	mov	w1, #0x4                   	// #4
  439330:	b	439fe4 <ferror@plt+0x38254>
  439334:	add	x8, x8, #0x5
  439338:	cmp	x8, x25
  43933c:	b.cs	439c2c <ferror@plt+0x37e9c>  // b.hs, b.nlast
  439340:	mov	w1, #0x4                   	// #4
  439344:	b	43a01c <ferror@plt+0x3828c>
  439348:	add	x8, x8, #0x5
  43934c:	cmp	x8, x25
  439350:	b.cs	439c3c <ferror@plt+0x37eac>  // b.hs, b.nlast
  439354:	mov	w1, #0x4                   	// #4
  439358:	b	43a044 <ferror@plt+0x382b4>
  43935c:	add	x8, x8, #0x5
  439360:	cmp	x8, x25
  439364:	b.cs	439c4c <ferror@plt+0x37ebc>  // b.hs, b.nlast
  439368:	mov	w1, #0x4                   	// #4
  43936c:	b	43a0ac <ferror@plt+0x3831c>
  439370:	sub	x3, x29, #0xc
  439374:	sub	x4, x29, #0x10
  439378:	mov	x1, x25
  43937c:	mov	w2, wzr
  439380:	bl	42b410 <ferror@plt+0x29680>
  439384:	mov	x27, x0
  439388:	ldp	w0, w8, [x29, #-16]
  43938c:	ldur	x9, [x29, #-8]
  439390:	add	x8, x9, x8
  439394:	stur	x8, [x29, #-8]
  439398:	bl	4363b8 <ferror@plt+0x34628>
  43939c:	adrp	x0, 451000 <warn@@Base+0xfc10>
  4393a0:	add	x0, x0, #0x42d
  4393a4:	mov	x1, x27
  4393a8:	bl	436148 <ferror@plt+0x343b8>
  4393ac:	mov	x1, x0
  4393b0:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4393b4:	add	x0, x0, #0x159
  4393b8:	bl	401d10 <printf@plt>
  4393bc:	b	43a344 <ferror@plt+0x385b4>
  4393c0:	sub	x3, x29, #0xc
  4393c4:	sub	x4, x29, #0x10
  4393c8:	mov	w2, #0x1                   	// #1
  4393cc:	mov	x1, x25
  4393d0:	bl	42b410 <ferror@plt+0x29680>
  4393d4:	mov	x27, x0
  4393d8:	ldp	w0, w8, [x29, #-16]
  4393dc:	ldur	x9, [x29, #-8]
  4393e0:	add	x8, x9, x8
  4393e4:	stur	x8, [x29, #-8]
  4393e8:	bl	4363b8 <ferror@plt+0x34628>
  4393ec:	adrp	x0, 473000 <warn@@Base+0x31c10>
  4393f0:	add	x0, x0, #0xbdd
  4393f4:	mov	x1, x27
  4393f8:	bl	436148 <ferror@plt+0x343b8>
  4393fc:	mov	x1, x0
  439400:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439404:	add	x0, x0, #0x16a
  439408:	bl	401d10 <printf@plt>
  43940c:	b	43a344 <ferror@plt+0x385b4>
  439410:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439414:	add	x0, x0, #0x17b
  439418:	b	439a34 <ferror@plt+0x37ca4>
  43941c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439420:	add	x0, x0, #0x185
  439424:	b	439a34 <ferror@plt+0x37ca4>
  439428:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43942c:	add	x0, x0, #0x190
  439430:	b	439a34 <ferror@plt+0x37ca4>
  439434:	add	x8, x8, #0x2
  439438:	cmp	x8, x25
  43943c:	b.cs	439c5c <ferror@plt+0x37ecc>  // b.hs, b.nlast
  439440:	mov	w1, #0x1                   	// #1
  439444:	b	43a104 <ferror@plt+0x38374>
  439448:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43944c:	add	x0, x0, #0x1ab
  439450:	b	439a34 <ferror@plt+0x37ca4>
  439454:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439458:	add	x0, x0, #0x1b6
  43945c:	b	439a34 <ferror@plt+0x37ca4>
  439460:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439464:	add	x0, x0, #0x1c0
  439468:	b	439a34 <ferror@plt+0x37ca4>
  43946c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439470:	add	x0, x0, #0x1cd
  439474:	b	439a34 <ferror@plt+0x37ca4>
  439478:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43947c:	add	x0, x0, #0x1d7
  439480:	b	439a34 <ferror@plt+0x37ca4>
  439484:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439488:	add	x0, x0, #0x1e1
  43948c:	b	439a34 <ferror@plt+0x37ca4>
  439490:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439494:	add	x0, x0, #0x1eb
  439498:	b	439a34 <ferror@plt+0x37ca4>
  43949c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4394a0:	add	x0, x0, #0x1f7
  4394a4:	b	439a34 <ferror@plt+0x37ca4>
  4394a8:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4394ac:	add	x0, x0, #0x201
  4394b0:	b	439a34 <ferror@plt+0x37ca4>
  4394b4:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4394b8:	add	x0, x0, #0x20b
  4394bc:	b	439a34 <ferror@plt+0x37ca4>
  4394c0:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4394c4:	add	x0, x0, #0x215
  4394c8:	b	439a34 <ferror@plt+0x37ca4>
  4394cc:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4394d0:	add	x0, x0, #0x21f
  4394d4:	b	439a34 <ferror@plt+0x37ca4>
  4394d8:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4394dc:	add	x0, x0, #0x228
  4394e0:	b	439a34 <ferror@plt+0x37ca4>
  4394e4:	sub	x3, x29, #0xc
  4394e8:	sub	x4, x29, #0x10
  4394ec:	mov	x1, x25
  4394f0:	mov	w2, wzr
  4394f4:	bl	42b410 <ferror@plt+0x29680>
  4394f8:	mov	x27, x0
  4394fc:	ldp	w0, w8, [x29, #-16]
  439500:	ldur	x9, [x29, #-8]
  439504:	add	x8, x9, x8
  439508:	stur	x8, [x29, #-8]
  43950c:	bl	4363b8 <ferror@plt+0x34628>
  439510:	adrp	x0, 451000 <warn@@Base+0xfc10>
  439514:	add	x0, x0, #0x42d
  439518:	mov	x1, x27
  43951c:	bl	436148 <ferror@plt+0x343b8>
  439520:	mov	x1, x0
  439524:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439528:	add	x0, x0, #0x233
  43952c:	bl	401d10 <printf@plt>
  439530:	b	43a344 <ferror@plt+0x385b4>
  439534:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439538:	add	x0, x0, #0x249
  43953c:	b	439a34 <ferror@plt+0x37ca4>
  439540:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439544:	add	x0, x0, #0x253
  439548:	b	439a34 <ferror@plt+0x37ca4>
  43954c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439550:	add	x0, x0, #0x25d
  439554:	b	439a34 <ferror@plt+0x37ca4>
  439558:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43955c:	add	x0, x0, #0x268
  439560:	b	439a34 <ferror@plt+0x37ca4>
  439564:	add	x8, x8, #0x3
  439568:	cmp	x8, x25
  43956c:	b.cs	439c6c <ferror@plt+0x37edc>  // b.hs, b.nlast
  439570:	mov	w1, #0x2                   	// #2
  439574:	b	43a13c <ferror@plt+0x383ac>
  439578:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43957c:	add	x0, x0, #0x281
  439580:	b	439a34 <ferror@plt+0x37ca4>
  439584:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439588:	add	x0, x0, #0x28a
  43958c:	b	439a34 <ferror@plt+0x37ca4>
  439590:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439594:	add	x0, x0, #0x293
  439598:	b	439a34 <ferror@plt+0x37ca4>
  43959c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4395a0:	add	x0, x0, #0x29c
  4395a4:	b	439a34 <ferror@plt+0x37ca4>
  4395a8:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4395ac:	add	x0, x0, #0x2a5
  4395b0:	b	439a34 <ferror@plt+0x37ca4>
  4395b4:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4395b8:	add	x0, x0, #0x2ae
  4395bc:	b	439a34 <ferror@plt+0x37ca4>
  4395c0:	add	x8, x8, #0x3
  4395c4:	cmp	x8, x25
  4395c8:	b.cs	439c7c <ferror@plt+0x37eec>  // b.hs, b.nlast
  4395cc:	mov	w1, #0x2                   	// #2
  4395d0:	b	43a164 <ferror@plt+0x383d4>
  4395d4:	sub	x3, x29, #0xc
  4395d8:	sub	x4, x29, #0x10
  4395dc:	mov	x1, x25
  4395e0:	mov	w2, wzr
  4395e4:	bl	42b410 <ferror@plt+0x29680>
  4395e8:	mov	x26, x0
  4395ec:	ldp	w0, w8, [x29, #-16]
  4395f0:	ldur	x9, [x29, #-8]
  4395f4:	add	x8, x9, x8
  4395f8:	stur	x8, [x29, #-8]
  4395fc:	bl	4363b8 <ferror@plt+0x34628>
  439600:	adrp	x0, 451000 <warn@@Base+0xfc10>
  439604:	add	x0, x0, #0x42d
  439608:	mov	x1, x26
  43960c:	bl	436148 <ferror@plt+0x343b8>
  439610:	mov	x27, x0
  439614:	mov	w1, #0x1                   	// #1
  439618:	mov	w0, w26
  43961c:	bl	43aaec <ferror@plt+0x38d5c>
  439620:	mov	x2, x0
  439624:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439628:	add	x0, x0, #0x2fa
  43962c:	mov	x1, x27
  439630:	bl	401d10 <printf@plt>
  439634:	b	43a344 <ferror@plt+0x385b4>
  439638:	sub	x3, x29, #0xc
  43963c:	sub	x4, x29, #0x10
  439640:	mov	w2, #0x1                   	// #1
  439644:	mov	x1, x25
  439648:	mov	w19, #0x1                   	// #1
  43964c:	bl	42b410 <ferror@plt+0x29680>
  439650:	mov	x26, x0
  439654:	ldp	w0, w8, [x29, #-16]
  439658:	ldur	x9, [x29, #-8]
  43965c:	add	x8, x9, x8
  439660:	stur	x8, [x29, #-8]
  439664:	bl	4363b8 <ferror@plt+0x34628>
  439668:	adrp	x0, 473000 <warn@@Base+0x31c10>
  43966c:	add	x0, x0, #0xbdd
  439670:	mov	x1, x26
  439674:	bl	436148 <ferror@plt+0x343b8>
  439678:	mov	x1, x0
  43967c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439680:	add	x0, x0, #0x30e
  439684:	bl	401d10 <printf@plt>
  439688:	b	43a344 <ferror@plt+0x385b4>
  43968c:	sub	x3, x29, #0xc
  439690:	sub	x4, x29, #0x10
  439694:	mov	x1, x25
  439698:	mov	w2, wzr
  43969c:	bl	42b410 <ferror@plt+0x29680>
  4396a0:	mov	x26, x0
  4396a4:	ldp	w0, w8, [x29, #-16]
  4396a8:	ldur	x9, [x29, #-8]
  4396ac:	add	x8, x9, x8
  4396b0:	stur	x8, [x29, #-8]
  4396b4:	bl	4363b8 <ferror@plt+0x34628>
  4396b8:	ldur	x0, [x29, #-8]
  4396bc:	sub	x3, x29, #0xc
  4396c0:	sub	x4, x29, #0x10
  4396c4:	mov	w2, #0x1                   	// #1
  4396c8:	mov	x1, x25
  4396cc:	bl	42b410 <ferror@plt+0x29680>
  4396d0:	mov	x27, x0
  4396d4:	ldp	w0, w8, [x29, #-16]
  4396d8:	ldur	x9, [x29, #-8]
  4396dc:	add	x8, x9, x8
  4396e0:	stur	x8, [x29, #-8]
  4396e4:	bl	4363b8 <ferror@plt+0x34628>
  4396e8:	adrp	x0, 451000 <warn@@Base+0xfc10>
  4396ec:	add	x0, x0, #0x42d
  4396f0:	mov	x1, x26
  4396f4:	bl	436148 <ferror@plt+0x343b8>
  4396f8:	mov	x28, x0
  4396fc:	mov	w1, #0x1                   	// #1
  439700:	mov	w0, w26
  439704:	bl	43aaec <ferror@plt+0x38d5c>
  439708:	mov	x26, x0
  43970c:	adrp	x0, 473000 <warn@@Base+0x31c10>
  439710:	add	x0, x0, #0xbdd
  439714:	mov	x1, x27
  439718:	bl	436148 <ferror@plt+0x343b8>
  43971c:	mov	x3, x0
  439720:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439724:	add	x0, x0, #0x31e
  439728:	mov	x1, x28
  43972c:	mov	x2, x26
  439730:	bl	401d10 <printf@plt>
  439734:	b	43a344 <ferror@plt+0x385b4>
  439738:	sub	x3, x29, #0xc
  43973c:	sub	x4, x29, #0x10
  439740:	mov	x1, x25
  439744:	mov	w2, wzr
  439748:	bl	42b410 <ferror@plt+0x29680>
  43974c:	mov	x26, x0
  439750:	ldp	w0, w8, [x29, #-16]
  439754:	ldur	x9, [x29, #-8]
  439758:	add	x8, x9, x8
  43975c:	stur	x8, [x29, #-8]
  439760:	bl	4363b8 <ferror@plt+0x34628>
  439764:	adrp	x0, 451000 <warn@@Base+0xfc10>
  439768:	add	x0, x0, #0x42d
  43976c:	mov	x1, x26
  439770:	bl	436148 <ferror@plt+0x343b8>
  439774:	mov	x1, x0
  439778:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43977c:	add	x0, x0, #0x336
  439780:	bl	401d10 <printf@plt>
  439784:	b	43a344 <ferror@plt+0x385b4>
  439788:	add	x8, x8, #0x2
  43978c:	cmp	x8, x25
  439790:	b.cs	439c8c <ferror@plt+0x37efc>  // b.hs, b.nlast
  439794:	mov	w1, #0x1                   	// #1
  439798:	b	43a190 <ferror@plt+0x38400>
  43979c:	add	x8, x8, #0x2
  4397a0:	cmp	x8, x25
  4397a4:	b.cs	439c9c <ferror@plt+0x37f0c>  // b.hs, b.nlast
  4397a8:	mov	w1, #0x1                   	// #1
  4397ac:	b	43a1c8 <ferror@plt+0x38438>
  4397b0:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4397b4:	add	x0, x0, #0x373
  4397b8:	b	439a34 <ferror@plt+0x37ca4>
  4397bc:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4397c0:	add	x0, x0, #0x37d
  4397c4:	b	439a34 <ferror@plt+0x37ca4>
  4397c8:	add	x8, x8, #0x3
  4397cc:	cmp	x8, x25
  4397d0:	b.cs	439cac <ferror@plt+0x37f1c>  // b.hs, b.nlast
  4397d4:	mov	w1, #0x2                   	// #2
  4397d8:	b	43a204 <ferror@plt+0x38474>
  4397dc:	add	x8, x8, #0x5
  4397e0:	cmp	x8, x25
  4397e4:	b.cs	439cbc <ferror@plt+0x37f2c>  // b.hs, b.nlast
  4397e8:	mov	w1, #0x4                   	// #4
  4397ec:	b	43a248 <ferror@plt+0x384b8>
  4397f0:	ldur	w8, [x29, #-20]
  4397f4:	cmp	w8, #0x2
  4397f8:	b.eq	439e0c <ferror@plt+0x3807c>  // b.none
  4397fc:	cmn	w8, #0x1
  439800:	b.eq	43a624 <ferror@plt+0x38894>  // b.none
  439804:	cmp	w23, #0x9
  439808:	mov	w27, w23
  43980c:	b.cc	439840 <ferror@plt+0x37ab0>  // b.lo, b.ul, b.last
  439810:	ldr	x3, [sp, #24]
  439814:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  439818:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  43981c:	add	x1, x1, #0x717
  439820:	add	x2, x2, #0x75f
  439824:	mov	w4, #0x5                   	// #5
  439828:	mov	x0, xzr
  43982c:	bl	401c70 <dcngettext@plt>
  439830:	mov	w2, #0x8                   	// #8
  439834:	mov	w1, w23
  439838:	mov	w27, #0x8                   	// #8
  43983c:	bl	44132c <error@@Base>
  439840:	ldur	x0, [x29, #-8]
  439844:	add	x8, x0, w27, uxtw
  439848:	cmp	x8, x25
  43984c:	b.cc	43a474 <ferror@plt+0x386e4>  // b.lo, b.ul, b.last
  439850:	cmp	x0, x25
  439854:	b.cs	43a470 <ferror@plt+0x386e0>  // b.hs, b.nlast
  439858:	sub	w27, w25, w0
  43985c:	b	43a474 <ferror@plt+0x386e4>
  439860:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439864:	add	x0, x0, #0x3f5
  439868:	b	439a34 <ferror@plt+0x37ca4>
  43986c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439870:	add	x0, x0, #0x40c
  439874:	b	439a34 <ferror@plt+0x37ca4>
  439878:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43987c:	add	x0, x0, #0x421
  439880:	bl	401d10 <printf@plt>
  439884:	ldur	x0, [x29, #-8]
  439888:	sub	x3, x29, #0xc
  43988c:	sub	x4, x29, #0x10
  439890:	mov	x1, x25
  439894:	mov	w2, wzr
  439898:	bl	42b410 <ferror@plt+0x29680>
  43989c:	mov	x26, x0
  4398a0:	ldp	w0, w8, [x29, #-16]
  4398a4:	ldur	x9, [x29, #-8]
  4398a8:	add	x8, x9, x8
  4398ac:	stur	x8, [x29, #-8]
  4398b0:	bl	4363b8 <ferror@plt+0x34628>
  4398b4:	adrp	x1, 472000 <warn@@Base+0x30c10>
  4398b8:	add	x1, x1, #0x433
  4398bc:	mov	w2, #0x5                   	// #5
  4398c0:	mov	x0, xzr
  4398c4:	bl	401cc0 <dcgettext@plt>
  4398c8:	adrp	x28, 451000 <warn@@Base+0xfc10>
  4398cc:	add	x28, x28, #0x42d
  4398d0:	mov	x27, x0
  4398d4:	mov	x0, x28
  4398d8:	mov	x1, x26
  4398dc:	bl	436148 <ferror@plt+0x343b8>
  4398e0:	mov	x1, x0
  4398e4:	mov	x0, x27
  4398e8:	bl	401d10 <printf@plt>
  4398ec:	ldur	x0, [x29, #-8]
  4398f0:	sub	x3, x29, #0xc
  4398f4:	sub	x4, x29, #0x10
  4398f8:	mov	x1, x25
  4398fc:	mov	w2, wzr
  439900:	bl	42b410 <ferror@plt+0x29680>
  439904:	mov	x26, x0
  439908:	ldp	w0, w8, [x29, #-16]
  43990c:	ldur	x9, [x29, #-8]
  439910:	add	x8, x9, x8
  439914:	stur	x8, [x29, #-8]
  439918:	bl	4363b8 <ferror@plt+0x34628>
  43991c:	adrp	x1, 472000 <warn@@Base+0x30c10>
  439920:	add	x1, x1, #0x43d
  439924:	mov	w2, #0x5                   	// #5
  439928:	mov	x0, xzr
  43992c:	bl	401cc0 <dcgettext@plt>
  439930:	mov	x27, x0
  439934:	mov	x0, x28
  439938:	mov	x1, x26
  43993c:	bl	436148 <ferror@plt+0x343b8>
  439940:	mov	x1, x0
  439944:	mov	x0, x27
  439948:	bl	401d10 <printf@plt>
  43994c:	b	43a344 <ferror@plt+0x385b4>
  439950:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439954:	add	x0, x0, #0x45b
  439958:	bl	401d10 <printf@plt>
  43995c:	ldur	x0, [x29, #-8]
  439960:	sub	x3, x29, #0xc
  439964:	sub	x4, x29, #0x10
  439968:	mov	x1, x25
  43996c:	mov	w2, wzr
  439970:	bl	42b410 <ferror@plt+0x29680>
  439974:	mov	x26, x0
  439978:	ldp	w0, w8, [x29, #-16]
  43997c:	ldur	x9, [x29, #-8]
  439980:	add	x8, x9, x8
  439984:	stur	x8, [x29, #-8]
  439988:	bl	4363b8 <ferror@plt+0x34628>
  43998c:	ldur	x0, [x29, #-8]
  439990:	mov	w3, #0x20                  	// #32
  439994:	mov	x1, x26
  439998:	b	439d50 <ferror@plt+0x37fc0>
  43999c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4399a0:	add	x0, x0, #0x449
  4399a4:	b	439a34 <ferror@plt+0x37ca4>
  4399a8:	adrp	x1, 472000 <warn@@Base+0x30c10>
  4399ac:	add	x1, x1, #0x470
  4399b0:	mov	w2, #0x5                   	// #5
  4399b4:	mov	x0, xzr
  4399b8:	bl	401cc0 <dcgettext@plt>
  4399bc:	b	439a34 <ferror@plt+0x37ca4>
  4399c0:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4399c4:	add	x0, x0, #0x6e1
  4399c8:	b	439a34 <ferror@plt+0x37ca4>
  4399cc:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4399d0:	add	x0, x0, #0x6f3
  4399d4:	b	439a34 <ferror@plt+0x37ca4>
  4399d8:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4399dc:	add	x0, x0, #0x706
  4399e0:	b	439a34 <ferror@plt+0x37ca4>
  4399e4:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4399e8:	add	x0, x0, #0x719
  4399ec:	b	439a34 <ferror@plt+0x37ca4>
  4399f0:	adrp	x0, 472000 <warn@@Base+0x30c10>
  4399f4:	add	x0, x0, #0x72c
  4399f8:	b	439a34 <ferror@plt+0x37ca4>
  4399fc:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439a00:	add	x0, x0, #0x741
  439a04:	b	439a34 <ferror@plt+0x37ca4>
  439a08:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439a0c:	add	x0, x0, #0x49f
  439a10:	b	439a34 <ferror@plt+0x37ca4>
  439a14:	cmp	x0, x25
  439a18:	b.cs	439ccc <ferror@plt+0x37f3c>  // b.hs, b.nlast
  439a1c:	add	x9, x8, #0x2
  439a20:	stur	x9, [x29, #-8]
  439a24:	ldrb	w27, [x8, #1]
  439a28:	b	439cd0 <ferror@plt+0x37f40>
  439a2c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439a30:	add	x0, x0, #0x74e
  439a34:	bl	401d10 <printf@plt>
  439a38:	b	43a344 <ferror@plt+0x385b4>
  439a3c:	add	x8, x8, #0x5
  439a40:	cmp	x8, x25
  439a44:	b.cs	439d08 <ferror@plt+0x37f78>  // b.hs, b.nlast
  439a48:	mov	w1, #0x4                   	// #4
  439a4c:	b	43a28c <ferror@plt+0x384fc>
  439a50:	sub	x3, x29, #0xc
  439a54:	sub	x4, x29, #0x10
  439a58:	mov	x1, x25
  439a5c:	mov	w2, wzr
  439a60:	bl	42b410 <ferror@plt+0x29680>
  439a64:	mov	x26, x0
  439a68:	ldp	w0, w8, [x29, #-16]
  439a6c:	ldur	x9, [x29, #-8]
  439a70:	add	x8, x9, x8
  439a74:	stur	x8, [x29, #-8]
  439a78:	bl	4363b8 <ferror@plt+0x34628>
  439a7c:	adrp	x0, 474000 <warn@@Base+0x32c10>
  439a80:	add	x0, x0, #0x6a
  439a84:	mov	x1, x26
  439a88:	bl	436148 <ferror@plt+0x343b8>
  439a8c:	mov	x1, x0
  439a90:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439a94:	add	x0, x0, #0x65e
  439a98:	bl	401d10 <printf@plt>
  439a9c:	b	43a344 <ferror@plt+0x385b4>
  439aa0:	sub	x3, x29, #0xc
  439aa4:	sub	x4, x29, #0x10
  439aa8:	mov	x1, x25
  439aac:	mov	w2, wzr
  439ab0:	bl	42b410 <ferror@plt+0x29680>
  439ab4:	mov	x26, x0
  439ab8:	ldp	w0, w8, [x29, #-16]
  439abc:	ldur	x9, [x29, #-8]
  439ac0:	add	x8, x9, x8
  439ac4:	stur	x8, [x29, #-8]
  439ac8:	bl	4363b8 <ferror@plt+0x34628>
  439acc:	adrp	x0, 474000 <warn@@Base+0x32c10>
  439ad0:	add	x0, x0, #0x6a
  439ad4:	mov	x1, x26
  439ad8:	bl	436148 <ferror@plt+0x343b8>
  439adc:	mov	x1, x0
  439ae0:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439ae4:	add	x0, x0, #0x67a
  439ae8:	bl	401d10 <printf@plt>
  439aec:	b	43a344 <ferror@plt+0x385b4>
  439af0:	ldur	w8, [x29, #-20]
  439af4:	cmp	w8, #0x2
  439af8:	b.eq	439e68 <ferror@plt+0x380d8>  // b.none
  439afc:	cmn	w8, #0x1
  439b00:	b.eq	43a618 <ferror@plt+0x38888>  // b.none
  439b04:	cmp	w23, #0x9
  439b08:	mov	w27, w23
  439b0c:	b.cc	439b40 <ferror@plt+0x37db0>  // b.lo, b.ul, b.last
  439b10:	ldr	x3, [sp, #24]
  439b14:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  439b18:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  439b1c:	add	x1, x1, #0x717
  439b20:	add	x2, x2, #0x75f
  439b24:	mov	w4, #0x5                   	// #5
  439b28:	mov	x0, xzr
  439b2c:	bl	401c70 <dcngettext@plt>
  439b30:	mov	w2, #0x8                   	// #8
  439b34:	mov	w1, w23
  439b38:	mov	w27, #0x8                   	// #8
  439b3c:	bl	44132c <error@@Base>
  439b40:	ldur	x0, [x29, #-8]
  439b44:	add	x8, x0, w27, uxtw
  439b48:	cmp	x8, x25
  439b4c:	b.cc	43a4ac <ferror@plt+0x3871c>  // b.lo, b.ul, b.last
  439b50:	cmp	x0, x25
  439b54:	b.cs	43a4a8 <ferror@plt+0x38718>  // b.hs, b.nlast
  439b58:	sub	w27, w25, w0
  439b5c:	b	43a4ac <ferror@plt+0x3871c>
  439b60:	cmp	x0, x25
  439b64:	b.cs	439d18 <ferror@plt+0x37f88>  // b.hs, b.nlast
  439b68:	sub	w1, w25, w0
  439b6c:	b	439d1c <ferror@plt+0x37f8c>
  439b70:	cmp	x0, x25
  439b74:	b.cs	439d60 <ferror@plt+0x37fd0>  // b.hs, b.nlast
  439b78:	sub	w1, w25, w0
  439b7c:	b	439d64 <ferror@plt+0x37fd4>
  439b80:	cmp	w24, #0x9
  439b84:	mov	w27, w24
  439b88:	b.cc	439bbc <ferror@plt+0x37e2c>  // b.lo, b.ul, b.last
  439b8c:	ldr	x3, [sp, #32]
  439b90:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  439b94:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  439b98:	add	x1, x1, #0x717
  439b9c:	add	x2, x2, #0x75f
  439ba0:	mov	w4, #0x5                   	// #5
  439ba4:	mov	x0, xzr
  439ba8:	bl	401c70 <dcngettext@plt>
  439bac:	mov	w2, #0x8                   	// #8
  439bb0:	mov	w1, w24
  439bb4:	mov	w27, #0x8                   	// #8
  439bb8:	bl	44132c <error@@Base>
  439bbc:	ldur	x0, [x29, #-8]
  439bc0:	add	x8, x0, w27, uxtw
  439bc4:	cmp	x8, x25
  439bc8:	b.cc	43a3a8 <ferror@plt+0x38618>  // b.lo, b.ul, b.last
  439bcc:	cmp	x0, x25
  439bd0:	b.cs	43a3a4 <ferror@plt+0x38614>  // b.hs, b.nlast
  439bd4:	sub	w27, w25, w0
  439bd8:	b	43a3a8 <ferror@plt+0x38618>
  439bdc:	cmp	x0, x25
  439be0:	b.cs	439f20 <ferror@plt+0x38190>  // b.hs, b.nlast
  439be4:	sub	w1, w25, w0
  439be8:	b	439f24 <ferror@plt+0x38194>
  439bec:	cmp	x0, x25
  439bf0:	b.cs	439f58 <ferror@plt+0x381c8>  // b.hs, b.nlast
  439bf4:	sub	w1, w25, w0
  439bf8:	b	439f5c <ferror@plt+0x381cc>
  439bfc:	cmp	x0, x25
  439c00:	b.cs	439f80 <ferror@plt+0x381f0>  // b.hs, b.nlast
  439c04:	sub	w1, w25, w0
  439c08:	b	439f84 <ferror@plt+0x381f4>
  439c0c:	cmp	x0, x25
  439c10:	b.cs	439fb8 <ferror@plt+0x38228>  // b.hs, b.nlast
  439c14:	sub	w1, w25, w0
  439c18:	b	439fbc <ferror@plt+0x3822c>
  439c1c:	cmp	x0, x25
  439c20:	b.cs	439fe0 <ferror@plt+0x38250>  // b.hs, b.nlast
  439c24:	sub	w1, w25, w0
  439c28:	b	439fe4 <ferror@plt+0x38254>
  439c2c:	cmp	x0, x25
  439c30:	b.cs	43a018 <ferror@plt+0x38288>  // b.hs, b.nlast
  439c34:	sub	w1, w25, w0
  439c38:	b	43a01c <ferror@plt+0x3828c>
  439c3c:	cmp	x0, x25
  439c40:	b.cs	43a040 <ferror@plt+0x382b0>  // b.hs, b.nlast
  439c44:	sub	w1, w25, w0
  439c48:	b	43a044 <ferror@plt+0x382b4>
  439c4c:	cmp	x0, x25
  439c50:	b.cs	43a0a8 <ferror@plt+0x38318>  // b.hs, b.nlast
  439c54:	sub	w1, w25, w0
  439c58:	b	43a0ac <ferror@plt+0x3831c>
  439c5c:	cmp	x0, x25
  439c60:	b.cs	43a100 <ferror@plt+0x38370>  // b.hs, b.nlast
  439c64:	sub	w1, w25, w0
  439c68:	b	43a104 <ferror@plt+0x38374>
  439c6c:	cmp	x0, x25
  439c70:	b.cs	43a138 <ferror@plt+0x383a8>  // b.hs, b.nlast
  439c74:	sub	w1, w25, w0
  439c78:	b	43a13c <ferror@plt+0x383ac>
  439c7c:	cmp	x0, x25
  439c80:	b.cs	43a160 <ferror@plt+0x383d0>  // b.hs, b.nlast
  439c84:	sub	w1, w25, w0
  439c88:	b	43a164 <ferror@plt+0x383d4>
  439c8c:	cmp	x0, x25
  439c90:	b.cs	43a18c <ferror@plt+0x383fc>  // b.hs, b.nlast
  439c94:	sub	w1, w25, w0
  439c98:	b	43a190 <ferror@plt+0x38400>
  439c9c:	cmp	x0, x25
  439ca0:	b.cs	43a1c4 <ferror@plt+0x38434>  // b.hs, b.nlast
  439ca4:	sub	w1, w25, w0
  439ca8:	b	43a1c8 <ferror@plt+0x38438>
  439cac:	cmp	x0, x25
  439cb0:	b.cs	43a200 <ferror@plt+0x38470>  // b.hs, b.nlast
  439cb4:	sub	w1, w25, w0
  439cb8:	b	43a204 <ferror@plt+0x38474>
  439cbc:	cmp	x0, x25
  439cc0:	b.cs	43a244 <ferror@plt+0x384b4>  // b.hs, b.nlast
  439cc4:	sub	w1, w25, w0
  439cc8:	b	43a248 <ferror@plt+0x384b8>
  439ccc:	mov	w27, wzr
  439cd0:	sub	x0, x29, #0x8
  439cd4:	mov	w1, w27
  439cd8:	mov	x2, x22
  439cdc:	mov	x3, x25
  439ce0:	bl	43ab8c <ferror@plt+0x38dfc>
  439ce4:	mov	x26, x0
  439ce8:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439cec:	add	x0, x0, #0x4b0
  439cf0:	mov	w1, w27
  439cf4:	bl	401d10 <printf@plt>
  439cf8:	mov	x0, x26
  439cfc:	mov	w1, w24
  439d00:	bl	43ac8c <ferror@plt+0x38efc>
  439d04:	b	43a344 <ferror@plt+0x385b4>
  439d08:	cmp	x0, x25
  439d0c:	b.cs	43a288 <ferror@plt+0x384f8>  // b.hs, b.nlast
  439d10:	sub	w1, w25, w0
  439d14:	b	43a28c <ferror@plt+0x384fc>
  439d18:	mov	w1, wzr
  439d1c:	sub	w8, w1, #0x1
  439d20:	cmp	w8, #0x7
  439d24:	b.ls	439d30 <ferror@plt+0x37fa0>  // b.plast
  439d28:	mov	x1, xzr
  439d2c:	b	439d40 <ferror@plt+0x37fb0>
  439d30:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  439d34:	ldr	x8, [x8, #3328]
  439d38:	blr	x8
  439d3c:	mov	x1, x0
  439d40:	ldur	x8, [x29, #-8]
  439d44:	mov	w3, #0x20                  	// #32
  439d48:	add	x0, x8, #0x1
  439d4c:	stur	x0, [x29, #-8]
  439d50:	mov	x2, x25
  439d54:	bl	4383a8 <ferror@plt+0x36618>
  439d58:	stur	x0, [x29, #-8]
  439d5c:	b	43a344 <ferror@plt+0x385b4>
  439d60:	mov	w1, wzr
  439d64:	sub	w8, w1, #0x1
  439d68:	cmp	w8, #0x7
  439d6c:	b.ls	439d78 <ferror@plt+0x37fe8>  // b.plast
  439d70:	mov	x2, xzr
  439d74:	b	439d88 <ferror@plt+0x37ff8>
  439d78:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  439d7c:	ldr	x8, [x8, #3328]
  439d80:	blr	x8
  439d84:	mov	x2, x0
  439d88:	ldur	x8, [x29, #-8]
  439d8c:	adrp	x9, 472000 <warn@@Base+0x30c10>
  439d90:	adrp	x10, 472000 <warn@@Base+0x30c10>
  439d94:	add	x9, x9, #0x5d7
  439d98:	add	x10, x10, #0x5c6
  439d9c:	cmp	w28, #0xa6
  439da0:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439da4:	add	x8, x8, #0x1
  439da8:	csel	x1, x10, x9, eq  // eq = none
  439dac:	add	x0, x0, #0x5be
  439db0:	stur	x8, [x29, #-8]
  439db4:	bl	401d10 <printf@plt>
  439db8:	ldur	x0, [x29, #-8]
  439dbc:	sub	x3, x29, #0xc
  439dc0:	sub	x4, x29, #0x10
  439dc4:	mov	x1, x25
  439dc8:	mov	w2, wzr
  439dcc:	bl	42b410 <ferror@plt+0x29680>
  439dd0:	mov	x26, x0
  439dd4:	ldp	w0, w8, [x29, #-16]
  439dd8:	ldur	x9, [x29, #-8]
  439ddc:	add	x8, x9, x8
  439de0:	stur	x8, [x29, #-8]
  439de4:	bl	4363b8 <ferror@plt+0x34628>
  439de8:	adrp	x0, 474000 <warn@@Base+0x32c10>
  439dec:	add	x1, x26, x21
  439df0:	add	x0, x0, #0x6a
  439df4:	bl	436148 <ferror@plt+0x343b8>
  439df8:	mov	x1, x0
  439dfc:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439e00:	add	x0, x0, #0x3a3
  439e04:	bl	401d10 <printf@plt>
  439e08:	b	43a344 <ferror@plt+0x385b4>
  439e0c:	cmp	w24, #0x9
  439e10:	mov	w27, w24
  439e14:	b.cc	439e48 <ferror@plt+0x380b8>  // b.lo, b.ul, b.last
  439e18:	ldr	x3, [sp, #32]
  439e1c:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  439e20:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  439e24:	add	x1, x1, #0x717
  439e28:	add	x2, x2, #0x75f
  439e2c:	mov	w4, #0x5                   	// #5
  439e30:	mov	x0, xzr
  439e34:	bl	401c70 <dcngettext@plt>
  439e38:	mov	w2, #0x8                   	// #8
  439e3c:	mov	w1, w24
  439e40:	mov	w27, #0x8                   	// #8
  439e44:	bl	44132c <error@@Base>
  439e48:	ldur	x0, [x29, #-8]
  439e4c:	add	x8, x0, w27, uxtw
  439e50:	cmp	x8, x25
  439e54:	b.cc	43a4e4 <ferror@plt+0x38754>  // b.lo, b.ul, b.last
  439e58:	cmp	x0, x25
  439e5c:	b.cs	43a4e0 <ferror@plt+0x38750>  // b.hs, b.nlast
  439e60:	sub	w27, w25, w0
  439e64:	b	43a4e4 <ferror@plt+0x38754>
  439e68:	cmp	w24, #0x9
  439e6c:	mov	w27, w24
  439e70:	b.cc	439ea4 <ferror@plt+0x38114>  // b.lo, b.ul, b.last
  439e74:	ldr	x3, [sp, #32]
  439e78:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  439e7c:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  439e80:	add	x1, x1, #0x717
  439e84:	add	x2, x2, #0x75f
  439e88:	mov	w4, #0x5                   	// #5
  439e8c:	mov	x0, xzr
  439e90:	bl	401c70 <dcngettext@plt>
  439e94:	mov	w2, #0x8                   	// #8
  439e98:	mov	w1, w24
  439e9c:	mov	w27, #0x8                   	// #8
  439ea0:	bl	44132c <error@@Base>
  439ea4:	ldur	x0, [x29, #-8]
  439ea8:	add	x8, x0, w27, uxtw
  439eac:	cmp	x8, x25
  439eb0:	b.cc	43a540 <ferror@plt+0x387b0>  // b.lo, b.ul, b.last
  439eb4:	cmp	x0, x25
  439eb8:	b.cs	43a53c <ferror@plt+0x387ac>  // b.hs, b.nlast
  439ebc:	sub	w27, w25, w0
  439ec0:	b	43a540 <ferror@plt+0x387b0>
  439ec4:	mov	w27, wzr
  439ec8:	sub	w8, w27, #0x1
  439ecc:	cmp	w8, #0x7
  439ed0:	b.ls	439edc <ferror@plt+0x3814c>  // b.plast
  439ed4:	mov	x1, xzr
  439ed8:	b	439ef0 <ferror@plt+0x38160>
  439edc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  439ee0:	ldr	x8, [x8, #3328]
  439ee4:	mov	w1, w27
  439ee8:	blr	x8
  439eec:	mov	x1, x0
  439ef0:	ldur	x8, [x29, #-8]
  439ef4:	ldr	x9, [sp, #32]
  439ef8:	adrp	x0, 474000 <warn@@Base+0x32c10>
  439efc:	add	x0, x0, #0x6a
  439f00:	add	x8, x8, x9
  439f04:	stur	x8, [x29, #-8]
  439f08:	bl	436148 <ferror@plt+0x343b8>
  439f0c:	mov	x1, x0
  439f10:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439f14:	add	x0, x0, #0xa4
  439f18:	bl	401d10 <printf@plt>
  439f1c:	b	43a344 <ferror@plt+0x385b4>
  439f20:	mov	w1, wzr
  439f24:	sub	w8, w1, #0x1
  439f28:	cmp	w8, #0x7
  439f2c:	b.ls	439f38 <ferror@plt+0x381a8>  // b.plast
  439f30:	mov	x1, xzr
  439f34:	b	439f48 <ferror@plt+0x381b8>
  439f38:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  439f3c:	ldr	x8, [x8, #3328]
  439f40:	blr	x8
  439f44:	mov	x1, x0
  439f48:	ldur	x8, [x29, #-8]
  439f4c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439f50:	add	x0, x0, #0xbf
  439f54:	b	43a1f8 <ferror@plt+0x38468>
  439f58:	mov	w1, wzr
  439f5c:	cbz	w1, 439f6c <ferror@plt+0x381dc>
  439f60:	bl	4417c0 <warn@@Base+0x3d0>
  439f64:	mov	x1, x0
  439f68:	b	439f70 <ferror@plt+0x381e0>
  439f6c:	mov	x1, xzr
  439f70:	ldur	x8, [x29, #-8]
  439f74:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439f78:	add	x0, x0, #0xd2
  439f7c:	b	43a1f8 <ferror@plt+0x38468>
  439f80:	mov	w1, wzr
  439f84:	sub	w8, w1, #0x1
  439f88:	cmp	w8, #0x7
  439f8c:	b.ls	439f98 <ferror@plt+0x38208>  // b.plast
  439f90:	mov	x1, xzr
  439f94:	b	439fa8 <ferror@plt+0x38218>
  439f98:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  439f9c:	ldr	x8, [x8, #3328]
  439fa0:	blr	x8
  439fa4:	mov	x1, x0
  439fa8:	ldur	x8, [x29, #-8]
  439fac:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439fb0:	add	x0, x0, #0xe5
  439fb4:	b	43a184 <ferror@plt+0x383f4>
  439fb8:	mov	w1, wzr
  439fbc:	cbz	w1, 439fcc <ferror@plt+0x3823c>
  439fc0:	bl	4417c0 <warn@@Base+0x3d0>
  439fc4:	mov	x1, x0
  439fc8:	b	439fd0 <ferror@plt+0x38240>
  439fcc:	mov	x1, xzr
  439fd0:	ldur	x8, [x29, #-8]
  439fd4:	adrp	x0, 472000 <warn@@Base+0x30c10>
  439fd8:	add	x0, x0, #0xf8
  439fdc:	b	43a184 <ferror@plt+0x383f4>
  439fe0:	mov	w1, wzr
  439fe4:	sub	w8, w1, #0x1
  439fe8:	cmp	w8, #0x7
  439fec:	b.ls	439ff8 <ferror@plt+0x38268>  // b.plast
  439ff0:	mov	x1, xzr
  439ff4:	b	43a008 <ferror@plt+0x38278>
  439ff8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  439ffc:	ldr	x8, [x8, #3328]
  43a000:	blr	x8
  43a004:	mov	x1, x0
  43a008:	ldur	x8, [x29, #-8]
  43a00c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43a010:	add	x0, x0, #0x10b
  43a014:	b	43a338 <ferror@plt+0x385a8>
  43a018:	mov	w1, wzr
  43a01c:	cbz	w1, 43a02c <ferror@plt+0x3829c>
  43a020:	bl	4417c0 <warn@@Base+0x3d0>
  43a024:	mov	x1, x0
  43a028:	b	43a030 <ferror@plt+0x382a0>
  43a02c:	mov	x1, xzr
  43a030:	ldur	x8, [x29, #-8]
  43a034:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43a038:	add	x0, x0, #0x11e
  43a03c:	b	43a338 <ferror@plt+0x385a8>
  43a040:	mov	w1, wzr
  43a044:	sub	w8, w1, #0x1
  43a048:	cmp	w8, #0x7
  43a04c:	b.ls	43a058 <ferror@plt+0x382c8>  // b.plast
  43a050:	mov	x1, xzr
  43a054:	b	43a068 <ferror@plt+0x382d8>
  43a058:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43a05c:	ldr	x8, [x8, #3328]
  43a060:	blr	x8
  43a064:	mov	x1, x0
  43a068:	ldur	x8, [x29, #-8]
  43a06c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43a070:	add	x0, x0, #0x131
  43a074:	add	x8, x8, #0x4
  43a078:	stur	x8, [x29, #-8]
  43a07c:	bl	401d10 <printf@plt>
  43a080:	ldur	x0, [x29, #-8]
  43a084:	add	x8, x0, #0x4
  43a088:	cmp	x8, x25
  43a08c:	b.cs	43a098 <ferror@plt+0x38308>  // b.hs, b.nlast
  43a090:	mov	w1, #0x4                   	// #4
  43a094:	b	43a2e0 <ferror@plt+0x38550>
  43a098:	cmp	x0, x25
  43a09c:	b.cs	43a2dc <ferror@plt+0x3854c>  // b.hs, b.nlast
  43a0a0:	sub	w1, w25, w0
  43a0a4:	b	43a2e0 <ferror@plt+0x38550>
  43a0a8:	mov	w1, wzr
  43a0ac:	cbz	w1, 43a0bc <ferror@plt+0x3832c>
  43a0b0:	bl	4417c0 <warn@@Base+0x3d0>
  43a0b4:	mov	x1, x0
  43a0b8:	b	43a0c0 <ferror@plt+0x38330>
  43a0bc:	mov	x1, xzr
  43a0c0:	ldur	x8, [x29, #-8]
  43a0c4:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43a0c8:	add	x0, x0, #0x145
  43a0cc:	add	x8, x8, #0x4
  43a0d0:	stur	x8, [x29, #-8]
  43a0d4:	bl	401d10 <printf@plt>
  43a0d8:	ldur	x0, [x29, #-8]
  43a0dc:	add	x8, x0, #0x4
  43a0e0:	cmp	x8, x25
  43a0e4:	b.cs	43a0f0 <ferror@plt+0x38360>  // b.hs, b.nlast
  43a0e8:	mov	w1, #0x4                   	// #4
  43a0ec:	b	43a318 <ferror@plt+0x38588>
  43a0f0:	cmp	x0, x25
  43a0f4:	b.cs	43a314 <ferror@plt+0x38584>  // b.hs, b.nlast
  43a0f8:	sub	w1, w25, w0
  43a0fc:	b	43a318 <ferror@plt+0x38588>
  43a100:	mov	w1, wzr
  43a104:	sub	w8, w1, #0x1
  43a108:	cmp	w8, #0x7
  43a10c:	b.ls	43a118 <ferror@plt+0x38388>  // b.plast
  43a110:	mov	x1, xzr
  43a114:	b	43a128 <ferror@plt+0x38398>
  43a118:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43a11c:	ldr	x8, [x8, #3328]
  43a120:	blr	x8
  43a124:	mov	x1, x0
  43a128:	ldur	x8, [x29, #-8]
  43a12c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43a130:	add	x0, x0, #0x19b
  43a134:	b	43a1f8 <ferror@plt+0x38468>
  43a138:	mov	w1, wzr
  43a13c:	cbz	w1, 43a14c <ferror@plt+0x383bc>
  43a140:	bl	4417c0 <warn@@Base+0x3d0>
  43a144:	mov	x1, x0
  43a148:	b	43a150 <ferror@plt+0x383c0>
  43a14c:	mov	x1, xzr
  43a150:	ldur	x8, [x29, #-8]
  43a154:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43a158:	add	x0, x0, #0x272
  43a15c:	b	43a184 <ferror@plt+0x383f4>
  43a160:	mov	w1, wzr
  43a164:	cbz	w1, 43a174 <ferror@plt+0x383e4>
  43a168:	bl	4417c0 <warn@@Base+0x3d0>
  43a16c:	mov	x1, x0
  43a170:	b	43a178 <ferror@plt+0x383e8>
  43a174:	mov	x1, xzr
  43a178:	ldur	x8, [x29, #-8]
  43a17c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43a180:	add	x0, x0, #0x2b7
  43a184:	add	x8, x8, #0x2
  43a188:	b	43a33c <ferror@plt+0x385ac>
  43a18c:	mov	w1, wzr
  43a190:	sub	w8, w1, #0x1
  43a194:	cmp	w8, #0x7
  43a198:	b.ls	43a1a4 <ferror@plt+0x38414>  // b.plast
  43a19c:	mov	x1, xzr
  43a1a0:	b	43a1b4 <ferror@plt+0x38424>
  43a1a4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43a1a8:	ldr	x8, [x8, #3328]
  43a1ac:	blr	x8
  43a1b0:	mov	x1, x0
  43a1b4:	ldur	x8, [x29, #-8]
  43a1b8:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43a1bc:	add	x0, x0, #0x346
  43a1c0:	b	43a1f8 <ferror@plt+0x38468>
  43a1c4:	mov	w1, wzr
  43a1c8:	sub	w8, w1, #0x1
  43a1cc:	cmp	w8, #0x7
  43a1d0:	b.ls	43a1dc <ferror@plt+0x3844c>  // b.plast
  43a1d4:	mov	x1, xzr
  43a1d8:	b	43a1ec <ferror@plt+0x3845c>
  43a1dc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43a1e0:	ldr	x8, [x8, #3328]
  43a1e4:	blr	x8
  43a1e8:	mov	x1, x0
  43a1ec:	ldur	x8, [x29, #-8]
  43a1f0:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43a1f4:	add	x0, x0, #0x35c
  43a1f8:	add	x8, x8, #0x1
  43a1fc:	b	43a33c <ferror@plt+0x385ac>
  43a200:	mov	w1, wzr
  43a204:	cbz	w1, 43a210 <ferror@plt+0x38480>
  43a208:	bl	4417c0 <warn@@Base+0x3d0>
  43a20c:	b	43a214 <ferror@plt+0x38484>
  43a210:	mov	x0, xzr
  43a214:	ldur	x8, [x29, #-8]
  43a218:	add	x1, x0, x21
  43a21c:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43a220:	add	x0, x0, #0x6a
  43a224:	add	x8, x8, #0x2
  43a228:	stur	x8, [x29, #-8]
  43a22c:	bl	436148 <ferror@plt+0x343b8>
  43a230:	mov	x1, x0
  43a234:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43a238:	add	x0, x0, #0x397
  43a23c:	bl	401d10 <printf@plt>
  43a240:	b	43a344 <ferror@plt+0x385b4>
  43a244:	mov	w1, wzr
  43a248:	cbz	w1, 43a254 <ferror@plt+0x384c4>
  43a24c:	bl	4417c0 <warn@@Base+0x3d0>
  43a250:	b	43a258 <ferror@plt+0x384c8>
  43a254:	mov	x0, xzr
  43a258:	ldur	x8, [x29, #-8]
  43a25c:	add	x1, x0, x21
  43a260:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43a264:	add	x0, x0, #0x6a
  43a268:	add	x8, x8, #0x4
  43a26c:	stur	x8, [x29, #-8]
  43a270:	bl	436148 <ferror@plt+0x343b8>
  43a274:	mov	x1, x0
  43a278:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43a27c:	add	x0, x0, #0x3ab
  43a280:	bl	401d10 <printf@plt>
  43a284:	b	43a344 <ferror@plt+0x385b4>
  43a288:	mov	w1, wzr
  43a28c:	sub	w8, w1, #0x1
  43a290:	cmp	w8, #0x7
  43a294:	b.ls	43a2a0 <ferror@plt+0x38510>  // b.plast
  43a298:	mov	x0, xzr
  43a29c:	b	43a2ac <ferror@plt+0x3851c>
  43a2a0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43a2a4:	ldr	x8, [x8, #3328]
  43a2a8:	blr	x8
  43a2ac:	ldur	x8, [x29, #-8]
  43a2b0:	add	x1, x0, x21
  43a2b4:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43a2b8:	add	x0, x0, #0x6a
  43a2bc:	add	x8, x8, #0x4
  43a2c0:	stur	x8, [x29, #-8]
  43a2c4:	bl	436148 <ferror@plt+0x343b8>
  43a2c8:	mov	x1, x0
  43a2cc:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43a2d0:	add	x0, x0, #0x63e
  43a2d4:	bl	401d10 <printf@plt>
  43a2d8:	b	43a344 <ferror@plt+0x385b4>
  43a2dc:	mov	w1, wzr
  43a2e0:	sub	w8, w1, #0x1
  43a2e4:	cmp	w8, #0x7
  43a2e8:	b.ls	43a2f4 <ferror@plt+0x38564>  // b.plast
  43a2ec:	mov	x1, xzr
  43a2f0:	b	43a304 <ferror@plt+0x38574>
  43a2f4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43a2f8:	ldr	x8, [x8, #3328]
  43a2fc:	blr	x8
  43a300:	mov	x1, x0
  43a304:	ldur	x8, [x29, #-8]
  43a308:	adrp	x0, 470000 <warn@@Base+0x2ec10>
  43a30c:	add	x0, x0, #0xfca
  43a310:	b	43a338 <ferror@plt+0x385a8>
  43a314:	mov	w1, wzr
  43a318:	cbz	w1, 43a328 <ferror@plt+0x38598>
  43a31c:	bl	4417c0 <warn@@Base+0x3d0>
  43a320:	mov	x1, x0
  43a324:	b	43a32c <ferror@plt+0x3859c>
  43a328:	mov	x1, xzr
  43a32c:	ldur	x8, [x29, #-8]
  43a330:	adrp	x0, 465000 <warn@@Base+0x23c10>
  43a334:	add	x0, x0, #0xef0
  43a338:	add	x8, x8, #0x4
  43a33c:	stur	x8, [x29, #-8]
  43a340:	bl	401d10 <printf@plt>
  43a344:	ldur	x8, [x29, #-8]
  43a348:	cmp	x8, x25
  43a34c:	b.cs	438e98 <ferror@plt+0x37108>  // b.hs, b.nlast
  43a350:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43a354:	add	x0, x0, #0x7a2
  43a358:	bl	401d10 <printf@plt>
  43a35c:	b	438e98 <ferror@plt+0x37108>
  43a360:	mov	w27, wzr
  43a364:	sub	w8, w27, #0x1
  43a368:	mov	w19, w23
  43a36c:	mov	x23, x21
  43a370:	mov	x21, x26
  43a374:	cmp	w8, #0x7
  43a378:	b.ls	43a384 <ferror@plt+0x385f4>  // b.plast
  43a37c:	mov	x27, xzr
  43a380:	b	43a398 <ferror@plt+0x38608>
  43a384:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43a388:	ldr	x8, [x8, #3328]
  43a38c:	mov	w1, w27
  43a390:	blr	x8
  43a394:	mov	x27, x0
  43a398:	ldur	x8, [x29, #-8]
  43a39c:	ldr	x9, [sp, #24]
  43a3a0:	b	43a3e4 <ferror@plt+0x38654>
  43a3a4:	mov	w27, wzr
  43a3a8:	sub	w8, w27, #0x1
  43a3ac:	mov	w19, w23
  43a3b0:	mov	x23, x21
  43a3b4:	mov	x21, x26
  43a3b8:	cmp	w8, #0x7
  43a3bc:	b.ls	43a3c8 <ferror@plt+0x38638>  // b.plast
  43a3c0:	mov	x27, xzr
  43a3c4:	b	43a3dc <ferror@plt+0x3864c>
  43a3c8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43a3cc:	ldr	x8, [x8, #3328]
  43a3d0:	mov	w1, w27
  43a3d4:	blr	x8
  43a3d8:	mov	x27, x0
  43a3dc:	ldur	x8, [x29, #-8]
  43a3e0:	ldr	x9, [sp, #32]
  43a3e4:	add	x0, x8, x9
  43a3e8:	sub	x3, x29, #0xc
  43a3ec:	sub	x4, x29, #0x10
  43a3f0:	mov	w2, #0x1                   	// #1
  43a3f4:	mov	x1, x25
  43a3f8:	stur	x0, [x29, #-8]
  43a3fc:	bl	42b410 <ferror@plt+0x29680>
  43a400:	mov	x26, x0
  43a404:	ldp	w0, w8, [x29, #-16]
  43a408:	ldur	x9, [x29, #-8]
  43a40c:	add	x8, x9, x8
  43a410:	stur	x8, [x29, #-8]
  43a414:	bl	4363b8 <ferror@plt+0x34628>
  43a418:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43a41c:	cmp	w28, #0xa0
  43a420:	add	x0, x0, #0x6a
  43a424:	mov	x1, x27
  43a428:	csel	x28, x22, x21, eq  // eq = none
  43a42c:	bl	436148 <ferror@plt+0x343b8>
  43a430:	mov	x27, x0
  43a434:	adrp	x0, 473000 <warn@@Base+0x31c10>
  43a438:	add	x0, x0, #0xbdd
  43a43c:	mov	x1, x26
  43a440:	bl	436148 <ferror@plt+0x343b8>
  43a444:	mov	x3, x0
  43a448:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43a44c:	add	x0, x0, #0x51c
  43a450:	mov	x1, x28
  43a454:	mov	x2, x27
  43a458:	bl	401d10 <printf@plt>
  43a45c:	ldr	x22, [sp, #16]
  43a460:	mov	x21, x23
  43a464:	mov	w23, w19
  43a468:	ldr	w19, [sp, #12]
  43a46c:	b	43a344 <ferror@plt+0x385b4>
  43a470:	mov	w27, wzr
  43a474:	sub	w8, w27, #0x1
  43a478:	cmp	w8, #0x7
  43a47c:	b.ls	43a488 <ferror@plt+0x386f8>  // b.plast
  43a480:	mov	x1, xzr
  43a484:	b	43a49c <ferror@plt+0x3870c>
  43a488:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43a48c:	ldr	x8, [x8, #3328]
  43a490:	mov	w1, w27
  43a494:	blr	x8
  43a498:	mov	x1, x0
  43a49c:	ldur	x8, [x29, #-8]
  43a4a0:	ldr	x9, [sp, #24]
  43a4a4:	b	43a514 <ferror@plt+0x38784>
  43a4a8:	mov	w27, wzr
  43a4ac:	sub	w8, w27, #0x1
  43a4b0:	cmp	w8, #0x7
  43a4b4:	b.ls	43a4c0 <ferror@plt+0x38730>  // b.plast
  43a4b8:	mov	x1, xzr
  43a4bc:	b	43a4d4 <ferror@plt+0x38744>
  43a4c0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43a4c4:	ldr	x8, [x8, #3328]
  43a4c8:	mov	w1, w27
  43a4cc:	blr	x8
  43a4d0:	mov	x1, x0
  43a4d4:	ldur	x8, [x29, #-8]
  43a4d8:	ldr	x9, [sp, #24]
  43a4dc:	b	43a570 <ferror@plt+0x387e0>
  43a4e0:	mov	w27, wzr
  43a4e4:	sub	w8, w27, #0x1
  43a4e8:	cmp	w8, #0x7
  43a4ec:	b.ls	43a4f8 <ferror@plt+0x38768>  // b.plast
  43a4f0:	mov	x1, xzr
  43a4f4:	b	43a50c <ferror@plt+0x3877c>
  43a4f8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43a4fc:	ldr	x8, [x8, #3328]
  43a500:	mov	w1, w27
  43a504:	blr	x8
  43a508:	mov	x1, x0
  43a50c:	ldur	x8, [x29, #-8]
  43a510:	ldr	x9, [sp, #32]
  43a514:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43a518:	add	x8, x8, x9
  43a51c:	add	x0, x0, #0x6a
  43a520:	stur	x8, [x29, #-8]
  43a524:	bl	436148 <ferror@plt+0x343b8>
  43a528:	mov	x1, x0
  43a52c:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43a530:	add	x0, x0, #0x3de
  43a534:	bl	401d10 <printf@plt>
  43a538:	b	43a344 <ferror@plt+0x385b4>
  43a53c:	mov	w27, wzr
  43a540:	sub	w8, w27, #0x1
  43a544:	cmp	w8, #0x7
  43a548:	b.ls	43a554 <ferror@plt+0x387c4>  // b.plast
  43a54c:	mov	x1, xzr
  43a550:	b	43a568 <ferror@plt+0x387d8>
  43a554:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43a558:	ldr	x8, [x8, #3328]
  43a55c:	mov	w1, w27
  43a560:	blr	x8
  43a564:	mov	x1, x0
  43a568:	ldur	x8, [x29, #-8]
  43a56c:	ldr	x9, [sp, #32]
  43a570:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43a574:	add	x8, x8, x9
  43a578:	add	x0, x0, #0x6a
  43a57c:	stur	x8, [x29, #-8]
  43a580:	bl	436148 <ferror@plt+0x343b8>
  43a584:	mov	x1, x0
  43a588:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43a58c:	add	x0, x0, #0x6c0
  43a590:	bl	401d10 <printf@plt>
  43a594:	b	43a344 <ferror@plt+0x385b4>
  43a598:	mov	w19, wzr
  43a59c:	b	43a5d0 <ferror@plt+0x38840>
  43a5a0:	cmp	w28, #0xe0
  43a5a4:	b.cc	43a5b4 <ferror@plt+0x38824>  // b.lo, b.ul, b.last
  43a5a8:	adrp	x1, 472000 <warn@@Base+0x30c10>
  43a5ac:	add	x1, x1, #0x767
  43a5b0:	b	43a5bc <ferror@plt+0x3882c>
  43a5b4:	adrp	x1, 472000 <warn@@Base+0x30c10>
  43a5b8:	add	x1, x1, #0x787
  43a5bc:	mov	w2, #0x5                   	// #5
  43a5c0:	mov	x0, xzr
  43a5c4:	bl	401cc0 <dcgettext@plt>
  43a5c8:	mov	w1, w28
  43a5cc:	bl	401d10 <printf@plt>
  43a5d0:	mov	w0, w19
  43a5d4:	ldp	x20, x19, [sp, #144]
  43a5d8:	ldp	x22, x21, [sp, #128]
  43a5dc:	ldp	x24, x23, [sp, #112]
  43a5e0:	ldp	x26, x25, [sp, #96]
  43a5e4:	ldp	x28, x27, [sp, #80]
  43a5e8:	ldp	x29, x30, [sp, #64]
  43a5ec:	add	sp, sp, #0xa0
  43a5f0:	ret
  43a5f4:	adrp	x1, 472000 <warn@@Base+0x30c10>
  43a5f8:	add	x1, x1, #0x4d7
  43a5fc:	mov	w2, #0x5                   	// #5
  43a600:	mov	x0, xzr
  43a604:	bl	401cc0 <dcgettext@plt>
  43a608:	cmp	w28, #0xa0
  43a60c:	csel	x1, x22, x26, eq  // eq = none
  43a610:	bl	401d10 <printf@plt>
  43a614:	b	43a5d0 <ferror@plt+0x38840>
  43a618:	adrp	x1, 472000 <warn@@Base+0x30c10>
  43a61c:	add	x1, x1, #0x697
  43a620:	b	43a62c <ferror@plt+0x3889c>
  43a624:	adrp	x1, 472000 <warn@@Base+0x30c10>
  43a628:	add	x1, x1, #0x3bf
  43a62c:	mov	w2, #0x5                   	// #5
  43a630:	mov	x0, xzr
  43a634:	bl	401cc0 <dcgettext@plt>
  43a638:	bl	401d10 <printf@plt>
  43a63c:	b	43a5d0 <ferror@plt+0x38840>
  43a640:	stp	x29, x30, [sp, #-32]!
  43a644:	stp	x20, x19, [sp, #16]
  43a648:	mov	x20, x0
  43a64c:	mov	w0, #0x18                  	// #24
  43a650:	mov	x29, sp
  43a654:	mov	w19, w1
  43a658:	bl	4446ec <warn@@Base+0x32fc>
  43a65c:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43a660:	ldr	x9, [x8, #296]
  43a664:	str	w19, [x0]
  43a668:	str	x0, [x8, #296]
  43a66c:	stp	x20, x9, [x0, #8]
  43a670:	ldp	x20, x19, [sp, #16]
  43a674:	ldp	x29, x30, [sp], #32
  43a678:	ret
  43a67c:	sub	sp, sp, #0x50
  43a680:	mov	x8, x0
  43a684:	sub	x9, x8, #0x1
  43a688:	stp	x22, x21, [sp, #48]
  43a68c:	stp	x20, x19, [sp, #64]
  43a690:	mov	x19, x6
  43a694:	mov	x22, x4
  43a698:	mov	x20, x2
  43a69c:	mov	x21, x1
  43a6a0:	mov	x0, xzr
  43a6a4:	cmp	x9, #0x1f
  43a6a8:	stp	x29, x30, [sp, #16]
  43a6ac:	stp	x24, x23, [sp, #32]
  43a6b0:	add	x29, sp, #0x10
  43a6b4:	str	xzr, [x6]
  43a6b8:	b.hi	43a6f0 <ferror@plt+0x38960>  // b.pmore
  43a6bc:	adrp	x8, 46d000 <warn@@Base+0x2bc10>
  43a6c0:	add	x8, x8, #0x6b6
  43a6c4:	adr	x10, 43a6dc <ferror@plt+0x3894c>
  43a6c8:	ldrb	w11, [x8, x9]
  43a6cc:	add	x10, x10, x11, lsl #2
  43a6d0:	mov	x24, x3
  43a6d4:	mov	w23, #0x1                   	// #1
  43a6d8:	br	x10
  43a6dc:	add	x22, x21, #0x1
  43a6e0:	cmp	x22, x20
  43a6e4:	b.cs	43a7d0 <ferror@plt+0x38a40>  // b.hs, b.nlast
  43a6e8:	mov	w1, #0x1                   	// #1
  43a6ec:	b	43a7e4 <ferror@plt+0x38a54>
  43a6f0:	mov	x9, #0xffffffffffffe0ff    	// #-7937
  43a6f4:	add	x9, x8, x9
  43a6f8:	cmp	x9, #0x2
  43a6fc:	b.cc	43a74c <ferror@plt+0x389bc>  // b.lo, b.ul, b.last
  43a700:	mov	x9, #0xffffffffffffe0e0    	// #-7968
  43a704:	add	x8, x8, x9
  43a708:	cmp	x8, #0x2
  43a70c:	b.cs	43aa60 <ferror@plt+0x38cd0>  // b.hs, b.nlast
  43a710:	and	x3, x22, #0xffffffff
  43a714:	cmp	x3, #0x9
  43a718:	b.cc	43a788 <ferror@plt+0x389f8>  // b.lo, b.ul, b.last
  43a71c:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  43a720:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  43a724:	add	x1, x1, #0x717
  43a728:	add	x2, x2, #0x75f
  43a72c:	mov	w4, #0x5                   	// #5
  43a730:	mov	x0, xzr
  43a734:	bl	401c70 <dcngettext@plt>
  43a738:	mov	w2, #0x8                   	// #8
  43a73c:	mov	w1, w22
  43a740:	mov	w23, #0x8                   	// #8
  43a744:	bl	44132c <error@@Base>
  43a748:	b	43a78c <ferror@plt+0x389fc>
  43a74c:	sub	x3, x29, #0x4
  43a750:	add	x4, sp, #0x8
  43a754:	mov	x0, x21
  43a758:	mov	x1, x20
  43a75c:	mov	w2, wzr
  43a760:	bl	42b410 <ferror@plt+0x29680>
  43a764:	mov	x23, x0
  43a768:	ldur	w8, [x29, #-4]
  43a76c:	ldr	w0, [sp, #8]
  43a770:	add	x21, x21, x8
  43a774:	bl	4363b8 <ferror@plt+0x34628>
  43a778:	b	43aa54 <ferror@plt+0x38cc4>
  43a77c:	mov	x23, xzr
  43a780:	add	x21, x21, #0x8
  43a784:	b	43aa54 <ferror@plt+0x38cc4>
  43a788:	mov	w23, w22
  43a78c:	add	x8, x21, w23, uxtw
  43a790:	cmp	x8, x20
  43a794:	b.cc	43a81c <ferror@plt+0x38a8c>  // b.lo, b.ul, b.last
  43a798:	cmp	x21, x20
  43a79c:	b.cs	43a818 <ferror@plt+0x38a88>  // b.hs, b.nlast
  43a7a0:	sub	w23, w20, w21
  43a7a4:	b	43a81c <ferror@plt+0x38a8c>
  43a7a8:	add	x22, x21, #0x2
  43a7ac:	cmp	x22, x20
  43a7b0:	b.cs	43a7d0 <ferror@plt+0x38a40>  // b.hs, b.nlast
  43a7b4:	mov	w1, #0x2                   	// #2
  43a7b8:	b	43a7e4 <ferror@plt+0x38a54>
  43a7bc:	add	x22, x21, #0x4
  43a7c0:	cmp	x22, x20
  43a7c4:	b.cs	43a7d0 <ferror@plt+0x38a40>  // b.hs, b.nlast
  43a7c8:	mov	w1, #0x4                   	// #4
  43a7cc:	b	43a7e4 <ferror@plt+0x38a54>
  43a7d0:	cmp	x21, x20
  43a7d4:	b.cs	43a7e0 <ferror@plt+0x38a50>  // b.hs, b.nlast
  43a7d8:	sub	w1, w20, w21
  43a7dc:	b	43a7e4 <ferror@plt+0x38a54>
  43a7e0:	mov	w1, wzr
  43a7e4:	sub	w8, w1, #0x1
  43a7e8:	cmp	w8, #0x7
  43a7ec:	b.ls	43a7fc <ferror@plt+0x38a6c>  // b.plast
  43a7f0:	mov	x23, xzr
  43a7f4:	mov	x21, x22
  43a7f8:	b	43aa54 <ferror@plt+0x38cc4>
  43a7fc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43a800:	ldr	x8, [x8, #3328]
  43a804:	mov	x0, x21
  43a808:	blr	x8
  43a80c:	mov	x23, x0
  43a810:	mov	x21, x22
  43a814:	b	43aa54 <ferror@plt+0x38cc4>
  43a818:	mov	w23, wzr
  43a81c:	sub	w8, w23, #0x1
  43a820:	cmp	w8, #0x7
  43a824:	b.ls	43a834 <ferror@plt+0x38aa4>  // b.plast
  43a828:	mov	x23, xzr
  43a82c:	add	x21, x21, x22
  43a830:	b	43aa54 <ferror@plt+0x38cc4>
  43a834:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43a838:	ldr	x8, [x8, #3328]
  43a83c:	mov	x0, x21
  43a840:	mov	w1, w23
  43a844:	blr	x8
  43a848:	mov	x23, x0
  43a84c:	add	x21, x21, x22
  43a850:	b	43aa54 <ferror@plt+0x38cc4>
  43a854:	add	x8, x21, #0x2
  43a858:	cmp	x8, x20
  43a85c:	b.cs	43a930 <ferror@plt+0x38ba0>  // b.hs, b.nlast
  43a860:	mov	w1, #0x2                   	// #2
  43a864:	b	43a9b4 <ferror@plt+0x38c24>
  43a868:	add	x8, x21, #0x4
  43a86c:	cmp	x8, x20
  43a870:	b.cs	43a940 <ferror@plt+0x38bb0>  // b.hs, b.nlast
  43a874:	mov	w1, #0x4                   	// #4
  43a878:	b	43a9ec <ferror@plt+0x38c5c>
  43a87c:	sub	x1, x20, x21
  43a880:	mov	x0, x21
  43a884:	bl	401980 <strnlen@plt>
  43a888:	add	x8, x0, x21
  43a88c:	mov	x23, xzr
  43a890:	b	43aa50 <ferror@plt+0x38cc0>
  43a894:	add	x8, x21, #0x1
  43a898:	cmp	x8, x20
  43a89c:	b.cs	43a950 <ferror@plt+0x38bc0>  // b.hs, b.nlast
  43a8a0:	mov	w1, #0x1                   	// #1
  43a8a4:	b	43aa24 <ferror@plt+0x38c94>
  43a8a8:	sub	x3, x29, #0x4
  43a8ac:	add	x4, sp, #0x8
  43a8b0:	mov	w2, #0x1                   	// #1
  43a8b4:	mov	x0, x21
  43a8b8:	mov	x1, x20
  43a8bc:	b	43a760 <ferror@plt+0x389d0>
  43a8c0:	cmp	w5, #0x2
  43a8c4:	b.ne	43a960 <ferror@plt+0x38bd0>  // b.any
  43a8c8:	and	x3, x24, #0xffffffff
  43a8cc:	cmp	x3, #0x9
  43a8d0:	b.cc	43a910 <ferror@plt+0x38b80>  // b.lo, b.ul, b.last
  43a8d4:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  43a8d8:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  43a8dc:	add	x1, x1, #0x717
  43a8e0:	add	x2, x2, #0x75f
  43a8e4:	mov	w4, #0x5                   	// #5
  43a8e8:	mov	x0, xzr
  43a8ec:	bl	401c70 <dcngettext@plt>
  43a8f0:	mov	w2, #0x8                   	// #8
  43a8f4:	mov	w1, w24
  43a8f8:	mov	w22, #0x8                   	// #8
  43a8fc:	bl	44132c <error@@Base>
  43a900:	b	43a914 <ferror@plt+0x38b84>
  43a904:	mov	x23, xzr
  43a908:	add	x21, x21, #0x10
  43a90c:	b	43aa54 <ferror@plt+0x38cc4>
  43a910:	mov	w22, w24
  43a914:	add	x8, x21, w22, uxtw
  43a918:	cmp	x8, x20
  43a91c:	b.cc	43a978 <ferror@plt+0x38be8>  // b.lo, b.ul, b.last
  43a920:	cmp	x21, x20
  43a924:	b.cs	43a974 <ferror@plt+0x38be4>  // b.hs, b.nlast
  43a928:	sub	w22, w20, w21
  43a92c:	b	43a978 <ferror@plt+0x38be8>
  43a930:	cmp	x21, x20
  43a934:	b.cs	43a9b0 <ferror@plt+0x38c20>  // b.hs, b.nlast
  43a938:	sub	w1, w20, w21
  43a93c:	b	43a9b4 <ferror@plt+0x38c24>
  43a940:	cmp	x21, x20
  43a944:	b.cs	43a9e8 <ferror@plt+0x38c58>  // b.hs, b.nlast
  43a948:	sub	w1, w20, w21
  43a94c:	b	43a9ec <ferror@plt+0x38c5c>
  43a950:	cmp	x21, x20
  43a954:	b.cs	43aa20 <ferror@plt+0x38c90>  // b.hs, b.nlast
  43a958:	sub	w1, w20, w21
  43a95c:	b	43aa24 <ferror@plt+0x38c94>
  43a960:	sub	w8, w5, #0x3
  43a964:	cmp	w8, #0x1
  43a968:	b.ls	43a710 <ferror@plt+0x38980>  // b.plast
  43a96c:	mov	x0, xzr
  43a970:	b	43aa60 <ferror@plt+0x38cd0>
  43a974:	mov	w22, wzr
  43a978:	sub	w8, w22, #0x1
  43a97c:	cmp	w8, #0x7
  43a980:	b.ls	43a990 <ferror@plt+0x38c00>  // b.plast
  43a984:	mov	x23, xzr
  43a988:	add	x21, x21, x24
  43a98c:	b	43aa54 <ferror@plt+0x38cc4>
  43a990:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43a994:	ldr	x8, [x8, #3328]
  43a998:	mov	x0, x21
  43a99c:	mov	w1, w22
  43a9a0:	blr	x8
  43a9a4:	mov	x23, x0
  43a9a8:	add	x21, x21, x24
  43a9ac:	b	43aa54 <ferror@plt+0x38cc4>
  43a9b0:	mov	w1, wzr
  43a9b4:	sub	w8, w1, #0x1
  43a9b8:	cmp	w8, #0x7
  43a9bc:	b.ls	43a9c8 <ferror@plt+0x38c38>  // b.plast
  43a9c0:	mov	x23, xzr
  43a9c4:	b	43a9dc <ferror@plt+0x38c4c>
  43a9c8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43a9cc:	ldr	x8, [x8, #3328]
  43a9d0:	mov	x0, x21
  43a9d4:	blr	x8
  43a9d8:	mov	x23, x0
  43a9dc:	add	x8, x23, x21
  43a9e0:	add	x21, x8, #0x2
  43a9e4:	b	43aa54 <ferror@plt+0x38cc4>
  43a9e8:	mov	w1, wzr
  43a9ec:	sub	w8, w1, #0x1
  43a9f0:	cmp	w8, #0x7
  43a9f4:	b.ls	43aa00 <ferror@plt+0x38c70>  // b.plast
  43a9f8:	mov	x23, xzr
  43a9fc:	b	43aa14 <ferror@plt+0x38c84>
  43aa00:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43aa04:	ldr	x8, [x8, #3328]
  43aa08:	mov	x0, x21
  43aa0c:	blr	x8
  43aa10:	mov	x23, x0
  43aa14:	add	x8, x23, x21
  43aa18:	add	x21, x8, #0x4
  43aa1c:	b	43aa54 <ferror@plt+0x38cc4>
  43aa20:	mov	w1, wzr
  43aa24:	sub	w8, w1, #0x1
  43aa28:	cmp	w8, #0x7
  43aa2c:	b.ls	43aa38 <ferror@plt+0x38ca8>  // b.plast
  43aa30:	mov	x23, xzr
  43aa34:	b	43aa4c <ferror@plt+0x38cbc>
  43aa38:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43aa3c:	ldr	x8, [x8, #3328]
  43aa40:	mov	x0, x21
  43aa44:	blr	x8
  43aa48:	mov	x23, x0
  43aa4c:	add	x8, x23, x21
  43aa50:	add	x21, x8, #0x1
  43aa54:	cmp	x21, x20
  43aa58:	csel	x0, x20, x21, hi  // hi = pmore
  43aa5c:	str	x23, [x19]
  43aa60:	ldp	x20, x19, [sp, #64]
  43aa64:	ldp	x22, x21, [sp, #48]
  43aa68:	ldp	x24, x23, [sp, #32]
  43aa6c:	ldp	x29, x30, [sp, #16]
  43aa70:	add	sp, sp, #0x50
  43aa74:	ret
  43aa78:	stp	x29, x30, [sp, #-32]!
  43aa7c:	str	x19, [sp, #16]
  43aa80:	mov	x29, sp
  43aa84:	mov	w19, w3
  43aa88:	mov	x3, x1
  43aa8c:	add	x4, x29, #0x1c
  43aa90:	mov	x1, x2
  43aa94:	mov	w2, w19
  43aa98:	bl	42b410 <ferror@plt+0x29680>
  43aa9c:	ldr	w8, [x29, #28]
  43aaa0:	cbz	w8, 43aab0 <ferror@plt+0x38d20>
  43aaa4:	mov	w0, w8
  43aaa8:	bl	4363b8 <ferror@plt+0x34628>
  43aaac:	b	43aae0 <ferror@plt+0x38d50>
  43aab0:	adrp	x8, 473000 <warn@@Base+0x31c10>
  43aab4:	adrp	x9, 451000 <warn@@Base+0xfc10>
  43aab8:	add	x8, x8, #0xbdd
  43aabc:	add	x9, x9, #0x42d
  43aac0:	cmp	w19, #0x0
  43aac4:	mov	x1, x0
  43aac8:	csel	x0, x9, x8, eq  // eq = none
  43aacc:	bl	436148 <ferror@plt+0x343b8>
  43aad0:	mov	x1, x0
  43aad4:	adrp	x0, 46a000 <warn@@Base+0x28c10>
  43aad8:	add	x0, x0, #0xbc2
  43aadc:	bl	401d10 <printf@plt>
  43aae0:	ldr	x19, [sp, #16]
  43aae4:	ldp	x29, x30, [sp], #32
  43aae8:	ret
  43aaec:	stp	x29, x30, [sp, #-48]!
  43aaf0:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43aaf4:	ldr	x8, [x8, #272]
  43aaf8:	str	x21, [sp, #16]
  43aafc:	stp	x20, x19, [sp, #32]
  43ab00:	mov	w21, w1
  43ab04:	mov	w20, w0
  43ab08:	mov	x29, sp
  43ab0c:	cbz	x8, 43ab50 <ferror@plt+0x38dc0>
  43ab10:	mov	w0, w20
  43ab14:	blr	x8
  43ab18:	mov	x19, x0
  43ab1c:	cbz	x19, 43ab58 <ferror@plt+0x38dc8>
  43ab20:	cbnz	w21, 43ab78 <ferror@plt+0x38de8>
  43ab24:	adrp	x21, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43ab28:	add	x21, x21, #0xadc
  43ab2c:	adrp	x2, 472000 <warn@@Base+0x30c10>
  43ab30:	add	x2, x2, #0x7a5
  43ab34:	mov	w1, #0x40                  	// #64
  43ab38:	mov	x0, x21
  43ab3c:	mov	w3, w20
  43ab40:	mov	x4, x19
  43ab44:	bl	401a20 <snprintf@plt>
  43ab48:	mov	x19, x21
  43ab4c:	b	43ab78 <ferror@plt+0x38de8>
  43ab50:	mov	x19, xzr
  43ab54:	cbnz	x19, 43ab20 <ferror@plt+0x38d90>
  43ab58:	adrp	x19, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43ab5c:	add	x19, x19, #0xadc
  43ab60:	adrp	x2, 465000 <warn@@Base+0x23c10>
  43ab64:	add	x2, x2, #0xc3a
  43ab68:	mov	w1, #0x40                  	// #64
  43ab6c:	mov	x0, x19
  43ab70:	mov	w3, w20
  43ab74:	bl	401a20 <snprintf@plt>
  43ab78:	mov	x0, x19
  43ab7c:	ldp	x20, x19, [sp, #32]
  43ab80:	ldr	x21, [sp, #16]
  43ab84:	ldp	x29, x30, [sp], #48
  43ab88:	ret
  43ab8c:	stp	x29, x30, [sp, #-80]!
  43ab90:	stp	x24, x23, [sp, #32]
  43ab94:	stp	x22, x21, [sp, #48]
  43ab98:	stp	x20, x19, [sp, #64]
  43ab9c:	ldr	x22, [x0]
  43aba0:	mov	x19, x0
  43aba4:	mov	w0, w1
  43aba8:	str	x25, [sp, #16]
  43abac:	mov	x29, sp
  43abb0:	mov	x20, x3
  43abb4:	mov	x21, x2
  43abb8:	mov	w23, w1
  43abbc:	bl	43acbc <ferror@plt+0x38f2c>
  43abc0:	add	x25, x22, w0, uxtw
  43abc4:	cmp	x25, x20
  43abc8:	b.cs	43abf8 <ferror@plt+0x38e68>  // b.hs, b.nlast
  43abcc:	mov	w24, w0
  43abd0:	cmp	w0, #0x9
  43abd4:	b.cc	43ac30 <ferror@plt+0x38ea0>  // b.lo, b.ul, b.last
  43abd8:	adrp	x1, 472000 <warn@@Base+0x30c10>
  43abdc:	add	x1, x1, #0x7d9
  43abe0:	mov	w2, #0x5                   	// #5
  43abe4:	mov	x0, xzr
  43abe8:	bl	401cc0 <dcgettext@plt>
  43abec:	mov	w1, w24
  43abf0:	bl	4413f0 <warn@@Base>
  43abf4:	b	43ac10 <ferror@plt+0x38e80>
  43abf8:	adrp	x1, 472000 <warn@@Base+0x30c10>
  43abfc:	add	x1, x1, #0x7ae
  43ac00:	mov	w2, #0x5                   	// #5
  43ac04:	mov	x0, xzr
  43ac08:	bl	401cc0 <dcgettext@plt>
  43ac0c:	bl	4413f0 <warn@@Base>
  43ac10:	mov	x0, xzr
  43ac14:	str	x20, [x19]
  43ac18:	ldp	x20, x19, [sp, #64]
  43ac1c:	ldp	x22, x21, [sp, #48]
  43ac20:	ldp	x24, x23, [sp, #32]
  43ac24:	ldr	x25, [sp, #16]
  43ac28:	ldp	x29, x30, [sp], #80
  43ac2c:	ret
  43ac30:	cbz	w24, 43ac50 <ferror@plt+0x38ec0>
  43ac34:	tbnz	w23, #3, 43ac5c <ferror@plt+0x38ecc>
  43ac38:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43ac3c:	ldr	x8, [x8, #3328]
  43ac40:	mov	x0, x22
  43ac44:	mov	w1, w24
  43ac48:	blr	x8
  43ac4c:	b	43ac68 <ferror@plt+0x38ed8>
  43ac50:	adrp	x1, 472000 <warn@@Base+0x30c10>
  43ac54:	add	x1, x1, #0x802
  43ac58:	b	43ac00 <ferror@plt+0x38e70>
  43ac5c:	mov	x0, x22
  43ac60:	mov	w1, w24
  43ac64:	bl	4417c0 <warn@@Base+0x3d0>
  43ac68:	and	w8, w23, #0x70
  43ac6c:	cmp	w8, #0x10
  43ac70:	b.ne	43ac84 <ferror@plt+0x38ef4>  // b.any
  43ac74:	ldp	x9, x8, [x21, #32]
  43ac78:	add	x10, x0, x22
  43ac7c:	add	x8, x10, x8
  43ac80:	sub	x0, x8, x9
  43ac84:	mov	x20, x25
  43ac88:	b	43ac14 <ferror@plt+0x38e84>
  43ac8c:	stp	x29, x30, [sp, #-16]!
  43ac90:	mov	w2, w1
  43ac94:	mov	x1, x0
  43ac98:	mov	x0, xzr
  43ac9c:	mov	x29, sp
  43aca0:	bl	436544 <ferror@plt+0x347b4>
  43aca4:	mov	x1, x0
  43aca8:	adrp	x0, 472000 <warn@@Base+0x30c10>
  43acac:	add	x0, x0, #0x439
  43acb0:	bl	401d10 <printf@plt>
  43acb4:	ldp	x29, x30, [sp], #16
  43acb8:	ret
  43acbc:	and	x8, x0, #0x7
  43acc0:	sub	x8, x8, #0x2
  43acc4:	cmp	w8, #0x3
  43acc8:	b.cs	43acdc <ferror@plt+0x38f4c>  // b.hs, b.nlast
  43accc:	adrp	x9, 46f000 <warn@@Base+0x2dc10>
  43acd0:	add	x9, x9, #0x598
  43acd4:	ldr	w0, [x9, x8, lsl #2]
  43acd8:	ret
  43acdc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43ace0:	ldr	w0, [x8, #3276]
  43ace4:	ret
  43ace8:	stp	x29, x30, [sp, #-32]!
  43acec:	stp	x20, x19, [sp, #16]
  43acf0:	mov	x20, x0
  43acf4:	mov	w0, #0x18                  	// #24
  43acf8:	mov	x29, sp
  43acfc:	mov	x19, x1
  43ad00:	bl	4446ec <warn@@Base+0x32fc>
  43ad04:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43ad08:	ldr	x9, [x8, #256]
  43ad0c:	stp	x19, x20, [x0]
  43ad10:	ldp	x20, x19, [sp, #16]
  43ad14:	str	x0, [x8, #256]
  43ad18:	str	x9, [x0, #16]
  43ad1c:	ldp	x29, x30, [sp], #32
  43ad20:	ret
  43ad24:	cmp	x1, #0x1
  43ad28:	mvn	w8, w0
  43ad2c:	b.lt	43ad68 <ferror@plt+0x38fd8>  // b.tstop
  43ad30:	adrp	x10, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43ad34:	add	x10, x10, #0xb1c
  43ad38:	adrp	x9, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43ad3c:	adrp	x11, 46e000 <warn@@Base+0x2cc10>
  43ad40:	add	x9, x9, #0xb1c
  43ad44:	add	x10, x10, x1
  43ad48:	add	x11, x11, #0xd18
  43ad4c:	ldrb	w12, [x9], #1
  43ad50:	and	x13, x8, #0xff
  43ad54:	eor	x12, x13, x12
  43ad58:	ldr	x12, [x11, x12, lsl #3]
  43ad5c:	cmp	x9, x10
  43ad60:	eor	x8, x12, x8, lsr #8
  43ad64:	b.cc	43ad4c <ferror@plt+0x38fbc>  // b.lo, b.ul, b.last
  43ad68:	mvn	w0, w8
  43ad6c:	ret
  43ad70:	stp	x29, x30, [sp, #-32]!
  43ad74:	stp	x20, x19, [sp, #16]
  43ad78:	adrp	x20, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43ad7c:	ldr	w8, [x20, #312]
  43ad80:	mov	x29, sp
  43ad84:	cmn	w8, #0x1
  43ad88:	b.eq	43ae00 <ferror@plt+0x39070>  // b.none
  43ad8c:	cbnz	w8, 43ae14 <ferror@plt+0x39084>
  43ad90:	mov	x19, x0
  43ad94:	bl	42b7f4 <ferror@plt+0x29a64>
  43ad98:	mov	w0, #0x3                   	// #3
  43ad9c:	mov	x1, x19
  43ada0:	bl	435168 <ferror@plt+0x333d8>
  43ada4:	cbz	w0, 43adc8 <ferror@plt+0x39038>
  43ada8:	adrp	x0, 48a000 <warn@@Base+0x48c10>
  43adac:	add	x0, x0, #0xcd8
  43adb0:	mov	w3, #0x1                   	// #1
  43adb4:	mov	x1, x19
  43adb8:	mov	w2, wzr
  43adbc:	mov	w4, wzr
  43adc0:	bl	42bca4 <ferror@plt+0x29f14>
  43adc4:	cbnz	w0, 43adf8 <ferror@plt+0x39068>
  43adc8:	mov	w0, #0x1b                  	// #27
  43adcc:	mov	x1, x19
  43add0:	bl	435168 <ferror@plt+0x333d8>
  43add4:	cbz	w0, 43ae08 <ferror@plt+0x39078>
  43add8:	adrp	x0, 48b000 <warn@@Base+0x49c10>
  43addc:	add	x0, x0, #0x758
  43ade0:	mov	w2, #0x1c                  	// #28
  43ade4:	mov	w3, #0x1                   	// #1
  43ade8:	mov	x1, x19
  43adec:	mov	w4, wzr
  43adf0:	bl	42bca4 <ferror@plt+0x29f14>
  43adf4:	cbz	w0, 43ae08 <ferror@plt+0x39078>
  43adf8:	ldr	w8, [x20, #312]
  43adfc:	b	43ae14 <ferror@plt+0x39084>
  43ae00:	mov	w8, wzr
  43ae04:	b	43ae14 <ferror@plt+0x39084>
  43ae08:	mov	w8, wzr
  43ae0c:	mov	w9, #0xffffffff            	// #-1
  43ae10:	str	w9, [x20, #312]
  43ae14:	ldp	x20, x19, [sp, #16]
  43ae18:	mov	w0, w8
  43ae1c:	ldp	x29, x30, [sp], #32
  43ae20:	ret
  43ae24:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43ae28:	ldr	w9, [x8, #312]
  43ae2c:	add	w8, w9, #0x1
  43ae30:	cmp	w8, #0x2
  43ae34:	b.cc	43ae6c <ferror@plt+0x390dc>  // b.lo, b.ul, b.last
  43ae38:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43ae3c:	ldr	x11, [x8, #304]
  43ae40:	mov	w10, wzr
  43ae44:	mov	w12, #0x68                  	// #104
  43ae48:	mov	x8, x11
  43ae4c:	umaddl	x13, w10, w12, x11
  43ae50:	ldr	x13, [x13, #16]
  43ae54:	cmp	x13, x0
  43ae58:	b.eq	43ae74 <ferror@plt+0x390e4>  // b.none
  43ae5c:	add	w10, w10, #0x1
  43ae60:	cmp	w9, w10
  43ae64:	add	x8, x8, #0x68
  43ae68:	b.ne	43ae4c <ferror@plt+0x390bc>  // b.any
  43ae6c:	mov	x0, xzr
  43ae70:	ret
  43ae74:	mov	x0, x8
  43ae78:	ret
  43ae7c:	sub	sp, sp, #0x90
  43ae80:	stp	x20, x19, [sp, #128]
  43ae84:	mov	x19, x1
  43ae88:	cmp	x0, x1
  43ae8c:	stp	x29, x30, [sp, #48]
  43ae90:	stp	x28, x27, [sp, #64]
  43ae94:	stp	x26, x25, [sp, #80]
  43ae98:	stp	x24, x23, [sp, #96]
  43ae9c:	stp	x22, x21, [sp, #112]
  43aea0:	add	x29, sp, #0x30
  43aea4:	str	xzr, [x2]
  43aea8:	b.cs	43b318 <ferror@plt+0x39588>  // b.hs, b.nlast
  43aeac:	mov	x25, x0
  43aeb0:	mov	w0, #0x60                  	// #96
  43aeb4:	mov	x22, x5
  43aeb8:	mov	x27, x4
  43aebc:	mov	x23, x3
  43aec0:	mov	x24, x2
  43aec4:	bl	4446ec <warn@@Base+0x32fc>
  43aec8:	movi	v0.2d, #0x0
  43aecc:	mov	x20, x0
  43aed0:	stp	q0, q0, [x0]
  43aed4:	stp	q0, q0, [x0, #32]
  43aed8:	stp	q0, q0, [x0, #64]
  43aedc:	mov	w0, #0x2                   	// #2
  43aee0:	bl	4446ec <warn@@Base+0x32fc>
  43aee4:	str	x0, [x20, #24]
  43aee8:	mov	w0, #0x4                   	// #4
  43aeec:	bl	4446ec <warn@@Base+0x32fc>
  43aef0:	str	x0, [x20, #32]
  43aef4:	ldrb	w26, [x25], #1
  43aef8:	mov	x21, x25
  43aefc:	str	x25, [x20, #40]
  43af00:	cmp	x21, x19
  43af04:	b.cs	43af60 <ferror@plt+0x391d0>  // b.hs, b.nlast
  43af08:	ldrb	w8, [x21], #1
  43af0c:	cbnz	w8, 43af00 <ferror@plt+0x39170>
  43af10:	cmp	x21, x19
  43af14:	b.eq	43af6c <ferror@plt+0x391dc>  // b.none
  43af18:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  43af1c:	add	x1, x1, #0x270
  43af20:	mov	x0, x25
  43af24:	stur	x23, [x29, #-16]
  43af28:	bl	401bf0 <strcmp@plt>
  43af2c:	adrp	x28, 490000 <stdout@@GLIBC_2.17+0x4180>
  43af30:	ldr	w8, [x28, #3276]
  43af34:	cmp	w0, #0x0
  43af38:	add	x9, x21, x8
  43af3c:	csel	x25, x9, x21, eq  // eq = none
  43af40:	cmp	w26, #0x4
  43af44:	b.cc	43af88 <ferror@plt+0x391f8>  // b.lo, b.ul, b.last
  43af48:	mov	w21, w26
  43af4c:	add	x26, x25, #0x1
  43af50:	cmp	x26, x19
  43af54:	b.cs	43b078 <ferror@plt+0x392e8>  // b.hs, b.nlast
  43af58:	mov	w1, #0x1                   	// #1
  43af5c:	b	43b09c <ferror@plt+0x3930c>
  43af60:	mov	x21, x19
  43af64:	cmp	x21, x19
  43af68:	b.ne	43af18 <ferror@plt+0x39188>  // b.any
  43af6c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43af70:	add	x1, x1, #0x30b
  43af74:	mov	w2, #0x5                   	// #5
  43af78:	mov	x0, xzr
  43af7c:	bl	401cc0 <dcgettext@plt>
  43af80:	bl	4413f0 <warn@@Base>
  43af84:	b	43b22c <ferror@plt+0x3949c>
  43af88:	strb	w8, [x20, #94]
  43af8c:	strb	wzr, [x20, #95]
  43af90:	sub	x3, x29, #0x4
  43af94:	sub	x4, x29, #0x8
  43af98:	mov	x0, x25
  43af9c:	mov	x1, x19
  43afa0:	mov	w2, wzr
  43afa4:	stur	w26, [x29, #-20]
  43afa8:	bl	42b410 <ferror@plt+0x29680>
  43afac:	ldur	w8, [x29, #-4]
  43afb0:	lsr	x9, x0, #32
  43afb4:	str	w0, [x20, #48]
  43afb8:	add	x25, x25, x8
  43afbc:	cbz	x9, 43afcc <ferror@plt+0x3923c>
  43afc0:	ldur	w8, [x29, #-8]
  43afc4:	orr	w8, w8, #0x2
  43afc8:	stur	w8, [x29, #-8]
  43afcc:	ldur	w0, [x29, #-8]
  43afd0:	bl	4363b8 <ferror@plt+0x34628>
  43afd4:	sub	x3, x29, #0x4
  43afd8:	sub	x4, x29, #0x8
  43afdc:	mov	w2, #0x1                   	// #1
  43afe0:	mov	x0, x25
  43afe4:	mov	x1, x19
  43afe8:	bl	42b410 <ferror@plt+0x29680>
  43afec:	ldur	w8, [x29, #-4]
  43aff0:	cmp	x0, w0, sxtw
  43aff4:	str	w0, [x20, #52]
  43aff8:	add	x26, x25, x8
  43affc:	b.eq	43b00c <ferror@plt+0x3927c>  // b.none
  43b000:	ldur	w8, [x29, #-8]
  43b004:	orr	w8, w8, #0x2
  43b008:	stur	w8, [x29, #-8]
  43b00c:	ldur	w0, [x29, #-8]
  43b010:	bl	4363b8 <ferror@plt+0x34628>
  43b014:	ldur	w8, [x29, #-20]
  43b018:	cmp	w8, #0x1
  43b01c:	b.ne	43b034 <ferror@plt+0x392a4>  // b.any
  43b020:	add	x25, x26, #0x1
  43b024:	cmp	x25, x19
  43b028:	b.cs	43b088 <ferror@plt+0x392f8>  // b.hs, b.nlast
  43b02c:	mov	w1, #0x1                   	// #1
  43b030:	b	43b184 <ferror@plt+0x393f4>
  43b034:	sub	x3, x29, #0x4
  43b038:	sub	x4, x29, #0x8
  43b03c:	mov	x0, x26
  43b040:	mov	x1, x19
  43b044:	mov	w2, wzr
  43b048:	bl	42b410 <ferror@plt+0x29680>
  43b04c:	ldur	w8, [x29, #-4]
  43b050:	lsr	x9, x0, #32
  43b054:	str	w0, [x20, #88]
  43b058:	add	x25, x26, x8
  43b05c:	cbz	x9, 43b06c <ferror@plt+0x392dc>
  43b060:	ldur	w8, [x29, #-8]
  43b064:	orr	w8, w8, #0x2
  43b068:	stur	w8, [x29, #-8]
  43b06c:	ldur	w0, [x29, #-8]
  43b070:	bl	4363b8 <ferror@plt+0x34628>
  43b074:	b	43b1ac <ferror@plt+0x3941c>
  43b078:	cmp	x25, x19
  43b07c:	b.cs	43b098 <ferror@plt+0x39308>  // b.hs, b.nlast
  43b080:	sub	w1, w19, w25
  43b084:	b	43b09c <ferror@plt+0x3930c>
  43b088:	cmp	x26, x19
  43b08c:	b.cs	43b180 <ferror@plt+0x393f0>  // b.hs, b.nlast
  43b090:	sub	w1, w19, w26
  43b094:	b	43b184 <ferror@plt+0x393f4>
  43b098:	mov	w1, wzr
  43b09c:	sub	w8, w1, #0x1
  43b0a0:	cmp	w8, #0x7
  43b0a4:	b.ls	43b0b0 <ferror@plt+0x39320>  // b.plast
  43b0a8:	mov	w0, wzr
  43b0ac:	b	43b0c0 <ferror@plt+0x39330>
  43b0b0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43b0b4:	ldr	x8, [x8, #3328]
  43b0b8:	mov	x0, x25
  43b0bc:	blr	x8
  43b0c0:	sub	w8, w0, #0x1
  43b0c4:	and	w8, w8, #0xff
  43b0c8:	cmp	w8, #0x8
  43b0cc:	strb	w0, [x20, #94]
  43b0d0:	b.cc	43b0f4 <ferror@plt+0x39364>  // b.lo, b.ul, b.last
  43b0d4:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b0d8:	add	x1, x1, #0x330
  43b0dc:	mov	w2, #0x5                   	// #5
  43b0e0:	mov	x0, xzr
  43b0e4:	bl	401cc0 <dcgettext@plt>
  43b0e8:	ldrb	w1, [x20, #94]
  43b0ec:	bl	4413f0 <warn@@Base>
  43b0f0:	b	43b22c <ferror@plt+0x3949c>
  43b0f4:	cmp	x26, x19
  43b0f8:	add	x25, x25, #0x2
  43b0fc:	cset	w8, cs  // cs = hs, nlast
  43b100:	cmp	x25, x19
  43b104:	cset	w9, cc  // cc = lo, ul, last
  43b108:	orr	w8, w9, w8
  43b10c:	sub	w10, w19, w26
  43b110:	cmp	w8, #0x0
  43b114:	csel	w1, w9, w10, ne  // ne = any
  43b118:	sub	w8, w1, #0x1
  43b11c:	cmp	w8, #0x7
  43b120:	b.ls	43b12c <ferror@plt+0x3939c>  // b.plast
  43b124:	mov	w0, wzr
  43b128:	b	43b13c <ferror@plt+0x393ac>
  43b12c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43b130:	ldr	x8, [x8, #3328]
  43b134:	mov	x0, x26
  43b138:	blr	x8
  43b13c:	and	w8, w0, #0xff
  43b140:	mov	w26, w21
  43b144:	cmp	w8, #0x8
  43b148:	strb	w0, [x20, #95]
  43b14c:	b.hi	43b160 <ferror@plt+0x393d0>  // b.pmore
  43b150:	ldrb	w8, [x20, #94]
  43b154:	add	w9, w8, w0, uxtb
  43b158:	cmp	w9, #0x9
  43b15c:	b.cc	43b33c <ferror@plt+0x395ac>  // b.lo, b.ul, b.last
  43b160:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b164:	add	x1, x1, #0x357
  43b168:	mov	w2, #0x5                   	// #5
  43b16c:	mov	x0, xzr
  43b170:	bl	401cc0 <dcgettext@plt>
  43b174:	ldrb	w1, [x20, #95]
  43b178:	bl	4413f0 <warn@@Base>
  43b17c:	b	43b22c <ferror@plt+0x3949c>
  43b180:	mov	w1, wzr
  43b184:	sub	w8, w1, #0x1
  43b188:	cmp	w8, #0x8
  43b18c:	b.cc	43b198 <ferror@plt+0x39408>  // b.lo, b.ul, b.last
  43b190:	str	wzr, [x20, #88]
  43b194:	b	43b1ac <ferror@plt+0x3941c>
  43b198:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43b19c:	ldr	x8, [x8, #3328]
  43b1a0:	mov	x0, x26
  43b1a4:	blr	x8
  43b1a8:	str	w0, [x20, #88]
  43b1ac:	ldr	x8, [x20, #40]
  43b1b0:	str	x22, [sp, #8]
  43b1b4:	ldrb	w8, [x8]
  43b1b8:	cmp	w8, #0x7a
  43b1bc:	b.ne	43b248 <ferror@plt+0x394b8>  // b.any
  43b1c0:	sub	x3, x29, #0x4
  43b1c4:	sub	x4, x29, #0x8
  43b1c8:	mov	x0, x25
  43b1cc:	mov	x1, x19
  43b1d0:	mov	w2, wzr
  43b1d4:	bl	42b410 <ferror@plt+0x29680>
  43b1d8:	mov	x26, x0
  43b1dc:	ldp	w0, w8, [x29, #-8]
  43b1e0:	add	x23, x25, x8
  43b1e4:	bl	4363b8 <ferror@plt+0x34628>
  43b1e8:	sub	x25, x19, x23
  43b1ec:	cmp	x26, x25
  43b1f0:	b.ls	43b25c <ferror@plt+0x394cc>  // b.plast
  43b1f4:	adrp	x1, 472000 <warn@@Base+0x30c10>
  43b1f8:	add	x1, x1, #0xdda
  43b1fc:	mov	w2, #0x5                   	// #5
  43b200:	mov	x0, xzr
  43b204:	bl	401cc0 <dcgettext@plt>
  43b208:	mov	x21, x0
  43b20c:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43b210:	add	x0, x0, #0x6a
  43b214:	mov	x1, x26
  43b218:	bl	436148 <ferror@plt+0x343b8>
  43b21c:	mov	x1, x0
  43b220:	mov	x0, x21
  43b224:	mov	x2, x25
  43b228:	bl	4413f0 <warn@@Base>
  43b22c:	ldr	x0, [x20, #32]
  43b230:	bl	401c10 <free@plt>
  43b234:	ldr	x0, [x20, #24]
  43b238:	bl	401c10 <free@plt>
  43b23c:	mov	x0, x20
  43b240:	bl	401c10 <free@plt>
  43b244:	b	43b318 <ferror@plt+0x39588>
  43b248:	str	x27, [sp, #16]
  43b24c:	mov	x26, xzr
  43b250:	mov	x23, xzr
  43b254:	cbnz	x26, 43b268 <ferror@plt+0x394d8>
  43b258:	b	43b2ec <ferror@plt+0x3955c>
  43b25c:	add	x25, x23, x26
  43b260:	str	x27, [sp, #16]
  43b264:	cbz	x26, 43b2ec <ferror@plt+0x3955c>
  43b268:	ldr	x8, [x20, #40]
  43b26c:	add	x9, x8, #0x1
  43b270:	cmp	x9, x19
  43b274:	b.cs	43b2ec <ferror@plt+0x3955c>  // b.hs, b.nlast
  43b278:	cmp	x26, #0x1
  43b27c:	b.lt	43b2ec <ferror@plt+0x3955c>  // b.tstop
  43b280:	adrp	x22, 46d000 <warn@@Base+0x2bc10>
  43b284:	add	x21, x23, x26
  43b288:	add	x27, x8, #0x2
  43b28c:	add	x22, x22, #0x6d6
  43b290:	mov	x28, x23
  43b294:	ldurb	w8, [x27, #-1]
  43b298:	sub	w8, w8, #0x42
  43b29c:	cmp	w8, #0x11
  43b2a0:	b.hi	43b2ec <ferror@plt+0x3955c>  // b.pmore
  43b2a4:	adr	x9, 43b2b4 <ferror@plt+0x39524>
  43b2a8:	ldrb	w10, [x22, x8]
  43b2ac:	add	x9, x9, x10, lsl #2
  43b2b0:	br	x9
  43b2b4:	add	x28, x28, #0x1
  43b2b8:	b	43b2d8 <ferror@plt+0x39548>
  43b2bc:	ldrb	w0, [x28]
  43b2c0:	bl	43acbc <ferror@plt+0x38f2c>
  43b2c4:	add	w8, w0, #0x1
  43b2c8:	add	x28, x28, x8
  43b2cc:	b	43b2d8 <ferror@plt+0x39548>
  43b2d0:	ldrb	w8, [x28], #1
  43b2d4:	strb	w8, [x20, #92]
  43b2d8:	cmp	x27, x19
  43b2dc:	b.cs	43b2ec <ferror@plt+0x3955c>  // b.hs, b.nlast
  43b2e0:	cmp	x28, x21
  43b2e4:	add	x27, x27, #0x1
  43b2e8:	b.cc	43b294 <ferror@plt+0x39504>  // b.lo, b.ul, b.last
  43b2ec:	ldur	x8, [x29, #-16]
  43b2f0:	str	x20, [x24]
  43b2f4:	cbz	x8, 43b300 <ferror@plt+0x39570>
  43b2f8:	ldur	w9, [x29, #-20]
  43b2fc:	str	w9, [x8]
  43b300:	ldr	x8, [sp, #16]
  43b304:	cbz	x8, 43b314 <ferror@plt+0x39584>
  43b308:	str	x26, [x8]
  43b30c:	ldr	x8, [sp, #8]
  43b310:	str	x23, [x8]
  43b314:	mov	x19, x25
  43b318:	mov	x0, x19
  43b31c:	ldp	x20, x19, [sp, #128]
  43b320:	ldp	x22, x21, [sp, #112]
  43b324:	ldp	x24, x23, [sp, #96]
  43b328:	ldp	x26, x25, [sp, #80]
  43b32c:	ldp	x28, x27, [sp, #64]
  43b330:	ldp	x29, x30, [sp, #48]
  43b334:	add	sp, sp, #0x90
  43b338:	ret
  43b33c:	str	w8, [x28, #3276]
  43b340:	b	43af90 <ferror@plt+0x39200>
  43b344:	stp	x29, x30, [sp, #-48]!
  43b348:	stp	x20, x19, [sp, #32]
  43b34c:	str	x21, [sp, #16]
  43b350:	ldr	w21, [x0, #16]
  43b354:	mov	x29, sp
  43b358:	cmp	w21, w1
  43b35c:	b.ls	43b368 <ferror@plt+0x395d8>  // b.plast
  43b360:	mov	w0, wzr
  43b364:	b	43b448 <ferror@plt+0x396b8>
  43b368:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43b36c:	ldr	w8, [x8, #328]
  43b370:	mov	x19, x0
  43b374:	mov	w20, w1
  43b378:	cbz	w8, 43b384 <ferror@plt+0x395f4>
  43b37c:	cmp	w8, w20
  43b380:	b.cc	43b444 <ferror@plt+0x396b4>  // b.lo, b.ul, b.last
  43b384:	adds	w9, w20, #0x1
  43b388:	str	w9, [x19, #16]
  43b38c:	b.cs	43b444 <ferror@plt+0x396b4>  // b.hs, b.nlast
  43b390:	cmp	w9, #0x401
  43b394:	b.cc	43b3b8 <ferror@plt+0x39628>  // b.lo, b.ul, b.last
  43b398:	cbnz	w8, 43b3b8 <ferror@plt+0x39628>
  43b39c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b3a0:	add	x1, x1, #0x37e
  43b3a4:	mov	w2, #0x5                   	// #5
  43b3a8:	mov	x0, xzr
  43b3ac:	bl	401cc0 <dcgettext@plt>
  43b3b0:	mov	w1, w20
  43b3b4:	b	43b43c <ferror@plt+0x396ac>
  43b3b8:	ldr	x0, [x19, #24]
  43b3bc:	mov	w1, w9
  43b3c0:	mov	w2, #0x2                   	// #2
  43b3c4:	bl	42b918 <ferror@plt+0x29b88>
  43b3c8:	ldr	x8, [x19, #32]
  43b3cc:	ldr	w1, [x19, #16]
  43b3d0:	str	x0, [x19, #24]
  43b3d4:	mov	w2, #0x4                   	// #4
  43b3d8:	mov	x0, x8
  43b3dc:	bl	42b918 <ferror@plt+0x29b88>
  43b3e0:	str	x0, [x19, #32]
  43b3e4:	cbz	x0, 43b424 <ferror@plt+0x39694>
  43b3e8:	ldr	x8, [x19, #24]
  43b3ec:	cbz	x8, 43b424 <ferror@plt+0x39694>
  43b3f0:	ldr	w9, [x19, #16]
  43b3f4:	cmp	w21, w9
  43b3f8:	b.cs	43b458 <ferror@plt+0x396c8>  // b.hs, b.nlast
  43b3fc:	ldr	x9, [x19, #32]
  43b400:	mov	w10, #0xffff                	// #65535
  43b404:	mov	w0, #0x1                   	// #1
  43b408:	strh	w10, [x8, x21, lsl #1]
  43b40c:	str	wzr, [x9, x21, lsl #2]
  43b410:	ldr	w11, [x19, #16]
  43b414:	add	x21, x21, #0x1
  43b418:	cmp	x21, x11
  43b41c:	b.cc	43b408 <ferror@plt+0x39678>  // b.lo, b.ul, b.last
  43b420:	b	43b448 <ferror@plt+0x396b8>
  43b424:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b428:	add	x1, x1, #0x3a4
  43b42c:	mov	w2, #0x5                   	// #5
  43b430:	mov	x0, xzr
  43b434:	bl	401cc0 <dcgettext@plt>
  43b438:	ldr	w1, [x19, #16]
  43b43c:	bl	44132c <error@@Base>
  43b440:	str	wzr, [x19, #16]
  43b444:	mov	w0, #0xffffffff            	// #-1
  43b448:	ldp	x20, x19, [sp, #32]
  43b44c:	ldr	x21, [sp, #16]
  43b450:	ldp	x29, x30, [sp], #48
  43b454:	ret
  43b458:	mov	w0, #0x1                   	// #1
  43b45c:	b	43b448 <ferror@plt+0x396b8>
  43b460:	stp	x29, x30, [sp, #-32]!
  43b464:	stp	x20, x19, [sp, #16]
  43b468:	mov	x19, x1
  43b46c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b470:	mov	x20, x0
  43b474:	add	x1, x1, #0x3df
  43b478:	mov	w2, #0x5                   	// #5
  43b47c:	mov	x0, xzr
  43b480:	mov	x29, sp
  43b484:	bl	401cc0 <dcgettext@plt>
  43b488:	bl	401d10 <printf@plt>
  43b48c:	mov	x1, x20
  43b490:	sxtw	x0, w0
  43b494:	mov	x2, x19
  43b498:	bl	42ce8c <ferror@plt+0x2b0fc>
  43b49c:	ldp	x20, x19, [sp, #16]
  43b4a0:	ldp	x29, x30, [sp], #32
  43b4a4:	ret
  43b4a8:	sub	sp, sp, #0xd0
  43b4ac:	stp	x29, x30, [sp, #112]
  43b4b0:	stp	x28, x27, [sp, #128]
  43b4b4:	stp	x26, x25, [sp, #144]
  43b4b8:	stp	x24, x23, [sp, #160]
  43b4bc:	stp	x22, x21, [sp, #176]
  43b4c0:	stp	x20, x19, [sp, #192]
  43b4c4:	ldr	w9, [x2]
  43b4c8:	ldr	w8, [x0, #16]
  43b4cc:	mov	x20, x2
  43b4d0:	mov	x19, x0
  43b4d4:	add	x29, sp, #0x70
  43b4d8:	cmp	w9, w8
  43b4dc:	b.eq	43b4e4 <ferror@plt+0x39754>  // b.none
  43b4e0:	str	w8, [x20]
  43b4e4:	ldr	w8, [x1]
  43b4e8:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4180>
  43b4ec:	cbz	w8, 43b588 <ferror@plt+0x397f8>
  43b4f0:	str	wzr, [x1]
  43b4f4:	ldr	w8, [x24, #3276]
  43b4f8:	adrp	x0, 473000 <warn@@Base+0x31c10>
  43b4fc:	adrp	x2, 473000 <warn@@Base+0x31c10>
  43b500:	add	x0, x0, #0x3ff
  43b504:	lsl	w1, w8, #1
  43b508:	add	x2, x2, #0x3f8
  43b50c:	bl	401d10 <printf@plt>
  43b510:	ldr	w8, [x20]
  43b514:	cbz	w8, 43b580 <ferror@plt+0x397f0>
  43b518:	adrp	x22, 473000 <warn@@Base+0x31c10>
  43b51c:	adrp	x23, 473000 <warn@@Base+0x31c10>
  43b520:	mov	x21, xzr
  43b524:	add	x22, x22, #0x40e
  43b528:	add	x23, x23, #0x415
  43b52c:	b	43b558 <ferror@plt+0x397c8>
  43b530:	mov	w1, #0x1                   	// #1
  43b534:	mov	w0, w21
  43b538:	bl	43aaec <ferror@plt+0x38d5c>
  43b53c:	mov	x1, x0
  43b540:	mov	x0, x23
  43b544:	bl	401d10 <printf@plt>
  43b548:	ldr	w8, [x20]
  43b54c:	add	x21, x21, #0x1
  43b550:	cmp	x21, x8
  43b554:	b.cs	43b580 <ferror@plt+0x397f0>  // b.hs, b.nlast
  43b558:	ldr	x8, [x19, #24]
  43b55c:	ldrsh	w8, [x8, x21, lsl #1]
  43b560:	cmn	w8, #0x1
  43b564:	b.eq	43b548 <ferror@plt+0x397b8>  // b.none
  43b568:	ldr	w8, [x19, #88]
  43b56c:	cmp	x21, x8
  43b570:	b.ne	43b530 <ferror@plt+0x397a0>  // b.any
  43b574:	mov	x0, x22
  43b578:	bl	401d10 <printf@plt>
  43b57c:	b	43b548 <ferror@plt+0x397b8>
  43b580:	mov	w0, #0xa                   	// #10
  43b584:	bl	401d40 <putchar@plt>
  43b588:	ldr	x0, [x19, #56]
  43b58c:	ldr	w1, [x24, #3276]
  43b590:	mov	w24, #0x7865                	// #30821
  43b594:	movk	w24, #0x70, lsl #16
  43b598:	bl	43ac8c <ferror@plt+0x38efc>
  43b59c:	ldrb	w8, [x19, #93]
  43b5a0:	cbz	w8, 43b5ac <ferror@plt+0x3981c>
  43b5a4:	str	w24, [sp, #12]
  43b5a8:	b	43b5d0 <ferror@plt+0x39840>
  43b5ac:	ldr	w0, [x19, #72]
  43b5b0:	mov	w1, #0x1                   	// #1
  43b5b4:	bl	43aaec <ferror@plt+0x38d5c>
  43b5b8:	ldr	w3, [x19, #80]
  43b5bc:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b5c0:	mov	x2, x0
  43b5c4:	add	x1, x1, #0x41b
  43b5c8:	add	x0, sp, #0xc
  43b5cc:	bl	4019c0 <sprintf@plt>
  43b5d0:	adrp	x0, 473000 <warn@@Base+0x31c10>
  43b5d4:	add	x0, x0, #0x421
  43b5d8:	add	x1, sp, #0xc
  43b5dc:	bl	401d10 <printf@plt>
  43b5e0:	ldr	w8, [x19, #16]
  43b5e4:	cbz	w8, 43b6f0 <ferror@plt+0x39960>
  43b5e8:	adrp	x21, 473000 <warn@@Base+0x31c10>
  43b5ec:	mov	w26, #0x2f6e                	// #12142
  43b5f0:	adrp	x27, 46d000 <warn@@Base+0x2bc10>
  43b5f4:	adrp	x22, 473000 <warn@@Base+0x31c10>
  43b5f8:	mov	w28, #0x6576                	// #25974
  43b5fc:	mov	x25, xzr
  43b600:	add	x21, x21, #0x415
  43b604:	movk	w26, #0x61, lsl #16
  43b608:	add	x27, x27, #0x6e8
  43b60c:	mov	w20, #0x73                  	// #115
  43b610:	add	x22, x22, #0x42c
  43b614:	movk	w28, #0x7078, lsl #16
  43b618:	b	43b63c <ferror@plt+0x398ac>
  43b61c:	str	w26, [sp, #12]
  43b620:	add	x1, sp, #0xc
  43b624:	mov	x0, x21
  43b628:	bl	401d10 <printf@plt>
  43b62c:	ldr	w8, [x19, #16]
  43b630:	add	x25, x25, #0x1
  43b634:	cmp	x25, x8
  43b638:	b.cs	43b6f0 <ferror@plt+0x39960>  // b.hs, b.nlast
  43b63c:	ldr	x8, [x19, #24]
  43b640:	ldrsh	w8, [x8, x25, lsl #1]
  43b644:	cmn	w8, #0x1
  43b648:	b.eq	43b62c <ferror@plt+0x3989c>  // b.none
  43b64c:	sub	w9, w8, #0x7
  43b650:	cmp	w9, #0xf
  43b654:	b.hi	43b674 <ferror@plt+0x398e4>  // b.pmore
  43b658:	adr	x8, 43b61c <ferror@plt+0x3988c>
  43b65c:	ldrb	w10, [x27, x9]
  43b660:	add	x8, x8, x10, lsl #2
  43b664:	br	x8
  43b668:	mov	w8, #0x75                  	// #117
  43b66c:	strh	w8, [sp, #12]
  43b670:	b	43b620 <ferror@plt+0x39890>
  43b674:	cmp	w8, #0x80
  43b678:	b.ne	43b61c <ferror@plt+0x3988c>  // b.any
  43b67c:	ldr	x8, [x19, #32]
  43b680:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b684:	add	x0, sp, #0xc
  43b688:	add	x1, x1, #0x427
  43b68c:	b	43b6d8 <ferror@plt+0x39948>
  43b690:	strh	w20, [sp, #12]
  43b694:	b	43b620 <ferror@plt+0x39890>
  43b698:	ldr	x8, [x19, #32]
  43b69c:	mov	w1, wzr
  43b6a0:	ldr	w0, [x8, x25, lsl #2]
  43b6a4:	bl	43aaec <ferror@plt+0x38d5c>
  43b6a8:	mov	x23, x0
  43b6ac:	bl	401940 <strlen@plt>
  43b6b0:	add	x2, x0, #0x1
  43b6b4:	add	x0, sp, #0xc
  43b6b8:	mov	x1, x23
  43b6bc:	bl	401910 <memcpy@plt>
  43b6c0:	b	43b620 <ferror@plt+0x39890>
  43b6c4:	str	w24, [sp, #12]
  43b6c8:	b	43b620 <ferror@plt+0x39890>
  43b6cc:	ldr	x8, [x19, #32]
  43b6d0:	add	x0, sp, #0xc
  43b6d4:	mov	x1, x22
  43b6d8:	ldr	w2, [x8, x25, lsl #2]
  43b6dc:	bl	4019c0 <sprintf@plt>
  43b6e0:	b	43b620 <ferror@plt+0x39890>
  43b6e4:	strb	wzr, [sp, #16]
  43b6e8:	str	w28, [sp, #12]
  43b6ec:	b	43b620 <ferror@plt+0x39890>
  43b6f0:	mov	w0, #0xa                   	// #10
  43b6f4:	bl	401d40 <putchar@plt>
  43b6f8:	ldp	x20, x19, [sp, #192]
  43b6fc:	ldp	x22, x21, [sp, #176]
  43b700:	ldp	x24, x23, [sp, #160]
  43b704:	ldp	x26, x25, [sp, #144]
  43b708:	ldp	x28, x27, [sp, #128]
  43b70c:	ldp	x29, x30, [sp, #112]
  43b710:	add	sp, sp, #0xd0
  43b714:	ret
  43b718:	sub	sp, sp, #0xc0
  43b71c:	stp	x29, x30, [sp, #96]
  43b720:	stp	x28, x27, [sp, #112]
  43b724:	stp	x26, x25, [sp, #128]
  43b728:	stp	x24, x23, [sp, #144]
  43b72c:	stp	x22, x21, [sp, #160]
  43b730:	stp	x20, x19, [sp, #176]
  43b734:	stp	x3, x0, [sp, #8]
  43b738:	ldr	x26, [x0, #32]
  43b73c:	mov	x28, x1
  43b740:	mov	w1, #0x1                   	// #1
  43b744:	add	x29, sp, #0x60
  43b748:	mov	x22, x2
  43b74c:	bl	435ebc <ferror@plt+0x3412c>
  43b750:	adrp	x21, 473000 <warn@@Base+0x31c10>
  43b754:	adrp	x19, 474000 <warn@@Base+0x32c10>
  43b758:	adrp	x27, 466000 <warn@@Base+0x24c10>
  43b75c:	sub	x8, x22, #0x1
  43b760:	add	x21, x21, #0x78b
  43b764:	add	x19, x19, #0x6a
  43b768:	add	x27, x27, #0x215
  43b76c:	str	x8, [sp]
  43b770:	b	43b794 <ferror@plt+0x39a04>
  43b774:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b778:	mov	x0, xzr
  43b77c:	add	x1, x1, #0x754
  43b780:	bl	401cc0 <dcgettext@plt>
  43b784:	bl	401d10 <printf@plt>
  43b788:	mov	w8, wzr
  43b78c:	mov	x24, x20
  43b790:	cbnz	w8, 43c580 <ferror@plt+0x3a7f0>
  43b794:	cmp	x28, x22
  43b798:	b.cs	43c588 <ferror@plt+0x3a7f8>  // b.hs, b.nlast
  43b79c:	ldr	x8, [sp, #16]
  43b7a0:	adrp	x1, 467000 <warn@@Base+0x25c10>
  43b7a4:	mov	w2, #0xc                   	// #12
  43b7a8:	add	x1, x1, #0x386
  43b7ac:	ldr	x23, [x8, #16]
  43b7b0:	mov	x0, x23
  43b7b4:	bl	401a90 <strncmp@plt>
  43b7b8:	cbz	w0, 43ba14 <ferror@plt+0x39c84>
  43b7bc:	ldr	x0, [sp, #16]
  43b7c0:	add	x3, sp, #0x30
  43b7c4:	add	x4, sp, #0x28
  43b7c8:	mov	x1, x28
  43b7cc:	mov	x2, x22
  43b7d0:	bl	43ddd0 <ferror@plt+0x3c040>
  43b7d4:	cbz	x0, 43ba5c <ferror@plt+0x39ccc>
  43b7d8:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b7dc:	mov	x20, x0
  43b7e0:	mov	w2, #0x5                   	// #5
  43b7e4:	mov	x0, xzr
  43b7e8:	add	x1, x1, #0x489
  43b7ec:	bl	401cc0 <dcgettext@plt>
  43b7f0:	sub	x1, x28, x26
  43b7f4:	bl	401d10 <printf@plt>
  43b7f8:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b7fc:	mov	w2, #0x5                   	// #5
  43b800:	mov	x0, xzr
  43b804:	add	x1, x1, #0x4af
  43b808:	bl	401cc0 <dcgettext@plt>
  43b80c:	ldr	x1, [sp, #48]
  43b810:	bl	401d10 <printf@plt>
  43b814:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b818:	mov	w2, #0x5                   	// #5
  43b81c:	mov	x0, xzr
  43b820:	add	x1, x1, #0x4d3
  43b824:	bl	401cc0 <dcgettext@plt>
  43b828:	ldrh	w1, [sp, #56]
  43b82c:	bl	401d10 <printf@plt>
  43b830:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b834:	mov	w2, #0x5                   	// #5
  43b838:	mov	x0, xzr
  43b83c:	add	x1, x1, #0x4f6
  43b840:	bl	401cc0 <dcgettext@plt>
  43b844:	ldr	w1, [sp, #64]
  43b848:	bl	401d10 <printf@plt>
  43b84c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b850:	mov	w2, #0x5                   	// #5
  43b854:	mov	x0, xzr
  43b858:	add	x1, x1, #0x519
  43b85c:	bl	401cc0 <dcgettext@plt>
  43b860:	ldrb	w1, [sp, #72]
  43b864:	bl	401d10 <printf@plt>
  43b868:	ldrh	w8, [sp, #56]
  43b86c:	cmp	w8, #0x4
  43b870:	b.cc	43b890 <ferror@plt+0x39b00>  // b.lo, b.ul, b.last
  43b874:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b878:	mov	w2, #0x5                   	// #5
  43b87c:	mov	x0, xzr
  43b880:	add	x1, x1, #0x53c
  43b884:	bl	401cc0 <dcgettext@plt>
  43b888:	ldrb	w1, [sp, #73]
  43b88c:	bl	401d10 <printf@plt>
  43b890:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b894:	mov	w2, #0x5                   	// #5
  43b898:	mov	x0, xzr
  43b89c:	add	x1, x1, #0x55f
  43b8a0:	bl	401cc0 <dcgettext@plt>
  43b8a4:	ldrb	w1, [sp, #74]
  43b8a8:	bl	401d10 <printf@plt>
  43b8ac:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b8b0:	mov	w2, #0x5                   	// #5
  43b8b4:	mov	x0, xzr
  43b8b8:	add	x1, x1, #0x582
  43b8bc:	bl	401cc0 <dcgettext@plt>
  43b8c0:	ldr	w1, [sp, #76]
  43b8c4:	bl	401d10 <printf@plt>
  43b8c8:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b8cc:	mov	w2, #0x5                   	// #5
  43b8d0:	mov	x0, xzr
  43b8d4:	add	x1, x1, #0x5a5
  43b8d8:	bl	401cc0 <dcgettext@plt>
  43b8dc:	ldrb	w1, [sp, #80]
  43b8e0:	bl	401d10 <printf@plt>
  43b8e4:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b8e8:	mov	w2, #0x5                   	// #5
  43b8ec:	mov	x0, xzr
  43b8f0:	add	x1, x1, #0x5c8
  43b8f4:	bl	401cc0 <dcgettext@plt>
  43b8f8:	ldrb	w1, [sp, #81]
  43b8fc:	bl	401d10 <printf@plt>
  43b900:	ldrb	w8, [sp, #80]
  43b904:	cbnz	w8, 43b928 <ferror@plt+0x39b98>
  43b908:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b90c:	mov	w2, #0x5                   	// #5
  43b910:	mov	x0, xzr
  43b914:	add	x1, x1, #0x5eb
  43b918:	bl	401cc0 <dcgettext@plt>
  43b91c:	bl	4413f0 <warn@@Base>
  43b920:	mov	w8, #0x1                   	// #1
  43b924:	strb	w8, [sp, #80]
  43b928:	ldrb	w0, [sp, #74]
  43b92c:	bl	43dd90 <ferror@plt+0x3c000>
  43b930:	ldrb	w8, [sp, #81]
  43b934:	mov	w2, #0x5                   	// #5
  43b938:	add	x8, x20, x8
  43b93c:	cmp	x8, x22
  43b940:	b.cs	43ba6c <ferror@plt+0x39cdc>  // b.hs, b.nlast
  43b944:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43b948:	mov	x0, xzr
  43b94c:	add	x1, x1, #0x641
  43b950:	bl	401cc0 <dcgettext@plt>
  43b954:	bl	401d10 <printf@plt>
  43b958:	ldrb	w8, [sp, #81]
  43b95c:	cmp	w8, #0x2
  43b960:	b.cc	43b9b4 <ferror@plt+0x39c24>  // b.lo, b.ul, b.last
  43b964:	adrp	x25, 473000 <warn@@Base+0x31c10>
  43b968:	adrp	x28, 473000 <warn@@Base+0x31c10>
  43b96c:	mov	x24, xzr
  43b970:	add	x25, x25, #0x64d
  43b974:	add	x28, x28, #0x665
  43b978:	ldrb	w3, [x20, x24]
  43b97c:	mov	w4, #0x5                   	// #5
  43b980:	mov	x0, xzr
  43b984:	mov	x1, x25
  43b988:	mov	x2, x28
  43b98c:	bl	401c70 <dcngettext@plt>
  43b990:	ldrb	w2, [x20, x24]
  43b994:	add	x23, x24, #0x1
  43b998:	mov	w1, w23
  43b99c:	bl	401d10 <printf@plt>
  43b9a0:	ldrb	w8, [sp, #81]
  43b9a4:	add	x9, x24, #0x2
  43b9a8:	mov	x24, x23
  43b9ac:	cmp	x9, x8
  43b9b0:	b.cc	43b978 <ferror@plt+0x39be8>  // b.lo, b.ul, b.last
  43b9b4:	ldrh	w9, [sp, #56]
  43b9b8:	add	x8, x20, x8
  43b9bc:	sub	x28, x8, #0x1
  43b9c0:	cmp	w9, #0x5
  43b9c4:	b.cc	43ba8c <ferror@plt+0x39cfc>  // b.lo, b.ul, b.last
  43b9c8:	ldr	x1, [sp, #8]
  43b9cc:	mov	w0, #0xb                   	// #11
  43b9d0:	bl	435168 <ferror@plt+0x333d8>
  43b9d4:	ldr	x23, [sp, #16]
  43b9d8:	add	x3, sp, #0x30
  43b9dc:	mov	w5, #0x1                   	// #1
  43b9e0:	mov	x0, x28
  43b9e4:	mov	x1, x26
  43b9e8:	mov	x2, x22
  43b9ec:	mov	x4, x23
  43b9f0:	bl	43e364 <ferror@plt+0x3c5d4>
  43b9f4:	add	x3, sp, #0x30
  43b9f8:	mov	x1, x26
  43b9fc:	mov	x2, x22
  43ba00:	mov	x4, x23
  43ba04:	mov	w5, wzr
  43ba08:	bl	43e364 <ferror@plt+0x3c5d4>
  43ba0c:	mov	x28, x0
  43ba10:	b	43bd24 <ferror@plt+0x39f94>
  43ba14:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  43ba18:	mov	x0, x23
  43ba1c:	add	x1, x1, #0xa97
  43ba20:	bl	401bf0 <strcmp@plt>
  43ba24:	cbz	w0, 43b7bc <ferror@plt+0x39a2c>
  43ba28:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43ba2c:	add	x8, x8, #0xb80
  43ba30:	ldp	q0, q1, [x8]
  43ba34:	ldr	x8, [x8, #32]
  43ba38:	str	x22, [sp, #40]
  43ba3c:	stp	q0, q1, [sp, #48]
  43ba40:	tst	w8, #0xff
  43ba44:	str	x8, [sp, #80]
  43ba48:	b.eq	43bb1c <ferror@plt+0x39d8c>  // b.none
  43ba4c:	ldrb	w0, [sp, #74]
  43ba50:	bl	43dd90 <ferror@plt+0x3c000>
  43ba54:	mov	x20, xzr
  43ba58:	b	43bd4c <ferror@plt+0x39fbc>
  43ba5c:	mov	w8, #0x1                   	// #1
  43ba60:	mov	x20, x24
  43ba64:	cbnz	w8, 43b78c <ferror@plt+0x399fc>
  43ba68:	b	43bd4c <ferror@plt+0x39fbc>
  43ba6c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43ba70:	mov	x0, xzr
  43ba74:	add	x1, x1, #0x618
  43ba78:	bl	401cc0 <dcgettext@plt>
  43ba7c:	bl	4413f0 <warn@@Base>
  43ba80:	mov	w8, #0x1                   	// #1
  43ba84:	cbnz	w8, 43b78c <ferror@plt+0x399fc>
  43ba88:	b	43bd4c <ferror@plt+0x39fbc>
  43ba8c:	ldrb	w8, [x28]
  43ba90:	cbz	w8, 43bb40 <ferror@plt+0x39db0>
  43ba94:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43ba98:	mov	w2, #0x5                   	// #5
  43ba9c:	mov	x0, xzr
  43baa0:	add	x1, x1, #0x69f
  43baa4:	bl	401cc0 <dcgettext@plt>
  43baa8:	sub	x1, x28, x26
  43baac:	bl	401d10 <printf@plt>
  43bab0:	cmp	x28, x22
  43bab4:	b.cs	43bb00 <ferror@plt+0x39d70>  // b.hs, b.nlast
  43bab8:	mov	w23, #0x1                   	// #1
  43babc:	ldrb	w8, [x28]
  43bac0:	cbz	w8, 43bb00 <ferror@plt+0x39d70>
  43bac4:	sub	x24, x22, x28
  43bac8:	adrp	x0, 473000 <warn@@Base+0x31c10>
  43bacc:	add	x0, x0, #0x6c6
  43bad0:	mov	w1, w23
  43bad4:	mov	w2, w24
  43bad8:	mov	x3, x28
  43badc:	bl	401d10 <printf@plt>
  43bae0:	mov	x0, x28
  43bae4:	mov	x1, x24
  43bae8:	bl	401980 <strnlen@plt>
  43baec:	add	x8, x0, x28
  43baf0:	add	x28, x8, #0x1
  43baf4:	cmp	x28, x22
  43baf8:	add	w23, w23, #0x1
  43bafc:	b.cc	43babc <ferror@plt+0x39d2c>  // b.lo, b.ul, b.last
  43bb00:	ldr	x8, [sp]
  43bb04:	cmp	x28, x8
  43bb08:	mov	w8, #0x3                   	// #3
  43bb0c:	csel	w8, wzr, w8, cc  // cc = lo, ul, last
  43bb10:	b.cc	43bb58 <ferror@plt+0x39dc8>  // b.lo, b.ul, b.last
  43bb14:	cbnz	w8, 43b78c <ferror@plt+0x399fc>
  43bb18:	b	43bd4c <ferror@plt+0x39fbc>
  43bb1c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43bb20:	mov	w2, #0x5                   	// #5
  43bb24:	mov	x0, xzr
  43bb28:	add	x1, x1, #0x436
  43bb2c:	bl	401cc0 <dcgettext@plt>
  43bb30:	bl	4413f0 <warn@@Base>
  43bb34:	mov	x20, xzr
  43bb38:	mov	w8, #0x1                   	// #1
  43bb3c:	b	43b78c <ferror@plt+0x399fc>
  43bb40:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43bb44:	mov	w2, #0x5                   	// #5
  43bb48:	mov	x0, xzr
  43bb4c:	add	x1, x1, #0x67e
  43bb50:	bl	401cc0 <dcgettext@plt>
  43bb54:	bl	401d10 <printf@plt>
  43bb58:	ldrb	w8, [x28, #1]!
  43bb5c:	cbz	w8, 43bd08 <ferror@plt+0x39f78>
  43bb60:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43bb64:	mov	w2, #0x5                   	// #5
  43bb68:	mov	x0, xzr
  43bb6c:	add	x1, x1, #0x6f2
  43bb70:	bl	401cc0 <dcgettext@plt>
  43bb74:	sub	x1, x28, x26
  43bb78:	bl	401d10 <printf@plt>
  43bb7c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43bb80:	mov	w2, #0x5                   	// #5
  43bb84:	mov	x0, xzr
  43bb88:	add	x1, x1, #0x719
  43bb8c:	bl	401cc0 <dcgettext@plt>
  43bb90:	bl	401d10 <printf@plt>
  43bb94:	str	x20, [sp, #24]
  43bb98:	cmp	x28, x22
  43bb9c:	b.cs	43bd20 <ferror@plt+0x39f90>  // b.hs, b.nlast
  43bba0:	ldrb	w8, [x28]
  43bba4:	cbz	w8, 43bd20 <ferror@plt+0x39f90>
  43bba8:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  43bbac:	ldr	w8, [x9, #3216]
  43bbb0:	adrp	x0, 473000 <warn@@Base+0x31c10>
  43bbb4:	add	x0, x0, #0xcda
  43bbb8:	add	w1, w8, #0x1
  43bbbc:	str	w1, [x9, #3216]
  43bbc0:	bl	401d10 <printf@plt>
  43bbc4:	sub	x23, x22, x28
  43bbc8:	mov	x0, x28
  43bbcc:	mov	x1, x23
  43bbd0:	bl	401980 <strnlen@plt>
  43bbd4:	add	x8, x0, x28
  43bbd8:	add	x24, x8, #0x1
  43bbdc:	add	x3, sp, #0x24
  43bbe0:	add	x4, sp, #0x20
  43bbe4:	mov	x0, x24
  43bbe8:	mov	x1, x22
  43bbec:	mov	w2, wzr
  43bbf0:	bl	42b410 <ferror@plt+0x29680>
  43bbf4:	mov	x25, x0
  43bbf8:	ldp	w0, w8, [sp, #32]
  43bbfc:	add	x24, x24, x8
  43bc00:	bl	4363b8 <ferror@plt+0x34628>
  43bc04:	mov	x19, x21
  43bc08:	adrp	x21, 451000 <warn@@Base+0xfc10>
  43bc0c:	add	x21, x21, #0x42d
  43bc10:	mov	x0, x21
  43bc14:	mov	x1, x25
  43bc18:	bl	436148 <ferror@plt+0x343b8>
  43bc1c:	mov	x20, x26
  43bc20:	adrp	x26, 467000 <warn@@Base+0x25c10>
  43bc24:	add	x26, x26, #0x71e
  43bc28:	mov	x1, x0
  43bc2c:	mov	x0, x26
  43bc30:	bl	401d10 <printf@plt>
  43bc34:	add	x3, sp, #0x24
  43bc38:	add	x4, sp, #0x20
  43bc3c:	mov	x0, x24
  43bc40:	mov	x1, x22
  43bc44:	mov	w2, wzr
  43bc48:	bl	42b410 <ferror@plt+0x29680>
  43bc4c:	mov	x25, x0
  43bc50:	ldp	w0, w8, [sp, #32]
  43bc54:	add	x24, x24, x8
  43bc58:	bl	4363b8 <ferror@plt+0x34628>
  43bc5c:	mov	x0, x21
  43bc60:	mov	x1, x25
  43bc64:	bl	436148 <ferror@plt+0x343b8>
  43bc68:	mov	x1, x0
  43bc6c:	mov	x0, x26
  43bc70:	bl	401d10 <printf@plt>
  43bc74:	add	x3, sp, #0x24
  43bc78:	add	x4, sp, #0x20
  43bc7c:	mov	x0, x24
  43bc80:	mov	x1, x22
  43bc84:	mov	w2, wzr
  43bc88:	bl	42b410 <ferror@plt+0x29680>
  43bc8c:	mov	x25, x0
  43bc90:	ldp	w0, w8, [sp, #32]
  43bc94:	add	x24, x24, x8
  43bc98:	bl	4363b8 <ferror@plt+0x34628>
  43bc9c:	mov	x0, x21
  43bca0:	mov	x21, x19
  43bca4:	adrp	x19, 474000 <warn@@Base+0x32c10>
  43bca8:	mov	x1, x25
  43bcac:	add	x19, x19, #0x6a
  43bcb0:	bl	436148 <ferror@plt+0x343b8>
  43bcb4:	mov	x1, x0
  43bcb8:	mov	x0, x26
  43bcbc:	mov	x26, x20
  43bcc0:	ldr	x20, [sp, #24]
  43bcc4:	bl	401d10 <printf@plt>
  43bcc8:	adrp	x0, 473000 <warn@@Base+0x31c10>
  43bccc:	add	x0, x0, #0x6cb
  43bcd0:	mov	w1, w23
  43bcd4:	mov	x2, x28
  43bcd8:	bl	401d10 <printf@plt>
  43bcdc:	cmp	x24, x22
  43bce0:	mov	x28, x24
  43bce4:	b.ne	43bb98 <ferror@plt+0x39e08>  // b.any
  43bce8:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43bcec:	mov	w2, #0x5                   	// #5
  43bcf0:	mov	x0, xzr
  43bcf4:	add	x1, x1, #0x735
  43bcf8:	bl	401cc0 <dcgettext@plt>
  43bcfc:	bl	4413f0 <warn@@Base>
  43bd00:	mov	x28, x24
  43bd04:	b	43bd20 <ferror@plt+0x39f90>
  43bd08:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43bd0c:	mov	w2, #0x5                   	// #5
  43bd10:	mov	x0, xzr
  43bd14:	add	x1, x1, #0x6d1
  43bd18:	bl	401cc0 <dcgettext@plt>
  43bd1c:	bl	401d10 <printf@plt>
  43bd20:	add	x28, x28, #0x1
  43bd24:	mov	w0, #0xa                   	// #10
  43bd28:	bl	401d40 <putchar@plt>
  43bd2c:	ldp	q0, q1, [sp, #48]
  43bd30:	ldr	x9, [sp, #80]
  43bd34:	adrp	x10, 490000 <stdout@@GLIBC_2.17+0x4180>
  43bd38:	mov	w8, wzr
  43bd3c:	add	x10, x10, #0xb80
  43bd40:	stp	q0, q1, [x10]
  43bd44:	str	x9, [x10, #32]
  43bd48:	cbnz	w8, 43b78c <ferror@plt+0x399fc>
  43bd4c:	ldr	x8, [sp, #40]
  43bd50:	mov	w2, #0x5                   	// #5
  43bd54:	cmp	x28, x8
  43bd58:	b.cs	43b774 <ferror@plt+0x399e4>  // b.hs, b.nlast
  43bd5c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43bd60:	mov	x0, xzr
  43bd64:	add	x1, x1, #0x771
  43bd68:	bl	401cc0 <dcgettext@plt>
  43bd6c:	bl	401d10 <printf@plt>
  43bd70:	ldr	x8, [sp, #40]
  43bd74:	cmp	x28, x8
  43bd78:	b.cs	43c568 <ferror@plt+0x3a7d8>  // b.hs, b.nlast
  43bd7c:	mov	x23, x28
  43bd80:	str	x20, [sp, #24]
  43bd84:	b	43bdb0 <ferror@plt+0x3a020>
  43bd88:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43bd8c:	mov	w2, #0x5                   	// #5
  43bd90:	mov	x0, xzr
  43bd94:	add	x1, x1, #0x8e7
  43bd98:	bl	401cc0 <dcgettext@plt>
  43bd9c:	bl	401d10 <printf@plt>
  43bda0:	ldr	x8, [sp, #40]
  43bda4:	mov	x28, x23
  43bda8:	cmp	x23, x8
  43bdac:	b.cs	43c56c <ferror@plt+0x3a7dc>  // b.hs, b.nlast
  43bdb0:	sub	x1, x28, x26
  43bdb4:	mov	x0, x21
  43bdb8:	bl	401d10 <printf@plt>
  43bdbc:	ldrb	w24, [x23], #1
  43bdc0:	ldrb	w8, [sp, #81]
  43bdc4:	subs	w9, w24, w8
  43bdc8:	b.cs	43be04 <ferror@plt+0x3a074>  // b.hs, b.nlast
  43bdcc:	cmp	w24, #0xc
  43bdd0:	b.hi	43bfd4 <ferror@plt+0x3a244>  // b.pmore
  43bdd4:	adrp	x11, 46d000 <warn@@Base+0x2bc10>
  43bdd8:	add	x11, x11, #0x6f8
  43bddc:	adr	x9, 43bd88 <ferror@plt+0x39ff8>
  43bde0:	ldrh	w10, [x11, x24, lsl #1]
  43bde4:	add	x9, x9, x10, lsl #2
  43bde8:	br	x9
  43bdec:	ldrb	w1, [sp, #74]
  43bdf0:	mov	x0, x23
  43bdf4:	mov	x2, x22
  43bdf8:	bl	43e860 <ferror@plt+0x3cad0>
  43bdfc:	add	x23, x23, x0
  43be00:	b	43bda0 <ferror@plt+0x3a010>
  43be04:	ldrb	w8, [sp, #73]
  43be08:	ldrb	w10, [sp, #80]
  43be0c:	and	w28, w9, #0xff
  43be10:	cmp	x8, #0x1
  43be14:	udiv	w24, w28, w10
  43be18:	b.ne	43be98 <ferror@plt+0x3a108>  // b.any
  43be1c:	ldrb	w8, [sp, #72]
  43be20:	adrp	x10, 490000 <stdout@@GLIBC_2.17+0x4180>
  43be24:	ldr	x9, [x10, #3168]
  43be28:	mul	x24, x8, x24
  43be2c:	add	x8, x24, x9
  43be30:	str	x8, [x10, #3168]
  43be34:	cbz	x24, 43be40 <ferror@plt+0x3a0b0>
  43be38:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43be3c:	str	wzr, [x8, #3176]
  43be40:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43be44:	mov	w2, #0x5                   	// #5
  43be48:	mov	x0, xzr
  43be4c:	add	x1, x1, #0x797
  43be50:	bl	401cc0 <dcgettext@plt>
  43be54:	mov	x25, x0
  43be58:	adrp	x0, 451000 <warn@@Base+0xfc10>
  43be5c:	add	x0, x0, #0x42d
  43be60:	mov	x1, x24
  43be64:	bl	436148 <ferror@plt+0x343b8>
  43be68:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43be6c:	ldr	x1, [x8, #3168]
  43be70:	mov	x24, x0
  43be74:	mov	x0, x19
  43be78:	bl	436148 <ferror@plt+0x343b8>
  43be7c:	mov	x3, x0
  43be80:	mov	x0, x25
  43be84:	mov	w1, w28
  43be88:	mov	x2, x24
  43be8c:	mov	x4, x27
  43be90:	bl	401d10 <printf@plt>
  43be94:	b	43bf30 <ferror@plt+0x3a1a0>
  43be98:	adrp	x14, 490000 <stdout@@GLIBC_2.17+0x4180>
  43be9c:	ldrb	w9, [x14, #3208]
  43bea0:	ldrb	w10, [sp, #72]
  43bea4:	adrp	x13, 490000 <stdout@@GLIBC_2.17+0x4180>
  43bea8:	ldr	x11, [x13, #3168]
  43beac:	add	x9, x9, x24
  43beb0:	udiv	x12, x9, x8
  43beb4:	mul	x10, x12, x10
  43beb8:	msub	w8, w12, w8, w9
  43bebc:	add	x9, x10, x11
  43bec0:	str	x9, [x13, #3168]
  43bec4:	strb	w8, [x14, #3208]
  43bec8:	cbz	x10, 43bed4 <ferror@plt+0x3a144>
  43becc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43bed0:	str	wzr, [x8, #3176]
  43bed4:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43bed8:	mov	w2, #0x5                   	// #5
  43bedc:	mov	x0, xzr
  43bee0:	add	x1, x1, #0x7cc
  43bee4:	bl	401cc0 <dcgettext@plt>
  43bee8:	mov	x25, x0
  43beec:	adrp	x0, 451000 <warn@@Base+0xfc10>
  43bef0:	add	x0, x0, #0x42d
  43bef4:	mov	x1, x24
  43bef8:	bl	436148 <ferror@plt+0x343b8>
  43befc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43bf00:	ldr	x1, [x8, #3168]
  43bf04:	mov	x24, x0
  43bf08:	mov	x0, x19
  43bf0c:	bl	436148 <ferror@plt+0x343b8>
  43bf10:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43bf14:	ldrb	w4, [x8, #3208]
  43bf18:	mov	x3, x0
  43bf1c:	mov	x0, x25
  43bf20:	mov	w1, w28
  43bf24:	mov	x2, x24
  43bf28:	mov	x5, x27
  43bf2c:	bl	401d10 <printf@plt>
  43bf30:	ldrb	w8, [sp, #80]
  43bf34:	ldrsw	x9, [sp, #76]
  43bf38:	adrp	x20, 490000 <stdout@@GLIBC_2.17+0x4180>
  43bf3c:	ldr	w10, [x20, #3192]
  43bf40:	udiv	w11, w28, w8
  43bf44:	msub	w8, w11, w8, w28
  43bf48:	add	x24, x9, x8
  43bf4c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43bf50:	add	w8, w10, w24
  43bf54:	mov	w2, #0x5                   	// #5
  43bf58:	mov	x0, xzr
  43bf5c:	add	x1, x1, #0x805
  43bf60:	str	w8, [x20, #3192]
  43bf64:	bl	401cc0 <dcgettext@plt>
  43bf68:	mov	x25, x0
  43bf6c:	adrp	x0, 473000 <warn@@Base+0x31c10>
  43bf70:	add	x0, x0, #0xbdd
  43bf74:	mov	x1, x24
  43bf78:	bl	436148 <ferror@plt+0x343b8>
  43bf7c:	ldr	w2, [x20, #3192]
  43bf80:	mov	x1, x0
  43bf84:	mov	x0, x25
  43bf88:	bl	401d10 <printf@plt>
  43bf8c:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4180>
  43bf90:	ldr	w8, [x24, #3176]
  43bf94:	cbz	w8, 43bfb8 <ferror@plt+0x3a228>
  43bf98:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43bf9c:	mov	w2, #0x5                   	// #5
  43bfa0:	mov	x0, xzr
  43bfa4:	add	x1, x1, #0x81b
  43bfa8:	bl	401cc0 <dcgettext@plt>
  43bfac:	ldr	w1, [x24, #3176]
  43bfb0:	bl	401d10 <printf@plt>
  43bfb4:	b	43bfc0 <ferror@plt+0x3a230>
  43bfb8:	mov	w0, #0xa                   	// #10
  43bfbc:	bl	401d40 <putchar@plt>
  43bfc0:	ldr	x20, [sp, #24]
  43bfc4:	ldr	w8, [x24, #3176]
  43bfc8:	add	w8, w8, #0x1
  43bfcc:	str	w8, [x24, #3176]
  43bfd0:	b	43bda0 <ferror@plt+0x3a010>
  43bfd4:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43bfd8:	mov	w2, #0x5                   	// #5
  43bfdc:	mov	x0, xzr
  43bfe0:	add	x1, x1, #0x9c5
  43bfe4:	bl	401cc0 <dcgettext@plt>
  43bfe8:	mov	w1, w24
  43bfec:	bl	401d10 <printf@plt>
  43bff0:	cbz	x20, 43c068 <ferror@plt+0x3a2d8>
  43bff4:	add	x8, x24, x20
  43bff8:	ldurb	w8, [x8, #-1]
  43bffc:	cbz	w8, 43c068 <ferror@plt+0x3a2d8>
  43c000:	adrp	x20, 454000 <warn@@Base+0x12c10>
  43c004:	adrp	x28, 473000 <warn@@Base+0x31c10>
  43c008:	add	w25, w8, #0x1
  43c00c:	add	x20, x20, #0x81
  43c010:	add	x28, x28, #0x7c5
  43c014:	add	x3, sp, #0x24
  43c018:	add	x4, sp, #0x20
  43c01c:	mov	x0, x23
  43c020:	mov	x1, x22
  43c024:	mov	w2, wzr
  43c028:	bl	42b410 <ferror@plt+0x29680>
  43c02c:	mov	x24, x0
  43c030:	ldp	w0, w8, [sp, #32]
  43c034:	add	x23, x23, x8
  43c038:	bl	4363b8 <ferror@plt+0x34628>
  43c03c:	mov	x0, x19
  43c040:	mov	x1, x24
  43c044:	bl	436148 <ferror@plt+0x343b8>
  43c048:	cmp	w25, #0x2
  43c04c:	mov	x1, x0
  43c050:	csel	x2, x27, x20, eq  // eq = none
  43c054:	mov	x0, x28
  43c058:	bl	401d10 <printf@plt>
  43c05c:	sub	w25, w25, #0x1
  43c060:	cmp	w25, #0x1
  43c064:	b.gt	43c014 <ferror@plt+0x3a284>
  43c068:	mov	w0, #0xa                   	// #10
  43c06c:	bl	401d40 <putchar@plt>
  43c070:	b	43c288 <ferror@plt+0x3a4f8>
  43c074:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43c078:	mov	w2, #0x5                   	// #5
  43c07c:	mov	x0, xzr
  43c080:	add	x1, x1, #0x827
  43c084:	bl	401cc0 <dcgettext@plt>
  43c088:	bl	401d10 <printf@plt>
  43c08c:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c090:	ldr	w8, [x24, #3176]
  43c094:	cbz	w8, 43c458 <ferror@plt+0x3a6c8>
  43c098:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43c09c:	mov	w2, #0x5                   	// #5
  43c0a0:	mov	x0, xzr
  43c0a4:	add	x1, x1, #0x81b
  43c0a8:	bl	401cc0 <dcgettext@plt>
  43c0ac:	ldr	w1, [x24, #3176]
  43c0b0:	bl	401d10 <printf@plt>
  43c0b4:	b	43bfc4 <ferror@plt+0x3a234>
  43c0b8:	add	x3, sp, #0x24
  43c0bc:	add	x4, sp, #0x20
  43c0c0:	mov	x0, x23
  43c0c4:	mov	x1, x22
  43c0c8:	mov	w2, wzr
  43c0cc:	bl	42b410 <ferror@plt+0x29680>
  43c0d0:	mov	x28, x0
  43c0d4:	ldp	w0, w8, [sp, #32]
  43c0d8:	add	x23, x23, x8
  43c0dc:	bl	4363b8 <ferror@plt+0x34628>
  43c0e0:	ldrb	w8, [sp, #73]
  43c0e4:	cmp	x8, #0x1
  43c0e8:	b.ne	43c3b8 <ferror@plt+0x3a628>  // b.any
  43c0ec:	ldrb	w8, [sp, #72]
  43c0f0:	adrp	x10, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c0f4:	ldr	x9, [x10, #3168]
  43c0f8:	mul	x24, x28, x8
  43c0fc:	add	x8, x24, x9
  43c100:	str	x8, [x10, #3168]
  43c104:	cbz	x24, 43c110 <ferror@plt+0x3a380>
  43c108:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c10c:	str	wzr, [x8, #3176]
  43c110:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43c114:	mov	w2, #0x5                   	// #5
  43c118:	mov	x0, xzr
  43c11c:	add	x1, x1, #0x82e
  43c120:	b	43c2d8 <ferror@plt+0x3a548>
  43c124:	add	x3, sp, #0x24
  43c128:	add	x4, sp, #0x20
  43c12c:	mov	w2, #0x1                   	// #1
  43c130:	mov	x0, x23
  43c134:	mov	x1, x22
  43c138:	bl	42b410 <ferror@plt+0x29680>
  43c13c:	mov	x24, x0
  43c140:	ldp	w0, w8, [sp, #32]
  43c144:	add	x23, x23, x8
  43c148:	bl	4363b8 <ferror@plt+0x34628>
  43c14c:	adrp	x20, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c150:	ldr	w8, [x20, #3192]
  43c154:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43c158:	mov	w2, #0x5                   	// #5
  43c15c:	mov	x0, xzr
  43c160:	add	w8, w8, w24
  43c164:	add	x1, x1, #0x86e
  43c168:	str	w8, [x20, #3192]
  43c16c:	bl	401cc0 <dcgettext@plt>
  43c170:	mov	x25, x0
  43c174:	adrp	x0, 473000 <warn@@Base+0x31c10>
  43c178:	add	x0, x0, #0xbdd
  43c17c:	mov	x1, x24
  43c180:	bl	436148 <ferror@plt+0x343b8>
  43c184:	ldr	w2, [x20, #3192]
  43c188:	ldr	x20, [sp, #24]
  43c18c:	mov	x1, x0
  43c190:	mov	x0, x25
  43c194:	bl	401d10 <printf@plt>
  43c198:	b	43bda0 <ferror@plt+0x3a010>
  43c19c:	add	x3, sp, #0x24
  43c1a0:	add	x4, sp, #0x20
  43c1a4:	mov	x0, x23
  43c1a8:	mov	x1, x22
  43c1ac:	mov	w2, wzr
  43c1b0:	bl	42b410 <ferror@plt+0x29680>
  43c1b4:	mov	x24, x0
  43c1b8:	ldp	w0, w8, [sp, #32]
  43c1bc:	add	x23, x23, x8
  43c1c0:	bl	4363b8 <ferror@plt+0x34628>
  43c1c4:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43c1c8:	mov	w2, #0x5                   	// #5
  43c1cc:	mov	x0, xzr
  43c1d0:	add	x1, x1, #0x88a
  43c1d4:	bl	401cc0 <dcgettext@plt>
  43c1d8:	mov	x25, x0
  43c1dc:	adrp	x0, 451000 <warn@@Base+0xfc10>
  43c1e0:	add	x0, x0, #0x42d
  43c1e4:	mov	x1, x24
  43c1e8:	bl	436148 <ferror@plt+0x343b8>
  43c1ec:	mov	x1, x0
  43c1f0:	mov	x0, x25
  43c1f4:	bl	401d10 <printf@plt>
  43c1f8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c1fc:	str	w24, [x8, #3184]
  43c200:	b	43bda0 <ferror@plt+0x3a010>
  43c204:	add	x3, sp, #0x24
  43c208:	add	x4, sp, #0x20
  43c20c:	mov	x0, x23
  43c210:	mov	x1, x22
  43c214:	mov	w2, wzr
  43c218:	bl	42b410 <ferror@plt+0x29680>
  43c21c:	mov	x24, x0
  43c220:	ldp	w0, w8, [sp, #32]
  43c224:	add	x23, x23, x8
  43c228:	bl	4363b8 <ferror@plt+0x34628>
  43c22c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43c230:	mov	w2, #0x5                   	// #5
  43c234:	mov	x0, xzr
  43c238:	add	x1, x1, #0x8be
  43c23c:	b	43c390 <ferror@plt+0x3a600>
  43c240:	adrp	x20, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c244:	ldr	w8, [x20, #3200]
  43c248:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43c24c:	mov	w2, #0x5                   	// #5
  43c250:	mov	x0, xzr
  43c254:	cmp	w8, #0x0
  43c258:	add	x1, x1, #0x8d2
  43c25c:	cset	w24, eq  // eq = none
  43c260:	bl	401cc0 <dcgettext@plt>
  43c264:	mov	x25, x0
  43c268:	adrp	x0, 473000 <warn@@Base+0x31c10>
  43c26c:	add	x0, x0, #0xbdd
  43c270:	mov	x1, x24
  43c274:	bl	436148 <ferror@plt+0x343b8>
  43c278:	mov	x1, x0
  43c27c:	mov	x0, x25
  43c280:	bl	401d10 <printf@plt>
  43c284:	str	w24, [x20, #3200]
  43c288:	ldr	x20, [sp, #24]
  43c28c:	b	43bda0 <ferror@plt+0x3a010>
  43c290:	ldrb	w10, [sp, #80]
  43c294:	ldrb	w9, [sp, #73]
  43c298:	eor	w8, w8, #0xff
  43c29c:	udiv	w24, w8, w10
  43c2a0:	cbz	x9, 43c464 <ferror@plt+0x3a6d4>
  43c2a4:	ldrb	w8, [sp, #72]
  43c2a8:	adrp	x10, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c2ac:	ldr	x9, [x10, #3168]
  43c2b0:	mul	x24, x8, x24
  43c2b4:	add	x8, x24, x9
  43c2b8:	str	x8, [x10, #3168]
  43c2bc:	cbz	x24, 43c2c8 <ferror@plt+0x3a538>
  43c2c0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c2c4:	str	wzr, [x8, #3176]
  43c2c8:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43c2cc:	mov	w2, #0x5                   	// #5
  43c2d0:	mov	x0, xzr
  43c2d4:	add	x1, x1, #0x8fa
  43c2d8:	bl	401cc0 <dcgettext@plt>
  43c2dc:	mov	x25, x0
  43c2e0:	adrp	x0, 451000 <warn@@Base+0xfc10>
  43c2e4:	add	x0, x0, #0x42d
  43c2e8:	mov	x1, x24
  43c2ec:	bl	436148 <ferror@plt+0x343b8>
  43c2f0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c2f4:	ldr	x1, [x8, #3168]
  43c2f8:	mov	x24, x0
  43c2fc:	mov	x0, x19
  43c300:	bl	436148 <ferror@plt+0x343b8>
  43c304:	mov	x2, x0
  43c308:	mov	x0, x25
  43c30c:	mov	x1, x24
  43c310:	mov	x3, x27
  43c314:	bl	401d10 <printf@plt>
  43c318:	b	43bda0 <ferror@plt+0x3a010>
  43c31c:	add	x25, x28, #0x3
  43c320:	cmp	x25, x22
  43c324:	b.cs	43c448 <ferror@plt+0x3a6b8>  // b.hs, b.nlast
  43c328:	mov	w1, #0x2                   	// #2
  43c32c:	b	43c4d8 <ferror@plt+0x3a748>
  43c330:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43c334:	mov	w2, #0x5                   	// #5
  43c338:	mov	x0, xzr
  43c33c:	add	x1, x1, #0x97a
  43c340:	b	43bd98 <ferror@plt+0x3a008>
  43c344:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43c348:	mov	w2, #0x5                   	// #5
  43c34c:	mov	x0, xzr
  43c350:	add	x1, x1, #0x996
  43c354:	b	43bd98 <ferror@plt+0x3a008>
  43c358:	add	x3, sp, #0x24
  43c35c:	add	x4, sp, #0x20
  43c360:	mov	x0, x23
  43c364:	mov	x1, x22
  43c368:	mov	w2, wzr
  43c36c:	bl	42b410 <ferror@plt+0x29680>
  43c370:	mov	x24, x0
  43c374:	ldp	w0, w8, [sp, #32]
  43c378:	add	x23, x23, x8
  43c37c:	bl	4363b8 <ferror@plt+0x34628>
  43c380:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43c384:	mov	w2, #0x5                   	// #5
  43c388:	mov	x0, xzr
  43c38c:	add	x1, x1, #0x9b4
  43c390:	bl	401cc0 <dcgettext@plt>
  43c394:	mov	x25, x0
  43c398:	adrp	x0, 451000 <warn@@Base+0xfc10>
  43c39c:	add	x0, x0, #0x42d
  43c3a0:	mov	x1, x24
  43c3a4:	bl	436148 <ferror@plt+0x343b8>
  43c3a8:	mov	x1, x0
  43c3ac:	mov	x0, x25
  43c3b0:	bl	401d10 <printf@plt>
  43c3b4:	b	43bda0 <ferror@plt+0x3a010>
  43c3b8:	adrp	x14, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c3bc:	ldrb	w9, [x14, #3208]
  43c3c0:	ldrb	w10, [sp, #72]
  43c3c4:	adrp	x13, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c3c8:	ldr	x11, [x13, #3168]
  43c3cc:	add	x9, x28, x9
  43c3d0:	udiv	x12, x9, x8
  43c3d4:	mul	x10, x12, x10
  43c3d8:	msub	w8, w12, w8, w9
  43c3dc:	add	x9, x11, w10, uxtw
  43c3e0:	str	x9, [x13, #3168]
  43c3e4:	strb	w8, [x14, #3208]
  43c3e8:	cbz	w10, 43c3f4 <ferror@plt+0x3a664>
  43c3ec:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c3f0:	str	wzr, [x8, #3176]
  43c3f4:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43c3f8:	mov	w2, #0x5                   	// #5
  43c3fc:	mov	x0, xzr
  43c400:	add	x1, x1, #0x84c
  43c404:	bl	401cc0 <dcgettext@plt>
  43c408:	mov	x24, x0
  43c40c:	adrp	x0, 451000 <warn@@Base+0xfc10>
  43c410:	add	x0, x0, #0x42d
  43c414:	mov	x1, x28
  43c418:	bl	436148 <ferror@plt+0x343b8>
  43c41c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c420:	ldr	x1, [x8, #3168]
  43c424:	mov	x25, x0
  43c428:	mov	x0, x19
  43c42c:	bl	436148 <ferror@plt+0x343b8>
  43c430:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c434:	ldrb	w3, [x8, #3208]
  43c438:	mov	x2, x0
  43c43c:	mov	x0, x24
  43c440:	mov	x1, x25
  43c444:	b	43c4c8 <ferror@plt+0x3a738>
  43c448:	cmp	x23, x22
  43c44c:	b.cs	43c4d4 <ferror@plt+0x3a744>  // b.hs, b.nlast
  43c450:	sub	w1, w22, w23
  43c454:	b	43c4d8 <ferror@plt+0x3a748>
  43c458:	mov	w0, #0xa                   	// #10
  43c45c:	bl	401d40 <putchar@plt>
  43c460:	b	43bfc4 <ferror@plt+0x3a234>
  43c464:	adrp	x28, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c468:	ldrb	w8, [x28, #3208]
  43c46c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43c470:	mov	w2, #0x5                   	// #5
  43c474:	mov	x0, xzr
  43c478:	add	x8, x8, x24
  43c47c:	udiv	x10, x8, x9
  43c480:	msub	w8, w10, w9, w8
  43c484:	add	x1, x1, #0x921
  43c488:	strb	w8, [x28, #3208]
  43c48c:	bl	401cc0 <dcgettext@plt>
  43c490:	mov	x25, x0
  43c494:	adrp	x0, 451000 <warn@@Base+0xfc10>
  43c498:	add	x0, x0, #0x42d
  43c49c:	mov	x1, x24
  43c4a0:	bl	436148 <ferror@plt+0x343b8>
  43c4a4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c4a8:	ldr	x1, [x8, #3168]
  43c4ac:	mov	x24, x0
  43c4b0:	mov	x0, x19
  43c4b4:	bl	436148 <ferror@plt+0x343b8>
  43c4b8:	ldrb	w3, [x28, #3208]
  43c4bc:	mov	x2, x0
  43c4c0:	mov	x0, x25
  43c4c4:	mov	x1, x24
  43c4c8:	mov	x4, x27
  43c4cc:	bl	401d10 <printf@plt>
  43c4d0:	b	43bda0 <ferror@plt+0x3a010>
  43c4d4:	mov	w1, wzr
  43c4d8:	sub	w8, w1, #0x1
  43c4dc:	cmp	w8, #0x7
  43c4e0:	b.ls	43c4ec <ferror@plt+0x3a75c>  // b.plast
  43c4e4:	mov	x23, xzr
  43c4e8:	b	43c500 <ferror@plt+0x3a770>
  43c4ec:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c4f0:	ldr	x8, [x8, #3328]
  43c4f4:	mov	x0, x23
  43c4f8:	blr	x8
  43c4fc:	mov	x23, x0
  43c500:	adrp	x28, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c504:	ldr	x8, [x28, #3168]
  43c508:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43c50c:	mov	w2, #0x5                   	// #5
  43c510:	mov	x0, xzr
  43c514:	add	x8, x8, x23
  43c518:	str	x8, [x28, #3168]
  43c51c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c520:	add	x1, x1, #0x94c
  43c524:	strb	wzr, [x8, #3208]
  43c528:	bl	401cc0 <dcgettext@plt>
  43c52c:	mov	x24, x0
  43c530:	adrp	x0, 451000 <warn@@Base+0xfc10>
  43c534:	add	x0, x0, #0x42d
  43c538:	mov	x1, x23
  43c53c:	bl	436148 <ferror@plt+0x343b8>
  43c540:	ldr	x1, [x28, #3168]
  43c544:	mov	x23, x0
  43c548:	mov	x0, x19
  43c54c:	bl	436148 <ferror@plt+0x343b8>
  43c550:	mov	x2, x0
  43c554:	mov	x0, x24
  43c558:	mov	x1, x23
  43c55c:	bl	401d10 <printf@plt>
  43c560:	mov	x23, x25
  43c564:	b	43bda0 <ferror@plt+0x3a010>
  43c568:	mov	x23, x28
  43c56c:	mov	w0, #0xa                   	// #10
  43c570:	bl	401d40 <putchar@plt>
  43c574:	mov	w8, wzr
  43c578:	mov	x28, x23
  43c57c:	b	43b78c <ferror@plt+0x399fc>
  43c580:	cmp	w8, #0x3
  43c584:	b.ne	43c590 <ferror@plt+0x3a800>  // b.any
  43c588:	mov	w0, #0x1                   	// #1
  43c58c:	b	43c594 <ferror@plt+0x3a804>
  43c590:	mov	w0, wzr
  43c594:	ldp	x20, x19, [sp, #176]
  43c598:	ldp	x22, x21, [sp, #160]
  43c59c:	ldp	x24, x23, [sp, #144]
  43c5a0:	ldp	x26, x25, [sp, #128]
  43c5a4:	ldp	x28, x27, [sp, #112]
  43c5a8:	ldp	x29, x30, [sp, #96]
  43c5ac:	add	sp, sp, #0xc0
  43c5b0:	ret
  43c5b4:	sub	sp, sp, #0x140
  43c5b8:	stp	x29, x30, [sp, #224]
  43c5bc:	add	x29, sp, #0xe0
  43c5c0:	stur	x1, [x29, #-72]
  43c5c4:	mov	w1, wzr
  43c5c8:	stp	x28, x27, [sp, #240]
  43c5cc:	stp	x26, x25, [sp, #256]
  43c5d0:	stp	x24, x23, [sp, #272]
  43c5d4:	stp	x22, x21, [sp, #288]
  43c5d8:	stp	x20, x19, [sp, #304]
  43c5dc:	str	x4, [sp, #88]
  43c5e0:	mov	x20, x3
  43c5e4:	mov	x25, x2
  43c5e8:	mov	x22, x0
  43c5ec:	bl	435ebc <ferror@plt+0x3412c>
  43c5f0:	mov	w24, #0x18                  	// #24
  43c5f4:	stur	x22, [x29, #-96]
  43c5f8:	cmp	x25, x20
  43c5fc:	b.cs	43dd6c <ferror@plt+0x3bfdc>  // b.hs, b.nlast
  43c600:	ldr	x19, [x22, #16]
  43c604:	adrp	x1, 467000 <warn@@Base+0x25c10>
  43c608:	mov	w2, #0xc                   	// #12
  43c60c:	add	x1, x1, #0x386
  43c610:	mov	x0, x19
  43c614:	bl	401a90 <strncmp@plt>
  43c618:	cbz	w0, 43c6c4 <ferror@plt+0x3a934>
  43c61c:	sub	x3, x29, #0x30
  43c620:	sub	x4, x29, #0x38
  43c624:	mov	x0, x22
  43c628:	mov	x1, x25
  43c62c:	mov	x2, x20
  43c630:	bl	43ddd0 <ferror@plt+0x3c040>
  43c634:	cbz	x0, 43c71c <ferror@plt+0x3a98c>
  43c638:	ldurb	w8, [x29, #-16]
  43c63c:	mov	x19, x0
  43c640:	cbnz	w8, 43c664 <ferror@plt+0x3a8d4>
  43c644:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43c648:	mov	w2, #0x5                   	// #5
  43c64c:	mov	x0, xzr
  43c650:	add	x1, x1, #0x5eb
  43c654:	bl	401cc0 <dcgettext@plt>
  43c658:	bl	4413f0 <warn@@Base>
  43c65c:	mov	w8, #0x1                   	// #1
  43c660:	sturb	w8, [x29, #-16]
  43c664:	ldurb	w0, [x29, #-22]
  43c668:	bl	43dd90 <ferror@plt+0x3c000>
  43c66c:	ldurb	w8, [x29, #-15]
  43c670:	add	x8, x19, x8
  43c674:	sub	x25, x8, #0x1
  43c678:	cmp	x25, x20
  43c67c:	b.cs	43c738 <ferror@plt+0x3a9a8>  // b.hs, b.nlast
  43c680:	ldurh	w8, [x29, #-40]
  43c684:	cmp	w8, #0x5
  43c688:	b.cc	43c76c <ferror@plt+0x3a9dc>  // b.lo, b.ul, b.last
  43c68c:	ldr	x1, [sp, #88]
  43c690:	mov	w0, #0xb                   	// #11
  43c694:	bl	435168 <ferror@plt+0x333d8>
  43c698:	add	x9, x25, #0x1
  43c69c:	sub	w8, w20, w25
  43c6a0:	cmp	x9, x20
  43c6a4:	csinc	w1, w8, wzr, cs  // cs = hs, nlast
  43c6a8:	sub	w8, w1, #0x1
  43c6ac:	cmp	w8, #0x7
  43c6b0:	stur	x9, [x29, #-88]
  43c6b4:	str	x19, [sp, #96]
  43c6b8:	b.ls	43c7e4 <ferror@plt+0x3aa54>  // b.plast
  43c6bc:	mov	x0, xzr
  43c6c0:	b	43c7f4 <ferror@plt+0x3aa64>
  43c6c4:	adrp	x1, 46f000 <warn@@Base+0x2dc10>
  43c6c8:	mov	x0, x19
  43c6cc:	add	x1, x1, #0xa97
  43c6d0:	bl	401bf0 <strcmp@plt>
  43c6d4:	cbz	w0, 43c61c <ferror@plt+0x3a88c>
  43c6d8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c6dc:	add	x8, x8, #0xba8
  43c6e0:	ldp	q0, q1, [x8]
  43c6e4:	ldr	x8, [x8, #32]
  43c6e8:	stur	x20, [x29, #-56]
  43c6ec:	stp	q0, q1, [x29, #-48]
  43c6f0:	tst	w8, #0xff
  43c6f4:	stur	x8, [x29, #-16]
  43c6f8:	b.eq	43c7c0 <ferror@plt+0x3aa30>  // b.none
  43c6fc:	ldurb	w0, [x29, #-22]
  43c700:	bl	43dd90 <ferror@plt+0x3c000>
  43c704:	mov	x27, xzr
  43c708:	stur	xzr, [x29, #-80]
  43c70c:	mov	w28, wzr
  43c710:	mov	x22, xzr
  43c714:	mov	x19, xzr
  43c718:	b	43d1bc <ferror@plt+0x3b42c>
  43c71c:	mov	x27, xzr
  43c720:	stur	xzr, [x29, #-80]
  43c724:	mov	w28, wzr
  43c728:	mov	x22, xzr
  43c72c:	mov	w8, #0x1                   	// #1
  43c730:	mov	x19, x21
  43c734:	b	43d1b8 <ferror@plt+0x3b428>
  43c738:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43c73c:	mov	w2, #0x5                   	// #5
  43c740:	mov	x0, xzr
  43c744:	add	x1, x1, #0xdc7
  43c748:	bl	401cc0 <dcgettext@plt>
  43c74c:	ldurb	w1, [x29, #-15]
  43c750:	bl	4413f0 <warn@@Base>
  43c754:	mov	x27, xzr
  43c758:	stur	xzr, [x29, #-80]
  43c75c:	mov	w28, wzr
  43c760:	mov	x22, xzr
  43c764:	mov	w8, #0x1                   	// #1
  43c768:	b	43d1b8 <ferror@plt+0x3b428>
  43c76c:	ldrb	w8, [x25]
  43c770:	cbz	w8, 43ca60 <ferror@plt+0x3acd0>
  43c774:	cmp	x25, x20
  43c778:	cset	w8, cc  // cc = lo, ul, last
  43c77c:	b.cs	43cf6c <ferror@plt+0x3b1dc>  // b.hs, b.nlast
  43c780:	ldrb	w9, [x25]
  43c784:	cbz	w9, 43cf1c <ferror@plt+0x3b18c>
  43c788:	mov	x27, xzr
  43c78c:	mov	x26, x25
  43c790:	sub	x1, x20, x26
  43c794:	mov	x0, x26
  43c798:	bl	401980 <strnlen@plt>
  43c79c:	add	x8, x0, x26
  43c7a0:	add	x26, x8, #0x1
  43c7a4:	cmp	x26, x20
  43c7a8:	cset	w8, cc  // cc = lo, ul, last
  43c7ac:	b.cs	43cf68 <ferror@plt+0x3b1d8>  // b.hs, b.nlast
  43c7b0:	ldrb	w9, [x26]
  43c7b4:	add	x27, x27, #0x1
  43c7b8:	cbnz	w9, 43c790 <ferror@plt+0x3aa00>
  43c7bc:	b	43cf24 <ferror@plt+0x3b194>
  43c7c0:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43c7c4:	mov	w2, #0x5                   	// #5
  43c7c8:	mov	x0, xzr
  43c7cc:	add	x1, x1, #0x436
  43c7d0:	bl	401cc0 <dcgettext@plt>
  43c7d4:	bl	4413f0 <warn@@Base>
  43c7d8:	mov	x19, xzr
  43c7dc:	mov	w8, #0x1                   	// #1
  43c7e0:	b	43dbf0 <ferror@plt+0x3be60>
  43c7e4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c7e8:	ldr	x8, [x8, #3328]
  43c7ec:	mov	x0, x25
  43c7f0:	blr	x8
  43c7f4:	ldur	x19, [x29, #-88]
  43c7f8:	ands	x27, x0, #0xff
  43c7fc:	b.eq	43c850 <ferror@plt+0x3aac0>  // b.none
  43c800:	ldur	x19, [x29, #-88]
  43c804:	mov	x21, x27
  43c808:	sub	x3, x29, #0x3c
  43c80c:	mov	x0, x19
  43c810:	mov	x1, x20
  43c814:	mov	w2, wzr
  43c818:	mov	x4, xzr
  43c81c:	bl	42b410 <ferror@plt+0x29680>
  43c820:	ldur	w8, [x29, #-60]
  43c824:	sub	x3, x29, #0x3c
  43c828:	mov	x1, x20
  43c82c:	mov	w2, wzr
  43c830:	add	x19, x19, x8
  43c834:	mov	x0, x19
  43c838:	mov	x4, xzr
  43c83c:	bl	42b410 <ferror@plt+0x29680>
  43c840:	ldur	w8, [x29, #-60]
  43c844:	subs	x21, x21, #0x1
  43c848:	add	x19, x19, x8
  43c84c:	b.ne	43c808 <ferror@plt+0x3aa78>  // b.any
  43c850:	sub	x3, x29, #0x3c
  43c854:	sub	x4, x29, #0x40
  43c858:	mov	x0, x19
  43c85c:	mov	x1, x20
  43c860:	mov	w2, wzr
  43c864:	bl	42b410 <ferror@plt+0x29680>
  43c868:	mov	x21, x0
  43c86c:	ldp	w0, w8, [x29, #-64]
  43c870:	add	x25, x19, x8
  43c874:	bl	4363b8 <ferror@plt+0x34628>
  43c878:	cmp	x25, x20
  43c87c:	b.eq	43ca6c <ferror@plt+0x3acdc>  // b.none
  43c880:	lsl	x0, x21, #3
  43c884:	bl	4446ec <warn@@Base+0x32fc>
  43c888:	stur	x0, [x29, #-80]
  43c88c:	str	x21, [sp, #104]
  43c890:	cbz	x21, 43cac0 <ferror@plt+0x3ad30>
  43c894:	mov	x21, xzr
  43c898:	cbz	x27, 43ca44 <ferror@plt+0x3acb4>
  43c89c:	ldur	x19, [x29, #-88]
  43c8a0:	mov	w28, #0x1                   	// #1
  43c8a4:	b	43c934 <ferror@plt+0x3aba4>
  43c8a8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43c8ac:	ldr	x8, [x8, #3328]
  43c8b0:	mov	x0, x25
  43c8b4:	mov	w1, w23
  43c8b8:	blr	x8
  43c8bc:	bl	438530 <ferror@plt+0x367a0>
  43c8c0:	ldur	x8, [x29, #-80]
  43c8c4:	str	x0, [x8, x21, lsl #3]
  43c8c8:	ldur	w8, [x29, #-12]
  43c8cc:	ldurh	w9, [x29, #-40]
  43c8d0:	ldur	x3, [x29, #-72]
  43c8d4:	mov	w10, #0xffffffff            	// #-1
  43c8d8:	str	w10, [sp, #56]
  43c8dc:	mov	w10, #0x9                   	// #9
  43c8e0:	mov	w23, #0x1                   	// #1
  43c8e4:	mov	x0, xzr
  43c8e8:	mov	x1, x24
  43c8ec:	mov	x2, xzr
  43c8f0:	mov	x4, x25
  43c8f4:	mov	x5, x20
  43c8f8:	mov	x6, xzr
  43c8fc:	mov	x7, xzr
  43c900:	strb	w10, [sp, #48]
  43c904:	stp	x22, xzr, [sp, #32]
  43c908:	str	xzr, [sp, #16]
  43c90c:	str	w9, [sp, #8]
  43c910:	str	w23, [sp, #24]
  43c914:	str	x8, [sp]
  43c918:	bl	436778 <ferror@plt+0x349e8>
  43c91c:	mov	x25, x0
  43c920:	cbz	w23, 43ca44 <ferror@plt+0x3acb4>
  43c924:	cmp	x28, x27
  43c928:	add	x28, x28, #0x1
  43c92c:	add	x19, x19, x26
  43c930:	b.cs	43ca44 <ferror@plt+0x3acb4>  // b.hs, b.nlast
  43c934:	sub	x3, x29, #0x3c
  43c938:	sub	x4, x29, #0x40
  43c93c:	mov	x0, x19
  43c940:	mov	x1, x20
  43c944:	mov	w2, wzr
  43c948:	bl	42b410 <ferror@plt+0x29680>
  43c94c:	mov	x23, x0
  43c950:	ldp	w0, w8, [x29, #-64]
  43c954:	add	x19, x19, x8
  43c958:	bl	4363b8 <ferror@plt+0x34628>
  43c95c:	sub	x3, x29, #0x3c
  43c960:	sub	x4, x29, #0x40
  43c964:	mov	x0, x19
  43c968:	mov	x1, x20
  43c96c:	mov	w2, wzr
  43c970:	bl	42b410 <ferror@plt+0x29680>
  43c974:	ldp	w8, w26, [x29, #-64]
  43c978:	mov	x24, x0
  43c97c:	mov	w0, w8
  43c980:	bl	4363b8 <ferror@plt+0x34628>
  43c984:	cmp	x25, x20
  43c988:	b.eq	43c9b0 <ferror@plt+0x3ac20>  // b.none
  43c98c:	cmp	x23, #0x1
  43c990:	b.ne	43c8c8 <ferror@plt+0x3ab38>  // b.any
  43c994:	cmp	x24, #0x1f
  43c998:	b.eq	43c9d4 <ferror@plt+0x3ac44>  // b.none
  43c99c:	cmp	x24, #0x8
  43c9a0:	b.ne	43c8c8 <ferror@plt+0x3ab38>  // b.any
  43c9a4:	ldur	x8, [x29, #-80]
  43c9a8:	str	x25, [x8, x21, lsl #3]
  43c9ac:	b	43c8c8 <ferror@plt+0x3ab38>
  43c9b0:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43c9b4:	mov	w2, #0x5                   	// #5
  43c9b8:	mov	x0, xzr
  43c9bc:	add	x1, x1, #0xdf8
  43c9c0:	bl	401cc0 <dcgettext@plt>
  43c9c4:	bl	4413f0 <warn@@Base>
  43c9c8:	mov	w23, wzr
  43c9cc:	cbnz	w23, 43c924 <ferror@plt+0x3ab94>
  43c9d0:	b	43ca44 <ferror@plt+0x3acb4>
  43c9d4:	ldur	w23, [x29, #-12]
  43c9d8:	cmp	w23, #0x9
  43c9dc:	b.cc	43ca10 <ferror@plt+0x3ac80>  // b.lo, b.ul, b.last
  43c9e0:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  43c9e4:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  43c9e8:	mov	w4, #0x5                   	// #5
  43c9ec:	mov	x0, xzr
  43c9f0:	add	x1, x1, #0x717
  43c9f4:	add	x2, x2, #0x75f
  43c9f8:	mov	x3, x23
  43c9fc:	bl	401c70 <dcngettext@plt>
  43ca00:	mov	w2, #0x8                   	// #8
  43ca04:	mov	w1, w23
  43ca08:	bl	44132c <error@@Base>
  43ca0c:	mov	w23, #0x8                   	// #8
  43ca10:	add	x8, x25, w23, uxtw
  43ca14:	cmp	x8, x20
  43ca18:	b.cc	43ca30 <ferror@plt+0x3aca0>  // b.lo, b.ul, b.last
  43ca1c:	cmp	x25, x20
  43ca20:	b.cs	43ca2c <ferror@plt+0x3ac9c>  // b.hs, b.nlast
  43ca24:	sub	w23, w20, w25
  43ca28:	b	43ca30 <ferror@plt+0x3aca0>
  43ca2c:	mov	w23, wzr
  43ca30:	sub	w8, w23, #0x1
  43ca34:	cmp	w8, #0x7
  43ca38:	b.ls	43c8a8 <ferror@plt+0x3ab18>  // b.plast
  43ca3c:	mov	x0, xzr
  43ca40:	b	43c8bc <ferror@plt+0x3ab2c>
  43ca44:	cmp	x25, x20
  43ca48:	b.eq	43caa8 <ferror@plt+0x3ad18>  // b.none
  43ca4c:	ldr	x8, [sp, #104]
  43ca50:	add	x21, x21, #0x1
  43ca54:	cmp	x21, x8
  43ca58:	b.ne	43c898 <ferror@plt+0x3ab08>  // b.any
  43ca5c:	b	43cac0 <ferror@plt+0x3ad30>
  43ca60:	mov	x27, xzr
  43ca64:	stur	xzr, [x29, #-80]
  43ca68:	b	43cfac <ferror@plt+0x3b21c>
  43ca6c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43ca70:	mov	w2, #0x5                   	// #5
  43ca74:	mov	x0, xzr
  43ca78:	add	x1, x1, #0xdf8
  43ca7c:	bl	401cc0 <dcgettext@plt>
  43ca80:	bl	4413f0 <warn@@Base>
  43ca84:	ldr	x19, [sp, #96]
  43ca88:	mov	w28, wzr
  43ca8c:	mov	x22, xzr
  43ca90:	mov	w8, #0x3                   	// #3
  43ca94:	mov	w24, #0x18                  	// #24
  43ca98:	mov	x27, x21
  43ca9c:	stur	xzr, [x29, #-80]
  43caa0:	cbnz	w8, 43d1b8 <ferror@plt+0x3b428>
  43caa4:	b	43d078 <ferror@plt+0x3b2e8>
  43caa8:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43caac:	mov	w2, #0x5                   	// #5
  43cab0:	mov	x0, xzr
  43cab4:	add	x1, x1, #0xdf8
  43cab8:	bl	401cc0 <dcgettext@plt>
  43cabc:	bl	4413f0 <warn@@Base>
  43cac0:	add	x8, x25, #0x1
  43cac4:	cmp	x8, x20
  43cac8:	str	x8, [sp, #64]
  43cacc:	b.cs	43cae0 <ferror@plt+0x3ad50>  // b.hs, b.nlast
  43cad0:	ldr	x27, [sp, #104]
  43cad4:	mov	w1, #0x1                   	// #1
  43cad8:	mov	w24, #0x18                  	// #24
  43cadc:	b	43cafc <ferror@plt+0x3ad6c>
  43cae0:	ldr	x27, [sp, #104]
  43cae4:	cmp	x25, x20
  43cae8:	mov	w24, #0x18                  	// #24
  43caec:	b.cs	43caf8 <ferror@plt+0x3ad68>  // b.hs, b.nlast
  43caf0:	sub	w1, w20, w25
  43caf4:	b	43cafc <ferror@plt+0x3ad6c>
  43caf8:	mov	w1, wzr
  43cafc:	sub	w8, w1, #0x1
  43cb00:	cmp	w8, #0x7
  43cb04:	b.ls	43cb10 <ferror@plt+0x3ad80>  // b.plast
  43cb08:	mov	x0, xzr
  43cb0c:	b	43cb20 <ferror@plt+0x3ad90>
  43cb10:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43cb14:	ldr	x8, [x8, #3328]
  43cb18:	mov	x0, x25
  43cb1c:	blr	x8
  43cb20:	ldr	x23, [sp, #64]
  43cb24:	ands	x28, x0, #0xff
  43cb28:	b.eq	43cb7c <ferror@plt+0x3adec>  // b.none
  43cb2c:	ldr	x23, [sp, #64]
  43cb30:	mov	x21, x28
  43cb34:	sub	x3, x29, #0x3c
  43cb38:	mov	x0, x23
  43cb3c:	mov	x1, x20
  43cb40:	mov	w2, wzr
  43cb44:	mov	x4, xzr
  43cb48:	bl	42b410 <ferror@plt+0x29680>
  43cb4c:	ldur	w8, [x29, #-60]
  43cb50:	sub	x3, x29, #0x3c
  43cb54:	mov	x1, x20
  43cb58:	mov	w2, wzr
  43cb5c:	add	x19, x23, x8
  43cb60:	mov	x0, x19
  43cb64:	mov	x4, xzr
  43cb68:	bl	42b410 <ferror@plt+0x29680>
  43cb6c:	ldur	w8, [x29, #-60]
  43cb70:	subs	x21, x21, #0x1
  43cb74:	add	x23, x19, x8
  43cb78:	b.ne	43cb34 <ferror@plt+0x3ada4>  // b.any
  43cb7c:	sub	x3, x29, #0x3c
  43cb80:	sub	x4, x29, #0x40
  43cb84:	mov	x0, x23
  43cb88:	mov	x1, x20
  43cb8c:	mov	w2, wzr
  43cb90:	bl	42b410 <ferror@plt+0x29680>
  43cb94:	ldur	w8, [x29, #-60]
  43cb98:	lsr	x9, x0, #32
  43cb9c:	stur	x0, [x29, #-88]
  43cba0:	add	x25, x23, x8
  43cba4:	cbz	x9, 43cbb4 <ferror@plt+0x3ae24>
  43cba8:	ldur	w8, [x29, #-64]
  43cbac:	orr	w8, w8, #0x2
  43cbb0:	stur	w8, [x29, #-64]
  43cbb4:	ldur	w0, [x29, #-64]
  43cbb8:	bl	4363b8 <ferror@plt+0x34628>
  43cbbc:	ldr	x19, [sp, #96]
  43cbc0:	cmp	x25, x20
  43cbc4:	b.eq	43cebc <ferror@plt+0x3b12c>  // b.none
  43cbc8:	ldur	x8, [x29, #-88]
  43cbcc:	mov	w0, #0x1                   	// #1
  43cbd0:	and	x21, x8, #0xffffffff
  43cbd4:	add	x8, x21, x21, lsl #1
  43cbd8:	lsl	x1, x8, #3
  43cbdc:	bl	444720 <warn@@Base+0x3330>
  43cbe0:	mov	x22, x0
  43cbe4:	str	x21, [sp, #80]
  43cbe8:	cbz	x21, 43ceac <ferror@plt+0x3b11c>
  43cbec:	mov	x19, xzr
  43cbf0:	str	x22, [sp, #72]
  43cbf4:	cbz	x28, 43ce88 <ferror@plt+0x3b0f8>
  43cbf8:	madd	x8, x19, x24, x22
  43cbfc:	str	x8, [sp, #112]
  43cc00:	madd	x8, x19, x24, x22
  43cc04:	ldr	x26, [sp, #64]
  43cc08:	ldur	x22, [x29, #-96]
  43cc0c:	add	x8, x8, #0x8
  43cc10:	mov	w24, #0x1                   	// #1
  43cc14:	stur	x8, [x29, #-104]
  43cc18:	b	43cca0 <ferror@plt+0x3af10>
  43cc1c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43cc20:	ldr	x8, [x8, #3328]
  43cc24:	mov	x0, x25
  43cc28:	blr	x8
  43cc2c:	ldur	x8, [x29, #-104]
  43cc30:	str	w0, [x8]
  43cc34:	ldur	w8, [x29, #-12]
  43cc38:	ldurh	w9, [x29, #-40]
  43cc3c:	ldur	x3, [x29, #-72]
  43cc40:	mov	w10, #0xffffffff            	// #-1
  43cc44:	str	w10, [sp, #56]
  43cc48:	mov	w10, #0x9                   	// #9
  43cc4c:	mov	w23, #0x1                   	// #1
  43cc50:	mov	x0, xzr
  43cc54:	mov	x1, x26
  43cc58:	mov	x2, xzr
  43cc5c:	mov	x4, x25
  43cc60:	mov	x5, x20
  43cc64:	mov	x6, xzr
  43cc68:	mov	x7, xzr
  43cc6c:	strb	w10, [sp, #48]
  43cc70:	stp	x22, xzr, [sp, #32]
  43cc74:	str	xzr, [sp, #16]
  43cc78:	str	w9, [sp, #8]
  43cc7c:	str	w23, [sp, #24]
  43cc80:	str	x8, [sp]
  43cc84:	bl	436778 <ferror@plt+0x349e8>
  43cc88:	mov	x25, x0
  43cc8c:	cbz	w23, 43ce88 <ferror@plt+0x3b0f8>
  43cc90:	cmp	x24, x28
  43cc94:	add	x24, x24, #0x1
  43cc98:	add	x26, x27, x21
  43cc9c:	b.cs	43ce88 <ferror@plt+0x3b0f8>  // b.hs, b.nlast
  43cca0:	sub	x3, x29, #0x3c
  43cca4:	sub	x4, x29, #0x40
  43cca8:	mov	x0, x26
  43ccac:	mov	x1, x20
  43ccb0:	mov	w2, wzr
  43ccb4:	bl	42b410 <ferror@plt+0x29680>
  43ccb8:	mov	x23, x0
  43ccbc:	ldp	w0, w8, [x29, #-64]
  43ccc0:	add	x27, x26, x8
  43ccc4:	bl	4363b8 <ferror@plt+0x34628>
  43ccc8:	sub	x3, x29, #0x3c
  43cccc:	sub	x4, x29, #0x40
  43ccd0:	mov	x0, x27
  43ccd4:	mov	x1, x20
  43ccd8:	mov	w2, wzr
  43ccdc:	bl	42b410 <ferror@plt+0x29680>
  43cce0:	ldp	w8, w21, [x29, #-64]
  43cce4:	mov	x26, x0
  43cce8:	mov	w0, w8
  43ccec:	bl	4363b8 <ferror@plt+0x34628>
  43ccf0:	cmp	x25, x20
  43ccf4:	b.eq	43cd24 <ferror@plt+0x3af94>  // b.none
  43ccf8:	cmp	x23, #0x2
  43ccfc:	b.eq	43cd48 <ferror@plt+0x3afb8>  // b.none
  43cd00:	cmp	x23, #0x1
  43cd04:	b.ne	43cc34 <ferror@plt+0x3aea4>  // b.any
  43cd08:	cmp	x26, #0x1f
  43cd0c:	b.eq	43cd74 <ferror@plt+0x3afe4>  // b.none
  43cd10:	cmp	x26, #0x8
  43cd14:	b.ne	43cc34 <ferror@plt+0x3aea4>  // b.any
  43cd18:	ldr	x8, [sp, #112]
  43cd1c:	str	x25, [x8]
  43cd20:	b	43cc34 <ferror@plt+0x3aea4>
  43cd24:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43cd28:	mov	w2, #0x5                   	// #5
  43cd2c:	mov	x0, xzr
  43cd30:	add	x1, x1, #0xb7c
  43cd34:	bl	401cc0 <dcgettext@plt>
  43cd38:	bl	4413f0 <warn@@Base>
  43cd3c:	mov	w23, wzr
  43cd40:	cbnz	w23, 43cc90 <ferror@plt+0x3af00>
  43cd44:	b	43ce88 <ferror@plt+0x3b0f8>
  43cd48:	cmp	x26, #0x5
  43cd4c:	b.eq	43cdcc <ferror@plt+0x3b03c>  // b.none
  43cd50:	cmp	x26, #0xf
  43cd54:	b.eq	43cde0 <ferror@plt+0x3b050>  // b.none
  43cd58:	cmp	x26, #0xb
  43cd5c:	b.ne	43cc34 <ferror@plt+0x3aea4>  // b.any
  43cd60:	add	x8, x25, #0x1
  43cd64:	cmp	x8, x20
  43cd68:	b.cs	43ce20 <ferror@plt+0x3b090>  // b.hs, b.nlast
  43cd6c:	mov	w1, #0x1                   	// #1
  43cd70:	b	43ce34 <ferror@plt+0x3b0a4>
  43cd74:	ldur	w23, [x29, #-12]
  43cd78:	cmp	w23, #0x9
  43cd7c:	b.cc	43cdb0 <ferror@plt+0x3b020>  // b.lo, b.ul, b.last
  43cd80:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  43cd84:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  43cd88:	mov	w4, #0x5                   	// #5
  43cd8c:	mov	x0, xzr
  43cd90:	add	x1, x1, #0x717
  43cd94:	add	x2, x2, #0x75f
  43cd98:	mov	x3, x23
  43cd9c:	bl	401c70 <dcngettext@plt>
  43cda0:	mov	w2, #0x8                   	// #8
  43cda4:	mov	w1, w23
  43cda8:	bl	44132c <error@@Base>
  43cdac:	mov	w23, #0x8                   	// #8
  43cdb0:	add	x8, x25, w23, uxtw
  43cdb4:	cmp	x8, x20
  43cdb8:	b.cc	43ce50 <ferror@plt+0x3b0c0>  // b.lo, b.ul, b.last
  43cdbc:	cmp	x25, x20
  43cdc0:	b.cs	43ce4c <ferror@plt+0x3b0bc>  // b.hs, b.nlast
  43cdc4:	sub	w23, w20, w25
  43cdc8:	b	43ce50 <ferror@plt+0x3b0c0>
  43cdcc:	add	x8, x25, #0x2
  43cdd0:	cmp	x8, x20
  43cdd4:	b.cs	43ce20 <ferror@plt+0x3b090>  // b.hs, b.nlast
  43cdd8:	mov	w1, #0x2                   	// #2
  43cddc:	b	43ce34 <ferror@plt+0x3b0a4>
  43cde0:	sub	x3, x29, #0x3c
  43cde4:	sub	x4, x29, #0x40
  43cde8:	mov	x0, x25
  43cdec:	mov	x1, x20
  43cdf0:	mov	w2, wzr
  43cdf4:	bl	42b410 <ferror@plt+0x29680>
  43cdf8:	ldur	x9, [x29, #-104]
  43cdfc:	lsr	x8, x0, #32
  43ce00:	str	w0, [x9]
  43ce04:	cbz	x8, 43ce14 <ferror@plt+0x3b084>
  43ce08:	ldur	w8, [x29, #-64]
  43ce0c:	orr	w8, w8, #0x2
  43ce10:	stur	w8, [x29, #-64]
  43ce14:	ldur	w0, [x29, #-64]
  43ce18:	bl	4363b8 <ferror@plt+0x34628>
  43ce1c:	b	43cc34 <ferror@plt+0x3aea4>
  43ce20:	cmp	x25, x20
  43ce24:	b.cs	43ce30 <ferror@plt+0x3b0a0>  // b.hs, b.nlast
  43ce28:	sub	w1, w20, w25
  43ce2c:	b	43ce34 <ferror@plt+0x3b0a4>
  43ce30:	mov	w1, wzr
  43ce34:	sub	w8, w1, #0x1
  43ce38:	cmp	w8, #0x8
  43ce3c:	b.cc	43cc1c <ferror@plt+0x3ae8c>  // b.lo, b.ul, b.last
  43ce40:	ldur	x8, [x29, #-104]
  43ce44:	str	wzr, [x8]
  43ce48:	b	43cc34 <ferror@plt+0x3aea4>
  43ce4c:	mov	w23, wzr
  43ce50:	sub	w8, w23, #0x1
  43ce54:	cmp	w8, #0x7
  43ce58:	b.ls	43ce64 <ferror@plt+0x3b0d4>  // b.plast
  43ce5c:	mov	x0, xzr
  43ce60:	b	43ce78 <ferror@plt+0x3b0e8>
  43ce64:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43ce68:	ldr	x8, [x8, #3328]
  43ce6c:	mov	x0, x25
  43ce70:	mov	w1, w23
  43ce74:	blr	x8
  43ce78:	bl	438530 <ferror@plt+0x367a0>
  43ce7c:	ldr	x8, [sp, #112]
  43ce80:	str	x0, [x8]
  43ce84:	b	43cc34 <ferror@plt+0x3aea4>
  43ce88:	cmp	x25, x20
  43ce8c:	b.eq	43cee8 <ferror@plt+0x3b158>  // b.none
  43ce90:	ldp	x22, x8, [sp, #72]
  43ce94:	ldr	x27, [sp, #104]
  43ce98:	add	x19, x19, #0x1
  43ce9c:	mov	w24, #0x18                  	// #24
  43cea0:	cmp	x19, x8
  43cea4:	b.ne	43cbf4 <ferror@plt+0x3ae64>  // b.any
  43cea8:	ldr	x19, [sp, #96]
  43ceac:	ldur	x28, [x29, #-88]
  43ceb0:	mov	w8, wzr
  43ceb4:	cbnz	wzr, 43d1b8 <ferror@plt+0x3b428>
  43ceb8:	b	43d078 <ferror@plt+0x3b2e8>
  43cebc:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43cec0:	mov	w2, #0x5                   	// #5
  43cec4:	mov	x0, xzr
  43cec8:	add	x1, x1, #0xb7c
  43cecc:	bl	401cc0 <dcgettext@plt>
  43ced0:	bl	4413f0 <warn@@Base>
  43ced4:	ldur	x28, [x29, #-88]
  43ced8:	mov	x22, xzr
  43cedc:	mov	w8, #0x3                   	// #3
  43cee0:	cbnz	w8, 43d1b8 <ferror@plt+0x3b428>
  43cee4:	b	43d078 <ferror@plt+0x3b2e8>
  43cee8:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43ceec:	mov	w2, #0x5                   	// #5
  43cef0:	mov	x0, xzr
  43cef4:	add	x1, x1, #0xb7c
  43cef8:	bl	401cc0 <dcgettext@plt>
  43cefc:	bl	4413f0 <warn@@Base>
  43cf00:	ldp	x19, x27, [sp, #96]
  43cf04:	ldur	x28, [x29, #-88]
  43cf08:	ldr	x22, [sp, #72]
  43cf0c:	mov	w8, wzr
  43cf10:	mov	w24, #0x18                  	// #24
  43cf14:	cbnz	wzr, 43d1b8 <ferror@plt+0x3b428>
  43cf18:	b	43d078 <ferror@plt+0x3b2e8>
  43cf1c:	mov	x27, xzr
  43cf20:	mov	x26, x25
  43cf24:	tbz	w8, #0, 43cf68 <ferror@plt+0x3b1d8>
  43cf28:	lsl	x0, x27, #3
  43cf2c:	bl	4446ec <warn@@Base+0x32fc>
  43cf30:	ldrb	w8, [x25]
  43cf34:	stur	x0, [x29, #-80]
  43cf38:	cbz	w8, 43cf94 <ferror@plt+0x3b204>
  43cf3c:	mov	x21, x19
  43cf40:	mov	x19, x0
  43cf44:	sub	x1, x25, x20
  43cf48:	mov	x0, x25
  43cf4c:	str	x25, [x19], #8
  43cf50:	bl	401980 <strnlen@plt>
  43cf54:	add	x25, x0, x25
  43cf58:	ldrb	w8, [x25, #1]!
  43cf5c:	cbnz	w8, 43cf44 <ferror@plt+0x3b1b4>
  43cf60:	mov	x19, x21
  43cf64:	b	43cf94 <ferror@plt+0x3b204>
  43cf68:	mov	x25, x26
  43cf6c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43cf70:	mov	w2, #0x5                   	// #5
  43cf74:	mov	x0, xzr
  43cf78:	add	x1, x1, #0xe12
  43cf7c:	bl	401cc0 <dcgettext@plt>
  43cf80:	bl	4413f0 <warn@@Base>
  43cf84:	mov	x27, xzr
  43cf88:	mov	w8, #0x3                   	// #3
  43cf8c:	mov	x26, x25
  43cf90:	stur	xzr, [x29, #-80]
  43cf94:	cbz	w8, 43cfa8 <ferror@plt+0x3b218>
  43cf98:	mov	w28, wzr
  43cf9c:	mov	x22, xzr
  43cfa0:	mov	x25, x26
  43cfa4:	b	43d1b8 <ferror@plt+0x3b428>
  43cfa8:	mov	x25, x26
  43cfac:	add	x25, x25, #0x1
  43cfb0:	cmp	x25, x20
  43cfb4:	b.cs	43d06c <ferror@plt+0x3b2dc>  // b.hs, b.nlast
  43cfb8:	ldrb	w8, [x25]
  43cfbc:	cbz	w8, 43d06c <ferror@plt+0x3b2dc>
  43cfc0:	cmp	x25, x20
  43cfc4:	cset	w8, cc  // cc = lo, ul, last
  43cfc8:	b.cs	43dd1c <ferror@plt+0x3bf8c>  // b.hs, b.nlast
  43cfcc:	ldrb	w9, [x25]
  43cfd0:	cbz	w9, 43dc00 <ferror@plt+0x3be70>
  43cfd4:	mov	w28, wzr
  43cfd8:	mov	x26, x25
  43cfdc:	sub	x1, x20, x26
  43cfe0:	mov	x0, x26
  43cfe4:	bl	401980 <strnlen@plt>
  43cfe8:	add	x8, x0, x26
  43cfec:	add	x23, x8, #0x1
  43cff0:	sub	x3, x29, #0x3c
  43cff4:	mov	x0, x23
  43cff8:	mov	x1, x20
  43cffc:	mov	w2, wzr
  43d000:	mov	x4, xzr
  43d004:	bl	42b410 <ferror@plt+0x29680>
  43d008:	ldur	w8, [x29, #-60]
  43d00c:	sub	x3, x29, #0x3c
  43d010:	mov	x1, x20
  43d014:	mov	w2, wzr
  43d018:	add	x23, x23, x8
  43d01c:	mov	x0, x23
  43d020:	mov	x4, xzr
  43d024:	bl	42b410 <ferror@plt+0x29680>
  43d028:	ldur	w8, [x29, #-60]
  43d02c:	sub	x3, x29, #0x3c
  43d030:	mov	x1, x20
  43d034:	mov	w2, wzr
  43d038:	add	x23, x23, x8
  43d03c:	mov	x0, x23
  43d040:	mov	x4, xzr
  43d044:	bl	42b410 <ferror@plt+0x29680>
  43d048:	ldur	w8, [x29, #-60]
  43d04c:	add	x26, x23, x8
  43d050:	cmp	x26, x20
  43d054:	cset	w8, cc  // cc = lo, ul, last
  43d058:	b.cs	43dd18 <ferror@plt+0x3bf88>  // b.hs, b.nlast
  43d05c:	ldrb	w9, [x26]
  43d060:	add	w28, w28, #0x1
  43d064:	cbnz	w9, 43cfdc <ferror@plt+0x3b24c>
  43d068:	b	43dc08 <ferror@plt+0x3be78>
  43d06c:	mov	w28, wzr
  43d070:	mov	x22, xzr
  43d074:	add	x25, x25, #0x1
  43d078:	cbz	x22, 43d184 <ferror@plt+0x3b3f4>
  43d07c:	ldur	x8, [x29, #-80]
  43d080:	cbz	x8, 43d0e4 <ferror@plt+0x3b354>
  43d084:	ldr	w23, [x22, #8]
  43d088:	cbz	w23, 43d100 <ferror@plt+0x3b370>
  43d08c:	cbz	x27, 43d10c <ferror@plt+0x3b37c>
  43d090:	cmp	x27, x23
  43d094:	b.cs	43d128 <ferror@plt+0x3b398>  // b.hs, b.nlast
  43d098:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43d09c:	mov	w2, #0x5                   	// #5
  43d0a0:	mov	x0, xzr
  43d0a4:	add	x1, x1, #0xe5c
  43d0a8:	bl	401cc0 <dcgettext@plt>
  43d0ac:	mov	x26, x0
  43d0b0:	adrp	x0, 451000 <warn@@Base+0xfc10>
  43d0b4:	add	x0, x0, #0x42d
  43d0b8:	mov	x1, x27
  43d0bc:	bl	436148 <ferror@plt+0x343b8>
  43d0c0:	mov	x2, x0
  43d0c4:	mov	x0, x26
  43d0c8:	mov	w1, w23
  43d0cc:	bl	4413f0 <warn@@Base>
  43d0d0:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  43d0d4:	mov	w2, #0x5                   	// #5
  43d0d8:	mov	x0, xzr
  43d0dc:	add	x1, x1, #0x744
  43d0e0:	b	43d11c <ferror@plt+0x3b38c>
  43d0e4:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43d0e8:	mov	w2, #0x5                   	// #5
  43d0ec:	mov	x0, xzr
  43d0f0:	add	x1, x1, #0xe53
  43d0f4:	bl	401cc0 <dcgettext@plt>
  43d0f8:	ldr	x1, [x22]
  43d0fc:	b	43d180 <ferror@plt+0x3b3f0>
  43d100:	adrp	x23, 472000 <warn@@Base+0x30c10>
  43d104:	add	x23, x23, #0x53
  43d108:	b	43d134 <ferror@plt+0x3b3a4>
  43d10c:	adrp	x1, 453000 <warn@@Base+0x11c10>
  43d110:	mov	w2, #0x5                   	// #5
  43d114:	mov	x0, xzr
  43d118:	add	x1, x1, #0x14c
  43d11c:	bl	401cc0 <dcgettext@plt>
  43d120:	mov	x23, x0
  43d124:	b	43d134 <ferror@plt+0x3b3a4>
  43d128:	ldur	x9, [x29, #-80]
  43d12c:	sub	w8, w23, #0x1
  43d130:	ldr	x23, [x9, w8, uxtw #3]
  43d134:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d138:	ldr	w8, [x8, #3272]
  43d13c:	cbnz	w8, 43d150 <ferror@plt+0x3b3c0>
  43d140:	mov	x0, x23
  43d144:	bl	401940 <strlen@plt>
  43d148:	cmp	x0, #0x4b
  43d14c:	b.hi	43d174 <ferror@plt+0x3b3e4>  // b.pmore
  43d150:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43d154:	mov	w2, #0x5                   	// #5
  43d158:	mov	x0, xzr
  43d15c:	add	x1, x1, #0xe8b
  43d160:	bl	401cc0 <dcgettext@plt>
  43d164:	ldr	x2, [x22]
  43d168:	mov	x1, x23
  43d16c:	bl	401d10 <printf@plt>
  43d170:	b	43d184 <ferror@plt+0x3b3f4>
  43d174:	ldr	x1, [x22]
  43d178:	adrp	x0, 467000 <warn@@Base+0x25c10>
  43d17c:	add	x0, x0, #0x4a5
  43d180:	bl	401d10 <printf@plt>
  43d184:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43d188:	mov	w2, #0x5                   	// #5
  43d18c:	mov	x0, xzr
  43d190:	add	x1, x1, #0xe97
  43d194:	bl	401cc0 <dcgettext@plt>
  43d198:	bl	401d10 <printf@plt>
  43d19c:	ldp	q0, q1, [x29, #-48]
  43d1a0:	ldur	x9, [x29, #-16]
  43d1a4:	adrp	x10, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d1a8:	mov	w8, wzr
  43d1ac:	add	x10, x10, #0xba8
  43d1b0:	stp	q0, q1, [x10]
  43d1b4:	str	x9, [x10, #32]
  43d1b8:	cbnz	w8, 43dbf0 <ferror@plt+0x3be60>
  43d1bc:	ldur	x23, [x29, #-56]
  43d1c0:	str	x19, [sp, #96]
  43d1c4:	cmp	x25, x23
  43d1c8:	b.cs	43dbc4 <ferror@plt+0x3be34>  // b.hs, b.nlast
  43d1cc:	ldur	x8, [x29, #-80]
  43d1d0:	stur	x28, [x29, #-88]
  43d1d4:	str	x27, [sp, #104]
  43d1d8:	cmp	x8, #0x0
  43d1dc:	cset	w8, eq  // eq = none
  43d1e0:	cmp	x27, #0x0
  43d1e4:	cset	w9, eq  // eq = none
  43d1e8:	orr	w8, w9, w8
  43d1ec:	mov	x9, x25
  43d1f0:	stur	w8, [x29, #-104]
  43d1f4:	b	43d210 <ferror@plt+0x3b480>
  43d1f8:	mov	x0, x26
  43d1fc:	bl	401c10 <free@plt>
  43d200:	ldur	x23, [x29, #-56]
  43d204:	mov	x9, x25
  43d208:	cmp	x25, x23
  43d20c:	b.cs	43dbc4 <ferror@plt+0x3be34>  // b.hs, b.nlast
  43d210:	mov	x19, x9
  43d214:	ldrb	w27, [x19], #1
  43d218:	ldurb	w10, [x29, #-15]
  43d21c:	mov	x25, x19
  43d220:	subs	w8, w27, w10
  43d224:	b.cs	43d314 <ferror@plt+0x3b584>  // b.hs, b.nlast
  43d228:	cmp	w27, #0xc
  43d22c:	b.hi	43d3ac <ferror@plt+0x3b61c>  // b.pmore
  43d230:	adrp	x12, 46d000 <warn@@Base+0x2bc10>
  43d234:	add	x12, x12, #0x712
  43d238:	adr	x11, 43d24c <ferror@plt+0x3b4bc>
  43d23c:	ldrh	w8, [x12, x27, lsl #1]
  43d240:	add	x11, x11, x8, lsl #2
  43d244:	mov	w8, wzr
  43d248:	br	x11
  43d24c:	sub	x3, x29, #0x3c
  43d250:	sub	x4, x29, #0x40
  43d254:	mov	x0, x25
  43d258:	mov	x1, x23
  43d25c:	mov	w2, wzr
  43d260:	bl	42b410 <ferror@plt+0x29680>
  43d264:	ldur	w21, [x29, #-60]
  43d268:	mov	x28, x0
  43d26c:	lsr	x8, x0, #32
  43d270:	cbz	x8, 43d280 <ferror@plt+0x3b4f0>
  43d274:	ldur	w8, [x29, #-64]
  43d278:	orr	w8, w8, #0x2
  43d27c:	stur	w8, [x29, #-64]
  43d280:	ldur	w0, [x29, #-64]
  43d284:	bl	4363b8 <ferror@plt+0x34628>
  43d288:	cbz	w28, 43d66c <ferror@plt+0x3b8dc>
  43d28c:	add	x26, x19, x21
  43d290:	and	x24, x28, #0xffffffff
  43d294:	add	x21, x26, x24
  43d298:	cmp	x21, x23
  43d29c:	b.hi	43d66c <ferror@plt+0x3b8dc>  // b.pmore
  43d2a0:	ldrb	w23, [x26], #1
  43d2a4:	mov	x25, x21
  43d2a8:	sub	w8, w23, #0x1
  43d2ac:	cmp	w8, #0x15
  43d2b0:	neg	w27, w23
  43d2b4:	b.hi	43dacc <ferror@plt+0x3bd3c>  // b.pmore
  43d2b8:	adrp	x11, 46d000 <warn@@Base+0x2bc10>
  43d2bc:	add	x11, x11, #0x72c
  43d2c0:	adr	x9, 43d2d4 <ferror@plt+0x3b544>
  43d2c4:	ldrh	w10, [x11, x8, lsl #1]
  43d2c8:	add	x9, x9, x10, lsl #2
  43d2cc:	mov	w8, wzr
  43d2d0:	br	x9
  43d2d4:	sub	w23, w28, #0x1
  43d2d8:	cmp	w23, #0x9
  43d2dc:	b.cc	43db50 <ferror@plt+0x3bdc0>  // b.lo, b.ul, b.last
  43d2e0:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  43d2e4:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  43d2e8:	mov	w3, w23
  43d2ec:	mov	w4, #0x5                   	// #5
  43d2f0:	mov	x0, xzr
  43d2f4:	add	x1, x1, #0x717
  43d2f8:	add	x2, x2, #0x75f
  43d2fc:	bl	401c70 <dcngettext@plt>
  43d300:	mov	w2, #0x8                   	// #8
  43d304:	mov	w1, w23
  43d308:	mov	w19, #0x8                   	// #8
  43d30c:	bl	44132c <error@@Base>
  43d310:	b	43db54 <ferror@plt+0x3bdc4>
  43d314:	ldurb	w11, [x29, #-23]
  43d318:	ldurb	w9, [x29, #-16]
  43d31c:	and	w10, w8, #0xff
  43d320:	cmp	x11, #0x1
  43d324:	udiv	w10, w10, w9
  43d328:	b.ne	43d34c <ferror@plt+0x3b5bc>  // b.any
  43d32c:	ldurb	w11, [x29, #-24]
  43d330:	adrp	x13, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d334:	ldr	x12, [x13, #3168]
  43d338:	mul	x11, x11, x10
  43d33c:	add	x12, x11, x12
  43d340:	str	x12, [x13, #3168]
  43d344:	cbnz	x11, 43d380 <ferror@plt+0x3b5f0>
  43d348:	b	43d388 <ferror@plt+0x3b5f8>
  43d34c:	adrp	x17, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d350:	ldrb	w12, [x17, #3208]
  43d354:	ldurb	w13, [x29, #-24]
  43d358:	adrp	x16, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d35c:	ldr	x14, [x16, #3168]
  43d360:	add	x12, x12, x10
  43d364:	udiv	x15, x12, x11
  43d368:	mul	x13, x15, x13
  43d36c:	msub	w11, w15, w11, w12
  43d370:	add	x12, x13, x14
  43d374:	str	x12, [x16, #3168]
  43d378:	strb	w11, [x17, #3208]
  43d37c:	cbz	x13, 43d388 <ferror@plt+0x3b5f8>
  43d380:	adrp	x11, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d384:	str	wzr, [x11, #3176]
  43d388:	ldur	w11, [x29, #-20]
  43d38c:	adrp	x13, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d390:	ldr	w12, [x13, #3192]
  43d394:	msub	w8, w10, w9, w8
  43d398:	add	w8, w11, w8, uxtb
  43d39c:	add	w8, w8, w12
  43d3a0:	str	w8, [x13, #3192]
  43d3a4:	mov	w8, #0x1                   	// #1
  43d3a8:	b	43d770 <ferror@plt+0x3b9e0>
  43d3ac:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43d3b0:	mov	w2, #0x5                   	// #5
  43d3b4:	mov	x0, xzr
  43d3b8:	add	x1, x1, #0x9c5
  43d3bc:	bl	401cc0 <dcgettext@plt>
  43d3c0:	mov	w1, w27
  43d3c4:	bl	401d10 <printf@plt>
  43d3c8:	ldr	x8, [sp, #96]
  43d3cc:	adrp	x21, 474000 <warn@@Base+0x32c10>
  43d3d0:	adrp	x24, 454000 <warn@@Base+0x12c10>
  43d3d4:	adrp	x26, 466000 <warn@@Base+0x24c10>
  43d3d8:	adrp	x28, 473000 <warn@@Base+0x31c10>
  43d3dc:	add	x21, x21, #0x6a
  43d3e0:	add	x24, x24, #0x81
  43d3e4:	add	x26, x26, #0x215
  43d3e8:	add	x28, x28, #0x7c5
  43d3ec:	cbz	x8, 43d454 <ferror@plt+0x3b6c4>
  43d3f0:	add	x8, x27, x8
  43d3f4:	ldurb	w8, [x8, #-1]
  43d3f8:	cbz	w8, 43d454 <ferror@plt+0x3b6c4>
  43d3fc:	add	w19, w8, #0x1
  43d400:	sub	x3, x29, #0x3c
  43d404:	sub	x4, x29, #0x40
  43d408:	mov	x0, x25
  43d40c:	mov	x1, x20
  43d410:	mov	w2, wzr
  43d414:	bl	42b410 <ferror@plt+0x29680>
  43d418:	mov	x23, x0
  43d41c:	ldp	w0, w8, [x29, #-64]
  43d420:	add	x25, x25, x8
  43d424:	bl	4363b8 <ferror@plt+0x34628>
  43d428:	mov	x0, x21
  43d42c:	mov	x1, x23
  43d430:	bl	436148 <ferror@plt+0x343b8>
  43d434:	cmp	w19, #0x2
  43d438:	mov	x1, x0
  43d43c:	csel	x2, x26, x24, eq  // eq = none
  43d440:	mov	x0, x28
  43d444:	bl	401d10 <printf@plt>
  43d448:	sub	w19, w19, #0x1
  43d44c:	cmp	w19, #0x1
  43d450:	b.gt	43d400 <ferror@plt+0x3b670>
  43d454:	mov	w0, #0xa                   	// #10
  43d458:	bl	401d40 <putchar@plt>
  43d45c:	b	43d76c <ferror@plt+0x3b9dc>
  43d460:	sub	x3, x29, #0x3c
  43d464:	sub	x4, x29, #0x40
  43d468:	mov	x0, x25
  43d46c:	mov	x1, x20
  43d470:	mov	w2, wzr
  43d474:	bl	42b410 <ferror@plt+0x29680>
  43d478:	mov	x23, x0
  43d47c:	ldp	w0, w8, [x29, #-64]
  43d480:	add	x25, x19, x8
  43d484:	bl	4363b8 <ferror@plt+0x34628>
  43d488:	ldurb	w8, [x29, #-23]
  43d48c:	cmp	x8, #0x1
  43d490:	b.ne	43d688 <ferror@plt+0x3b8f8>  // b.any
  43d494:	ldurb	w8, [x29, #-24]
  43d498:	adrp	x10, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d49c:	ldr	x9, [x10, #3168]
  43d4a0:	mul	x8, x23, x8
  43d4a4:	add	x9, x8, x9
  43d4a8:	str	x9, [x10, #3168]
  43d4ac:	cbnz	x8, 43d710 <ferror@plt+0x3b980>
  43d4b0:	b	43d770 <ferror@plt+0x3b9e0>
  43d4b4:	sub	x3, x29, #0x3c
  43d4b8:	sub	x4, x29, #0x40
  43d4bc:	mov	w2, #0x1                   	// #1
  43d4c0:	mov	x0, x25
  43d4c4:	mov	x1, x20
  43d4c8:	bl	42b410 <ferror@plt+0x29680>
  43d4cc:	ldur	w8, [x29, #-60]
  43d4d0:	mov	x23, x0
  43d4d4:	cmp	x0, w23, sxtw
  43d4d8:	add	x25, x19, x8
  43d4dc:	b.eq	43d4ec <ferror@plt+0x3b75c>  // b.none
  43d4e0:	ldur	w8, [x29, #-64]
  43d4e4:	orr	w8, w8, #0x2
  43d4e8:	stur	w8, [x29, #-64]
  43d4ec:	ldur	w0, [x29, #-64]
  43d4f0:	bl	4363b8 <ferror@plt+0x34628>
  43d4f4:	adrp	x10, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d4f8:	ldr	w9, [x10, #3192]
  43d4fc:	mov	w8, wzr
  43d500:	add	w9, w9, w23
  43d504:	str	w9, [x10, #3192]
  43d508:	b	43d770 <ferror@plt+0x3b9e0>
  43d50c:	sub	x3, x29, #0x3c
  43d510:	sub	x4, x29, #0x40
  43d514:	mov	x0, x25
  43d518:	mov	x1, x20
  43d51c:	mov	w2, wzr
  43d520:	bl	42b410 <ferror@plt+0x29680>
  43d524:	mov	x26, x0
  43d528:	ldp	w0, w8, [x29, #-64]
  43d52c:	add	x25, x19, x8
  43d530:	bl	4363b8 <ferror@plt+0x34628>
  43d534:	ldur	x19, [x29, #-88]
  43d538:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d53c:	sub	w23, w26, #0x1
  43d540:	str	w26, [x8, #3184]
  43d544:	cbz	w19, 43d6c0 <ferror@plt+0x3b930>
  43d548:	mov	x9, x22
  43d54c:	cbz	x22, 43d6c0 <ferror@plt+0x3b930>
  43d550:	cmp	w23, w19
  43d554:	b.cs	43d730 <ferror@plt+0x3b9a0>  // b.hs, b.nlast
  43d558:	mov	w8, #0x18                  	// #24
  43d55c:	umaddl	x19, w23, w8, x9
  43d560:	ldr	w23, [x19, #8]
  43d564:	cbz	w23, 43d994 <ferror@plt+0x3bc04>
  43d568:	ldur	w8, [x29, #-104]
  43d56c:	cbz	w8, 43daf0 <ferror@plt+0x3bd60>
  43d570:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43d574:	mov	w2, #0x5                   	// #5
  43d578:	mov	x0, xzr
  43d57c:	add	x1, x1, #0xf77
  43d580:	bl	401cc0 <dcgettext@plt>
  43d584:	ldr	x1, [x19]
  43d588:	mov	w2, w23
  43d58c:	bl	401d10 <printf@plt>
  43d590:	b	43d76c <ferror@plt+0x3b9dc>
  43d594:	sub	x3, x29, #0x3c
  43d598:	sub	x4, x29, #0x40
  43d59c:	mov	x0, x25
  43d5a0:	mov	x1, x20
  43d5a4:	mov	w2, wzr
  43d5a8:	bl	42b410 <ferror@plt+0x29680>
  43d5ac:	ldp	w0, w8, [x29, #-64]
  43d5b0:	add	x25, x19, x8
  43d5b4:	bl	4363b8 <ferror@plt+0x34628>
  43d5b8:	b	43d76c <ferror@plt+0x3b9dc>
  43d5bc:	adrp	x10, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d5c0:	ldr	w9, [x10, #3200]
  43d5c4:	mov	w8, wzr
  43d5c8:	cmp	w9, #0x0
  43d5cc:	cset	w9, eq  // eq = none
  43d5d0:	str	w9, [x10, #3200]
  43d5d4:	b	43d770 <ferror@plt+0x3b9e0>
  43d5d8:	ldurb	w8, [x29, #-23]
  43d5dc:	ldurb	w9, [x29, #-16]
  43d5e0:	eor	w10, w10, #0xff
  43d5e4:	cmp	w8, #0x1
  43d5e8:	udiv	w9, w10, w9
  43d5ec:	b.ne	43d6d4 <ferror@plt+0x3b944>  // b.any
  43d5f0:	ldurb	w8, [x29, #-24]
  43d5f4:	adrp	x11, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d5f8:	ldr	x10, [x11, #3168]
  43d5fc:	mul	x8, x8, x9
  43d600:	add	x9, x8, x10
  43d604:	str	x9, [x11, #3168]
  43d608:	cbnz	x8, 43d710 <ferror@plt+0x3b980>
  43d60c:	b	43d770 <ferror@plt+0x3b9e0>
  43d610:	add	x21, x9, #0x3
  43d614:	cmp	x21, x20
  43d618:	b.cs	43d720 <ferror@plt+0x3b990>  // b.hs, b.nlast
  43d61c:	mov	w1, #0x2                   	// #2
  43d620:	b	43d94c <ferror@plt+0x3bbbc>
  43d624:	sub	x3, x29, #0x3c
  43d628:	sub	x4, x29, #0x40
  43d62c:	mov	x0, x25
  43d630:	mov	x1, x20
  43d634:	mov	w2, wzr
  43d638:	bl	42b410 <ferror@plt+0x29680>
  43d63c:	mov	x23, x0
  43d640:	ldp	w0, w8, [x29, #-64]
  43d644:	add	x25, x19, x8
  43d648:	bl	4363b8 <ferror@plt+0x34628>
  43d64c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43d650:	mov	w2, #0x5                   	// #5
  43d654:	mov	x0, xzr
  43d658:	add	x1, x1, #0xfd6
  43d65c:	bl	401cc0 <dcgettext@plt>
  43d660:	mov	x1, x23
  43d664:	bl	401d10 <printf@plt>
  43d668:	b	43d76c <ferror@plt+0x3b9dc>
  43d66c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43d670:	mov	w2, #0x5                   	// #5
  43d674:	mov	x0, xzr
  43d678:	add	x1, x1, #0xc1f
  43d67c:	bl	401cc0 <dcgettext@plt>
  43d680:	bl	4413f0 <warn@@Base>
  43d684:	b	43d76c <ferror@plt+0x3b9dc>
  43d688:	adrp	x14, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d68c:	ldrb	w9, [x14, #3208]
  43d690:	ldurb	w10, [x29, #-24]
  43d694:	adrp	x13, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d698:	ldr	x11, [x13, #3168]
  43d69c:	add	x9, x23, x9
  43d6a0:	udiv	x12, x9, x8
  43d6a4:	mul	x10, x12, x10
  43d6a8:	msub	w8, w12, w8, w9
  43d6ac:	add	x9, x11, w10, uxtw
  43d6b0:	str	x9, [x13, #3168]
  43d6b4:	strb	w8, [x14, #3208]
  43d6b8:	cbnz	w10, 43d710 <ferror@plt+0x3b980>
  43d6bc:	b	43d76c <ferror@plt+0x3b9dc>
  43d6c0:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43d6c4:	mov	w2, #0x5                   	// #5
  43d6c8:	mov	x0, xzr
  43d6cc:	add	x1, x1, #0xf07
  43d6d0:	b	43d760 <ferror@plt+0x3b9d0>
  43d6d4:	adrp	x15, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d6d8:	ldrb	w10, [x15, #3208]
  43d6dc:	ldurb	w11, [x29, #-24]
  43d6e0:	adrp	x14, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d6e4:	ldr	x12, [x14, #3168]
  43d6e8:	add	w13, w10, w9
  43d6ec:	add	x9, x10, x9
  43d6f0:	udiv	w10, w13, w8
  43d6f4:	udiv	x13, x9, x8
  43d6f8:	mul	x10, x10, x11
  43d6fc:	msub	w8, w13, w8, w9
  43d700:	add	x9, x12, x10
  43d704:	str	x9, [x14, #3168]
  43d708:	strb	w8, [x15, #3208]
  43d70c:	cbz	w10, 43d76c <ferror@plt+0x3b9dc>
  43d710:	mov	w8, wzr
  43d714:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d718:	str	wzr, [x9, #3176]
  43d71c:	b	43d770 <ferror@plt+0x3b9e0>
  43d720:	cmp	x19, x20
  43d724:	b.cs	43d948 <ferror@plt+0x3bbb8>  // b.hs, b.nlast
  43d728:	sub	w1, w20, w25
  43d72c:	b	43d94c <ferror@plt+0x3bbbc>
  43d730:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43d734:	mov	w2, #0x5                   	// #5
  43d738:	mov	x0, xzr
  43d73c:	add	x1, x1, #0xf24
  43d740:	bl	401cc0 <dcgettext@plt>
  43d744:	mov	w1, w26
  43d748:	mov	w2, w19
  43d74c:	bl	4413f0 <warn@@Base>
  43d750:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43d754:	mov	w2, #0x5                   	// #5
  43d758:	mov	x0, xzr
  43d75c:	add	x1, x1, #0xf48
  43d760:	bl	401cc0 <dcgettext@plt>
  43d764:	mov	w1, w23
  43d768:	bl	401d10 <printf@plt>
  43d76c:	mov	w8, wzr
  43d770:	tbnz	w8, #0, 43d784 <ferror@plt+0x3b9f4>
  43d774:	cmp	w27, #0x1
  43d778:	b.eq	43d784 <ferror@plt+0x3b9f4>  // b.none
  43d77c:	cmn	w27, #0x1
  43d780:	b.ne	43d200 <ferror@plt+0x3b470>  // b.any
  43d784:	cbz	x22, 43d7b0 <ferror@plt+0x3ba20>
  43d788:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d78c:	ldr	w8, [x8, #3184]
  43d790:	sub	w23, w8, #0x1
  43d794:	ldur	x8, [x29, #-88]
  43d798:	cmp	w23, w8
  43d79c:	b.cs	43d7c4 <ferror@plt+0x3ba34>  // b.hs, b.nlast
  43d7a0:	mov	w8, #0x18                  	// #24
  43d7a4:	umull	x8, w23, w8
  43d7a8:	ldr	x28, [x22, x8]
  43d7ac:	b	43d7f8 <ferror@plt+0x3ba68>
  43d7b0:	adrp	x1, 453000 <warn@@Base+0x11c10>
  43d7b4:	mov	w2, #0x5                   	// #5
  43d7b8:	mov	x0, xzr
  43d7bc:	add	x1, x1, #0x14c
  43d7c0:	b	43d7f0 <ferror@plt+0x3ba60>
  43d7c4:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43d7c8:	mov	w2, #0x5                   	// #5
  43d7cc:	mov	x0, xzr
  43d7d0:	add	x1, x1, #0xfe8
  43d7d4:	bl	401cc0 <dcgettext@plt>
  43d7d8:	mov	w1, w23
  43d7dc:	bl	4413f0 <warn@@Base>
  43d7e0:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  43d7e4:	mov	w2, #0x5                   	// #5
  43d7e8:	mov	x0, xzr
  43d7ec:	add	x1, x1, #0x744
  43d7f0:	bl	401cc0 <dcgettext@plt>
  43d7f4:	mov	x28, x0
  43d7f8:	mov	x0, x28
  43d7fc:	bl	401940 <strlen@plt>
  43d800:	mov	x23, x0
  43d804:	cmp	x0, #0x24
  43d808:	b.cc	43d834 <ferror@plt+0x3baa4>  // b.lo, b.ul, b.last
  43d80c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d810:	ldr	w8, [x8, #3272]
  43d814:	cbnz	w8, 43d834 <ferror@plt+0x3baa4>
  43d818:	mov	w0, #0x24                  	// #36
  43d81c:	bl	4446ec <warn@@Base+0x32fc>
  43d820:	add	x8, x28, x23
  43d824:	mov	x26, x0
  43d828:	sub	x1, x8, #0x23
  43d82c:	mov	w2, #0x24                  	// #36
  43d830:	b	43d84c <ferror@plt+0x3babc>
  43d834:	add	x19, x23, #0x1
  43d838:	mov	x0, x19
  43d83c:	bl	4446ec <warn@@Base+0x32fc>
  43d840:	mov	x26, x0
  43d844:	mov	x1, x28
  43d848:	mov	x2, x19
  43d84c:	bl	401cf0 <strncpy@plt>
  43d850:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d854:	ldr	w2, [x9, #3192]
  43d858:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d85c:	ldurb	w8, [x29, #-23]
  43d860:	ldr	x3, [x9, #3168]
  43d864:	cmp	x23, #0x24
  43d868:	b.cc	43d88c <ferror@plt+0x3bafc>  // b.lo, b.ul, b.last
  43d86c:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d870:	ldr	w9, [x9, #3272]
  43d874:	cbz	w9, 43d88c <ferror@plt+0x3bafc>
  43d878:	cmp	w8, #0x1
  43d87c:	b.ne	43d8a8 <ferror@plt+0x3bb18>  // b.any
  43d880:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43d884:	add	x0, x0, #0x37
  43d888:	b	43d89c <ferror@plt+0x3bb0c>
  43d88c:	cmp	w8, #0x1
  43d890:	b.ne	43d8bc <ferror@plt+0x3bb2c>  // b.any
  43d894:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43d898:	add	x0, x0, #0xb
  43d89c:	mov	x1, x26
  43d8a0:	bl	401d10 <printf@plt>
  43d8a4:	b	43d8d4 <ferror@plt+0x3bb44>
  43d8a8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d8ac:	ldrb	w4, [x8, #3208]
  43d8b0:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43d8b4:	add	x0, x0, #0x48
  43d8b8:	b	43d8cc <ferror@plt+0x3bb3c>
  43d8bc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d8c0:	ldrb	w4, [x8, #3208]
  43d8c4:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43d8c8:	add	x0, x0, #0x1f
  43d8cc:	mov	x1, x26
  43d8d0:	bl	401d10 <printf@plt>
  43d8d4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d8d8:	ldr	w1, [x8, #3176]
  43d8dc:	cbz	w1, 43d8f0 <ferror@plt+0x3bb60>
  43d8e0:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43d8e4:	add	x0, x0, #0x5d
  43d8e8:	bl	401d10 <printf@plt>
  43d8ec:	b	43d8fc <ferror@plt+0x3bb6c>
  43d8f0:	adrp	x0, 454000 <warn@@Base+0x12c10>
  43d8f4:	add	x0, x0, #0xe01
  43d8f8:	bl	401d10 <printf@plt>
  43d8fc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d900:	ldr	w8, [x8, #3200]
  43d904:	cbz	w8, 43d914 <ferror@plt+0x3bb84>
  43d908:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43d90c:	add	x0, x0, #0x63
  43d910:	bl	401d10 <printf@plt>
  43d914:	mov	w0, #0xa                   	// #10
  43d918:	bl	401d40 <putchar@plt>
  43d91c:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d920:	ldr	w8, [x9, #3176]
  43d924:	cmn	w27, #0x1
  43d928:	add	w8, w8, #0x1
  43d92c:	str	w8, [x9, #3176]
  43d930:	b.ne	43d1f8 <ferror@plt+0x3b468>  // b.any
  43d934:	ldurb	w0, [x29, #-22]
  43d938:	bl	43dd90 <ferror@plt+0x3c000>
  43d93c:	mov	w0, #0xa                   	// #10
  43d940:	bl	401d40 <putchar@plt>
  43d944:	b	43d1f8 <ferror@plt+0x3b468>
  43d948:	mov	w1, wzr
  43d94c:	sub	w8, w1, #0x1
  43d950:	cmp	w8, #0x7
  43d954:	b.ls	43d960 <ferror@plt+0x3bbd0>  // b.plast
  43d958:	mov	x0, xzr
  43d95c:	b	43d970 <ferror@plt+0x3bbe0>
  43d960:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d964:	ldr	x8, [x8, #3328]
  43d968:	mov	x0, x25
  43d96c:	blr	x8
  43d970:	adrp	x10, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d974:	ldr	x9, [x10, #3168]
  43d978:	mov	w8, wzr
  43d97c:	mov	x25, x21
  43d980:	add	x9, x9, x0
  43d984:	str	x9, [x10, #3168]
  43d988:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d98c:	strb	wzr, [x9, #3208]
  43d990:	b	43d770 <ferror@plt+0x3b9e0>
  43d994:	ldr	x1, [x19]
  43d998:	adrp	x0, 473000 <warn@@Base+0x31c10>
  43d99c:	add	x0, x0, #0xf6b
  43d9a0:	bl	401d10 <printf@plt>
  43d9a4:	b	43d76c <ferror@plt+0x3b9dc>
  43d9a8:	ldur	x19, [x29, #-88]
  43d9ac:	mov	w21, #0x18                  	// #24
  43d9b0:	mov	x0, x22
  43d9b4:	add	w8, w19, #0x1
  43d9b8:	umull	x1, w8, w21
  43d9bc:	str	w8, [sp, #112]
  43d9c0:	bl	444770 <warn@@Base+0x3380>
  43d9c4:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  43d9c8:	ldr	w8, [x9, #3216]
  43d9cc:	mov	x28, x0
  43d9d0:	umaddl	x24, w19, w21, x0
  43d9d4:	mov	x0, x26
  43d9d8:	add	w8, w8, #0x1
  43d9dc:	mov	w23, w19
  43d9e0:	str	w8, [x9, #3216]
  43d9e4:	str	x26, [x24]
  43d9e8:	bl	401940 <strlen@plt>
  43d9ec:	add	x8, x0, x26
  43d9f0:	add	x19, x8, #0x1
  43d9f4:	sub	x3, x29, #0x3c
  43d9f8:	sub	x4, x29, #0x40
  43d9fc:	mov	x0, x19
  43da00:	mov	x1, x25
  43da04:	mov	w2, wzr
  43da08:	bl	42b410 <ferror@plt+0x29680>
  43da0c:	ldur	w8, [x29, #-60]
  43da10:	lsr	x9, x0, #32
  43da14:	str	w0, [x24, #8]
  43da18:	add	x19, x19, x8
  43da1c:	cbz	x9, 43da2c <ferror@plt+0x3bc9c>
  43da20:	ldur	w8, [x29, #-64]
  43da24:	orr	w8, w8, #0x2
  43da28:	stur	w8, [x29, #-64]
  43da2c:	ldur	w0, [x29, #-64]
  43da30:	bl	4363b8 <ferror@plt+0x34628>
  43da34:	sub	x3, x29, #0x3c
  43da38:	sub	x4, x29, #0x40
  43da3c:	mov	x0, x19
  43da40:	mov	x1, x25
  43da44:	mov	w2, wzr
  43da48:	bl	42b410 <ferror@plt+0x29680>
  43da4c:	ldur	w8, [x29, #-60]
  43da50:	madd	x9, x23, x21, x28
  43da54:	lsr	x10, x0, #32
  43da58:	mov	w21, #0x18                  	// #24
  43da5c:	add	x19, x19, x8
  43da60:	str	w0, [x9, #12]
  43da64:	cbz	x10, 43da74 <ferror@plt+0x3bce4>
  43da68:	ldur	w8, [x29, #-64]
  43da6c:	orr	w8, w8, #0x2
  43da70:	stur	w8, [x29, #-64]
  43da74:	ldur	w0, [x29, #-64]
  43da78:	bl	4363b8 <ferror@plt+0x34628>
  43da7c:	sub	x3, x29, #0x3c
  43da80:	sub	x4, x29, #0x40
  43da84:	mov	x0, x19
  43da88:	mov	x1, x25
  43da8c:	mov	w2, wzr
  43da90:	bl	42b410 <ferror@plt+0x29680>
  43da94:	mov	x22, x28
  43da98:	madd	x8, x23, x21, x28
  43da9c:	lsr	x9, x0, #32
  43daa0:	str	w0, [x8, #16]
  43daa4:	cbz	x9, 43dab4 <ferror@plt+0x3bd24>
  43daa8:	ldur	w8, [x29, #-64]
  43daac:	orr	w8, w8, #0x2
  43dab0:	stur	w8, [x29, #-64]
  43dab4:	ldur	w0, [x29, #-64]
  43dab8:	bl	4363b8 <ferror@plt+0x34628>
  43dabc:	ldr	w9, [sp, #112]
  43dac0:	mov	w8, wzr
  43dac4:	stur	x9, [x29, #-88]
  43dac8:	b	43d770 <ferror@plt+0x3b9e0>
  43dacc:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43dad0:	mov	w2, #0x5                   	// #5
  43dad4:	mov	x0, xzr
  43dad8:	add	x1, x1, #0xeed
  43dadc:	bl	401cc0 <dcgettext@plt>
  43dae0:	sub	x2, x26, x19
  43dae4:	mov	w1, w23
  43dae8:	bl	401d10 <printf@plt>
  43daec:	b	43d76c <ferror@plt+0x3b9dc>
  43daf0:	ldr	x21, [sp, #104]
  43daf4:	cmp	x21, x23
  43daf8:	b.cs	43dba4 <ferror@plt+0x3be14>  // b.hs, b.nlast
  43dafc:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43db00:	mov	w2, #0x5                   	// #5
  43db04:	mov	x0, xzr
  43db08:	add	x1, x1, #0xe5c
  43db0c:	bl	401cc0 <dcgettext@plt>
  43db10:	mov	x26, x0
  43db14:	adrp	x0, 451000 <warn@@Base+0xfc10>
  43db18:	add	x0, x0, #0x42d
  43db1c:	mov	x1, x21
  43db20:	bl	436148 <ferror@plt+0x343b8>
  43db24:	mov	x2, x0
  43db28:	mov	x0, x26
  43db2c:	mov	w1, w23
  43db30:	bl	4413f0 <warn@@Base>
  43db34:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43db38:	mov	w2, #0x5                   	// #5
  43db3c:	mov	x0, xzr
  43db40:	add	x1, x1, #0xfa4
  43db44:	bl	401cc0 <dcgettext@plt>
  43db48:	mov	w1, w23
  43db4c:	b	43d768 <ferror@plt+0x3b9d8>
  43db50:	mov	w19, w23
  43db54:	add	x8, x26, w19, uxtw
  43db58:	cmp	x24, #0x1
  43db5c:	csel	w9, w23, wzr, hi  // hi = pmore
  43db60:	cmp	x8, x21
  43db64:	csel	w1, w19, w9, cc  // cc = lo, ul, last
  43db68:	sub	w8, w1, #0x1
  43db6c:	cmp	w8, #0x7
  43db70:	b.ls	43db7c <ferror@plt+0x3bdec>  // b.plast
  43db74:	mov	x0, xzr
  43db78:	b	43db8c <ferror@plt+0x3bdfc>
  43db7c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43db80:	ldr	x8, [x8, #3328]
  43db84:	mov	x0, x26
  43db88:	blr	x8
  43db8c:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  43db90:	str	x0, [x9, #3168]
  43db94:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  43db98:	mov	w8, wzr
  43db9c:	strb	wzr, [x9, #3208]
  43dba0:	b	43d714 <ferror@plt+0x3b984>
  43dba4:	ldur	x9, [x29, #-80]
  43dba8:	sub	w8, w23, #0x1
  43dbac:	ldr	x2, [x19]
  43dbb0:	adrp	x0, 473000 <warn@@Base+0x31c10>
  43dbb4:	ldr	x1, [x9, w8, uxtw #3]
  43dbb8:	add	x0, x0, #0xfcd
  43dbbc:	bl	401d10 <printf@plt>
  43dbc0:	b	43d76c <ferror@plt+0x3b9dc>
  43dbc4:	cbz	x22, 43dbd0 <ferror@plt+0x3be40>
  43dbc8:	mov	x0, x22
  43dbcc:	bl	401c10 <free@plt>
  43dbd0:	ldr	x19, [sp, #96]
  43dbd4:	ldur	x0, [x29, #-80]
  43dbd8:	mov	w24, #0x18                  	// #24
  43dbdc:	cbz	x0, 43dbe4 <ferror@plt+0x3be54>
  43dbe0:	bl	401c10 <free@plt>
  43dbe4:	mov	w0, #0xa                   	// #10
  43dbe8:	bl	401d40 <putchar@plt>
  43dbec:	mov	w8, wzr
  43dbf0:	ldur	x22, [x29, #-96]
  43dbf4:	mov	x21, x19
  43dbf8:	cbnz	w8, 43dd5c <ferror@plt+0x3bfcc>
  43dbfc:	b	43c5f8 <ferror@plt+0x3a868>
  43dc00:	mov	w28, wzr
  43dc04:	mov	x26, x25
  43dc08:	tbz	w8, #0, 43dd18 <ferror@plt+0x3bf88>
  43dc0c:	umull	x0, w28, w24
  43dc10:	bl	4446ec <warn@@Base+0x32fc>
  43dc14:	ldrb	w8, [x25]
  43dc18:	mov	x22, x0
  43dc1c:	cbz	w8, 43dd54 <ferror@plt+0x3bfc4>
  43dc20:	mov	x21, x19
  43dc24:	add	x19, x22, #0x10
  43dc28:	mov	x8, x22
  43dc2c:	b	43dc44 <ferror@plt+0x3beb4>
  43dc30:	ldur	w0, [x29, #-64]
  43dc34:	bl	4363b8 <ferror@plt+0x34628>
  43dc38:	ldrb	w8, [x25]
  43dc3c:	add	x19, x19, #0x18
  43dc40:	cbz	w8, 43dd48 <ferror@plt+0x3bfb8>
  43dc44:	sub	x1, x20, x25
  43dc48:	mov	x0, x25
  43dc4c:	stur	x25, [x19, #-16]
  43dc50:	bl	401980 <strnlen@plt>
  43dc54:	add	x8, x0, x25
  43dc58:	add	x23, x8, #0x1
  43dc5c:	sub	x3, x29, #0x3c
  43dc60:	sub	x4, x29, #0x40
  43dc64:	mov	x0, x23
  43dc68:	mov	x1, x20
  43dc6c:	mov	w2, wzr
  43dc70:	bl	42b410 <ferror@plt+0x29680>
  43dc74:	ldur	w8, [x29, #-60]
  43dc78:	lsr	x9, x0, #32
  43dc7c:	stur	w0, [x19, #-8]
  43dc80:	add	x23, x23, x8
  43dc84:	cbz	x9, 43dc94 <ferror@plt+0x3bf04>
  43dc88:	ldur	w8, [x29, #-64]
  43dc8c:	orr	w8, w8, #0x2
  43dc90:	stur	w8, [x29, #-64]
  43dc94:	ldur	w0, [x29, #-64]
  43dc98:	bl	4363b8 <ferror@plt+0x34628>
  43dc9c:	sub	x3, x29, #0x3c
  43dca0:	sub	x4, x29, #0x40
  43dca4:	mov	x0, x23
  43dca8:	mov	x1, x20
  43dcac:	mov	w2, wzr
  43dcb0:	bl	42b410 <ferror@plt+0x29680>
  43dcb4:	ldur	w8, [x29, #-60]
  43dcb8:	lsr	x9, x0, #32
  43dcbc:	stur	w0, [x19, #-4]
  43dcc0:	add	x23, x23, x8
  43dcc4:	cbz	x9, 43dcd4 <ferror@plt+0x3bf44>
  43dcc8:	ldur	w8, [x29, #-64]
  43dccc:	orr	w8, w8, #0x2
  43dcd0:	stur	w8, [x29, #-64]
  43dcd4:	ldur	w0, [x29, #-64]
  43dcd8:	bl	4363b8 <ferror@plt+0x34628>
  43dcdc:	sub	x3, x29, #0x3c
  43dce0:	sub	x4, x29, #0x40
  43dce4:	mov	x0, x23
  43dce8:	mov	x1, x20
  43dcec:	mov	w2, wzr
  43dcf0:	bl	42b410 <ferror@plt+0x29680>
  43dcf4:	ldur	w8, [x29, #-60]
  43dcf8:	lsr	x9, x0, #32
  43dcfc:	str	w0, [x19]
  43dd00:	add	x25, x23, x8
  43dd04:	cbz	x9, 43dc30 <ferror@plt+0x3bea0>
  43dd08:	ldur	w8, [x29, #-64]
  43dd0c:	orr	w8, w8, #0x2
  43dd10:	stur	w8, [x29, #-64]
  43dd14:	b	43dc30 <ferror@plt+0x3bea0>
  43dd18:	mov	x25, x26
  43dd1c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43dd20:	mov	w2, #0x5                   	// #5
  43dd24:	mov	x0, xzr
  43dd28:	add	x1, x1, #0xe35
  43dd2c:	bl	401cc0 <dcgettext@plt>
  43dd30:	bl	4413f0 <warn@@Base>
  43dd34:	mov	w28, wzr
  43dd38:	mov	x22, xzr
  43dd3c:	mov	w8, #0x3                   	// #3
  43dd40:	cbnz	w8, 43d1b8 <ferror@plt+0x3b428>
  43dd44:	b	43d074 <ferror@plt+0x3b2e4>
  43dd48:	mov	x25, x26
  43dd4c:	mov	x19, x21
  43dd50:	b	43dd40 <ferror@plt+0x3bfb0>
  43dd54:	mov	x25, x26
  43dd58:	b	43dd40 <ferror@plt+0x3bfb0>
  43dd5c:	cmp	w8, #0x3
  43dd60:	b.eq	43dd6c <ferror@plt+0x3bfdc>  // b.none
  43dd64:	mov	w0, wzr
  43dd68:	b	43dd70 <ferror@plt+0x3bfe0>
  43dd6c:	mov	w0, #0x1                   	// #1
  43dd70:	ldp	x20, x19, [sp, #304]
  43dd74:	ldp	x22, x21, [sp, #288]
  43dd78:	ldp	x24, x23, [sp, #272]
  43dd7c:	ldp	x26, x25, [sp, #256]
  43dd80:	ldp	x28, x27, [sp, #240]
  43dd84:	ldp	x29, x30, [sp, #224]
  43dd88:	add	sp, sp, #0x140
  43dd8c:	ret
  43dd90:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43dd94:	mov	w9, #0x1                   	// #1
  43dd98:	str	w9, [x8, #3184]
  43dd9c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43dda0:	str	w9, [x8, #3192]
  43dda4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43dda8:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  43ddac:	str	xzr, [x8, #3168]
  43ddb0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43ddb4:	str	wzr, [x9, #3176]
  43ddb8:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  43ddbc:	strb	wzr, [x8, #3208]
  43ddc0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43ddc4:	str	w0, [x9, #3200]
  43ddc8:	str	wzr, [x8, #3216]
  43ddcc:	ret
  43ddd0:	stp	x29, x30, [sp, #-96]!
  43ddd4:	stp	x24, x23, [sp, #48]
  43ddd8:	add	x24, x1, #0x4
  43dddc:	stp	x22, x21, [sp, #64]
  43dde0:	stp	x20, x19, [sp, #80]
  43dde4:	mov	x19, x4
  43dde8:	mov	x21, x3
  43ddec:	mov	x20, x2
  43ddf0:	mov	x22, x1
  43ddf4:	cmp	x24, x2
  43ddf8:	mov	x23, x0
  43ddfc:	str	x27, [sp, #16]
  43de00:	stp	x26, x25, [sp, #32]
  43de04:	mov	x29, sp
  43de08:	b.cs	43de14 <ferror@plt+0x3c084>  // b.hs, b.nlast
  43de0c:	mov	w1, #0x4                   	// #4
  43de10:	b	43de28 <ferror@plt+0x3c098>
  43de14:	cmp	x22, x20
  43de18:	b.cs	43de24 <ferror@plt+0x3c094>  // b.hs, b.nlast
  43de1c:	sub	w1, w20, w22
  43de20:	b	43de28 <ferror@plt+0x3c098>
  43de24:	mov	w1, wzr
  43de28:	sub	w8, w1, #0x1
  43de2c:	cmp	w8, #0x7
  43de30:	b.ls	43de3c <ferror@plt+0x3c0ac>  // b.plast
  43de34:	mov	x0, xzr
  43de38:	b	43de4c <ferror@plt+0x3c0bc>
  43de3c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43de40:	ldr	x8, [x8, #3328]
  43de44:	mov	x0, x22
  43de48:	blr	x8
  43de4c:	mov	w8, #0xffffffff            	// #-1
  43de50:	cmp	x0, x8
  43de54:	str	x0, [x21]
  43de58:	b.ne	43de98 <ferror@plt+0x3c108>  // b.any
  43de5c:	cmp	x24, x20
  43de60:	add	x25, x22, #0xc
  43de64:	cset	w8, cs  // cs = hs, nlast
  43de68:	cmp	x25, x20
  43de6c:	cset	w9, cc  // cc = lo, ul, last
  43de70:	orr	w8, w9, w8
  43de74:	lsl	w9, w9, #3
  43de78:	sub	w10, w20, w24
  43de7c:	cmp	w8, #0x0
  43de80:	csel	w1, w9, w10, ne  // ne = any
  43de84:	sub	w8, w1, #0x1
  43de88:	cmp	w8, #0x7
  43de8c:	b.ls	43dea4 <ferror@plt+0x3c114>  // b.plast
  43de90:	mov	x0, xzr
  43de94:	b	43deb4 <ferror@plt+0x3c124>
  43de98:	mov	w8, #0x4                   	// #4
  43de9c:	mov	w27, #0x4                   	// #4
  43dea0:	b	43dec4 <ferror@plt+0x3c134>
  43dea4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43dea8:	ldr	x8, [x8, #3328]
  43deac:	mov	x0, x24
  43deb0:	blr	x8
  43deb4:	mov	w8, #0x8                   	// #8
  43deb8:	mov	w27, #0xc                   	// #12
  43debc:	mov	x24, x25
  43dec0:	str	x0, [x21]
  43dec4:	str	w8, [x21, #36]
  43dec8:	ldr	x8, [x21]
  43decc:	ldr	x9, [x23, #48]
  43ded0:	add	x8, x8, x27
  43ded4:	cmp	x8, x9
  43ded8:	b.ls	43df04 <ferror@plt+0x3c174>  // b.plast
  43dedc:	ldr	x8, [x23, #32]
  43dee0:	ldr	w9, [x21, #36]
  43dee4:	mov	x0, x23
  43dee8:	sub	x8, x24, x8
  43deec:	sub	x1, x8, x9
  43def0:	bl	401eac <ferror@plt+0x11c>
  43def4:	cbz	w0, 43e034 <ferror@plt+0x3c2a4>
  43def8:	sub	x8, x20, x22
  43defc:	sub	x8, x8, x27
  43df00:	str	x8, [x21]
  43df04:	add	x25, x24, #0x2
  43df08:	cmp	x25, x20
  43df0c:	b.cs	43df18 <ferror@plt+0x3c188>  // b.hs, b.nlast
  43df10:	mov	w1, #0x2                   	// #2
  43df14:	b	43df2c <ferror@plt+0x3c19c>
  43df18:	cmp	x24, x20
  43df1c:	b.cs	43df28 <ferror@plt+0x3c198>  // b.hs, b.nlast
  43df20:	sub	w1, w20, w24
  43df24:	b	43df2c <ferror@plt+0x3c19c>
  43df28:	mov	w1, wzr
  43df2c:	sub	w8, w1, #0x1
  43df30:	cmp	w8, #0x7
  43df34:	b.ls	43df40 <ferror@plt+0x3c1b0>  // b.plast
  43df38:	mov	w0, wzr
  43df3c:	b	43df50 <ferror@plt+0x3c1c0>
  43df40:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43df44:	ldr	x8, [x8, #3328]
  43df48:	mov	x0, x24
  43df4c:	blr	x8
  43df50:	sub	w8, w0, #0x2
  43df54:	and	w8, w8, #0xffff
  43df58:	cmp	w8, #0x4
  43df5c:	strh	w0, [x21, #8]
  43df60:	b.cs	43e014 <ferror@plt+0x3c284>  // b.hs, b.nlast
  43df64:	and	w8, w0, #0xffff
  43df68:	cmp	w8, #0x5
  43df6c:	b.cc	43e070 <ferror@plt+0x3c2e0>  // b.lo, b.ul, b.last
  43df70:	cmp	x25, x20
  43df74:	add	x26, x24, #0x3
  43df78:	cset	w8, cs  // cs = hs, nlast
  43df7c:	cmp	x26, x20
  43df80:	cset	w9, cc  // cc = lo, ul, last
  43df84:	orr	w8, w9, w8
  43df88:	sub	w10, w20, w25
  43df8c:	cmp	w8, #0x0
  43df90:	csel	w1, w9, w10, ne  // ne = any
  43df94:	sub	w8, w1, #0x1
  43df98:	cmp	w8, #0x7
  43df9c:	b.hi	43dfb0 <ferror@plt+0x3c220>  // b.pmore
  43dfa0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43dfa4:	ldr	x8, [x8, #3328]
  43dfa8:	mov	x0, x25
  43dfac:	blr	x8
  43dfb0:	cmp	x26, x20
  43dfb4:	add	x25, x24, #0x4
  43dfb8:	cset	w8, cs  // cs = hs, nlast
  43dfbc:	cmp	x25, x20
  43dfc0:	cset	w9, cc  // cc = lo, ul, last
  43dfc4:	orr	w8, w9, w8
  43dfc8:	sub	w10, w20, w26
  43dfcc:	cmp	w8, #0x0
  43dfd0:	csel	w1, w9, w10, ne  // ne = any
  43dfd4:	sub	w8, w1, #0x1
  43dfd8:	cmp	w8, #0x7
  43dfdc:	b.ls	43e058 <ferror@plt+0x3c2c8>  // b.plast
  43dfe0:	mov	w0, wzr
  43dfe4:	ands	w24, w0, #0xff
  43dfe8:	b.eq	43e070 <ferror@plt+0x3c2e0>  // b.none
  43dfec:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43dff0:	add	x1, x1, #0xa84
  43dff4:	mov	w2, #0x5                   	// #5
  43dff8:	mov	x0, xzr
  43dffc:	bl	401cc0 <dcgettext@plt>
  43e000:	ldr	x1, [x23, #16]
  43e004:	mov	w2, w24
  43e008:	bl	4413f0 <warn@@Base>
  43e00c:	mov	x23, xzr
  43e010:	b	43e344 <ferror@plt+0x3c5b4>
  43e014:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e018:	add	x1, x1, #0xa40
  43e01c:	mov	w2, #0x5                   	// #5
  43e020:	mov	x0, xzr
  43e024:	bl	401cc0 <dcgettext@plt>
  43e028:	bl	4413f0 <warn@@Base>
  43e02c:	mov	x23, xzr
  43e030:	b	43e344 <ferror@plt+0x3c5b4>
  43e034:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e038:	add	x1, x1, #0x9e9
  43e03c:	mov	w2, #0x5                   	// #5
  43e040:	mov	x0, xzr
  43e044:	bl	401cc0 <dcgettext@plt>
  43e048:	ldr	x1, [x21]
  43e04c:	bl	4413f0 <warn@@Base>
  43e050:	mov	x23, xzr
  43e054:	b	43e344 <ferror@plt+0x3c5b4>
  43e058:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43e05c:	ldr	x8, [x8, #3328]
  43e060:	mov	x0, x26
  43e064:	blr	x8
  43e068:	ands	w24, w0, #0xff
  43e06c:	b.ne	43dfec <ferror@plt+0x3c25c>  // b.any
  43e070:	ldr	w23, [x21, #36]
  43e074:	cmp	w23, #0x9
  43e078:	b.cc	43e0ac <ferror@plt+0x3c31c>  // b.lo, b.ul, b.last
  43e07c:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  43e080:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  43e084:	add	x1, x1, #0x717
  43e088:	add	x2, x2, #0x75f
  43e08c:	mov	w4, #0x5                   	// #5
  43e090:	mov	x0, xzr
  43e094:	mov	x3, x23
  43e098:	bl	401c70 <dcngettext@plt>
  43e09c:	mov	w2, #0x8                   	// #8
  43e0a0:	mov	w1, w23
  43e0a4:	bl	44132c <error@@Base>
  43e0a8:	mov	w23, #0x8                   	// #8
  43e0ac:	add	x8, x25, w23, uxtw
  43e0b0:	cmp	x8, x20
  43e0b4:	b.cc	43e0cc <ferror@plt+0x3c33c>  // b.lo, b.ul, b.last
  43e0b8:	cmp	x25, x20
  43e0bc:	b.cs	43e0c8 <ferror@plt+0x3c338>  // b.hs, b.nlast
  43e0c0:	sub	w23, w20, w25
  43e0c4:	b	43e0cc <ferror@plt+0x3c33c>
  43e0c8:	mov	w23, wzr
  43e0cc:	sub	w8, w23, #0x1
  43e0d0:	cmp	w8, #0x7
  43e0d4:	b.ls	43e0e0 <ferror@plt+0x3c350>  // b.plast
  43e0d8:	mov	x8, xzr
  43e0dc:	b	43e0f8 <ferror@plt+0x3c368>
  43e0e0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43e0e4:	ldr	x8, [x8, #3328]
  43e0e8:	mov	x0, x25
  43e0ec:	mov	w1, w23
  43e0f0:	blr	x8
  43e0f4:	mov	x8, x0
  43e0f8:	ldr	w9, [x21, #36]
  43e0fc:	str	x8, [x21, #16]
  43e100:	add	x0, x25, x9
  43e104:	add	x23, x0, #0x1
  43e108:	cmp	x23, x20
  43e10c:	b.cs	43e118 <ferror@plt+0x3c388>  // b.hs, b.nlast
  43e110:	mov	w1, #0x1                   	// #1
  43e114:	b	43e12c <ferror@plt+0x3c39c>
  43e118:	cmp	x0, x20
  43e11c:	b.cs	43e128 <ferror@plt+0x3c398>  // b.hs, b.nlast
  43e120:	sub	w1, w20, w0
  43e124:	b	43e12c <ferror@plt+0x3c39c>
  43e128:	mov	w1, wzr
  43e12c:	sub	w8, w1, #0x1
  43e130:	cmp	w8, #0x7
  43e134:	b.ls	43e140 <ferror@plt+0x3c3b0>  // b.plast
  43e138:	mov	w0, wzr
  43e13c:	b	43e14c <ferror@plt+0x3c3bc>
  43e140:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43e144:	ldr	x8, [x8, #3328]
  43e148:	blr	x8
  43e14c:	ldrh	w8, [x21, #8]
  43e150:	strb	w0, [x21, #24]
  43e154:	cmp	w8, #0x4
  43e158:	b.cc	43e194 <ferror@plt+0x3c404>  // b.lo, b.ul, b.last
  43e15c:	cmp	x23, x20
  43e160:	add	x24, x23, #0x1
  43e164:	cset	w8, cs  // cs = hs, nlast
  43e168:	cmp	x24, x20
  43e16c:	cset	w9, cc  // cc = lo, ul, last
  43e170:	orr	w8, w9, w8
  43e174:	sub	w10, w20, w23
  43e178:	cmp	w8, #0x0
  43e17c:	csel	w1, w9, w10, ne  // ne = any
  43e180:	sub	w8, w1, #0x1
  43e184:	cmp	w8, #0x7
  43e188:	b.ls	43e1a0 <ferror@plt+0x3c410>  // b.plast
  43e18c:	mov	w0, wzr
  43e190:	b	43e1b0 <ferror@plt+0x3c420>
  43e194:	mov	w8, #0x1                   	// #1
  43e198:	strb	w8, [x21, #25]
  43e19c:	b	43e1c0 <ferror@plt+0x3c430>
  43e1a0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43e1a4:	ldr	x8, [x8, #3328]
  43e1a8:	mov	x0, x23
  43e1ac:	blr	x8
  43e1b0:	tst	w0, #0xff
  43e1b4:	mov	x23, x24
  43e1b8:	strb	w0, [x21, #25]
  43e1bc:	b.eq	43e1e4 <ferror@plt+0x3c454>  // b.none
  43e1c0:	add	x24, x23, #0x1
  43e1c4:	cmp	x24, x20
  43e1c8:	b.cs	43e1d4 <ferror@plt+0x3c444>  // b.hs, b.nlast
  43e1cc:	mov	w1, #0x1                   	// #1
  43e1d0:	b	43e1f4 <ferror@plt+0x3c464>
  43e1d4:	cmp	x23, x20
  43e1d8:	b.cs	43e1f0 <ferror@plt+0x3c460>  // b.hs, b.nlast
  43e1dc:	sub	w1, w20, w23
  43e1e0:	b	43e1f4 <ferror@plt+0x3c464>
  43e1e4:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e1e8:	add	x1, x1, #0xac4
  43e1ec:	b	43e01c <ferror@plt+0x3c28c>
  43e1f0:	mov	w1, wzr
  43e1f4:	sub	w8, w1, #0x1
  43e1f8:	cmp	w8, #0x7
  43e1fc:	b.ls	43e208 <ferror@plt+0x3c478>  // b.plast
  43e200:	mov	w0, wzr
  43e204:	b	43e218 <ferror@plt+0x3c488>
  43e208:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43e20c:	ldr	x8, [x8, #3328]
  43e210:	mov	x0, x23
  43e214:	blr	x8
  43e218:	cmp	x24, x20
  43e21c:	add	x25, x23, #0x2
  43e220:	cset	w8, cs  // cs = hs, nlast
  43e224:	cmp	x25, x20
  43e228:	cset	w9, cc  // cc = lo, ul, last
  43e22c:	orr	w8, w9, w8
  43e230:	sub	w10, w20, w24
  43e234:	cmp	w8, #0x0
  43e238:	csel	w1, w9, w10, ne  // ne = any
  43e23c:	strb	w0, [x21, #26]
  43e240:	cbz	w1, 43e250 <ferror@plt+0x3c4c0>
  43e244:	mov	x0, x24
  43e248:	bl	4417c0 <warn@@Base+0x3d0>
  43e24c:	b	43e254 <ferror@plt+0x3c4c4>
  43e250:	mov	w0, wzr
  43e254:	cmp	x25, x20
  43e258:	add	x24, x23, #0x3
  43e25c:	cset	w8, cs  // cs = hs, nlast
  43e260:	cmp	x24, x20
  43e264:	cset	w9, cc  // cc = lo, ul, last
  43e268:	orr	w8, w9, w8
  43e26c:	sub	w10, w20, w25
  43e270:	cmp	w8, #0x0
  43e274:	csel	w1, w9, w10, ne  // ne = any
  43e278:	sub	w8, w1, #0x1
  43e27c:	cmp	w8, #0x7
  43e280:	str	w0, [x21, #28]
  43e284:	b.ls	43e290 <ferror@plt+0x3c500>  // b.plast
  43e288:	mov	w0, wzr
  43e28c:	b	43e2a0 <ferror@plt+0x3c510>
  43e290:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43e294:	ldr	x8, [x8, #3328]
  43e298:	mov	x0, x25
  43e29c:	blr	x8
  43e2a0:	cmp	x24, x20
  43e2a4:	add	x23, x23, #0x4
  43e2a8:	cset	w8, cs  // cs = hs, nlast
  43e2ac:	cmp	x23, x20
  43e2b0:	cset	w9, cc  // cc = lo, ul, last
  43e2b4:	orr	w8, w9, w8
  43e2b8:	sub	w10, w20, w24
  43e2bc:	cmp	w8, #0x0
  43e2c0:	csel	w1, w9, w10, ne  // ne = any
  43e2c4:	sub	w8, w1, #0x1
  43e2c8:	cmp	w8, #0x7
  43e2cc:	strb	w0, [x21, #32]
  43e2d0:	b.ls	43e2dc <ferror@plt+0x3c54c>  // b.plast
  43e2d4:	mov	w0, wzr
  43e2d8:	b	43e2ec <ferror@plt+0x3c55c>
  43e2dc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43e2e0:	ldr	x8, [x8, #3328]
  43e2e4:	mov	x0, x24
  43e2e8:	blr	x8
  43e2ec:	ldr	x8, [x21]
  43e2f0:	strb	w0, [x21, #33]
  43e2f4:	add	x8, x22, x8
  43e2f8:	add	x8, x8, x27
  43e2fc:	cmp	x8, x20
  43e300:	str	x8, [x19]
  43e304:	b.ls	43e344 <ferror@plt+0x3c5b4>  // b.plast
  43e308:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e30c:	add	x1, x1, #0xaea
  43e310:	mov	w2, #0x5                   	// #5
  43e314:	mov	x0, xzr
  43e318:	bl	401cc0 <dcgettext@plt>
  43e31c:	ldr	x1, [x21]
  43e320:	mov	x21, x0
  43e324:	adrp	x0, 451000 <warn@@Base+0xfc10>
  43e328:	add	x0, x0, #0x42d
  43e32c:	bl	436148 <ferror@plt+0x343b8>
  43e330:	mov	x1, x0
  43e334:	mov	x0, x21
  43e338:	bl	4413f0 <warn@@Base>
  43e33c:	mov	x23, xzr
  43e340:	str	x20, [x19]
  43e344:	mov	x0, x23
  43e348:	ldp	x20, x19, [sp, #80]
  43e34c:	ldp	x22, x21, [sp, #64]
  43e350:	ldp	x24, x23, [sp, #48]
  43e354:	ldp	x26, x25, [sp, #32]
  43e358:	ldr	x27, [sp, #16]
  43e35c:	ldp	x29, x30, [sp], #96
  43e360:	ret
  43e364:	sub	sp, sp, #0x100
  43e368:	add	x8, x0, #0x1
  43e36c:	stp	x29, x30, [sp, #160]
  43e370:	stp	x26, x25, [sp, #192]
  43e374:	stp	x24, x23, [sp, #208]
  43e378:	stp	x22, x21, [sp, #224]
  43e37c:	add	x29, sp, #0xa0
  43e380:	mov	w21, w5
  43e384:	mov	x24, x4
  43e388:	mov	x22, x3
  43e38c:	mov	x23, x2
  43e390:	cmp	x8, x2
  43e394:	mov	x25, x1
  43e398:	stp	x28, x27, [sp, #176]
  43e39c:	stp	x20, x19, [sp, #240]
  43e3a0:	stur	x8, [x29, #-56]
  43e3a4:	b.cs	43e3b0 <ferror@plt+0x3c620>  // b.hs, b.nlast
  43e3a8:	mov	w1, #0x1                   	// #1
  43e3ac:	b	43e3c4 <ferror@plt+0x3c634>
  43e3b0:	cmp	x0, x23
  43e3b4:	b.cs	43e3c0 <ferror@plt+0x3c630>  // b.hs, b.nlast
  43e3b8:	sub	w1, w23, w0
  43e3bc:	b	43e3c4 <ferror@plt+0x3c634>
  43e3c0:	mov	w1, wzr
  43e3c4:	sub	w8, w1, #0x1
  43e3c8:	cmp	w8, #0x7
  43e3cc:	b.ls	43e3d8 <ferror@plt+0x3c648>  // b.plast
  43e3d0:	mov	w8, wzr
  43e3d4:	b	43e3e8 <ferror@plt+0x3c658>
  43e3d8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43e3dc:	ldr	x8, [x8, #3328]
  43e3e0:	blr	x8
  43e3e4:	and	w8, w0, #0xff
  43e3e8:	ldur	x19, [x29, #-56]
  43e3ec:	stur	w8, [x29, #-12]
  43e3f0:	cbz	w8, 43e454 <ferror@plt+0x3c6c4>
  43e3f4:	ldur	x19, [x29, #-56]
  43e3f8:	mov	w20, wzr
  43e3fc:	sub	x3, x29, #0x4
  43e400:	mov	x0, x19
  43e404:	mov	x1, x23
  43e408:	mov	w2, wzr
  43e40c:	mov	x4, xzr
  43e410:	bl	42b410 <ferror@plt+0x29680>
  43e414:	ldur	w8, [x29, #-4]
  43e418:	sub	x3, x29, #0x4
  43e41c:	mov	x1, x23
  43e420:	mov	w2, wzr
  43e424:	add	x19, x19, x8
  43e428:	mov	x0, x19
  43e42c:	mov	x4, xzr
  43e430:	bl	42b410 <ferror@plt+0x29680>
  43e434:	ldur	w8, [x29, #-4]
  43e438:	add	x19, x19, x8
  43e43c:	cmp	x19, x23
  43e440:	b.eq	43e638 <ferror@plt+0x3c8a8>  // b.none
  43e444:	ldur	w8, [x29, #-12]
  43e448:	add	w20, w20, #0x1
  43e44c:	cmp	w8, w20, uxtb
  43e450:	b.hi	43e3fc <ferror@plt+0x3c66c>  // b.pmore
  43e454:	sub	x3, x29, #0x4
  43e458:	sub	x4, x29, #0x8
  43e45c:	mov	x0, x19
  43e460:	mov	x1, x23
  43e464:	mov	w2, wzr
  43e468:	stur	x22, [x29, #-40]
  43e46c:	bl	42b410 <ferror@plt+0x29680>
  43e470:	mov	x26, x0
  43e474:	ldp	w0, w8, [x29, #-8]
  43e478:	add	x19, x19, x8
  43e47c:	bl	4363b8 <ferror@plt+0x34628>
  43e480:	cmp	x19, x23
  43e484:	b.eq	43e7d4 <ferror@plt+0x3ca44>  // b.none
  43e488:	cbz	x26, 43e7e4 <ferror@plt+0x3ca54>
  43e48c:	adrp	x8, 473000 <warn@@Base+0x31c10>
  43e490:	adrp	x9, 473000 <warn@@Base+0x31c10>
  43e494:	add	x8, x8, #0x6f2
  43e498:	add	x9, x9, #0x69f
  43e49c:	cmp	w21, #0x0
  43e4a0:	csel	x1, x9, x8, ne  // ne = any
  43e4a4:	mov	w2, #0x5                   	// #5
  43e4a8:	mov	x0, xzr
  43e4ac:	stur	x24, [x29, #-48]
  43e4b0:	stur	w21, [x29, #-76]
  43e4b4:	bl	401cc0 <dcgettext@plt>
  43e4b8:	sub	x1, x19, x25
  43e4bc:	stur	x25, [x29, #-24]
  43e4c0:	bl	401d10 <printf@plt>
  43e4c4:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e4c8:	add	x1, x1, #0xb94
  43e4cc:	mov	w2, #0x5                   	// #5
  43e4d0:	mov	x0, xzr
  43e4d4:	bl	401cc0 <dcgettext@plt>
  43e4d8:	bl	401d10 <printf@plt>
  43e4dc:	ldur	w25, [x29, #-12]
  43e4e0:	adrp	x22, 473000 <warn@@Base+0x31c10>
  43e4e4:	mov	w21, wzr
  43e4e8:	add	x22, x22, #0xbb8
  43e4ec:	b	43e4fc <ferror@plt+0x3c76c>
  43e4f0:	add	w21, w21, #0x1
  43e4f4:	cmp	w21, #0x2
  43e4f8:	b.eq	43e648 <ferror@plt+0x3c8b8>  // b.none
  43e4fc:	cbz	w25, 43e4f0 <ferror@plt+0x3c760>
  43e500:	ldur	x28, [x29, #-56]
  43e504:	mov	w27, wzr
  43e508:	b	43e550 <ferror@plt+0x3c7c0>
  43e50c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e510:	mov	w2, #0x5                   	// #5
  43e514:	mov	x0, xzr
  43e518:	add	x1, x1, #0xb9c
  43e51c:	bl	401cc0 <dcgettext@plt>
  43e520:	bl	401d10 <printf@plt>
  43e524:	sub	x3, x29, #0x4
  43e528:	mov	x0, x28
  43e52c:	mov	x1, x23
  43e530:	mov	w2, wzr
  43e534:	mov	x4, xzr
  43e538:	bl	42b410 <ferror@plt+0x29680>
  43e53c:	ldur	w8, [x29, #-4]
  43e540:	add	w27, w27, #0x1
  43e544:	cmp	w25, w27, uxtb
  43e548:	add	x28, x28, x8
  43e54c:	b.ls	43e4f0 <ferror@plt+0x3c760>  // b.plast
  43e550:	cmp	w21, #0x1
  43e554:	sub	x3, x29, #0x4
  43e558:	sub	x4, x29, #0x8
  43e55c:	mov	x0, x28
  43e560:	mov	x1, x23
  43e564:	mov	w2, wzr
  43e568:	cset	w24, eq  // eq = none
  43e56c:	bl	42b410 <ferror@plt+0x29680>
  43e570:	mov	x20, x0
  43e574:	ldp	w0, w8, [x29, #-8]
  43e578:	add	x28, x28, x8
  43e57c:	bl	4363b8 <ferror@plt+0x34628>
  43e580:	subs	x8, x20, #0x1
  43e584:	cset	w9, ne  // ne = any
  43e588:	cmp	w24, w9
  43e58c:	b.eq	43e524 <ferror@plt+0x3c794>  // b.none
  43e590:	cmp	x8, #0x4
  43e594:	b.hi	43e5c4 <ferror@plt+0x3c834>  // b.pmore
  43e598:	adrp	x11, 46d000 <warn@@Base+0x2bc10>
  43e59c:	add	x11, x11, #0x758
  43e5a0:	adr	x9, 43e50c <ferror@plt+0x3c77c>
  43e5a4:	ldrb	w10, [x11, x8]
  43e5a8:	add	x9, x9, x10, lsl #2
  43e5ac:	br	x9
  43e5b0:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e5b4:	mov	w2, #0x5                   	// #5
  43e5b8:	mov	x0, xzr
  43e5bc:	add	x1, x1, #0xba2
  43e5c0:	b	43e51c <ferror@plt+0x3c78c>
  43e5c4:	mov	w2, #0x5                   	// #5
  43e5c8:	mov	x0, xzr
  43e5cc:	mov	x1, x22
  43e5d0:	bl	401cc0 <dcgettext@plt>
  43e5d4:	mov	x25, x0
  43e5d8:	adrp	x0, 451000 <warn@@Base+0xfc10>
  43e5dc:	add	x0, x0, #0x42d
  43e5e0:	mov	x1, x20
  43e5e4:	bl	436148 <ferror@plt+0x343b8>
  43e5e8:	mov	x1, x0
  43e5ec:	mov	x0, x25
  43e5f0:	ldur	w25, [x29, #-12]
  43e5f4:	bl	401d10 <printf@plt>
  43e5f8:	b	43e524 <ferror@plt+0x3c794>
  43e5fc:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e600:	mov	w2, #0x5                   	// #5
  43e604:	mov	x0, xzr
  43e608:	add	x1, x1, #0xba7
  43e60c:	b	43e51c <ferror@plt+0x3c78c>
  43e610:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e614:	mov	w2, #0x5                   	// #5
  43e618:	mov	x0, xzr
  43e61c:	add	x1, x1, #0xbad
  43e620:	b	43e51c <ferror@plt+0x3c78c>
  43e624:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e628:	mov	w2, #0x5                   	// #5
  43e62c:	mov	x0, xzr
  43e630:	add	x1, x1, #0xbb3
  43e634:	b	43e51c <ferror@plt+0x3c78c>
  43e638:	cbz	w21, 43e7fc <ferror@plt+0x3ca6c>
  43e63c:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e640:	add	x1, x1, #0xb18
  43e644:	b	43e810 <ferror@plt+0x3ca80>
  43e648:	mov	w0, #0xa                   	// #10
  43e64c:	bl	401d40 <putchar@plt>
  43e650:	ldp	x21, x22, [x29, #-48]
  43e654:	mov	x1, xzr
  43e658:	stur	x26, [x29, #-72]
  43e65c:	adrp	x0, 473000 <warn@@Base+0x31c10>
  43e660:	add	x0, x0, #0xbda
  43e664:	stur	x19, [x29, #-32]
  43e668:	stur	x1, [x29, #-64]
  43e66c:	bl	401d10 <printf@plt>
  43e670:	mov	w24, wzr
  43e674:	b	43e684 <ferror@plt+0x3c8f4>
  43e678:	add	w24, w24, #0x1
  43e67c:	cmp	w24, #0x2
  43e680:	b.eq	43e764 <ferror@plt+0x3c9d4>  // b.none
  43e684:	ldur	x19, [x29, #-32]
  43e688:	cbz	w25, 43e678 <ferror@plt+0x3c8e8>
  43e68c:	ldur	x19, [x29, #-32]
  43e690:	ldur	x20, [x29, #-56]
  43e694:	mov	w26, wzr
  43e698:	cmp	w24, #0x1
  43e69c:	sub	x3, x29, #0x4
  43e6a0:	sub	x4, x29, #0x8
  43e6a4:	mov	x0, x20
  43e6a8:	mov	x1, x23
  43e6ac:	mov	w2, wzr
  43e6b0:	cset	w27, eq  // eq = none
  43e6b4:	bl	42b410 <ferror@plt+0x29680>
  43e6b8:	mov	x25, x0
  43e6bc:	ldp	w0, w8, [x29, #-8]
  43e6c0:	add	x20, x20, x8
  43e6c4:	bl	4363b8 <ferror@plt+0x34628>
  43e6c8:	sub	x3, x29, #0x4
  43e6cc:	sub	x4, x29, #0x8
  43e6d0:	mov	x0, x20
  43e6d4:	mov	x1, x23
  43e6d8:	mov	w2, wzr
  43e6dc:	bl	42b410 <ferror@plt+0x29680>
  43e6e0:	mov	x28, x0
  43e6e4:	ldp	w0, w8, [x29, #-8]
  43e6e8:	add	x20, x20, x8
  43e6ec:	bl	4363b8 <ferror@plt+0x34628>
  43e6f0:	ldr	w8, [x22, #36]
  43e6f4:	ldrh	w9, [x22, #8]
  43e6f8:	ldur	x3, [x29, #-24]
  43e6fc:	cmp	x25, #0x1
  43e700:	ldur	w25, [x29, #-12]
  43e704:	cset	w10, eq  // eq = none
  43e708:	eor	w10, w27, w10
  43e70c:	mov	w12, #0xffffffff            	// #-1
  43e710:	mov	w11, #0x9                   	// #9
  43e714:	mov	x0, xzr
  43e718:	mov	x1, x28
  43e71c:	mov	x2, xzr
  43e720:	mov	x4, x19
  43e724:	mov	x5, x23
  43e728:	mov	x6, xzr
  43e72c:	mov	x7, xzr
  43e730:	str	w12, [sp, #56]
  43e734:	strb	w11, [sp, #48]
  43e738:	stp	x21, xzr, [sp, #32]
  43e73c:	str	w10, [sp, #24]
  43e740:	str	xzr, [sp, #16]
  43e744:	str	w9, [sp, #8]
  43e748:	str	x8, [sp]
  43e74c:	bl	436778 <ferror@plt+0x349e8>
  43e750:	add	w26, w26, #0x1
  43e754:	cmp	w25, w26, uxtb
  43e758:	mov	x19, x0
  43e75c:	b.hi	43e698 <ferror@plt+0x3c908>  // b.pmore
  43e760:	b	43e678 <ferror@plt+0x3c8e8>
  43e764:	cmp	x19, x23
  43e768:	b.eq	43e784 <ferror@plt+0x3c9f4>  // b.none
  43e76c:	mov	w0, #0xa                   	// #10
  43e770:	bl	401d40 <putchar@plt>
  43e774:	ldur	x26, [x29, #-72]
  43e778:	mov	w8, #0x1                   	// #1
  43e77c:	tbnz	w8, #0, 43e7c0 <ferror@plt+0x3ca30>
  43e780:	b	43e7f4 <ferror@plt+0x3ca64>
  43e784:	ldur	w8, [x29, #-76]
  43e788:	ldur	x26, [x29, #-72]
  43e78c:	mov	w2, #0x5                   	// #5
  43e790:	mov	x0, xzr
  43e794:	cbz	w8, 43e7a4 <ferror@plt+0x3ca14>
  43e798:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e79c:	add	x1, x1, #0xbdf
  43e7a0:	b	43e7ac <ferror@plt+0x3ca1c>
  43e7a4:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e7a8:	add	x1, x1, #0xbff
  43e7ac:	bl	401cc0 <dcgettext@plt>
  43e7b0:	bl	4413f0 <warn@@Base>
  43e7b4:	mov	w8, wzr
  43e7b8:	str	x19, [sp, #72]
  43e7bc:	tbz	w8, #0, 43e7f4 <ferror@plt+0x3ca64>
  43e7c0:	ldur	x1, [x29, #-64]
  43e7c4:	add	x1, x1, #0x1
  43e7c8:	cmp	x1, x26
  43e7cc:	b.cc	43e65c <ferror@plt+0x3c8cc>  // b.lo, b.ul, b.last
  43e7d0:	b	43e83c <ferror@plt+0x3caac>
  43e7d4:	cbz	w21, 43e808 <ferror@plt+0x3ca78>
  43e7d8:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e7dc:	add	x1, x1, #0xb64
  43e7e0:	b	43e810 <ferror@plt+0x3ca80>
  43e7e4:	cbz	w21, 43e824 <ferror@plt+0x3ca94>
  43e7e8:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e7ec:	add	x1, x1, #0x67e
  43e7f0:	b	43e82c <ferror@plt+0x3ca9c>
  43e7f4:	ldr	x19, [sp, #72]
  43e7f8:	b	43e83c <ferror@plt+0x3caac>
  43e7fc:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e800:	add	x1, x1, #0xb3e
  43e804:	b	43e810 <ferror@plt+0x3ca80>
  43e808:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e80c:	add	x1, x1, #0xb7c
  43e810:	mov	w2, #0x5                   	// #5
  43e814:	mov	x0, xzr
  43e818:	bl	401cc0 <dcgettext@plt>
  43e81c:	bl	4413f0 <warn@@Base>
  43e820:	b	43e83c <ferror@plt+0x3caac>
  43e824:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e828:	add	x1, x1, #0x6d1
  43e82c:	mov	w2, #0x5                   	// #5
  43e830:	mov	x0, xzr
  43e834:	bl	401cc0 <dcgettext@plt>
  43e838:	bl	401d10 <printf@plt>
  43e83c:	mov	x0, x19
  43e840:	ldp	x20, x19, [sp, #240]
  43e844:	ldp	x22, x21, [sp, #224]
  43e848:	ldp	x24, x23, [sp, #208]
  43e84c:	ldp	x26, x25, [sp, #192]
  43e850:	ldp	x28, x27, [sp, #176]
  43e854:	ldp	x29, x30, [sp, #160]
  43e858:	add	sp, sp, #0x100
  43e85c:	ret
  43e860:	sub	sp, sp, #0x70
  43e864:	stp	x29, x30, [sp, #16]
  43e868:	add	x29, sp, #0x10
  43e86c:	stp	x24, x23, [sp, #64]
  43e870:	stp	x22, x21, [sp, #80]
  43e874:	mov	x22, x2
  43e878:	mov	w24, w1
  43e87c:	sub	x3, x29, #0x4
  43e880:	add	x4, sp, #0x8
  43e884:	mov	x1, x2
  43e888:	mov	w2, wzr
  43e88c:	stp	x28, x27, [sp, #32]
  43e890:	stp	x26, x25, [sp, #48]
  43e894:	stp	x20, x19, [sp, #96]
  43e898:	mov	x23, x0
  43e89c:	bl	42b410 <ferror@plt+0x29680>
  43e8a0:	ldr	w8, [sp, #8]
  43e8a4:	ldur	w19, [x29, #-4]
  43e8a8:	mov	x20, x0
  43e8ac:	mov	w0, w8
  43e8b0:	bl	4363b8 <ferror@plt+0x34628>
  43e8b4:	cbz	x20, 43e8d0 <ferror@plt+0x3cb40>
  43e8b8:	add	x26, x23, x19
  43e8bc:	cmp	x26, x22
  43e8c0:	b.eq	43e8d0 <ferror@plt+0x3cb40>  // b.none
  43e8c4:	sub	x8, x22, x26
  43e8c8:	cmp	x20, x8
  43e8cc:	b.ls	43e8ec <ferror@plt+0x3cb5c>  // b.plast
  43e8d0:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e8d4:	add	x1, x1, #0xc1f
  43e8d8:	mov	w2, #0x5                   	// #5
  43e8dc:	mov	x0, xzr
  43e8e0:	bl	401cc0 <dcgettext@plt>
  43e8e4:	bl	4413f0 <warn@@Base>
  43e8e8:	b	43ec64 <ferror@plt+0x3ced4>
  43e8ec:	mov	x21, x26
  43e8f0:	ldrb	w25, [x21], #1
  43e8f4:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e8f8:	add	x1, x1, #0xc4b
  43e8fc:	mov	w2, #0x5                   	// #5
  43e900:	mov	x0, xzr
  43e904:	bl	401cc0 <dcgettext@plt>
  43e908:	mov	w1, w25
  43e90c:	bl	401d10 <printf@plt>
  43e910:	sub	w8, w25, #0x1
  43e914:	cmp	w8, #0x7f
  43e918:	b.hi	43eae0 <ferror@plt+0x3cd50>  // b.pmore
  43e91c:	adrp	x9, 46d000 <warn@@Base+0x2bc10>
  43e920:	add	x9, x9, #0x75d
  43e924:	adr	x10, 43e934 <ferror@plt+0x3cba4>
  43e928:	ldrb	w11, [x9, x8]
  43e92c:	add	x10, x10, x11, lsl #2
  43e930:	br	x10
  43e934:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e938:	add	x1, x1, #0xc62
  43e93c:	mov	w2, #0x5                   	// #5
  43e940:	mov	x0, xzr
  43e944:	bl	401cc0 <dcgettext@plt>
  43e948:	bl	401d10 <printf@plt>
  43e94c:	mov	w0, w24
  43e950:	bl	43dd90 <ferror@plt+0x3c000>
  43e954:	b	43ec60 <ferror@plt+0x3ced0>
  43e958:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e95c:	add	x1, x1, #0xcbc
  43e960:	mov	w2, #0x5                   	// #5
  43e964:	mov	x0, xzr
  43e968:	bl	401cc0 <dcgettext@plt>
  43e96c:	bl	401d10 <printf@plt>
  43e970:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43e974:	add	x1, x1, #0x719
  43e978:	mov	w2, #0x5                   	// #5
  43e97c:	mov	x0, xzr
  43e980:	bl	401cc0 <dcgettext@plt>
  43e984:	bl	401d10 <printf@plt>
  43e988:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43e98c:	ldr	w9, [x8, #3216]
  43e990:	adrp	x0, 473000 <warn@@Base+0x31c10>
  43e994:	add	x0, x0, #0xcd9
  43e998:	add	w1, w9, #0x1
  43e99c:	str	w1, [x8, #3216]
  43e9a0:	bl	401d10 <printf@plt>
  43e9a4:	sub	x1, x22, x21
  43e9a8:	mov	x0, x21
  43e9ac:	bl	401980 <strnlen@plt>
  43e9b0:	add	x8, x0, x21
  43e9b4:	add	x25, x8, #0x1
  43e9b8:	mov	x24, x0
  43e9bc:	sub	x3, x29, #0x4
  43e9c0:	add	x4, sp, #0x8
  43e9c4:	mov	x0, x25
  43e9c8:	mov	x1, x22
  43e9cc:	mov	w2, wzr
  43e9d0:	bl	42b410 <ferror@plt+0x29680>
  43e9d4:	mov	x26, x0
  43e9d8:	ldur	w8, [x29, #-4]
  43e9dc:	ldr	w0, [sp, #8]
  43e9e0:	add	x25, x25, x8
  43e9e4:	bl	4363b8 <ferror@plt+0x34628>
  43e9e8:	adrp	x27, 451000 <warn@@Base+0xfc10>
  43e9ec:	add	x27, x27, #0x42d
  43e9f0:	mov	x0, x27
  43e9f4:	mov	x1, x26
  43e9f8:	bl	436148 <ferror@plt+0x343b8>
  43e9fc:	adrp	x26, 467000 <warn@@Base+0x25c10>
  43ea00:	add	x26, x26, #0x71e
  43ea04:	mov	x1, x0
  43ea08:	mov	x0, x26
  43ea0c:	bl	401d10 <printf@plt>
  43ea10:	sub	x3, x29, #0x4
  43ea14:	add	x4, sp, #0x8
  43ea18:	mov	x0, x25
  43ea1c:	mov	x1, x22
  43ea20:	mov	w2, wzr
  43ea24:	bl	42b410 <ferror@plt+0x29680>
  43ea28:	mov	x28, x0
  43ea2c:	ldur	w8, [x29, #-4]
  43ea30:	ldr	w0, [sp, #8]
  43ea34:	add	x25, x25, x8
  43ea38:	bl	4363b8 <ferror@plt+0x34628>
  43ea3c:	mov	x0, x27
  43ea40:	mov	x1, x28
  43ea44:	bl	436148 <ferror@plt+0x343b8>
  43ea48:	mov	x1, x0
  43ea4c:	mov	x0, x26
  43ea50:	bl	401d10 <printf@plt>
  43ea54:	sub	x3, x29, #0x4
  43ea58:	add	x4, sp, #0x8
  43ea5c:	mov	x0, x25
  43ea60:	mov	x1, x22
  43ea64:	mov	w2, wzr
  43ea68:	bl	42b410 <ferror@plt+0x29680>
  43ea6c:	mov	x28, x0
  43ea70:	ldur	w8, [x29, #-4]
  43ea74:	ldr	w0, [sp, #8]
  43ea78:	add	x25, x25, x8
  43ea7c:	bl	4363b8 <ferror@plt+0x34628>
  43ea80:	mov	x0, x27
  43ea84:	mov	x1, x28
  43ea88:	bl	436148 <ferror@plt+0x343b8>
  43ea8c:	mov	x1, x0
  43ea90:	mov	x0, x26
  43ea94:	bl	401d10 <printf@plt>
  43ea98:	adrp	x0, 473000 <warn@@Base+0x31c10>
  43ea9c:	add	x0, x0, #0xce0
  43eaa0:	mov	w1, w24
  43eaa4:	mov	x2, x21
  43eaa8:	bl	401d10 <printf@plt>
  43eaac:	cmp	x25, x22
  43eab0:	b.eq	43eac4 <ferror@plt+0x3cd34>  // b.none
  43eab4:	sub	x8, x25, x23
  43eab8:	add	x9, x20, x19
  43eabc:	cmp	x8, x9
  43eac0:	b.eq	43ec60 <ferror@plt+0x3ced0>  // b.none
  43eac4:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43eac8:	add	x1, x1, #0xce7
  43eacc:	mov	w2, #0x5                   	// #5
  43ead0:	mov	x0, xzr
  43ead4:	bl	401cc0 <dcgettext@plt>
  43ead8:	bl	4413f0 <warn@@Base>
  43eadc:	b	43ec60 <ferror@plt+0x3ced0>
  43eae0:	sxtb	w8, w25
  43eae4:	adrp	x9, 473000 <warn@@Base+0x31c10>
  43eae8:	adrp	x10, 473000 <warn@@Base+0x31c10>
  43eaec:	add	x9, x9, #0xdb1
  43eaf0:	add	x10, x10, #0xda2
  43eaf4:	cmp	w8, #0x0
  43eaf8:	csel	x1, x10, x9, lt  // lt = tstop
  43eafc:	mov	w2, #0x5                   	// #5
  43eb00:	mov	x0, xzr
  43eb04:	sub	w22, w20, #0x1
  43eb08:	bl	401cc0 <dcgettext@plt>
  43eb0c:	bl	401d10 <printf@plt>
  43eb10:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43eb14:	add	x1, x1, #0xdbb
  43eb18:	mov	w2, #0x5                   	// #5
  43eb1c:	mov	x0, xzr
  43eb20:	bl	401cc0 <dcgettext@plt>
  43eb24:	mov	w1, w22
  43eb28:	bl	401d10 <printf@plt>
  43eb2c:	cbz	w22, 43eb4c <ferror@plt+0x3cdbc>
  43eb30:	adrp	x23, 472000 <warn@@Base+0x30c10>
  43eb34:	add	x23, x23, #0x82a
  43eb38:	ldrb	w1, [x21], #1
  43eb3c:	mov	x0, x23
  43eb40:	bl	401d10 <printf@plt>
  43eb44:	subs	w22, w22, #0x1
  43eb48:	b.ne	43eb38 <ferror@plt+0x3cda8>  // b.any
  43eb4c:	adrp	x0, 475000 <warn@@Base+0x33c10>
  43eb50:	add	x0, x0, #0xc23
  43eb54:	b	43ec5c <ferror@plt+0x3cecc>
  43eb58:	adrp	x0, 475000 <warn@@Base+0x33c10>
  43eb5c:	add	x0, x0, #0x93a
  43eb60:	b	43ec5c <ferror@plt+0x3cecc>
  43eb64:	adrp	x0, 475000 <warn@@Base+0x33c10>
  43eb68:	add	x0, x0, #0x8b3
  43eb6c:	b	43ec5c <ferror@plt+0x3cecc>
  43eb70:	adrp	x0, 475000 <warn@@Base+0x33c10>
  43eb74:	add	x0, x0, #0x894
  43eb78:	b	43ec5c <ferror@plt+0x3cecc>
  43eb7c:	adrp	x0, 475000 <warn@@Base+0x33c10>
  43eb80:	add	x0, x0, #0x871
  43eb84:	b	43ec5c <ferror@plt+0x3cecc>
  43eb88:	adrp	x0, 475000 <warn@@Base+0x33c10>
  43eb8c:	add	x0, x0, #0x85b
  43eb90:	b	43ec5c <ferror@plt+0x3cecc>
  43eb94:	sub	x23, x20, #0x1
  43eb98:	cmp	x23, #0x9
  43eb9c:	b.cc	43ee80 <ferror@plt+0x3d0f0>  // b.lo, b.ul, b.last
  43eba0:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43eba4:	add	x1, x1, #0xc74
  43eba8:	mov	w2, #0x5                   	// #5
  43ebac:	mov	x0, xzr
  43ebb0:	bl	401cc0 <dcgettext@plt>
  43ebb4:	mov	x1, x23
  43ebb8:	bl	4413f0 <warn@@Base>
  43ebbc:	mov	x21, xzr
  43ebc0:	b	43ef04 <ferror@plt+0x3d174>
  43ebc4:	sub	x3, x29, #0x4
  43ebc8:	add	x4, sp, #0x8
  43ebcc:	mov	x0, x21
  43ebd0:	mov	x1, x22
  43ebd4:	mov	w2, wzr
  43ebd8:	bl	42b410 <ferror@plt+0x29680>
  43ebdc:	ldr	w8, [sp, #8]
  43ebe0:	mov	x21, x0
  43ebe4:	mov	w0, w8
  43ebe8:	bl	4363b8 <ferror@plt+0x34628>
  43ebec:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43ebf0:	add	x1, x1, #0xd0e
  43ebf4:	mov	w2, #0x5                   	// #5
  43ebf8:	mov	x0, xzr
  43ebfc:	bl	401cc0 <dcgettext@plt>
  43ec00:	mov	x22, x0
  43ec04:	adrp	x0, 451000 <warn@@Base+0xfc10>
  43ec08:	add	x0, x0, #0x42d
  43ec0c:	mov	x1, x21
  43ec10:	bl	436148 <ferror@plt+0x343b8>
  43ec14:	mov	x1, x0
  43ec18:	mov	x0, x22
  43ec1c:	bl	401d10 <printf@plt>
  43ec20:	b	43ec60 <ferror@plt+0x3ced0>
  43ec24:	adrp	x0, 475000 <warn@@Base+0x33c10>
  43ec28:	add	x0, x0, #0x951
  43ec2c:	b	43ec5c <ferror@plt+0x3cecc>
  43ec30:	adrp	x0, 475000 <warn@@Base+0x33c10>
  43ec34:	add	x0, x0, #0x924
  43ec38:	b	43ec5c <ferror@plt+0x3cecc>
  43ec3c:	adrp	x0, 475000 <warn@@Base+0x33c10>
  43ec40:	add	x0, x0, #0x905
  43ec44:	b	43ec5c <ferror@plt+0x3cecc>
  43ec48:	adrp	x0, 475000 <warn@@Base+0x33c10>
  43ec4c:	add	x0, x0, #0x8ea
  43ec50:	b	43ec5c <ferror@plt+0x3cecc>
  43ec54:	adrp	x0, 475000 <warn@@Base+0x33c10>
  43ec58:	add	x0, x0, #0x8d3
  43ec5c:	bl	401bb0 <puts@plt>
  43ec60:	add	x19, x20, x19
  43ec64:	mov	x0, x19
  43ec68:	ldp	x20, x19, [sp, #96]
  43ec6c:	ldp	x22, x21, [sp, #80]
  43ec70:	ldp	x24, x23, [sp, #64]
  43ec74:	ldp	x26, x25, [sp, #48]
  43ec78:	ldp	x28, x27, [sp, #32]
  43ec7c:	ldp	x29, x30, [sp, #16]
  43ec80:	add	sp, sp, #0x70
  43ec84:	ret
  43ec88:	adrp	x0, 475000 <warn@@Base+0x33c10>
  43ec8c:	add	x0, x0, #0x81e
  43ec90:	bl	401bb0 <puts@plt>
  43ec94:	cmp	x20, #0x2
  43ec98:	b.lt	43ec60 <ferror@plt+0x3ced0>  // b.tstop
  43ec9c:	adrp	x24, 451000 <warn@@Base+0xfc10>
  43eca0:	adrp	x27, 473000 <warn@@Base+0x31c10>
  43eca4:	adrp	x28, 473000 <warn@@Base+0x31c10>
  43eca8:	adrp	x23, 475000 <warn@@Base+0x33c10>
  43ecac:	adrp	x25, 473000 <warn@@Base+0x31c10>
  43ecb0:	add	x22, x26, x20
  43ecb4:	add	x24, x24, #0x42d
  43ecb8:	add	x27, x27, #0xd75
  43ecbc:	add	x28, x28, #0xd27
  43ecc0:	add	x23, x23, #0x840
  43ecc4:	add	x25, x25, #0xd7b
  43ecc8:	b	43ecf0 <ferror@plt+0x3cf60>
  43eccc:	mov	w2, #0x5                   	// #5
  43ecd0:	mov	x0, xzr
  43ecd4:	mov	x1, x25
  43ecd8:	bl	401cc0 <dcgettext@plt>
  43ecdc:	mov	w1, w26
  43ece0:	bl	401d10 <printf@plt>
  43ece4:	mov	x21, x22
  43ece8:	cmp	x21, x22
  43ecec:	b.cs	43ec60 <ferror@plt+0x3ced0>  // b.hs, b.nlast
  43ecf0:	sub	x3, x29, #0x4
  43ecf4:	add	x4, sp, #0x8
  43ecf8:	mov	x0, x21
  43ecfc:	mov	x1, x22
  43ed00:	mov	w2, wzr
  43ed04:	bl	42b410 <ferror@plt+0x29680>
  43ed08:	ldur	w8, [x29, #-4]
  43ed0c:	mov	x26, x0
  43ed10:	lsr	x9, x0, #32
  43ed14:	add	x21, x21, x8
  43ed18:	cbz	x9, 43ed28 <ferror@plt+0x3cf98>
  43ed1c:	ldr	w8, [sp, #8]
  43ed20:	orr	w8, w8, #0x2
  43ed24:	str	w8, [sp, #8]
  43ed28:	ldr	w0, [sp, #8]
  43ed2c:	bl	4363b8 <ferror@plt+0x34628>
  43ed30:	cmp	w26, #0x3
  43ed34:	b.eq	43ed54 <ferror@plt+0x3cfc4>  // b.none
  43ed38:	cmp	w26, #0x2
  43ed3c:	b.eq	43ee38 <ferror@plt+0x3d0a8>  // b.none
  43ed40:	cmp	w26, #0x1
  43ed44:	b.ne	43eccc <ferror@plt+0x3cf3c>  // b.any
  43ed48:	mov	x0, x23
  43ed4c:	bl	401bb0 <puts@plt>
  43ed50:	b	43ece8 <ferror@plt+0x3cf58>
  43ed54:	adrp	x0, 473000 <warn@@Base+0x31c10>
  43ed58:	add	x0, x0, #0xd50
  43ed5c:	bl	401d10 <printf@plt>
  43ed60:	sub	x3, x29, #0x4
  43ed64:	add	x4, sp, #0x8
  43ed68:	mov	x0, x21
  43ed6c:	mov	x1, x22
  43ed70:	mov	w2, wzr
  43ed74:	bl	42b410 <ferror@plt+0x29680>
  43ed78:	mov	x26, x0
  43ed7c:	ldur	w8, [x29, #-4]
  43ed80:	ldr	w0, [sp, #8]
  43ed84:	add	x21, x21, x8
  43ed88:	bl	4363b8 <ferror@plt+0x34628>
  43ed8c:	mov	x0, x24
  43ed90:	mov	x1, x26
  43ed94:	bl	436148 <ferror@plt+0x343b8>
  43ed98:	mov	x1, x0
  43ed9c:	adrp	x0, 473000 <warn@@Base+0x31c10>
  43eda0:	add	x0, x0, #0xd6d
  43eda4:	bl	401d10 <printf@plt>
  43eda8:	sub	x3, x29, #0x4
  43edac:	add	x4, sp, #0x8
  43edb0:	mov	x0, x21
  43edb4:	mov	x1, x22
  43edb8:	mov	w2, wzr
  43edbc:	bl	42b410 <ferror@plt+0x29680>
  43edc0:	mov	x26, x0
  43edc4:	ldur	w8, [x29, #-4]
  43edc8:	ldr	w0, [sp, #8]
  43edcc:	add	x21, x21, x8
  43edd0:	bl	4363b8 <ferror@plt+0x34628>
  43edd4:	mov	x0, x24
  43edd8:	mov	x1, x26
  43eddc:	bl	436148 <ferror@plt+0x343b8>
  43ede0:	mov	x1, x0
  43ede4:	adrp	x0, 473000 <warn@@Base+0x31c10>
  43ede8:	add	x0, x0, #0xd71
  43edec:	bl	401d10 <printf@plt>
  43edf0:	sub	x3, x29, #0x4
  43edf4:	add	x4, sp, #0x8
  43edf8:	mov	x0, x21
  43edfc:	mov	x1, x22
  43ee00:	mov	w2, wzr
  43ee04:	bl	42b410 <ferror@plt+0x29680>
  43ee08:	mov	x26, x0
  43ee0c:	ldur	w8, [x29, #-4]
  43ee10:	ldr	w0, [sp, #8]
  43ee14:	add	x21, x21, x8
  43ee18:	bl	4363b8 <ferror@plt+0x34628>
  43ee1c:	mov	x0, x24
  43ee20:	mov	x1, x26
  43ee24:	bl	436148 <ferror@plt+0x343b8>
  43ee28:	mov	x1, x0
  43ee2c:	mov	x0, x27
  43ee30:	bl	401d10 <printf@plt>
  43ee34:	b	43ece8 <ferror@plt+0x3cf58>
  43ee38:	sub	x3, x29, #0x4
  43ee3c:	add	x4, sp, #0x8
  43ee40:	mov	x0, x21
  43ee44:	mov	x1, x22
  43ee48:	mov	w2, wzr
  43ee4c:	bl	42b410 <ferror@plt+0x29680>
  43ee50:	mov	x26, x0
  43ee54:	ldur	w8, [x29, #-4]
  43ee58:	ldr	w0, [sp, #8]
  43ee5c:	add	x21, x21, x8
  43ee60:	bl	4363b8 <ferror@plt+0x34628>
  43ee64:	mov	x0, x24
  43ee68:	mov	x1, x26
  43ee6c:	bl	436148 <ferror@plt+0x343b8>
  43ee70:	mov	x1, x0
  43ee74:	mov	x0, x28
  43ee78:	bl	401d10 <printf@plt>
  43ee7c:	b	43ece8 <ferror@plt+0x3cf58>
  43ee80:	and	x3, x23, #0xffffffff
  43ee84:	cmp	x3, #0x9
  43ee88:	b.cc	43eeb8 <ferror@plt+0x3d128>  // b.lo, b.ul, b.last
  43ee8c:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  43ee90:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  43ee94:	add	x1, x1, #0x717
  43ee98:	add	x2, x2, #0x75f
  43ee9c:	mov	w4, #0x5                   	// #5
  43eea0:	mov	x0, xzr
  43eea4:	bl	401c70 <dcngettext@plt>
  43eea8:	mov	w2, #0x8                   	// #8
  43eeac:	mov	w1, w23
  43eeb0:	bl	44132c <error@@Base>
  43eeb4:	mov	w23, #0x8                   	// #8
  43eeb8:	add	x8, x21, w23, uxtw
  43eebc:	cmp	x8, x22
  43eec0:	b.cc	43eed8 <ferror@plt+0x3d148>  // b.lo, b.ul, b.last
  43eec4:	cmp	x21, x22
  43eec8:	b.cs	43eed4 <ferror@plt+0x3d144>  // b.hs, b.nlast
  43eecc:	sub	w23, w22, w21
  43eed0:	b	43eed8 <ferror@plt+0x3d148>
  43eed4:	mov	w23, wzr
  43eed8:	sub	w8, w23, #0x1
  43eedc:	cmp	w8, #0x7
  43eee0:	b.ls	43eeec <ferror@plt+0x3d15c>  // b.plast
  43eee4:	mov	x21, xzr
  43eee8:	b	43ef04 <ferror@plt+0x3d174>
  43eeec:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43eef0:	ldr	x8, [x8, #3328]
  43eef4:	mov	x0, x21
  43eef8:	mov	w1, w23
  43eefc:	blr	x8
  43ef00:	mov	x21, x0
  43ef04:	adrp	x1, 473000 <warn@@Base+0x31c10>
  43ef08:	add	x1, x1, #0xca7
  43ef0c:	mov	w2, #0x5                   	// #5
  43ef10:	mov	x0, xzr
  43ef14:	bl	401cc0 <dcgettext@plt>
  43ef18:	mov	x22, x0
  43ef1c:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43ef20:	add	x0, x0, #0x6a
  43ef24:	mov	x1, x21
  43ef28:	bl	436148 <ferror@plt+0x343b8>
  43ef2c:	mov	x1, x0
  43ef30:	mov	x0, x22
  43ef34:	bl	401d10 <printf@plt>
  43ef38:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43ef3c:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  43ef40:	adrp	x10, 490000 <stdout@@GLIBC_2.17+0x4180>
  43ef44:	str	x21, [x8, #3168]
  43ef48:	str	wzr, [x9, #3176]
  43ef4c:	strb	wzr, [x10, #3208]
  43ef50:	b	43ec60 <ferror@plt+0x3ced0>
  43ef54:	stp	x29, x30, [sp, #-96]!
  43ef58:	stp	x28, x27, [sp, #16]
  43ef5c:	stp	x26, x25, [sp, #32]
  43ef60:	stp	x24, x23, [sp, #48]
  43ef64:	stp	x22, x21, [sp, #64]
  43ef68:	stp	x20, x19, [sp, #80]
  43ef6c:	ldr	x21, [x0, #32]
  43ef70:	ldr	x8, [x0, #48]
  43ef74:	mov	x20, x0
  43ef78:	mov	x0, x1
  43ef7c:	mov	x29, sp
  43ef80:	mov	w19, w2
  43ef84:	add	x23, x21, x8
  43ef88:	bl	43ad70 <ferror@plt+0x38fe0>
  43ef8c:	mov	x0, x20
  43ef90:	mov	w1, wzr
  43ef94:	bl	435ebc <ferror@plt+0x3412c>
  43ef98:	b	43efec <ferror@plt+0x3d25c>
  43ef9c:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  43efa0:	mov	w2, #0x5                   	// #5
  43efa4:	mov	x0, xzr
  43efa8:	add	x1, x1, #0xda3
  43efac:	bl	401cc0 <dcgettext@plt>
  43efb0:	ldr	x22, [x20, #16]
  43efb4:	mov	x21, x0
  43efb8:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43efbc:	add	x0, x0, #0x6a
  43efc0:	mov	x1, x25
  43efc4:	sub	x26, x27, x26
  43efc8:	bl	436148 <ferror@plt+0x343b8>
  43efcc:	mov	x3, x0
  43efd0:	mov	x0, x21
  43efd4:	mov	x1, x22
  43efd8:	mov	x2, x26
  43efdc:	bl	4413f0 <warn@@Base>
  43efe0:	mov	w8, #0x1                   	// #1
  43efe4:	mov	x21, x24
  43efe8:	cbnz	w8, 43f3f4 <ferror@plt+0x3d664>
  43efec:	cmp	x21, x23
  43eff0:	b.cs	43f3f4 <ferror@plt+0x3d664>  // b.hs, b.nlast
  43eff4:	add	x24, x21, #0x4
  43eff8:	sub	w8, w23, w21
  43effc:	cmp	x24, x23
  43f000:	mov	w9, #0x4                   	// #4
  43f004:	csel	w1, w9, w8, cc  // cc = lo, ul, last
  43f008:	sub	w8, w1, #0x1
  43f00c:	cmp	w8, #0x7
  43f010:	b.ls	43f01c <ferror@plt+0x3d28c>  // b.plast
  43f014:	mov	x25, xzr
  43f018:	b	43f030 <ferror@plt+0x3d2a0>
  43f01c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43f020:	ldr	x8, [x8, #3328]
  43f024:	mov	x0, x21
  43f028:	blr	x8
  43f02c:	mov	x25, x0
  43f030:	mov	w8, #0xffffffff            	// #-1
  43f034:	cmp	x25, x8
  43f038:	b.ne	43f078 <ferror@plt+0x3d2e8>  // b.any
  43f03c:	cmp	x24, x23
  43f040:	add	x21, x21, #0xc
  43f044:	cset	w8, cs  // cs = hs, nlast
  43f048:	cmp	x21, x23
  43f04c:	cset	w9, cc  // cc = lo, ul, last
  43f050:	orr	w8, w9, w8
  43f054:	lsl	w9, w9, #3
  43f058:	sub	w10, w23, w24
  43f05c:	cmp	w8, #0x0
  43f060:	csel	w1, w9, w10, ne  // ne = any
  43f064:	sub	w8, w1, #0x1
  43f068:	cmp	w8, #0x7
  43f06c:	b.ls	43f084 <ferror@plt+0x3d2f4>  // b.plast
  43f070:	mov	x25, xzr
  43f074:	b	43f098 <ferror@plt+0x3d308>
  43f078:	mov	w28, #0x4                   	// #4
  43f07c:	mov	w26, #0x4                   	// #4
  43f080:	b	43f0a4 <ferror@plt+0x3d314>
  43f084:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43f088:	ldr	x8, [x8, #3328]
  43f08c:	mov	x0, x24
  43f090:	blr	x8
  43f094:	mov	x25, x0
  43f098:	mov	w28, #0x8                   	// #8
  43f09c:	mov	x24, x21
  43f0a0:	mov	w26, #0xc                   	// #12
  43f0a4:	ldr	x8, [x20, #32]
  43f0a8:	sub	x27, x24, x8
  43f0ac:	adds	x8, x27, x25
  43f0b0:	b.cs	43ef9c <ferror@plt+0x3d20c>  // b.hs, b.nlast
  43f0b4:	ldr	x9, [x20, #48]
  43f0b8:	cmp	x8, x9
  43f0bc:	b.hi	43ef9c <ferror@plt+0x3d20c>  // b.pmore
  43f0c0:	add	x21, x24, #0x2
  43f0c4:	cmp	x21, x23
  43f0c8:	b.cs	43f0d4 <ferror@plt+0x3d344>  // b.hs, b.nlast
  43f0cc:	mov	w1, #0x2                   	// #2
  43f0d0:	b	43f0e8 <ferror@plt+0x3d358>
  43f0d4:	cmp	x24, x23
  43f0d8:	b.cs	43f0e4 <ferror@plt+0x3d354>  // b.hs, b.nlast
  43f0dc:	sub	w1, w23, w24
  43f0e0:	b	43f0e8 <ferror@plt+0x3d358>
  43f0e4:	mov	w1, wzr
  43f0e8:	sub	w8, w1, #0x1
  43f0ec:	cmp	w8, #0x7
  43f0f0:	b.ls	43f0fc <ferror@plt+0x3d36c>  // b.plast
  43f0f4:	mov	w27, wzr
  43f0f8:	b	43f110 <ferror@plt+0x3d380>
  43f0fc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43f100:	ldr	x8, [x8, #3328]
  43f104:	mov	x0, x24
  43f108:	blr	x8
  43f10c:	mov	x27, x0
  43f110:	add	x22, x21, x28
  43f114:	cmp	x22, x23
  43f118:	csel	w9, w28, wzr, cc  // cc = lo, ul, last
  43f11c:	cmp	x21, x23
  43f120:	sub	w8, w23, w21
  43f124:	ccmp	x22, x23, #0x0, cc  // cc = lo, ul, last
  43f128:	csel	w1, w9, w8, cc  // cc = lo, ul, last
  43f12c:	sub	w8, w1, #0x1
  43f130:	cmp	w8, #0x7
  43f134:	b.ls	43f140 <ferror@plt+0x3d3b0>  // b.plast
  43f138:	mov	x21, xzr
  43f13c:	b	43f154 <ferror@plt+0x3d3c4>
  43f140:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43f144:	ldr	x8, [x8, #3328]
  43f148:	mov	x0, x21
  43f14c:	blr	x8
  43f150:	mov	x21, x0
  43f154:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43f158:	ldr	w8, [x8, #312]
  43f15c:	add	w8, w8, #0x1
  43f160:	cmp	w8, #0x2
  43f164:	b.cc	43f190 <ferror@plt+0x3d400>  // b.lo, b.ul, b.last
  43f168:	mov	x0, x21
  43f16c:	bl	43ae24 <ferror@plt+0x39094>
  43f170:	cbnz	x0, 43f190 <ferror@plt+0x3d400>
  43f174:	adrp	x1, 472000 <warn@@Base+0x30c10>
  43f178:	mov	w2, #0x5                   	// #5
  43f17c:	add	x1, x1, #0xa51
  43f180:	bl	401cc0 <dcgettext@plt>
  43f184:	ldr	x2, [x20, #16]
  43f188:	mov	x1, x21
  43f18c:	bl	4413f0 <warn@@Base>
  43f190:	add	x26, x22, x28
  43f194:	cmp	x26, x23
  43f198:	csel	w9, w28, wzr, cc  // cc = lo, ul, last
  43f19c:	cmp	x22, x23
  43f1a0:	sub	w8, w23, w22
  43f1a4:	ccmp	x26, x23, #0x0, cc  // cc = lo, ul, last
  43f1a8:	csel	w1, w9, w8, cc  // cc = lo, ul, last
  43f1ac:	sub	w8, w1, #0x1
  43f1b0:	cmp	w8, #0x7
  43f1b4:	add	x24, x24, x25
  43f1b8:	b.ls	43f1c4 <ferror@plt+0x3d434>  // b.plast
  43f1bc:	mov	x22, xzr
  43f1c0:	b	43f1d8 <ferror@plt+0x3d448>
  43f1c4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43f1c8:	ldr	x8, [x8, #3328]
  43f1cc:	mov	x0, x22
  43f1d0:	blr	x8
  43f1d4:	mov	x22, x0
  43f1d8:	adrp	x1, 474000 <warn@@Base+0x32c10>
  43f1dc:	mov	w2, #0x5                   	// #5
  43f1e0:	mov	x0, xzr
  43f1e4:	add	x1, x1, #0x6c
  43f1e8:	bl	401cc0 <dcgettext@plt>
  43f1ec:	mov	x1, x25
  43f1f0:	bl	401d10 <printf@plt>
  43f1f4:	adrp	x1, 474000 <warn@@Base+0x32c10>
  43f1f8:	mov	w2, #0x5                   	// #5
  43f1fc:	mov	x0, xzr
  43f200:	add	x1, x1, #0x98
  43f204:	bl	401cc0 <dcgettext@plt>
  43f208:	and	w1, w27, #0xffff
  43f20c:	bl	401d10 <printf@plt>
  43f210:	adrp	x1, 474000 <warn@@Base+0x32c10>
  43f214:	mov	w2, #0x5                   	// #5
  43f218:	mov	x0, xzr
  43f21c:	add	x1, x1, #0xc3
  43f220:	bl	401cc0 <dcgettext@plt>
  43f224:	mov	x1, x21
  43f228:	bl	401d10 <printf@plt>
  43f22c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  43f230:	mov	w2, #0x5                   	// #5
  43f234:	mov	x0, xzr
  43f238:	add	x1, x1, #0xf1
  43f23c:	bl	401cc0 <dcgettext@plt>
  43f240:	mov	x1, x22
  43f244:	bl	401d10 <printf@plt>
  43f248:	and	w8, w27, #0xfffe
  43f24c:	cmp	w8, #0x2
  43f250:	b.ne	43f3b8 <ferror@plt+0x3d628>  // b.any
  43f254:	adrp	x8, 474000 <warn@@Base+0x32c10>
  43f258:	adrp	x9, 474000 <warn@@Base+0x32c10>
  43f25c:	cmp	w19, #0x0
  43f260:	add	x8, x8, #0x173
  43f264:	add	x9, x9, #0x152
  43f268:	csel	x1, x9, x8, ne  // ne = any
  43f26c:	mov	w2, #0x5                   	// #5
  43f270:	mov	x0, xzr
  43f274:	bl	401cc0 <dcgettext@plt>
  43f278:	bl	401d10 <printf@plt>
  43f27c:	b	43f2c0 <ferror@plt+0x3d530>
  43f280:	sub	x26, x26, #0x1
  43f284:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43f288:	add	x0, x0, #0x1a0
  43f28c:	mov	x1, x22
  43f290:	mov	w2, w26
  43f294:	mov	x3, x21
  43f298:	bl	401d10 <printf@plt>
  43f29c:	mov	x25, x21
  43f2a0:	mov	x0, x25
  43f2a4:	mov	x1, x26
  43f2a8:	bl	401980 <strnlen@plt>
  43f2ac:	add	x8, x0, x25
  43f2b0:	add	x26, x8, #0x1
  43f2b4:	cmp	x26, x23
  43f2b8:	cset	w8, cc  // cc = lo, ul, last
  43f2bc:	tbz	w8, #0, 43f3c4 <ferror@plt+0x3d634>
  43f2c0:	add	x21, x26, x28
  43f2c4:	cmp	x21, x23
  43f2c8:	mov	w1, w28
  43f2cc:	b.cc	43f2e4 <ferror@plt+0x3d554>  // b.lo, b.ul, b.last
  43f2d0:	cmp	x26, x23
  43f2d4:	b.cs	43f2e0 <ferror@plt+0x3d550>  // b.hs, b.nlast
  43f2d8:	sub	w1, w23, w26
  43f2dc:	b	43f2e4 <ferror@plt+0x3d554>
  43f2e0:	mov	w1, wzr
  43f2e4:	sub	w8, w1, #0x1
  43f2e8:	cmp	w8, #0x7
  43f2ec:	b.ls	43f2f8 <ferror@plt+0x3d568>  // b.plast
  43f2f0:	mov	x22, xzr
  43f2f4:	b	43f30c <ferror@plt+0x3d57c>
  43f2f8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43f2fc:	ldr	x8, [x8, #3328]
  43f300:	mov	x0, x26
  43f304:	blr	x8
  43f308:	mov	x22, x0
  43f30c:	cmp	x22, #0x0
  43f310:	mov	w8, wzr
  43f314:	csel	x26, x26, x21, eq  // eq = none
  43f318:	cbz	x22, 43f2bc <ferror@plt+0x3d52c>
  43f31c:	cmp	x21, x23
  43f320:	b.cs	43f2bc <ferror@plt+0x3d52c>  // b.hs, b.nlast
  43f324:	sub	x26, x23, x21
  43f328:	cbz	w19, 43f280 <ferror@plt+0x3d4f0>
  43f32c:	add	x25, x21, #0x1
  43f330:	cmp	x25, x23
  43f334:	csinc	w1, w26, wzr, cs  // cs = hs, nlast
  43f338:	sub	w8, w1, #0x1
  43f33c:	cmp	w8, #0x7
  43f340:	b.ls	43f34c <ferror@plt+0x3d5bc>  // b.plast
  43f344:	mov	w21, wzr
  43f348:	b	43f360 <ferror@plt+0x3d5d0>
  43f34c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43f350:	ldr	x8, [x8, #3328]
  43f354:	mov	x0, x21
  43f358:	blr	x8
  43f35c:	mov	x21, x0
  43f360:	ubfx	w0, w21, #4, #3
  43f364:	sub	x26, x26, #0x2
  43f368:	bl	43f418 <ferror@plt+0x3d688>
  43f36c:	adrp	x8, 46a000 <warn@@Base+0x28c10>
  43f370:	adrp	x9, 453000 <warn@@Base+0x11c10>
  43f374:	tst	w21, #0x80
  43f378:	add	x8, x8, #0xbc3
  43f37c:	add	x9, x9, #0x3cc
  43f380:	mov	x27, x0
  43f384:	csel	x1, x9, x8, eq  // eq = none
  43f388:	mov	w2, #0x5                   	// #5
  43f38c:	mov	x0, xzr
  43f390:	bl	401cc0 <dcgettext@plt>
  43f394:	mov	x2, x0
  43f398:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43f39c:	add	x0, x0, #0x185
  43f3a0:	mov	x1, x22
  43f3a4:	mov	x3, x27
  43f3a8:	mov	w4, w26
  43f3ac:	mov	x5, x25
  43f3b0:	bl	401d10 <printf@plt>
  43f3b4:	b	43f2a0 <ferror@plt+0x3d510>
  43f3b8:	adrp	x21, 490000 <stdout@@GLIBC_2.17+0x4180>
  43f3bc:	ldrb	w8, [x21, #3024]
  43f3c0:	tbz	w8, #0, 43f3cc <ferror@plt+0x3d63c>
  43f3c4:	mov	w8, wzr
  43f3c8:	b	43efe4 <ferror@plt+0x3d254>
  43f3cc:	adrp	x1, 474000 <warn@@Base+0x32c10>
  43f3d0:	mov	w2, #0x5                   	// #5
  43f3d4:	mov	x0, xzr
  43f3d8:	add	x1, x1, #0x11d
  43f3dc:	bl	401cc0 <dcgettext@plt>
  43f3e0:	bl	4413f0 <warn@@Base>
  43f3e4:	mov	w9, #0x1                   	// #1
  43f3e8:	mov	w8, wzr
  43f3ec:	strb	w9, [x21, #3024]
  43f3f0:	b	43efe4 <ferror@plt+0x3d254>
  43f3f4:	mov	w0, #0xa                   	// #10
  43f3f8:	bl	401d40 <putchar@plt>
  43f3fc:	ldp	x20, x19, [sp, #80]
  43f400:	ldp	x22, x21, [sp, #64]
  43f404:	ldp	x24, x23, [sp, #48]
  43f408:	ldp	x26, x25, [sp, #32]
  43f40c:	ldp	x28, x27, [sp, #16]
  43f410:	ldp	x29, x30, [sp], #96
  43f414:	ret
  43f418:	stp	x29, x30, [sp, #-16]!
  43f41c:	adrp	x8, 46f000 <warn@@Base+0x2dc10>
  43f420:	add	x8, x8, #0x518
  43f424:	ldr	x1, [x8, w0, uxtw #3]
  43f428:	mov	w2, #0x5                   	// #5
  43f42c:	mov	x0, xzr
  43f430:	mov	x29, sp
  43f434:	bl	401cc0 <dcgettext@plt>
  43f438:	ldp	x29, x30, [sp], #16
  43f43c:	ret
  43f440:	stp	x29, x30, [sp, #-80]!
  43f444:	stp	x24, x23, [sp, #32]
  43f448:	stp	x22, x21, [sp, #48]
  43f44c:	stp	x20, x19, [sp, #64]
  43f450:	str	xzr, [x2]
  43f454:	adrp	x8, 48a000 <warn@@Base+0x48c10>
  43f458:	ldr	x9, [x8, #3432]
  43f45c:	str	x25, [sp, #16]
  43f460:	mov	x29, sp
  43f464:	cbz	x9, 43f7cc <ferror@plt+0x3da3c>
  43f468:	mov	x21, x1
  43f46c:	mov	x23, xzr
  43f470:	cbz	x1, 43f7d0 <ferror@plt+0x3da40>
  43f474:	adrp	x24, 48a000 <warn@@Base+0x48c10>
  43f478:	ldr	x10, [x24, #3448]
  43f47c:	mov	x8, x0
  43f480:	cmp	x10, x0
  43f484:	b.ls	43f7d0 <ferror@plt+0x3da40>  // b.plast
  43f488:	add	x0, x9, x8
  43f48c:	add	x20, x9, x10
  43f490:	add	x22, x0, #0x4
  43f494:	mov	x19, x2
  43f498:	cmp	x22, x20
  43f49c:	b.cs	43f4a8 <ferror@plt+0x3d718>  // b.hs, b.nlast
  43f4a0:	mov	w1, #0x4                   	// #4
  43f4a4:	b	43f4bc <ferror@plt+0x3d72c>
  43f4a8:	cmp	x10, x8
  43f4ac:	b.le	43f4b8 <ferror@plt+0x3d728>
  43f4b0:	sub	w1, w20, w0
  43f4b4:	b	43f4bc <ferror@plt+0x3d72c>
  43f4b8:	mov	w1, wzr
  43f4bc:	sub	w8, w1, #0x1
  43f4c0:	cmp	w8, #0x7
  43f4c4:	b.ls	43f4d0 <ferror@plt+0x3d740>  // b.plast
  43f4c8:	mov	x0, xzr
  43f4cc:	b	43f4dc <ferror@plt+0x3d74c>
  43f4d0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43f4d4:	ldr	x8, [x8, #3328]
  43f4d8:	blr	x8
  43f4dc:	mov	w8, #0xffffffff            	// #-1
  43f4e0:	cmp	x0, x8
  43f4e4:	b.ne	43f524 <ferror@plt+0x3d794>  // b.any
  43f4e8:	cmp	x22, x20
  43f4ec:	add	x23, x22, #0x8
  43f4f0:	cset	w8, cs  // cs = hs, nlast
  43f4f4:	cmp	x23, x20
  43f4f8:	cset	w9, cc  // cc = lo, ul, last
  43f4fc:	orr	w8, w9, w8
  43f500:	lsl	w9, w9, #3
  43f504:	sub	w10, w20, w22
  43f508:	cmp	w8, #0x0
  43f50c:	csel	w1, w9, w10, ne  // ne = any
  43f510:	sub	w8, w1, #0x1
  43f514:	cmp	w8, #0x7
  43f518:	b.ls	43f530 <ferror@plt+0x3d7a0>  // b.plast
  43f51c:	mov	x0, xzr
  43f520:	b	43f540 <ferror@plt+0x3d7b0>
  43f524:	mov	w8, #0x4                   	// #4
  43f528:	mov	w25, #0x5                   	// #5
  43f52c:	b	43f54c <ferror@plt+0x3d7bc>
  43f530:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43f534:	ldr	x8, [x8, #3328]
  43f538:	mov	x0, x22
  43f53c:	blr	x8
  43f540:	mov	w8, #0xc                   	// #12
  43f544:	mov	w25, #0x9                   	// #9
  43f548:	mov	x22, x23
  43f54c:	adds	x8, x0, x8
  43f550:	mov	x23, xzr
  43f554:	b.cs	43f7d0 <ferror@plt+0x3da40>  // b.hs, b.nlast
  43f558:	ldr	x9, [x24, #3448]
  43f55c:	cmp	x8, x9
  43f560:	b.hi	43f7d0 <ferror@plt+0x3da40>  // b.pmore
  43f564:	add	x23, x22, #0x2
  43f568:	cmp	x23, x20
  43f56c:	b.cs	43f578 <ferror@plt+0x3d7e8>  // b.hs, b.nlast
  43f570:	mov	w1, #0x2                   	// #2
  43f574:	b	43f58c <ferror@plt+0x3d7fc>
  43f578:	cmp	x22, x20
  43f57c:	b.cs	43f588 <ferror@plt+0x3d7f8>  // b.hs, b.nlast
  43f580:	sub	w1, w20, w22
  43f584:	b	43f58c <ferror@plt+0x3d7fc>
  43f588:	mov	w1, wzr
  43f58c:	sub	w8, w1, #0x1
  43f590:	cmp	w8, #0x7
  43f594:	b.ls	43f5a0 <ferror@plt+0x3d810>  // b.plast
  43f598:	mov	w0, wzr
  43f59c:	b	43f5b0 <ferror@plt+0x3d820>
  43f5a0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43f5a4:	ldr	x8, [x8, #3328]
  43f5a8:	mov	x0, x22
  43f5ac:	blr	x8
  43f5b0:	sub	w8, w0, #0x2
  43f5b4:	cmp	w8, #0x2
  43f5b8:	b.hi	43f7cc <ferror@plt+0x3da3c>  // b.pmore
  43f5bc:	add	x8, x23, x25
  43f5c0:	cmp	w0, #0x3
  43f5c4:	cinc	x8, x8, hi  // hi = pmore
  43f5c8:	add	x22, x8, #0x4
  43f5cc:	cmp	x22, x20
  43f5d0:	add	x0, x8, #0x3
  43f5d4:	b.cs	43f5e0 <ferror@plt+0x3d850>  // b.hs, b.nlast
  43f5d8:	mov	w1, #0x1                   	// #1
  43f5dc:	b	43f5f4 <ferror@plt+0x3d864>
  43f5e0:	cmp	x0, x20
  43f5e4:	b.cs	43f5f0 <ferror@plt+0x3d860>  // b.hs, b.nlast
  43f5e8:	sub	w1, w20, w0
  43f5ec:	b	43f5f4 <ferror@plt+0x3d864>
  43f5f0:	mov	w1, wzr
  43f5f4:	sub	w8, w1, #0x1
  43f5f8:	cmp	w8, #0x7
  43f5fc:	b.ls	43f60c <ferror@plt+0x3d87c>  // b.plast
  43f600:	mov	w0, wzr
  43f604:	cbnz	w0, 43f61c <ferror@plt+0x3d88c>
  43f608:	b	43f7cc <ferror@plt+0x3da3c>
  43f60c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43f610:	ldr	x8, [x8, #3328]
  43f614:	blr	x8
  43f618:	cbz	w0, 43f7cc <ferror@plt+0x3da3c>
  43f61c:	sub	w8, w0, #0x1
  43f620:	add	x22, x22, x8
  43f624:	cmp	x22, x20
  43f628:	b.cs	43f7cc <ferror@plt+0x3da3c>  // b.hs, b.nlast
  43f62c:	mov	x24, x22
  43f630:	ldrb	w8, [x24]
  43f634:	cbz	w8, 43f65c <ferror@plt+0x3d8cc>
  43f638:	sub	x1, x20, x24
  43f63c:	mov	x0, x24
  43f640:	bl	401980 <strnlen@plt>
  43f644:	add	x8, x0, x24
  43f648:	add	x24, x8, #0x1
  43f64c:	cmp	x24, x20
  43f650:	mov	x23, xzr
  43f654:	b.cc	43f630 <ferror@plt+0x3d8a0>  // b.lo, b.ul, b.last
  43f658:	b	43f7d0 <ferror@plt+0x3da40>
  43f65c:	add	x23, x24, #0x1
  43f660:	cmp	x23, x20
  43f664:	cset	w8, cc  // cc = lo, ul, last
  43f668:	b.cs	43f7cc <ferror@plt+0x3da3c>  // b.hs, b.nlast
  43f66c:	cmp	x21, #0x2
  43f670:	b.cc	43f714 <ferror@plt+0x3d984>  // b.lo, b.ul, b.last
  43f674:	ldrb	w9, [x23]
  43f678:	cbz	w9, 43f714 <ferror@plt+0x3d984>
  43f67c:	sub	x24, x21, #0x1
  43f680:	sub	x1, x20, x23
  43f684:	mov	x0, x23
  43f688:	bl	401980 <strnlen@plt>
  43f68c:	add	x8, x0, x23
  43f690:	add	x21, x8, #0x1
  43f694:	add	x3, x29, #0x1c
  43f698:	mov	x0, x21
  43f69c:	mov	x1, x20
  43f6a0:	mov	w2, wzr
  43f6a4:	mov	x4, xzr
  43f6a8:	bl	42b410 <ferror@plt+0x29680>
  43f6ac:	ldr	w8, [x29, #28]
  43f6b0:	add	x3, x29, #0x1c
  43f6b4:	mov	x1, x20
  43f6b8:	mov	w2, wzr
  43f6bc:	add	x21, x21, x8
  43f6c0:	mov	x0, x21
  43f6c4:	mov	x4, xzr
  43f6c8:	bl	42b410 <ferror@plt+0x29680>
  43f6cc:	ldr	w8, [x29, #28]
  43f6d0:	add	x3, x29, #0x1c
  43f6d4:	mov	x1, x20
  43f6d8:	mov	w2, wzr
  43f6dc:	add	x21, x21, x8
  43f6e0:	mov	x0, x21
  43f6e4:	mov	x4, xzr
  43f6e8:	bl	42b410 <ferror@plt+0x29680>
  43f6ec:	ldr	w8, [x29, #28]
  43f6f0:	add	x23, x21, x8
  43f6f4:	cmp	x23, x20
  43f6f8:	cset	w8, cc  // cc = lo, ul, last
  43f6fc:	b.cs	43f7cc <ferror@plt+0x3da3c>  // b.hs, b.nlast
  43f700:	cmp	x24, #0x2
  43f704:	b.cc	43f714 <ferror@plt+0x3d984>  // b.lo, b.ul, b.last
  43f708:	ldrb	w9, [x23]
  43f70c:	sub	x24, x24, #0x1
  43f710:	cbnz	w9, 43f680 <ferror@plt+0x3d8f0>
  43f714:	cbz	w8, 43f7cc <ferror@plt+0x3da3c>
  43f718:	ldrb	w8, [x23]
  43f71c:	cbz	w8, 43f7cc <ferror@plt+0x3da3c>
  43f720:	sub	x1, x20, x23
  43f724:	mov	x0, x23
  43f728:	bl	401980 <strnlen@plt>
  43f72c:	add	x8, x0, x23
  43f730:	add	x0, x8, #0x1
  43f734:	cmp	x0, x20
  43f738:	b.cs	43f7cc <ferror@plt+0x3da3c>  // b.hs, b.nlast
  43f73c:	add	x3, x29, #0x1c
  43f740:	add	x4, x29, #0x18
  43f744:	mov	x1, x20
  43f748:	mov	w2, wzr
  43f74c:	bl	42b410 <ferror@plt+0x29680>
  43f750:	ldr	w8, [x29, #24]
  43f754:	mov	x21, x0
  43f758:	mov	w0, w8
  43f75c:	bl	4363b8 <ferror@plt+0x34628>
  43f760:	cbz	x21, 43f7d0 <ferror@plt+0x3da40>
  43f764:	cmp	x22, x20
  43f768:	cset	w8, cc  // cc = lo, ul, last
  43f76c:	b.cs	43f7cc <ferror@plt+0x3da3c>  // b.hs, b.nlast
  43f770:	cmp	x21, #0x2
  43f774:	b.cc	43f7b8 <ferror@plt+0x3da28>  // b.lo, b.ul, b.last
  43f778:	ldrb	w9, [x22]
  43f77c:	cbz	w9, 43f7b8 <ferror@plt+0x3da28>
  43f780:	sub	x21, x21, #0x1
  43f784:	sub	x1, x20, x22
  43f788:	mov	x0, x22
  43f78c:	bl	401980 <strnlen@plt>
  43f790:	add	x8, x0, x22
  43f794:	add	x22, x8, #0x1
  43f798:	cmp	x22, x20
  43f79c:	cset	w8, cc  // cc = lo, ul, last
  43f7a0:	b.cs	43f7cc <ferror@plt+0x3da3c>  // b.hs, b.nlast
  43f7a4:	cmp	x21, #0x2
  43f7a8:	b.cc	43f7b8 <ferror@plt+0x3da28>  // b.lo, b.ul, b.last
  43f7ac:	ldrb	w9, [x22]
  43f7b0:	sub	x21, x21, #0x1
  43f7b4:	cbnz	w9, 43f784 <ferror@plt+0x3d9f4>
  43f7b8:	cbz	w8, 43f7cc <ferror@plt+0x3da3c>
  43f7bc:	ldrb	w8, [x22]
  43f7c0:	cbz	w8, 43f7cc <ferror@plt+0x3da3c>
  43f7c4:	str	x22, [x19]
  43f7c8:	b	43f7d0 <ferror@plt+0x3da40>
  43f7cc:	mov	x23, xzr
  43f7d0:	mov	x0, x23
  43f7d4:	ldp	x20, x19, [sp, #64]
  43f7d8:	ldp	x22, x21, [sp, #48]
  43f7dc:	ldp	x24, x23, [sp, #32]
  43f7e0:	ldr	x25, [sp, #16]
  43f7e4:	ldp	x29, x30, [sp], #80
  43f7e8:	ret
  43f7ec:	adrp	x9, 490000 <stdout@@GLIBC_2.17+0x4180>
  43f7f0:	ldr	w8, [x0]
  43f7f4:	ldr	x10, [x9, #3032]
  43f7f8:	ldr	w9, [x1]
  43f7fc:	ldr	x11, [x10, x8, lsl #3]
  43f800:	ldr	x10, [x10, x9, lsl #3]
  43f804:	cmp	x11, x10
  43f808:	cset	w12, hi  // hi = pmore
  43f80c:	cmp	x10, x11
  43f810:	cset	w10, hi  // hi = pmore
  43f814:	subs	w0, w12, w10
  43f818:	b.eq	43f820 <ferror@plt+0x3da90>  // b.none
  43f81c:	ret
  43f820:	adrp	x10, 490000 <stdout@@GLIBC_2.17+0x4180>
  43f824:	ldr	x10, [x10, #3040]
  43f828:	ldr	x8, [x10, x8, lsl #3]
  43f82c:	ldr	x9, [x10, x9, lsl #3]
  43f830:	cmp	x8, x9
  43f834:	cset	w10, hi  // hi = pmore
  43f838:	cmp	x9, x8
  43f83c:	cset	w8, hi  // hi = pmore
  43f840:	sub	w0, w10, w8
  43f844:	ret
  43f848:	sub	sp, sp, #0x70
  43f84c:	adrp	x9, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43f850:	stp	x29, x30, [sp, #16]
  43f854:	stp	x28, x27, [sp, #32]
  43f858:	stp	x26, x25, [sp, #48]
  43f85c:	stp	x24, x23, [sp, #64]
  43f860:	stp	x22, x21, [sp, #80]
  43f864:	stp	x20, x19, [sp, #96]
  43f868:	ldr	x9, [x9, #304]
  43f86c:	ldr	x8, [x0, #32]
  43f870:	ldr	x10, [x0, #48]
  43f874:	mov	w11, #0x68                  	// #104
  43f878:	umull	x11, w2, w11
  43f87c:	ldr	x26, [x1]
  43f880:	ldr	w21, [x9, x11]
  43f884:	add	x8, x8, x10
  43f888:	mov	x20, x0
  43f88c:	cmp	x8, x3
  43f890:	mov	w0, #0xa                   	// #10
  43f894:	add	x29, sp, #0x10
  43f898:	mov	x19, x1
  43f89c:	csel	x22, x3, x8, hi  // hi = pmore
  43f8a0:	bl	401d40 <putchar@plt>
  43f8a4:	adrp	x23, 474000 <warn@@Base+0x32c10>
  43f8a8:	adrp	x24, 474000 <warn@@Base+0x32c10>
  43f8ac:	add	x23, x23, #0x9cf
  43f8b0:	add	x24, x24, #0x9db
  43f8b4:	b	43f92c <ferror@plt+0x3db9c>
  43f8b8:	sub	x3, x29, #0x4
  43f8bc:	add	x4, sp, #0x8
  43f8c0:	mov	x0, x25
  43f8c4:	mov	x1, x22
  43f8c8:	mov	w2, wzr
  43f8cc:	sub	x26, x26, x28
  43f8d0:	bl	42b410 <ferror@plt+0x29680>
  43f8d4:	mov	x28, x0
  43f8d8:	ldur	w8, [x29, #-4]
  43f8dc:	ldr	w0, [sp, #8]
  43f8e0:	add	x25, x25, x8
  43f8e4:	bl	4363b8 <ferror@plt+0x34628>
  43f8e8:	mov	x0, x23
  43f8ec:	mov	x1, x26
  43f8f0:	bl	401d10 <printf@plt>
  43f8f4:	mov	x0, x27
  43f8f8:	mov	w1, w21
  43f8fc:	bl	440b38 <ferror@plt+0x3eda8>
  43f900:	mov	x0, x28
  43f904:	mov	w1, w21
  43f908:	bl	440b38 <ferror@plt+0x3eda8>
  43f90c:	mov	w2, #0x5                   	// #5
  43f910:	mov	x0, xzr
  43f914:	mov	x1, x24
  43f918:	bl	401cc0 <dcgettext@plt>
  43f91c:	bl	401d10 <printf@plt>
  43f920:	mov	w8, #0x1                   	// #1
  43f924:	mov	x26, x25
  43f928:	tbz	w8, #0, 43f980 <ferror@plt+0x3dbf0>
  43f92c:	cmp	x26, x22
  43f930:	b.cs	43f97c <ferror@plt+0x3dbec>  // b.hs, b.nlast
  43f934:	ldr	x28, [x20, #32]
  43f938:	sub	x3, x29, #0x4
  43f93c:	add	x4, sp, #0x8
  43f940:	mov	x0, x26
  43f944:	mov	x1, x22
  43f948:	mov	w2, wzr
  43f94c:	bl	42b410 <ferror@plt+0x29680>
  43f950:	mov	x27, x0
  43f954:	ldur	w8, [x29, #-4]
  43f958:	ldr	w0, [sp, #8]
  43f95c:	add	x25, x26, x8
  43f960:	bl	4363b8 <ferror@plt+0x34628>
  43f964:	cmp	x25, x22
  43f968:	b.ne	43f8b8 <ferror@plt+0x3db28>  // b.any
  43f96c:	mov	w8, wzr
  43f970:	mov	x26, x25
  43f974:	tbnz	w8, #0, 43f92c <ferror@plt+0x3db9c>
  43f978:	b	43f980 <ferror@plt+0x3dbf0>
  43f97c:	mov	x25, x26
  43f980:	mov	w0, #0xa                   	// #10
  43f984:	bl	401d40 <putchar@plt>
  43f988:	str	x25, [x19]
  43f98c:	ldp	x20, x19, [sp, #96]
  43f990:	ldp	x22, x21, [sp, #80]
  43f994:	ldp	x24, x23, [sp, #64]
  43f998:	ldp	x26, x25, [sp, #48]
  43f99c:	ldp	x28, x27, [sp, #32]
  43f9a0:	ldp	x29, x30, [sp, #16]
  43f9a4:	add	sp, sp, #0x70
  43f9a8:	ret
  43f9ac:	sub	sp, sp, #0xa0
  43f9b0:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43f9b4:	ldr	w8, [x8, #312]
  43f9b8:	stp	x29, x30, [sp, #64]
  43f9bc:	stp	x20, x19, [sp, #144]
  43f9c0:	add	x29, sp, #0x40
  43f9c4:	mov	w19, w2
  43f9c8:	cmp	w8, w2
  43f9cc:	stp	x28, x27, [sp, #80]
  43f9d0:	stp	x26, x25, [sp, #96]
  43f9d4:	stp	x24, x23, [sp, #112]
  43f9d8:	stp	x22, x21, [sp, #128]
  43f9dc:	stur	w5, [x29, #-12]
  43f9e0:	b.ls	43fa28 <ferror@plt+0x3dc98>  // b.plast
  43f9e4:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43f9e8:	ldr	x8, [x8, #304]
  43f9ec:	mov	w9, #0x68                  	// #104
  43f9f0:	umaddl	x8, w19, w9, x8
  43f9f4:	ldr	w25, [x8]
  43f9f8:	sub	w9, w25, #0x2
  43f9fc:	cmp	w9, #0x6
  43fa00:	b.ls	43fa48 <ferror@plt+0x3dcb8>  // b.plast
  43fa04:	adrp	x1, 474000 <warn@@Base+0x32c10>
  43fa08:	add	x1, x1, #0xa28
  43fa0c:	mov	w2, #0x5                   	// #5
  43fa10:	mov	x0, xzr
  43fa14:	bl	401cc0 <dcgettext@plt>
  43fa18:	mov	w1, w25
  43fa1c:	mov	w2, w19
  43fa20:	bl	4413f0 <warn@@Base>
  43fa24:	b	43ff54 <ferror@plt+0x3e1c4>
  43fa28:	adrp	x1, 474000 <warn@@Base+0x32c10>
  43fa2c:	add	x1, x1, #0x9f7
  43fa30:	mov	w2, #0x5                   	// #5
  43fa34:	mov	x0, xzr
  43fa38:	bl	401cc0 <dcgettext@plt>
  43fa3c:	mov	w1, w19
  43fa40:	bl	4413f0 <warn@@Base>
  43fa44:	b	43ff54 <ferror@plt+0x3e1c4>
  43fa48:	ldr	x11, [x1]
  43fa4c:	ldr	x27, [x1]
  43fa50:	ldr	x9, [x0, #32]
  43fa54:	ldr	x10, [x0, #48]
  43fa58:	str	x4, [sp, #8]
  43fa5c:	ldr	x23, [x4]
  43fa60:	ldr	x28, [x8, #16]
  43fa64:	ldp	w19, w24, [x8, #4]
  43fa68:	mov	x22, x0
  43fa6c:	sub	x8, x3, x11
  43fa70:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43fa74:	mov	x20, x1
  43fa78:	add	x1, x8, x27
  43fa7c:	add	x0, x0, #0x9cf
  43fa80:	mov	x21, x3
  43fa84:	add	x26, x9, x10
  43fa88:	bl	401d10 <printf@plt>
  43fa8c:	cmp	x27, x26
  43fa90:	b.cs	43ff2c <ferror@plt+0x3e19c>  // b.hs, b.nlast
  43fa94:	str	w24, [sp, #32]
  43fa98:	adrp	x24, 46d000 <warn@@Base+0x2bc10>
  43fa9c:	add	x24, x24, #0x7dd
  43faa0:	stp	x22, x20, [sp, #16]
  43faa4:	stur	x28, [x29, #-24]
  43faa8:	stur	w19, [x29, #-28]
  43faac:	b	43fad8 <ferror@plt+0x3dd48>
  43fab0:	mov	w0, #0xa                   	// #10
  43fab4:	bl	401d40 <putchar@plt>
  43fab8:	ldr	x8, [x20]
  43fabc:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43fac0:	add	x0, x0, #0x9cf
  43fac4:	sub	x8, x21, x8
  43fac8:	add	x1, x8, x27
  43facc:	bl	401d10 <printf@plt>
  43fad0:	cmp	x27, x26
  43fad4:	b.cs	43ff2c <ferror@plt+0x3e19c>  // b.hs, b.nlast
  43fad8:	add	x28, x27, #0x1
  43fadc:	sub	w8, w26, w27
  43fae0:	cmp	x28, x26
  43fae4:	csinc	w1, w8, wzr, cs  // cs = hs, nlast
  43fae8:	sub	w8, w1, #0x1
  43faec:	cmp	w8, #0x7
  43faf0:	b.ls	43fb00 <ferror@plt+0x3dd70>  // b.plast
  43faf4:	mov	w19, wzr
  43faf8:	cbnz	x23, 43fb18 <ferror@plt+0x3dd88>
  43fafc:	b	43fbdc <ferror@plt+0x3de4c>
  43fb00:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43fb04:	ldr	x8, [x8, #3328]
  43fb08:	mov	x0, x27
  43fb0c:	blr	x8
  43fb10:	mov	x19, x0
  43fb14:	cbz	x23, 43fbdc <ferror@plt+0x3de4c>
  43fb18:	sub	w8, w19, #0x2
  43fb1c:	cmp	w8, #0x2
  43fb20:	b.hi	43fbdc <ferror@plt+0x3de4c>  // b.pmore
  43fb24:	ldr	x8, [x20]
  43fb28:	add	x9, x23, x21
  43fb2c:	sub	x3, x29, #0x4
  43fb30:	sub	x4, x29, #0x8
  43fb34:	mov	x0, x23
  43fb38:	mov	x1, x26
  43fb3c:	mov	w2, wzr
  43fb40:	sub	x22, x9, x8
  43fb44:	bl	42b410 <ferror@plt+0x29680>
  43fb48:	mov	x20, x21
  43fb4c:	mov	w21, w25
  43fb50:	mov	x25, x24
  43fb54:	mov	x24, x0
  43fb58:	ldp	w0, w8, [x29, #-8]
  43fb5c:	add	x23, x23, x8
  43fb60:	bl	4363b8 <ferror@plt+0x34628>
  43fb64:	mov	w1, #0x8                   	// #8
  43fb68:	mov	x0, x24
  43fb6c:	bl	440b38 <ferror@plt+0x3eda8>
  43fb70:	sub	x3, x29, #0x4
  43fb74:	sub	x4, x29, #0x8
  43fb78:	mov	x0, x23
  43fb7c:	mov	x1, x26
  43fb80:	mov	w2, wzr
  43fb84:	bl	42b410 <ferror@plt+0x29680>
  43fb88:	mov	x24, x0
  43fb8c:	ldp	w0, w8, [x29, #-8]
  43fb90:	add	x23, x23, x8
  43fb94:	bl	4363b8 <ferror@plt+0x34628>
  43fb98:	mov	w1, #0x8                   	// #8
  43fb9c:	mov	x0, x24
  43fba0:	mov	x24, x25
  43fba4:	mov	w25, w21
  43fba8:	mov	x21, x20
  43fbac:	bl	440b38 <ferror@plt+0x3eda8>
  43fbb0:	adrp	x1, 474000 <warn@@Base+0x32c10>
  43fbb4:	mov	w2, #0x5                   	// #5
  43fbb8:	mov	x0, xzr
  43fbbc:	add	x1, x1, #0xa99
  43fbc0:	bl	401cc0 <dcgettext@plt>
  43fbc4:	mov	x1, x22
  43fbc8:	ldp	x22, x20, [sp, #16]
  43fbcc:	adrp	x3, 466000 <warn@@Base+0x24c10>
  43fbd0:	mov	w2, #0x8                   	// #8
  43fbd4:	add	x3, x3, #0x215
  43fbd8:	bl	401d10 <printf@plt>
  43fbdc:	cmp	w19, #0x4
  43fbe0:	b.hi	43ff74 <ferror@plt+0x3e1e4>  // b.pmore
  43fbe4:	mov	w8, w19
  43fbe8:	adr	x9, 43fbf8 <ferror@plt+0x3de68>
  43fbec:	ldrb	w10, [x24, x8]
  43fbf0:	add	x9, x9, x10, lsl #2
  43fbf4:	br	x9
  43fbf8:	sub	x3, x29, #0x4
  43fbfc:	sub	x4, x29, #0x8
  43fc00:	mov	x0, x28
  43fc04:	mov	x1, x26
  43fc08:	mov	w2, wzr
  43fc0c:	bl	42b410 <ferror@plt+0x29680>
  43fc10:	ldur	w8, [x29, #-4]
  43fc14:	mov	x19, x0
  43fc18:	lsr	x9, x0, #32
  43fc1c:	add	x27, x28, x8
  43fc20:	cbz	x9, 43fc30 <ferror@plt+0x3dea0>
  43fc24:	ldur	w8, [x29, #-8]
  43fc28:	orr	w8, w8, #0x2
  43fc2c:	stur	w8, [x29, #-8]
  43fc30:	ldur	w0, [x29, #-8]
  43fc34:	bl	4363b8 <ferror@plt+0x34628>
  43fc38:	mov	w0, w19
  43fc3c:	bl	440b6c <ferror@plt+0x3eddc>
  43fc40:	cmp	x23, #0x0
  43fc44:	mov	w8, #0x15                  	// #21
  43fc48:	mov	w9, #0x9                   	// #9
  43fc4c:	adrp	x0, 455000 <warn@@Base+0x13c10>
  43fc50:	adrp	x2, 466000 <warn@@Base+0x24c10>
  43fc54:	csel	w1, w9, w8, eq  // eq = none
  43fc58:	add	x0, x0, #0x680
  43fc5c:	add	x2, x2, #0x215
  43fc60:	bl	401d10 <printf@plt>
  43fc64:	adrp	x1, 474000 <warn@@Base+0x32c10>
  43fc68:	mov	w2, #0x5                   	// #5
  43fc6c:	mov	x0, xzr
  43fc70:	add	x1, x1, #0xac6
  43fc74:	bl	401cc0 <dcgettext@plt>
  43fc78:	bl	401d10 <printf@plt>
  43fc7c:	b	43fab8 <ferror@plt+0x3dd28>
  43fc80:	sub	x3, x29, #0x4
  43fc84:	sub	x4, x29, #0x8
  43fc88:	mov	x0, x28
  43fc8c:	mov	x1, x26
  43fc90:	mov	w2, wzr
  43fc94:	bl	42b410 <ferror@plt+0x29680>
  43fc98:	ldur	w8, [x29, #-4]
  43fc9c:	mov	x27, x0
  43fca0:	lsr	x9, x0, #32
  43fca4:	add	x19, x28, x8
  43fca8:	cbz	x9, 43fcb8 <ferror@plt+0x3df28>
  43fcac:	ldur	w8, [x29, #-8]
  43fcb0:	orr	w8, w8, #0x2
  43fcb4:	stur	w8, [x29, #-8]
  43fcb8:	ldur	w0, [x29, #-8]
  43fcbc:	bl	4363b8 <ferror@plt+0x34628>
  43fcc0:	mov	w0, w27
  43fcc4:	bl	440b6c <ferror@plt+0x3eddc>
  43fcc8:	sub	x3, x29, #0x4
  43fccc:	sub	x4, x29, #0x8
  43fcd0:	mov	x0, x19
  43fcd4:	mov	x1, x26
  43fcd8:	mov	w2, wzr
  43fcdc:	bl	42b410 <ferror@plt+0x29680>
  43fce0:	ldur	w8, [x29, #-4]
  43fce4:	mov	x28, x0
  43fce8:	lsr	x9, x0, #32
  43fcec:	add	x27, x19, x8
  43fcf0:	cbz	x9, 43fd00 <ferror@plt+0x3df70>
  43fcf4:	ldur	w8, [x29, #-8]
  43fcf8:	orr	w8, w8, #0x2
  43fcfc:	stur	w8, [x29, #-8]
  43fd00:	ldur	w0, [x29, #-8]
  43fd04:	bl	4363b8 <ferror@plt+0x34628>
  43fd08:	mov	w0, w28
  43fd0c:	bl	440b6c <ferror@plt+0x3eddc>
  43fd10:	b	43fe6c <ferror@plt+0x3e0dc>
  43fd14:	sub	x3, x29, #0x4
  43fd18:	sub	x4, x29, #0x8
  43fd1c:	mov	x0, x28
  43fd20:	mov	x1, x26
  43fd24:	mov	w2, wzr
  43fd28:	bl	42b410 <ferror@plt+0x29680>
  43fd2c:	ldur	w8, [x29, #-4]
  43fd30:	mov	x27, x0
  43fd34:	lsr	x9, x0, #32
  43fd38:	add	x19, x28, x8
  43fd3c:	cbz	x9, 43fd4c <ferror@plt+0x3dfbc>
  43fd40:	ldur	w8, [x29, #-8]
  43fd44:	orr	w8, w8, #0x2
  43fd48:	stur	w8, [x29, #-8]
  43fd4c:	ldur	w0, [x29, #-8]
  43fd50:	bl	4363b8 <ferror@plt+0x34628>
  43fd54:	mov	w0, w27
  43fd58:	bl	440b6c <ferror@plt+0x3eddc>
  43fd5c:	add	x27, x19, #0x4
  43fd60:	cmp	x27, x26
  43fd64:	b.cs	43fdac <ferror@plt+0x3e01c>  // b.hs, b.nlast
  43fd68:	mov	w1, #0x4                   	// #4
  43fd6c:	b	43fe38 <ferror@plt+0x3e0a8>
  43fd70:	cmp	x28, x26
  43fd74:	add	x19, x27, #0x5
  43fd78:	cset	w8, cs  // cs = hs, nlast
  43fd7c:	cmp	x19, x26
  43fd80:	cset	w9, cc  // cc = lo, ul, last
  43fd84:	orr	w8, w9, w8
  43fd88:	lsl	w9, w9, #2
  43fd8c:	sub	w10, w26, w28
  43fd90:	cmp	w8, #0x0
  43fd94:	csel	w1, w9, w10, ne  // ne = any
  43fd98:	sub	w8, w1, #0x1
  43fd9c:	cmp	w8, #0x7
  43fda0:	b.ls	43fdbc <ferror@plt+0x3e02c>  // b.plast
  43fda4:	mov	w1, wzr
  43fda8:	b	43fdd0 <ferror@plt+0x3e040>
  43fdac:	cmp	x19, x26
  43fdb0:	b.cs	43fe34 <ferror@plt+0x3e0a4>  // b.hs, b.nlast
  43fdb4:	sub	w1, w26, w19
  43fdb8:	b	43fe38 <ferror@plt+0x3e0a8>
  43fdbc:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43fdc0:	ldr	x8, [x8, #3328]
  43fdc4:	mov	x0, x28
  43fdc8:	blr	x8
  43fdcc:	mov	x1, x0
  43fdd0:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43fdd4:	cmp	x19, x26
  43fdd8:	add	x0, x0, #0xae6
  43fddc:	cset	w22, cs  // cs = hs, nlast
  43fde0:	bl	401d10 <printf@plt>
  43fde4:	add	x27, x27, #0x9
  43fde8:	cmp	x27, x26
  43fdec:	cset	w8, cc  // cc = lo, ul, last
  43fdf0:	orr	w9, w8, w22
  43fdf4:	lsl	w8, w8, #2
  43fdf8:	sub	w10, w26, w19
  43fdfc:	cmp	w9, #0x0
  43fe00:	csel	w1, w8, w10, ne  // ne = any
  43fe04:	sub	w8, w1, #0x1
  43fe08:	cmp	w8, #0x7
  43fe0c:	b.ls	43fe18 <ferror@plt+0x3e088>  // b.plast
  43fe10:	mov	w1, wzr
  43fe14:	b	43fe2c <ferror@plt+0x3e09c>
  43fe18:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43fe1c:	ldr	x8, [x8, #3328]
  43fe20:	mov	x0, x19
  43fe24:	blr	x8
  43fe28:	mov	x1, x0
  43fe2c:	ldp	x22, x20, [sp, #16]
  43fe30:	b	43fe60 <ferror@plt+0x3e0d0>
  43fe34:	mov	w1, wzr
  43fe38:	sub	w8, w1, #0x1
  43fe3c:	cmp	w8, #0x7
  43fe40:	b.ls	43fe4c <ferror@plt+0x3e0bc>  // b.plast
  43fe44:	mov	w1, wzr
  43fe48:	b	43fe60 <ferror@plt+0x3e0d0>
  43fe4c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43fe50:	ldr	x8, [x8, #3328]
  43fe54:	mov	x0, x19
  43fe58:	blr	x8
  43fe5c:	mov	x1, x0
  43fe60:	adrp	x0, 474000 <warn@@Base+0x32c10>
  43fe64:	add	x0, x0, #0xae6
  43fe68:	bl	401d10 <printf@plt>
  43fe6c:	add	x19, x27, #0x2
  43fe70:	cmp	x19, x26
  43fe74:	b.hi	43ff2c <ferror@plt+0x3e19c>  // b.pmore
  43fe78:	b.cs	43fe84 <ferror@plt+0x3e0f4>  // b.hs, b.nlast
  43fe7c:	mov	w1, #0x2                   	// #2
  43fe80:	b	43fe98 <ferror@plt+0x3e108>
  43fe84:	cmp	x27, x26
  43fe88:	b.cs	43fe94 <ferror@plt+0x3e104>  // b.hs, b.nlast
  43fe8c:	sub	w1, w26, w27
  43fe90:	b	43fe98 <ferror@plt+0x3e108>
  43fe94:	mov	w1, wzr
  43fe98:	sub	w8, w1, #0x1
  43fe9c:	cmp	w8, #0x7
  43fea0:	b.ls	43feac <ferror@plt+0x3e11c>  // b.plast
  43fea4:	mov	x0, xzr
  43fea8:	b	43febc <ferror@plt+0x3e12c>
  43feac:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  43feb0:	ldr	x8, [x8, #3328]
  43feb4:	mov	x0, x27
  43feb8:	blr	x8
  43febc:	and	x28, x0, #0xffff
  43fec0:	add	x27, x19, x28
  43fec4:	cmp	x27, x26
  43fec8:	b.hi	43ff28 <ferror@plt+0x3e198>  // b.pmore
  43fecc:	mov	w0, #0x28                  	// #40
  43fed0:	bl	401d40 <putchar@plt>
  43fed4:	ldur	w2, [x29, #-28]
  43fed8:	ldr	w3, [sp, #32]
  43fedc:	ldur	x5, [x29, #-24]
  43fee0:	mov	x0, x19
  43fee4:	mov	w1, w25
  43fee8:	mov	x4, x28
  43feec:	mov	x6, x22
  43fef0:	bl	438e30 <ferror@plt+0x370a0>
  43fef4:	mov	w19, w0
  43fef8:	mov	w0, #0x29                  	// #41
  43fefc:	bl	401d40 <putchar@plt>
  43ff00:	ldur	w8, [x29, #-12]
  43ff04:	cbnz	w8, 43fab0 <ferror@plt+0x3dd20>
  43ff08:	cbz	w19, 43fab0 <ferror@plt+0x3dd20>
  43ff0c:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  43ff10:	mov	w2, #0x5                   	// #5
  43ff14:	mov	x0, xzr
  43ff18:	add	x1, x1, #0xb87
  43ff1c:	bl	401cc0 <dcgettext@plt>
  43ff20:	bl	401d10 <printf@plt>
  43ff24:	b	43fab0 <ferror@plt+0x3dd20>
  43ff28:	mov	x27, x19
  43ff2c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  43ff30:	add	x1, x1, #0xa5e
  43ff34:	mov	w2, #0x5                   	// #5
  43ff38:	mov	x0, xzr
  43ff3c:	bl	401cc0 <dcgettext@plt>
  43ff40:	mov	x1, x21
  43ff44:	bl	4413f0 <warn@@Base>
  43ff48:	str	x27, [x20]
  43ff4c:	ldr	x8, [sp, #8]
  43ff50:	str	x23, [x8]
  43ff54:	ldp	x20, x19, [sp, #144]
  43ff58:	ldp	x22, x21, [sp, #128]
  43ff5c:	ldp	x24, x23, [sp, #112]
  43ff60:	ldp	x26, x25, [sp, #96]
  43ff64:	ldp	x28, x27, [sp, #80]
  43ff68:	ldp	x29, x30, [sp, #64]
  43ff6c:	add	sp, sp, #0xa0
  43ff70:	ret
  43ff74:	adrp	x1, 474000 <warn@@Base+0x32c10>
  43ff78:	add	x1, x1, #0xaec
  43ff7c:	mov	w2, #0x5                   	// #5
  43ff80:	mov	x0, xzr
  43ff84:	bl	401cc0 <dcgettext@plt>
  43ff88:	mov	w1, w19
  43ff8c:	bl	4413f0 <warn@@Base>
  43ff90:	str	x28, [x20]
  43ff94:	b	43ff4c <ferror@plt+0x3e1bc>
  43ff98:	ldr	x8, [sp, #8]
  43ff9c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  43ffa0:	add	x1, x1, #0xab7
  43ffa4:	mov	w2, #0x5                   	// #5
  43ffa8:	mov	x0, xzr
  43ffac:	str	x28, [x20]
  43ffb0:	str	x23, [x8]
  43ffb4:	bl	401cc0 <dcgettext@plt>
  43ffb8:	bl	401d10 <printf@plt>
  43ffbc:	b	43ff54 <ferror@plt+0x3e1c4>
  43ffc0:	sub	sp, sp, #0xc0
  43ffc4:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43ffc8:	ldr	w8, [x8, #312]
  43ffcc:	stp	x29, x30, [sp, #96]
  43ffd0:	stp	x20, x19, [sp, #176]
  43ffd4:	add	x29, sp, #0x60
  43ffd8:	mov	w19, w2
  43ffdc:	cmp	w8, w2
  43ffe0:	stp	x28, x27, [sp, #112]
  43ffe4:	stp	x26, x25, [sp, #128]
  43ffe8:	stp	x24, x23, [sp, #144]
  43ffec:	stp	x22, x21, [sp, #160]
  43fff0:	stur	x0, [x29, #-24]
  43fff4:	b.ls	44003c <ferror@plt+0x3e2ac>  // b.plast
  43fff8:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  43fffc:	ldr	x8, [x8, #304]
  440000:	mov	w9, #0x68                  	// #104
  440004:	umaddl	x8, w19, w9, x8
  440008:	ldr	w22, [x8]
  44000c:	sub	w9, w22, #0x2
  440010:	cmp	w9, #0x6
  440014:	b.ls	44005c <ferror@plt+0x3e2cc>  // b.plast
  440018:	adrp	x1, 474000 <warn@@Base+0x32c10>
  44001c:	add	x1, x1, #0xa28
  440020:	mov	w2, #0x5                   	// #5
  440024:	mov	x0, xzr
  440028:	bl	401cc0 <dcgettext@plt>
  44002c:	mov	w1, w22
  440030:	mov	w2, w19
  440034:	bl	4413f0 <warn@@Base>
  440038:	b	440510 <ferror@plt+0x3e780>
  44003c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  440040:	add	x1, x1, #0xb14
  440044:	mov	w2, #0x5                   	// #5
  440048:	mov	x0, xzr
  44004c:	bl	401cc0 <dcgettext@plt>
  440050:	mov	w1, w19
  440054:	bl	4413f0 <warn@@Base>
  440058:	b	440510 <ferror@plt+0x3e780>
  44005c:	ldr	x11, [x8, #16]
  440060:	str	x4, [sp, #48]
  440064:	str	w6, [sp, #44]
  440068:	ldur	x10, [x29, #-24]
  44006c:	str	x11, [sp, #32]
  440070:	ldp	w11, w8, [x8, #4]
  440074:	mov	x21, x3
  440078:	ldr	x9, [x10, #32]
  44007c:	ldr	x10, [x10, #48]
  440080:	stp	w8, w11, [sp, #16]
  440084:	ldr	x23, [x1]
  440088:	ldr	x8, [x5]
  44008c:	mov	x27, x1
  440090:	lsl	w28, w22, #1
  440094:	add	x20, x9, x10
  440098:	str	x5, [sp, #8]
  44009c:	stur	x8, [x29, #-16]
  4400a0:	stp	x28, x1, [x29, #-40]
  4400a4:	str	x3, [sp, #24]
  4400a8:	b	4400e8 <ferror@plt+0x3e358>
  4400ac:	mov	x0, x19
  4400b0:	mov	w1, w22
  4400b4:	bl	43ac8c <ferror@plt+0x38efc>
  4400b8:	mov	x0, x26
  4400bc:	mov	w1, w22
  4400c0:	bl	43ac8c <ferror@plt+0x38efc>
  4400c4:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4400c8:	mov	w2, #0x5                   	// #5
  4400cc:	mov	x0, xzr
  4400d0:	add	x1, x1, #0xb4f
  4400d4:	bl	401cc0 <dcgettext@plt>
  4400d8:	bl	401d10 <printf@plt>
  4400dc:	mov	w8, wzr
  4400e0:	str	x26, [sp, #48]
  4400e4:	cbnz	w8, 440500 <ferror@plt+0x3e770>
  4400e8:	add	x8, x23, x28
  4400ec:	cmp	x8, x20
  4400f0:	b.ls	440118 <ferror@plt+0x3e388>  // b.plast
  4400f4:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4400f8:	mov	w2, #0x5                   	// #5
  4400fc:	mov	x0, xzr
  440100:	add	x1, x1, #0xa5e
  440104:	bl	401cc0 <dcgettext@plt>
  440108:	mov	x1, x21
  44010c:	bl	4413f0 <warn@@Base>
  440110:	mov	w8, #0x1                   	// #1
  440114:	b	4400e4 <ferror@plt+0x3e354>
  440118:	ldr	x8, [x27]
  44011c:	adrp	x0, 474000 <warn@@Base+0x32c10>
  440120:	add	x0, x0, #0x9cf
  440124:	sub	x8, x23, x8
  440128:	add	x25, x8, x21
  44012c:	mov	x1, x25
  440130:	bl	401d10 <printf@plt>
  440134:	cmp	w22, #0x9
  440138:	mov	w19, w22
  44013c:	b.cc	440170 <ferror@plt+0x3e3e0>  // b.lo, b.ul, b.last
  440140:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  440144:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  440148:	mov	w4, #0x5                   	// #5
  44014c:	mov	x0, xzr
  440150:	add	x1, x1, #0x717
  440154:	add	x2, x2, #0x75f
  440158:	mov	x3, x22
  44015c:	bl	401c70 <dcngettext@plt>
  440160:	mov	w2, #0x8                   	// #8
  440164:	mov	w1, w22
  440168:	mov	w19, #0x8                   	// #8
  44016c:	bl	44132c <error@@Base>
  440170:	add	x8, x23, w19, uxtw
  440174:	cmp	x8, x20
  440178:	b.cc	440190 <ferror@plt+0x3e400>  // b.lo, b.ul, b.last
  44017c:	cmp	x23, x20
  440180:	b.cs	44018c <ferror@plt+0x3e3fc>  // b.hs, b.nlast
  440184:	sub	w19, w20, w23
  440188:	b	440190 <ferror@plt+0x3e400>
  44018c:	mov	w19, wzr
  440190:	sub	w8, w19, #0x1
  440194:	cmp	w8, #0x7
  440198:	b.ls	4401a4 <ferror@plt+0x3e414>  // b.plast
  44019c:	mov	x19, xzr
  4401a0:	b	4401bc <ferror@plt+0x3e42c>
  4401a4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4401a8:	ldr	x8, [x8, #3328]
  4401ac:	mov	x0, x23
  4401b0:	mov	w1, w19
  4401b4:	blr	x8
  4401b8:	mov	x19, x0
  4401bc:	cmp	w22, #0x9
  4401c0:	add	x23, x23, x22
  4401c4:	mov	w24, w22
  4401c8:	b.cc	4401fc <ferror@plt+0x3e46c>  // b.lo, b.ul, b.last
  4401cc:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  4401d0:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  4401d4:	mov	w4, #0x5                   	// #5
  4401d8:	mov	x0, xzr
  4401dc:	add	x1, x1, #0x717
  4401e0:	add	x2, x2, #0x75f
  4401e4:	mov	x3, x22
  4401e8:	bl	401c70 <dcngettext@plt>
  4401ec:	mov	w2, #0x8                   	// #8
  4401f0:	mov	w1, w22
  4401f4:	mov	w24, #0x8                   	// #8
  4401f8:	bl	44132c <error@@Base>
  4401fc:	add	x8, x23, w24, uxtw
  440200:	cmp	x8, x20
  440204:	b.cc	44021c <ferror@plt+0x3e48c>  // b.lo, b.ul, b.last
  440208:	cmp	x23, x20
  44020c:	b.cs	440218 <ferror@plt+0x3e488>  // b.hs, b.nlast
  440210:	sub	w24, w20, w23
  440214:	b	44021c <ferror@plt+0x3e48c>
  440218:	mov	w24, wzr
  44021c:	sub	w8, w24, #0x1
  440220:	cmp	w8, #0x7
  440224:	b.ls	440230 <ferror@plt+0x3e4a0>  // b.plast
  440228:	mov	x26, xzr
  44022c:	b	440248 <ferror@plt+0x3e4b8>
  440230:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  440234:	ldr	x8, [x8, #3328]
  440238:	mov	x0, x23
  44023c:	mov	w1, w24
  440240:	blr	x8
  440244:	mov	x26, x0
  440248:	orr	x8, x26, x19
  44024c:	add	x23, x23, x22
  440250:	cbnz	x8, 440274 <ferror@plt+0x3e4e4>
  440254:	ldur	x0, [x29, #-24]
  440258:	mov	x1, x25
  44025c:	bl	401eac <ferror@plt+0x11c>
  440260:	cbnz	w0, 440274 <ferror@plt+0x3e4e4>
  440264:	ldur	x0, [x29, #-24]
  440268:	add	x1, x25, x22
  44026c:	bl	401eac <ferror@plt+0x11c>
  440270:	cbz	w0, 4404b4 <ferror@plt+0x3e724>
  440274:	mov	x0, x19
  440278:	mov	w1, w22
  44027c:	bl	440bb8 <ferror@plt+0x3ee28>
  440280:	cbz	w0, 440294 <ferror@plt+0x3e504>
  440284:	mov	x0, x26
  440288:	mov	w1, w22
  44028c:	bl	440bb8 <ferror@plt+0x3ee28>
  440290:	cbz	w0, 4400ac <ferror@plt+0x3e31c>
  440294:	ldur	x24, [x29, #-16]
  440298:	cbz	x24, 440340 <ferror@plt+0x3e5b0>
  44029c:	ldr	x8, [x27]
  4402a0:	add	x9, x24, x21
  4402a4:	sub	x3, x29, #0x4
  4402a8:	sub	x4, x29, #0x8
  4402ac:	mov	x0, x24
  4402b0:	mov	x1, x20
  4402b4:	mov	w2, wzr
  4402b8:	sub	x27, x9, x8
  4402bc:	bl	42b410 <ferror@plt+0x29680>
  4402c0:	mov	x25, x0
  4402c4:	ldp	w0, w8, [x29, #-8]
  4402c8:	add	x28, x24, x8
  4402cc:	bl	4363b8 <ferror@plt+0x34628>
  4402d0:	mov	x0, x25
  4402d4:	mov	w1, w22
  4402d8:	bl	440b38 <ferror@plt+0x3eda8>
  4402dc:	sub	x3, x29, #0x4
  4402e0:	sub	x4, x29, #0x8
  4402e4:	mov	x0, x28
  4402e8:	mov	x1, x20
  4402ec:	mov	w2, wzr
  4402f0:	bl	42b410 <ferror@plt+0x29680>
  4402f4:	mov	x24, x0
  4402f8:	ldp	w0, w8, [x29, #-8]
  4402fc:	add	x8, x28, x8
  440300:	stur	x8, [x29, #-16]
  440304:	bl	4363b8 <ferror@plt+0x34628>
  440308:	mov	x0, x24
  44030c:	mov	w1, w22
  440310:	bl	440b38 <ferror@plt+0x3eda8>
  440314:	adrp	x1, 474000 <warn@@Base+0x32c10>
  440318:	mov	w2, #0x5                   	// #5
  44031c:	mov	x0, xzr
  440320:	add	x1, x1, #0xa99
  440324:	bl	401cc0 <dcgettext@plt>
  440328:	adrp	x3, 466000 <warn@@Base+0x24c10>
  44032c:	mov	w2, #0x8                   	// #8
  440330:	mov	x1, x27
  440334:	add	x3, x3, #0x215
  440338:	bl	401d10 <printf@plt>
  44033c:	b	44034c <ferror@plt+0x3e5bc>
  440340:	stur	xzr, [x29, #-16]
  440344:	mov	x25, #0xffffffffffffffff    	// #-1
  440348:	mov	x24, #0xffffffffffffffff    	// #-1
  44034c:	add	x28, x23, #0x2
  440350:	cmp	x28, x20
  440354:	b.ls	44037c <ferror@plt+0x3e5ec>  // b.plast
  440358:	adrp	x1, 474000 <warn@@Base+0x32c10>
  44035c:	mov	w2, #0x5                   	// #5
  440360:	mov	x0, xzr
  440364:	add	x1, x1, #0xa5e
  440368:	bl	401cc0 <dcgettext@plt>
  44036c:	mov	x1, x21
  440370:	bl	4413f0 <warn@@Base>
  440374:	mov	w8, #0x1                   	// #1
  440378:	b	4403f4 <ferror@plt+0x3e664>
  44037c:	b.cs	440388 <ferror@plt+0x3e5f8>  // b.hs, b.nlast
  440380:	mov	w1, #0x2                   	// #2
  440384:	b	44039c <ferror@plt+0x3e60c>
  440388:	cmp	x23, x20
  44038c:	b.cs	440398 <ferror@plt+0x3e608>  // b.hs, b.nlast
  440390:	sub	w1, w20, w23
  440394:	b	44039c <ferror@plt+0x3e60c>
  440398:	mov	w1, wzr
  44039c:	sub	w8, w1, #0x1
  4403a0:	cmp	w8, #0x7
  4403a4:	b.ls	4403b0 <ferror@plt+0x3e620>  // b.plast
  4403a8:	mov	x0, xzr
  4403ac:	b	4403c0 <ferror@plt+0x3e630>
  4403b0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4403b4:	ldr	x8, [x8, #3328]
  4403b8:	mov	x0, x23
  4403bc:	blr	x8
  4403c0:	and	x27, x0, #0xffff
  4403c4:	add	x23, x28, x27
  4403c8:	cmp	x23, x20
  4403cc:	b.ls	4403fc <ferror@plt+0x3e66c>  // b.plast
  4403d0:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4403d4:	mov	w2, #0x5                   	// #5
  4403d8:	mov	x0, xzr
  4403dc:	add	x1, x1, #0xa5e
  4403e0:	bl	401cc0 <dcgettext@plt>
  4403e4:	mov	x1, x21
  4403e8:	bl	4413f0 <warn@@Base>
  4403ec:	mov	w8, #0x1                   	// #1
  4403f0:	mov	x23, x28
  4403f4:	ldp	x28, x27, [x29, #-40]
  4403f8:	b	4400e4 <ferror@plt+0x3e354>
  4403fc:	ldr	x21, [sp, #48]
  440400:	mov	w1, w22
  440404:	add	x0, x19, x21
  440408:	bl	43ac8c <ferror@plt+0x38efc>
  44040c:	add	x0, x26, x21
  440410:	mov	w1, w22
  440414:	bl	43ac8c <ferror@plt+0x38efc>
  440418:	mov	w0, #0x28                  	// #40
  44041c:	bl	401d40 <putchar@plt>
  440420:	ldp	w3, w2, [sp, #16]
  440424:	ldr	x5, [sp, #32]
  440428:	ldur	x6, [x29, #-24]
  44042c:	mov	x0, x28
  440430:	mov	w1, w22
  440434:	mov	x4, x27
  440438:	bl	438e30 <ferror@plt+0x370a0>
  44043c:	mov	w27, w0
  440440:	mov	w0, #0x29                  	// #41
  440444:	bl	401d40 <putchar@plt>
  440448:	ldr	w8, [sp, #44]
  44044c:	cbnz	w8, 44046c <ferror@plt+0x3e6dc>
  440450:	cbz	w27, 44046c <ferror@plt+0x3e6dc>
  440454:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  440458:	mov	w2, #0x5                   	// #5
  44045c:	mov	x0, xzr
  440460:	add	x1, x1, #0xb87
  440464:	bl	401cc0 <dcgettext@plt>
  440468:	bl	401d10 <printf@plt>
  44046c:	ldp	x28, x27, [x29, #-40]
  440470:	ldr	x21, [sp, #24]
  440474:	cmp	x19, x26
  440478:	b.ne	44048c <ferror@plt+0x3e6fc>  // b.any
  44047c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  440480:	cmp	x25, x24
  440484:	add	x1, x1, #0xb5f
  440488:	b.eq	4404d8 <ferror@plt+0x3e748>  // b.none
  44048c:	cmp	x25, x24
  440490:	cset	w8, hi  // hi = pmore
  440494:	cmp	x19, x26
  440498:	cset	w9, eq  // eq = none
  44049c:	b.hi	4404d0 <ferror@plt+0x3e740>  // b.pmore
  4404a0:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4404a4:	and	w8, w9, w8
  4404a8:	add	x1, x1, #0xb6f
  4404ac:	cbz	w8, 4404f0 <ferror@plt+0x3e760>
  4404b0:	b	4404d8 <ferror@plt+0x3e748>
  4404b4:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4404b8:	mov	w2, #0x5                   	// #5
  4404bc:	mov	x0, xzr
  4404c0:	add	x1, x1, #0xab7
  4404c4:	bl	401cc0 <dcgettext@plt>
  4404c8:	bl	401d10 <printf@plt>
  4404cc:	b	440110 <ferror@plt+0x3e380>
  4404d0:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4404d4:	add	x1, x1, #0xb6f
  4404d8:	mov	w2, #0x5                   	// #5
  4404dc:	mov	x0, xzr
  4404e0:	bl	401cc0 <dcgettext@plt>
  4404e4:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4404e8:	ldr	x1, [x8, #3712]
  4404ec:	bl	401950 <fputs@plt>
  4404f0:	mov	w0, #0xa                   	// #10
  4404f4:	bl	401d40 <putchar@plt>
  4404f8:	mov	w8, wzr
  4404fc:	b	4400e4 <ferror@plt+0x3e354>
  440500:	ldr	x8, [sp, #8]
  440504:	ldur	x9, [x29, #-16]
  440508:	str	x23, [x27]
  44050c:	str	x9, [x8]
  440510:	ldp	x20, x19, [sp, #176]
  440514:	ldp	x22, x21, [sp, #160]
  440518:	ldp	x24, x23, [sp, #144]
  44051c:	ldp	x26, x25, [sp, #128]
  440520:	ldp	x28, x27, [sp, #112]
  440524:	ldp	x29, x30, [sp, #96]
  440528:	add	sp, sp, #0xc0
  44052c:	ret
  440530:	sub	sp, sp, #0xb0
  440534:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  440538:	ldr	w8, [x8, #312]
  44053c:	stp	x20, x19, [sp, #160]
  440540:	mov	w19, w2
  440544:	stp	x29, x30, [sp, #80]
  440548:	cmp	w8, w2
  44054c:	stp	x28, x27, [sp, #96]
  440550:	stp	x26, x25, [sp, #112]
  440554:	stp	x24, x23, [sp, #128]
  440558:	stp	x22, x21, [sp, #144]
  44055c:	add	x29, sp, #0x50
  440560:	b.ls	4405a8 <ferror@plt+0x3e818>  // b.plast
  440564:	adrp	x8, 48e000 <stdout@@GLIBC_2.17+0x2180>
  440568:	ldr	x8, [x8, #304]
  44056c:	mov	w9, #0x68                  	// #104
  440570:	umaddl	x8, w19, w9, x8
  440574:	ldr	w23, [x8]
  440578:	sub	w9, w23, #0x2
  44057c:	cmp	w9, #0x6
  440580:	b.ls	4405c8 <ferror@plt+0x3e838>  // b.plast
  440584:	adrp	x1, 474000 <warn@@Base+0x32c10>
  440588:	add	x1, x1, #0xa28
  44058c:	mov	w2, #0x5                   	// #5
  440590:	mov	x0, xzr
  440594:	bl	401cc0 <dcgettext@plt>
  440598:	mov	w1, w23
  44059c:	mov	w2, w19
  4405a0:	bl	4413f0 <warn@@Base>
  4405a4:	b	440b18 <ferror@plt+0x3ed88>
  4405a8:	adrp	x1, 474000 <warn@@Base+0x32c10>
  4405ac:	add	x1, x1, #0xb7e
  4405b0:	mov	w2, #0x5                   	// #5
  4405b4:	mov	x0, xzr
  4405b8:	bl	401cc0 <dcgettext@plt>
  4405bc:	mov	w1, w19
  4405c0:	bl	4413f0 <warn@@Base>
  4405c4:	b	440b18 <ferror@plt+0x3ed88>
  4405c8:	ldr	x11, [x8, #16]
  4405cc:	stur	x4, [x29, #-32]
  4405d0:	stur	w6, [x29, #-36]
  4405d4:	ldr	x9, [x0, #32]
  4405d8:	ldr	x10, [x0, #48]
  4405dc:	stp	x11, x0, [sp, #24]
  4405e0:	ldp	w11, w8, [x8, #4]
  4405e4:	mov	x22, x3
  4405e8:	mov	x20, x1
  4405ec:	mov	x24, #0xffffffffffffffff    	// #-1
  4405f0:	stp	w8, w11, [sp, #16]
  4405f4:	ldr	x25, [x1]
  4405f8:	ldr	x28, [x5]
  4405fc:	mov	x8, #0xffffffffffffffff    	// #-1
  440600:	stur	x8, [x29, #-24]
  440604:	mov	x21, #0xffffffffffffffff    	// #-1
  440608:	add	x19, x9, x10
  44060c:	mov	x8, #0xffffffffffffffff    	// #-1
  440610:	str	x5, [sp, #8]
  440614:	stur	x8, [x29, #-16]
  440618:	add	x26, x25, #0x1
  44061c:	cmp	x26, x19
  440620:	b.ls	44064c <ferror@plt+0x3e8bc>  // b.plast
  440624:	adrp	x1, 474000 <warn@@Base+0x32c10>
  440628:	mov	w2, #0x5                   	// #5
  44062c:	mov	x0, xzr
  440630:	add	x1, x1, #0xa5e
  440634:	bl	401cc0 <dcgettext@plt>
  440638:	mov	x1, x22
  44063c:	bl	4413f0 <warn@@Base>
  440640:	mov	w8, #0x3                   	// #3
  440644:	cbnz	w8, 440ad8 <ferror@plt+0x3ed48>
  440648:	b	440618 <ferror@plt+0x3e888>
  44064c:	ldr	x8, [x20]
  440650:	add	x9, x25, x22
  440654:	adrp	x0, 474000 <warn@@Base+0x32c10>
  440658:	add	x0, x0, #0x9cf
  44065c:	sub	x1, x9, x8
  440660:	bl	401d10 <printf@plt>
  440664:	cmp	x26, x19
  440668:	b.cs	440674 <ferror@plt+0x3e8e4>  // b.hs, b.nlast
  44066c:	mov	w1, #0x1                   	// #1
  440670:	b	440688 <ferror@plt+0x3e8f8>
  440674:	cmp	x25, x19
  440678:	b.cs	440684 <ferror@plt+0x3e8f4>  // b.hs, b.nlast
  44067c:	sub	w1, w19, w25
  440680:	b	440688 <ferror@plt+0x3e8f8>
  440684:	mov	w1, wzr
  440688:	sub	w8, w1, #0x1
  44068c:	cmp	w8, #0x7
  440690:	b.ls	4406a0 <ferror@plt+0x3e910>  // b.plast
  440694:	mov	w25, wzr
  440698:	cbnz	x28, 4406b8 <ferror@plt+0x3e928>
  44069c:	b	44075c <ferror@plt+0x3e9cc>
  4406a0:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4406a4:	ldr	x8, [x8, #3328]
  4406a8:	mov	x0, x25
  4406ac:	blr	x8
  4406b0:	mov	x25, x0
  4406b4:	cbz	x28, 44075c <ferror@plt+0x3e9cc>
  4406b8:	cmp	w25, #0x4
  4406bc:	b.ne	44075c <ferror@plt+0x3e9cc>  // b.any
  4406c0:	ldr	x8, [x20]
  4406c4:	add	x9, x28, x22
  4406c8:	sub	x3, x29, #0x4
  4406cc:	sub	x4, x29, #0x8
  4406d0:	mov	x0, x28
  4406d4:	mov	x1, x19
  4406d8:	mov	w2, wzr
  4406dc:	sub	x27, x9, x8
  4406e0:	bl	42b410 <ferror@plt+0x29680>
  4406e4:	mov	x21, x0
  4406e8:	ldp	w0, w8, [x29, #-8]
  4406ec:	add	x28, x28, x8
  4406f0:	bl	4363b8 <ferror@plt+0x34628>
  4406f4:	mov	x0, x21
  4406f8:	mov	w1, w23
  4406fc:	bl	440b38 <ferror@plt+0x3eda8>
  440700:	sub	x3, x29, #0x4
  440704:	sub	x4, x29, #0x8
  440708:	mov	x0, x28
  44070c:	mov	x1, x19
  440710:	mov	w2, wzr
  440714:	bl	42b410 <ferror@plt+0x29680>
  440718:	mov	x24, x0
  44071c:	ldp	w0, w8, [x29, #-8]
  440720:	add	x28, x28, x8
  440724:	bl	4363b8 <ferror@plt+0x34628>
  440728:	mov	x0, x24
  44072c:	mov	w1, w23
  440730:	bl	440b38 <ferror@plt+0x3eda8>
  440734:	adrp	x1, 474000 <warn@@Base+0x32c10>
  440738:	mov	w2, #0x5                   	// #5
  44073c:	mov	x0, xzr
  440740:	add	x1, x1, #0xa99
  440744:	bl	401cc0 <dcgettext@plt>
  440748:	adrp	x3, 466000 <warn@@Base+0x24c10>
  44074c:	mov	w2, #0x8                   	// #8
  440750:	mov	x1, x27
  440754:	add	x3, x3, #0x215
  440758:	bl	401d10 <printf@plt>
  44075c:	cmp	w25, #0x9
  440760:	b.hi	440794 <ferror@plt+0x3ea04>  // b.pmore
  440764:	adrp	x11, 46d000 <warn@@Base+0x2bc10>
  440768:	mov	w8, w25
  44076c:	add	x11, x11, #0x7e2
  440770:	adr	x9, 440780 <ferror@plt+0x3e9f0>
  440774:	ldrb	w10, [x11, x8]
  440778:	add	x9, x9, x10, lsl #2
  44077c:	br	x9
  440780:	adrp	x1, 474000 <warn@@Base+0x32c10>
  440784:	mov	w2, #0x5                   	// #5
  440788:	mov	x0, xzr
  44078c:	add	x1, x1, #0xab7
  440790:	b	44095c <ferror@plt+0x3ebcc>
  440794:	adrp	x1, 474000 <warn@@Base+0x32c10>
  440798:	mov	w2, #0x5                   	// #5
  44079c:	mov	x0, xzr
  4407a0:	add	x1, x1, #0xbfe
  4407a4:	bl	401cc0 <dcgettext@plt>
  4407a8:	mov	w1, w25
  4407ac:	bl	44132c <error@@Base>
  4407b0:	mov	w8, #0x1                   	// #1
  4407b4:	mov	x25, x26
  4407b8:	cbnz	w8, 440ad8 <ferror@plt+0x3ed48>
  4407bc:	b	440618 <ferror@plt+0x3e888>
  4407c0:	sub	x3, x29, #0x4
  4407c4:	sub	x4, x29, #0x8
  4407c8:	mov	x0, x26
  4407cc:	mov	x1, x19
  4407d0:	mov	w2, wzr
  4407d4:	bl	42b410 <ferror@plt+0x29680>
  4407d8:	stur	x0, [x29, #-16]
  4407dc:	ldp	w0, w8, [x29, #-8]
  4407e0:	add	x26, x26, x8
  4407e4:	bl	4363b8 <ferror@plt+0x34628>
  4407e8:	sub	x3, x29, #0x4
  4407ec:	sub	x4, x29, #0x8
  4407f0:	mov	x0, x26
  4407f4:	mov	x1, x19
  4407f8:	mov	w2, wzr
  4407fc:	bl	42b410 <ferror@plt+0x29680>
  440800:	stur	x0, [x29, #-24]
  440804:	ldp	w0, w8, [x29, #-8]
  440808:	add	x26, x26, x8
  44080c:	bl	4363b8 <ferror@plt+0x34628>
  440810:	cbnz	w25, 440968 <ferror@plt+0x3ebd8>
  440814:	b	440998 <ferror@plt+0x3ec08>
  440818:	cmp	w23, #0x9
  44081c:	mov	w27, w23
  440820:	b.cc	440854 <ferror@plt+0x3eac4>  // b.lo, b.ul, b.last
  440824:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  440828:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  44082c:	mov	w4, #0x5                   	// #5
  440830:	mov	x0, xzr
  440834:	add	x1, x1, #0x717
  440838:	add	x2, x2, #0x75f
  44083c:	mov	x3, x23
  440840:	bl	401c70 <dcngettext@plt>
  440844:	mov	w2, #0x8                   	// #8
  440848:	mov	w1, w23
  44084c:	mov	w27, #0x8                   	// #8
  440850:	bl	44132c <error@@Base>
  440854:	add	x8, x26, w27, uxtw
  440858:	cmp	x8, x19
  44085c:	csel	w10, w27, wzr, cc  // cc = lo, ul, last
  440860:	cmp	x26, x19
  440864:	sub	w9, w19, w26
  440868:	ccmp	x8, x19, #0x0, cc  // cc = lo, ul, last
  44086c:	csel	w1, w10, w9, cc  // cc = lo, ul, last
  440870:	sub	w8, w1, #0x1
  440874:	cmp	w8, #0x7
  440878:	b.ls	44092c <ferror@plt+0x3eb9c>  // b.plast
  44087c:	mov	x0, xzr
  440880:	b	44093c <ferror@plt+0x3ebac>
  440884:	cbz	x28, 4408a0 <ferror@plt+0x3eb10>
  440888:	adrp	x1, 474000 <warn@@Base+0x32c10>
  44088c:	mov	w2, #0x5                   	// #5
  440890:	mov	x0, xzr
  440894:	add	x1, x1, #0xbbe
  440898:	bl	401cc0 <dcgettext@plt>
  44089c:	bl	401d10 <printf@plt>
  4408a0:	sub	x3, x29, #0x4
  4408a4:	sub	x4, x29, #0x8
  4408a8:	mov	x0, x26
  4408ac:	mov	x1, x19
  4408b0:	mov	w2, wzr
  4408b4:	bl	42b410 <ferror@plt+0x29680>
  4408b8:	mov	x21, x0
  4408bc:	ldp	w0, w8, [x29, #-8]
  4408c0:	add	x25, x26, x8
  4408c4:	bl	4363b8 <ferror@plt+0x34628>
  4408c8:	mov	x0, x21
  4408cc:	mov	w1, w23
  4408d0:	bl	440b38 <ferror@plt+0x3eda8>
  4408d4:	sub	x3, x29, #0x4
  4408d8:	sub	x4, x29, #0x8
  4408dc:	mov	x0, x25
  4408e0:	mov	x1, x19
  4408e4:	mov	w2, wzr
  4408e8:	bl	42b410 <ferror@plt+0x29680>
  4408ec:	mov	x24, x0
  4408f0:	ldp	w0, w8, [x29, #-8]
  4408f4:	add	x25, x25, x8
  4408f8:	bl	4363b8 <ferror@plt+0x34628>
  4408fc:	mov	x0, x24
  440900:	mov	w1, w23
  440904:	bl	440b38 <ferror@plt+0x3eda8>
  440908:	adrp	x1, 474000 <warn@@Base+0x32c10>
  44090c:	mov	w2, #0x5                   	// #5
  440910:	mov	x0, xzr
  440914:	add	x1, x1, #0xbf2
  440918:	bl	401cc0 <dcgettext@plt>
  44091c:	bl	401d10 <printf@plt>
  440920:	mov	w8, #0x2                   	// #2
  440924:	cbnz	w8, 440ad8 <ferror@plt+0x3ed48>
  440928:	b	440618 <ferror@plt+0x3e888>
  44092c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  440930:	ldr	x8, [x8, #3328]
  440934:	mov	x0, x26
  440938:	blr	x8
  44093c:	mov	w1, w23
  440940:	add	x26, x26, x23
  440944:	stur	x0, [x29, #-32]
  440948:	bl	43ac8c <ferror@plt+0x38efc>
  44094c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  440950:	mov	w2, #0x5                   	// #5
  440954:	mov	x0, xzr
  440958:	add	x1, x1, #0xb4f
  44095c:	bl	401cc0 <dcgettext@plt>
  440960:	bl	401d10 <printf@plt>
  440964:	cbz	w25, 440998 <ferror@plt+0x3ec08>
  440968:	cmp	w25, #0x4
  44096c:	b.ne	4409a8 <ferror@plt+0x3ec18>  // b.any
  440970:	add	x8, x26, #0x2
  440974:	cmp	x8, x19
  440978:	b.ls	4409b8 <ferror@plt+0x3ec28>  // b.plast
  44097c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  440980:	mov	w2, #0x5                   	// #5
  440984:	mov	x0, xzr
  440988:	add	x1, x1, #0xa5e
  44098c:	bl	401cc0 <dcgettext@plt>
  440990:	mov	x1, x22
  440994:	bl	4413f0 <warn@@Base>
  440998:	mov	w8, #0x3                   	// #3
  44099c:	mov	x25, x26
  4409a0:	cbnz	w8, 440ad8 <ferror@plt+0x3ed48>
  4409a4:	b	440618 <ferror@plt+0x3e888>
  4409a8:	mov	w8, #0x2                   	// #2
  4409ac:	mov	x25, x26
  4409b0:	cbnz	w8, 440ad8 <ferror@plt+0x3ed48>
  4409b4:	b	440618 <ferror@plt+0x3e888>
  4409b8:	sub	x3, x29, #0x4
  4409bc:	sub	x4, x29, #0x8
  4409c0:	mov	x0, x26
  4409c4:	mov	x1, x19
  4409c8:	mov	w2, wzr
  4409cc:	bl	42b410 <ferror@plt+0x29680>
  4409d0:	mov	x25, x0
  4409d4:	ldp	w0, w8, [x29, #-8]
  4409d8:	add	x26, x26, x8
  4409dc:	bl	4363b8 <ferror@plt+0x34628>
  4409e0:	ldur	x27, [x29, #-32]
  4409e4:	ldur	x8, [x29, #-16]
  4409e8:	mov	w1, w23
  4409ec:	add	x0, x27, x8
  4409f0:	bl	43ac8c <ferror@plt+0x38efc>
  4409f4:	ldur	x8, [x29, #-24]
  4409f8:	mov	w1, w23
  4409fc:	add	x0, x27, x8
  440a00:	bl	43ac8c <ferror@plt+0x38efc>
  440a04:	mov	w0, #0x28                  	// #40
  440a08:	bl	401d40 <putchar@plt>
  440a0c:	ldp	w3, w2, [sp, #16]
  440a10:	ldp	x5, x6, [sp, #24]
  440a14:	mov	x0, x26
  440a18:	mov	w1, w23
  440a1c:	mov	x4, x25
  440a20:	bl	438e30 <ferror@plt+0x370a0>
  440a24:	mov	w27, w0
  440a28:	mov	w0, #0x29                  	// #41
  440a2c:	bl	401d40 <putchar@plt>
  440a30:	ldur	w8, [x29, #-36]
  440a34:	cbnz	w8, 440a54 <ferror@plt+0x3ecc4>
  440a38:	cbz	w27, 440a54 <ferror@plt+0x3ecc4>
  440a3c:	adrp	x1, 471000 <warn@@Base+0x2fc10>
  440a40:	mov	w2, #0x5                   	// #5
  440a44:	mov	x0, xzr
  440a48:	add	x1, x1, #0xb87
  440a4c:	bl	401cc0 <dcgettext@plt>
  440a50:	bl	401d10 <printf@plt>
  440a54:	cmp	x21, x24
  440a58:	b.ne	440a70 <ferror@plt+0x3ece0>  // b.any
  440a5c:	ldp	x9, x8, [x29, #-24]
  440a60:	adrp	x1, 474000 <warn@@Base+0x32c10>
  440a64:	add	x1, x1, #0xb5f
  440a68:	cmp	x8, x9
  440a6c:	b.eq	440aa4 <ferror@plt+0x3ed14>  // b.none
  440a70:	ldp	x10, x9, [x29, #-24]
  440a74:	cmp	x21, x24
  440a78:	cset	w8, hi  // hi = pmore
  440a7c:	cmp	x9, x10
  440a80:	cset	w9, eq  // eq = none
  440a84:	b.hi	440a9c <ferror@plt+0x3ed0c>  // b.pmore
  440a88:	adrp	x1, 474000 <warn@@Base+0x32c10>
  440a8c:	and	w8, w8, w9
  440a90:	add	x1, x1, #0xb6f
  440a94:	cbz	w8, 440abc <ferror@plt+0x3ed2c>
  440a98:	b	440aa4 <ferror@plt+0x3ed14>
  440a9c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  440aa0:	add	x1, x1, #0xb6f
  440aa4:	mov	w2, #0x5                   	// #5
  440aa8:	mov	x0, xzr
  440aac:	bl	401cc0 <dcgettext@plt>
  440ab0:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  440ab4:	ldr	x1, [x8, #3712]
  440ab8:	bl	401950 <fputs@plt>
  440abc:	mov	w0, #0xa                   	// #10
  440ac0:	bl	401d40 <putchar@plt>
  440ac4:	mov	w8, wzr
  440ac8:	add	x25, x26, x25
  440acc:	mov	x24, #0xffffffffffffffff    	// #-1
  440ad0:	mov	x21, #0xffffffffffffffff    	// #-1
  440ad4:	cbz	w8, 440618 <ferror@plt+0x3e888>
  440ad8:	cmp	w8, #0x2
  440adc:	b.eq	440618 <ferror@plt+0x3e888>  // b.none
  440ae0:	cmp	w8, #0x3
  440ae4:	b.ne	440b18 <ferror@plt+0x3ed88>  // b.any
  440ae8:	and	x8, x21, x24
  440aec:	cmn	x8, #0x1
  440af0:	b.eq	440b0c <ferror@plt+0x3ed7c>  // b.none
  440af4:	adrp	x1, 474000 <warn@@Base+0x32c10>
  440af8:	add	x1, x1, #0xc23
  440afc:	mov	w2, #0x5                   	// #5
  440b00:	mov	x0, xzr
  440b04:	bl	401cc0 <dcgettext@plt>
  440b08:	bl	401d10 <printf@plt>
  440b0c:	ldr	x8, [sp, #8]
  440b10:	str	x25, [x20]
  440b14:	str	x28, [x8]
  440b18:	ldp	x20, x19, [sp, #160]
  440b1c:	ldp	x22, x21, [sp, #144]
  440b20:	ldp	x24, x23, [sp, #128]
  440b24:	ldp	x26, x25, [sp, #112]
  440b28:	ldp	x28, x27, [sp, #96]
  440b2c:	ldp	x29, x30, [sp, #80]
  440b30:	add	sp, sp, #0xb0
  440b34:	ret
  440b38:	stp	x29, x30, [sp, #-16]!
  440b3c:	lsl	w8, w1, #1
  440b40:	mov	x2, x0
  440b44:	cmp	w1, #0x0
  440b48:	sub	w8, w8, #0x1
  440b4c:	mov	w9, #0x3                   	// #3
  440b50:	adrp	x0, 474000 <warn@@Base+0x32c10>
  440b54:	csel	w1, w9, w8, eq  // eq = none
  440b58:	add	x0, x0, #0x9ef
  440b5c:	mov	x29, sp
  440b60:	bl	401d10 <printf@plt>
  440b64:	ldp	x29, x30, [sp], #16
  440b68:	ret
  440b6c:	stp	x29, x30, [sp, #-32]!
  440b70:	str	x19, [sp, #16]
  440b74:	adrp	x19, 490000 <stdout@@GLIBC_2.17+0x4180>
  440b78:	add	x19, x19, #0xbe8
  440b7c:	adrp	x2, 474000 <warn@@Base+0x32c10>
  440b80:	mov	w3, w0
  440b84:	add	x2, x2, #0x58
  440b88:	mov	w1, #0xf                   	// #15
  440b8c:	mov	x0, x19
  440b90:	mov	x29, sp
  440b94:	bl	401a20 <snprintf@plt>
  440b98:	adrp	x0, 474000 <warn@@Base+0x32c10>
  440b9c:	add	x0, x0, #0xab2
  440ba0:	mov	w1, #0x8                   	// #8
  440ba4:	mov	x2, x19
  440ba8:	bl	401d10 <printf@plt>
  440bac:	ldr	x19, [sp, #16]
  440bb0:	ldp	x29, x30, [sp], #32
  440bb4:	ret
  440bb8:	lsl	w9, w1, #3
  440bbc:	sub	w9, w9, #0x1
  440bc0:	mov	x10, #0xfffffffffffffffe    	// #-2
  440bc4:	mvn	x8, x0
  440bc8:	lsl	x9, x10, x9
  440bcc:	bics	xzr, x8, x9
  440bd0:	cset	w0, eq  // eq = none
  440bd4:	ret
  440bd8:	ldr	x8, [x0]
  440bdc:	ldr	x9, [x1]
  440be0:	cmp	x8, x9
  440be4:	cset	w10, hi  // hi = pmore
  440be8:	cmp	x9, x8
  440bec:	cset	w8, hi  // hi = pmore
  440bf0:	sub	w0, w10, w8
  440bf4:	ret
  440bf8:	sub	sp, sp, #0x70
  440bfc:	stp	x24, x23, [sp, #64]
  440c00:	adrp	x24, 474000 <warn@@Base+0x32c10>
  440c04:	stp	x28, x27, [sp, #32]
  440c08:	stp	x26, x25, [sp, #48]
  440c0c:	stp	x22, x21, [sp, #80]
  440c10:	stp	x20, x19, [sp, #96]
  440c14:	mov	x26, x4
  440c18:	mov	x19, x3
  440c1c:	mov	w20, w2
  440c20:	mov	x21, x1
  440c24:	mov	x27, x0
  440c28:	sub	x22, x3, x0
  440c2c:	mov	w8, w2
  440c30:	add	x24, x24, #0xe5c
  440c34:	stp	x29, x30, [sp, #16]
  440c38:	add	x29, sp, #0x10
  440c3c:	str	x8, [sp]
  440c40:	b	440c6c <ferror@plt+0x3eedc>
  440c44:	mov	w2, #0x5                   	// #5
  440c48:	mov	x0, xzr
  440c4c:	mov	x1, x24
  440c50:	bl	401cc0 <dcgettext@plt>
  440c54:	mov	x1, x19
  440c58:	bl	4413f0 <warn@@Base>
  440c5c:	mov	w8, #0x1                   	// #1
  440c60:	mov	x25, x27
  440c64:	mov	x27, x25
  440c68:	cbnz	w8, 4410a8 <ferror@plt+0x3f318>
  440c6c:	add	x25, x27, #0x1
  440c70:	cmp	x25, x21
  440c74:	b.hi	440c44 <ferror@plt+0x3eeb4>  // b.pmore
  440c78:	adrp	x0, 474000 <warn@@Base+0x32c10>
  440c7c:	add	x1, x22, x27
  440c80:	add	x0, x0, #0x9cf
  440c84:	bl	401d10 <printf@plt>
  440c88:	cmp	x25, x21
  440c8c:	b.cs	440c98 <ferror@plt+0x3ef08>  // b.hs, b.nlast
  440c90:	mov	w1, #0x1                   	// #1
  440c94:	b	440cac <ferror@plt+0x3ef1c>
  440c98:	cmp	x27, x21
  440c9c:	b.cs	440ca8 <ferror@plt+0x3ef18>  // b.hs, b.nlast
  440ca0:	sub	w1, w21, w27
  440ca4:	b	440cac <ferror@plt+0x3ef1c>
  440ca8:	mov	w1, wzr
  440cac:	sub	w8, w1, #0x1
  440cb0:	cmp	w8, #0x7
  440cb4:	b.ls	440cc8 <ferror@plt+0x3ef38>  // b.plast
  440cb8:	mov	w27, wzr
  440cbc:	cmp	w27, #0x7
  440cc0:	b.ls	440ce4 <ferror@plt+0x3ef54>  // b.plast
  440cc4:	b	440d14 <ferror@plt+0x3ef84>
  440cc8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  440ccc:	ldr	x8, [x8, #3328]
  440cd0:	mov	x0, x27
  440cd4:	blr	x8
  440cd8:	mov	x27, x0
  440cdc:	cmp	w27, #0x7
  440ce0:	b.hi	440d14 <ferror@plt+0x3ef84>  // b.pmore
  440ce4:	adrp	x11, 46d000 <warn@@Base+0x2bc10>
  440ce8:	mov	w8, w27
  440cec:	add	x11, x11, #0x7ec
  440cf0:	adr	x9, 440d00 <ferror@plt+0x3ef70>
  440cf4:	ldrb	w10, [x11, x8]
  440cf8:	add	x9, x9, x10, lsl #2
  440cfc:	br	x9
  440d00:	adrp	x1, 474000 <warn@@Base+0x32c10>
  440d04:	mov	w2, #0x5                   	// #5
  440d08:	mov	x0, xzr
  440d0c:	add	x1, x1, #0xab7
  440d10:	b	440f1c <ferror@plt+0x3f18c>
  440d14:	adrp	x1, 474000 <warn@@Base+0x32c10>
  440d18:	mov	w2, #0x5                   	// #5
  440d1c:	mov	x0, xzr
  440d20:	add	x1, x1, #0xe94
  440d24:	bl	401cc0 <dcgettext@plt>
  440d28:	mov	w1, w27
  440d2c:	bl	44132c <error@@Base>
  440d30:	mov	w27, wzr
  440d34:	b	440f24 <ferror@plt+0x3f194>
  440d38:	sub	x3, x29, #0x4
  440d3c:	add	x4, sp, #0x8
  440d40:	mov	x0, x25
  440d44:	mov	x1, x21
  440d48:	mov	w2, wzr
  440d4c:	bl	42b410 <ferror@plt+0x29680>
  440d50:	mov	x28, x0
  440d54:	ldur	w8, [x29, #-4]
  440d58:	ldr	w0, [sp, #8]
  440d5c:	add	x24, x25, x8
  440d60:	bl	4363b8 <ferror@plt+0x34628>
  440d64:	sub	x3, x29, #0x4
  440d68:	add	x4, sp, #0x8
  440d6c:	mov	x0, x24
  440d70:	mov	x1, x21
  440d74:	mov	w2, wzr
  440d78:	bl	42b410 <ferror@plt+0x29680>
  440d7c:	ldur	w8, [x29, #-4]
  440d80:	mov	x23, x0
  440d84:	ldr	w0, [sp, #8]
  440d88:	add	x25, x24, x8
  440d8c:	adrp	x24, 474000 <warn@@Base+0x32c10>
  440d90:	add	x24, x24, #0xe5c
  440d94:	bl	4363b8 <ferror@plt+0x34628>
  440d98:	cbnz	w27, 441000 <ferror@plt+0x3f270>
  440d9c:	b	4410a0 <ferror@plt+0x3f310>
  440da0:	cmp	w20, #0x9
  440da4:	mov	w23, w20
  440da8:	b.cc	440ddc <ferror@plt+0x3f04c>  // b.lo, b.ul, b.last
  440dac:	ldr	x3, [sp]
  440db0:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  440db4:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  440db8:	mov	w4, #0x5                   	// #5
  440dbc:	mov	x0, xzr
  440dc0:	add	x1, x1, #0x717
  440dc4:	add	x2, x2, #0x75f
  440dc8:	bl	401c70 <dcngettext@plt>
  440dcc:	mov	w2, #0x8                   	// #8
  440dd0:	mov	w1, w20
  440dd4:	mov	w23, #0x8                   	// #8
  440dd8:	bl	44132c <error@@Base>
  440ddc:	add	x8, x25, w23, uxtw
  440de0:	cmp	x8, x21
  440de4:	csel	w10, w23, wzr, cc  // cc = lo, ul, last
  440de8:	cmp	x25, x21
  440dec:	sub	w9, w21, w25
  440df0:	ccmp	x8, x21, #0x0, cc  // cc = lo, ul, last
  440df4:	csel	w1, w10, w9, cc  // cc = lo, ul, last
  440df8:	sub	w8, w1, #0x1
  440dfc:	cmp	w8, #0x7
  440e00:	b.ls	440ee4 <ferror@plt+0x3f154>  // b.plast
  440e04:	mov	x26, xzr
  440e08:	b	440ef8 <ferror@plt+0x3f168>
  440e0c:	cmp	w20, #0x9
  440e10:	mov	w23, w20
  440e14:	b.cc	440e48 <ferror@plt+0x3f0b8>  // b.lo, b.ul, b.last
  440e18:	ldr	x3, [sp]
  440e1c:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  440e20:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  440e24:	mov	w4, #0x5                   	// #5
  440e28:	mov	x0, xzr
  440e2c:	add	x1, x1, #0x717
  440e30:	add	x2, x2, #0x75f
  440e34:	bl	401c70 <dcngettext@plt>
  440e38:	mov	w2, #0x8                   	// #8
  440e3c:	mov	w1, w20
  440e40:	mov	w23, #0x8                   	// #8
  440e44:	bl	44132c <error@@Base>
  440e48:	add	x8, x25, w23, uxtw
  440e4c:	cmp	x8, x21
  440e50:	csel	w10, w23, wzr, cc  // cc = lo, ul, last
  440e54:	cmp	x25, x21
  440e58:	sub	w9, w21, w25
  440e5c:	ccmp	x8, x21, #0x0, cc  // cc = lo, ul, last
  440e60:	csel	w1, w10, w9, cc  // cc = lo, ul, last
  440e64:	sub	w8, w1, #0x1
  440e68:	cmp	w8, #0x7
  440e6c:	b.ls	440f34 <ferror@plt+0x3f1a4>  // b.plast
  440e70:	mov	x28, xzr
  440e74:	b	440f48 <ferror@plt+0x3f1b8>
  440e78:	cmp	w20, #0x9
  440e7c:	mov	w23, w20
  440e80:	b.cc	440eb4 <ferror@plt+0x3f124>  // b.lo, b.ul, b.last
  440e84:	ldr	x3, [sp]
  440e88:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  440e8c:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  440e90:	mov	w4, #0x5                   	// #5
  440e94:	mov	x0, xzr
  440e98:	add	x1, x1, #0x717
  440e9c:	add	x2, x2, #0x75f
  440ea0:	bl	401c70 <dcngettext@plt>
  440ea4:	mov	w2, #0x8                   	// #8
  440ea8:	mov	w1, w20
  440eac:	mov	w23, #0x8                   	// #8
  440eb0:	bl	44132c <error@@Base>
  440eb4:	add	x8, x25, w23, uxtw
  440eb8:	cmp	x8, x21
  440ebc:	csel	w10, w23, wzr, cc  // cc = lo, ul, last
  440ec0:	cmp	x25, x21
  440ec4:	sub	w9, w21, w25
  440ec8:	ccmp	x8, x21, #0x0, cc  // cc = lo, ul, last
  440ecc:	csel	w1, w10, w9, cc  // cc = lo, ul, last
  440ed0:	sub	w8, w1, #0x1
  440ed4:	cmp	w8, #0x7
  440ed8:	b.ls	440fa8 <ferror@plt+0x3f218>  // b.plast
  440edc:	mov	x28, xzr
  440ee0:	b	440fbc <ferror@plt+0x3f22c>
  440ee4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  440ee8:	ldr	x8, [x8, #3328]
  440eec:	mov	x0, x25
  440ef0:	blr	x8
  440ef4:	mov	x26, x0
  440ef8:	ldr	x8, [sp]
  440efc:	mov	x0, x26
  440f00:	mov	w1, w20
  440f04:	add	x25, x25, x8
  440f08:	bl	43ac8c <ferror@plt+0x38efc>
  440f0c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  440f10:	mov	w2, #0x5                   	// #5
  440f14:	mov	x0, xzr
  440f18:	add	x1, x1, #0xb4f
  440f1c:	bl	401cc0 <dcgettext@plt>
  440f20:	bl	401d10 <printf@plt>
  440f24:	mov	x28, #0xffffffffffffffff    	// #-1
  440f28:	mov	x23, #0xffffffffffffffff    	// #-1
  440f2c:	cbnz	w27, 441000 <ferror@plt+0x3f270>
  440f30:	b	4410a0 <ferror@plt+0x3f310>
  440f34:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  440f38:	ldr	x8, [x8, #3328]
  440f3c:	mov	x0, x25
  440f40:	blr	x8
  440f44:	mov	x28, x0
  440f48:	ldr	x8, [sp]
  440f4c:	cmp	w20, #0x9
  440f50:	mov	w23, w20
  440f54:	add	x25, x25, x8
  440f58:	b.cc	440f8c <ferror@plt+0x3f1fc>  // b.lo, b.ul, b.last
  440f5c:	ldr	x3, [sp]
  440f60:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  440f64:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  440f68:	mov	w4, #0x5                   	// #5
  440f6c:	mov	x0, xzr
  440f70:	add	x1, x1, #0x717
  440f74:	add	x2, x2, #0x75f
  440f78:	bl	401c70 <dcngettext@plt>
  440f7c:	mov	w2, #0x8                   	// #8
  440f80:	mov	w1, w20
  440f84:	mov	w23, #0x8                   	// #8
  440f88:	bl	44132c <error@@Base>
  440f8c:	add	x8, x25, w23, uxtw
  440f90:	cmp	x8, x21
  440f94:	b.cc	441068 <ferror@plt+0x3f2d8>  // b.lo, b.ul, b.last
  440f98:	cmp	x25, x21
  440f9c:	b.cs	441064 <ferror@plt+0x3f2d4>  // b.hs, b.nlast
  440fa0:	sub	w23, w21, w25
  440fa4:	b	441068 <ferror@plt+0x3f2d8>
  440fa8:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  440fac:	ldr	x8, [x8, #3328]
  440fb0:	mov	x0, x25
  440fb4:	blr	x8
  440fb8:	mov	x28, x0
  440fbc:	ldr	x8, [sp]
  440fc0:	sub	x3, x29, #0x4
  440fc4:	add	x4, sp, #0x8
  440fc8:	mov	x1, x21
  440fcc:	add	x23, x25, x8
  440fd0:	mov	x0, x23
  440fd4:	mov	w2, wzr
  440fd8:	bl	42b410 <ferror@plt+0x29680>
  440fdc:	mov	x24, x0
  440fe0:	ldur	w8, [x29, #-4]
  440fe4:	ldr	w0, [sp, #8]
  440fe8:	add	x25, x23, x8
  440fec:	bl	4363b8 <ferror@plt+0x34628>
  440ff0:	add	x23, x24, x28
  440ff4:	adrp	x24, 474000 <warn@@Base+0x32c10>
  440ff8:	add	x24, x24, #0xe5c
  440ffc:	cbz	w27, 4410a0 <ferror@plt+0x3f310>
  441000:	cmp	w27, #0x5
  441004:	b.eq	44105c <ferror@plt+0x3f2cc>  // b.none
  441008:	add	x0, x26, x28
  44100c:	mov	w1, w20
  441010:	bl	43ac8c <ferror@plt+0x38efc>
  441014:	add	x0, x26, x23
  441018:	mov	w1, w20
  44101c:	bl	43ac8c <ferror@plt+0x38efc>
  441020:	adrp	x1, 474000 <warn@@Base+0x32c10>
  441024:	cmp	x28, x23
  441028:	add	x1, x1, #0xb60
  44102c:	b.eq	44103c <ferror@plt+0x3f2ac>  // b.none
  441030:	adrp	x1, 474000 <warn@@Base+0x32c10>
  441034:	add	x1, x1, #0xb70
  441038:	b.ls	441054 <ferror@plt+0x3f2c4>  // b.plast
  44103c:	mov	w2, #0x5                   	// #5
  441040:	mov	x0, xzr
  441044:	bl	401cc0 <dcgettext@plt>
  441048:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  44104c:	ldr	x1, [x8, #3712]
  441050:	bl	401950 <fputs@plt>
  441054:	mov	w0, #0xa                   	// #10
  441058:	bl	401d40 <putchar@plt>
  44105c:	mov	w8, wzr
  441060:	b	440c64 <ferror@plt+0x3eed4>
  441064:	mov	w23, wzr
  441068:	sub	w8, w23, #0x1
  44106c:	cmp	w8, #0x7
  441070:	b.ls	44107c <ferror@plt+0x3f2ec>  // b.plast
  441074:	mov	x23, xzr
  441078:	b	441094 <ferror@plt+0x3f304>
  44107c:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  441080:	ldr	x8, [x8, #3328]
  441084:	mov	x0, x25
  441088:	mov	w1, w23
  44108c:	blr	x8
  441090:	mov	x23, x0
  441094:	ldr	x8, [sp]
  441098:	add	x25, x25, x8
  44109c:	cbnz	w27, 441000 <ferror@plt+0x3f270>
  4410a0:	mov	w8, #0x1                   	// #1
  4410a4:	b	440c64 <ferror@plt+0x3eed4>
  4410a8:	ldp	x20, x19, [sp, #96]
  4410ac:	ldp	x22, x21, [sp, #80]
  4410b0:	ldp	x24, x23, [sp, #64]
  4410b4:	ldp	x26, x25, [sp, #48]
  4410b8:	ldp	x28, x27, [sp, #32]
  4410bc:	ldp	x29, x30, [sp, #16]
  4410c0:	add	sp, sp, #0x70
  4410c4:	ret
  4410c8:	stp	x29, x30, [sp, #-96]!
  4410cc:	stp	x26, x25, [sp, #32]
  4410d0:	adrp	x25, 474000 <warn@@Base+0x32c10>
  4410d4:	stp	x28, x27, [sp, #16]
  4410d8:	stp	x24, x23, [sp, #48]
  4410dc:	stp	x22, x21, [sp, #64]
  4410e0:	stp	x20, x19, [sp, #80]
  4410e4:	mov	x23, x4
  4410e8:	mov	x19, x3
  4410ec:	mov	w20, w2
  4410f0:	mov	x21, x1
  4410f4:	mov	x27, x0
  4410f8:	mov	w22, w2
  4410fc:	add	x25, x25, #0x9cf
  441100:	adrp	x24, 490000 <stdout@@GLIBC_2.17+0x4180>
  441104:	mov	x29, sp
  441108:	b	441118 <ferror@plt+0x3f388>
  44110c:	mov	w8, #0x1                   	// #1
  441110:	mov	x27, x0
  441114:	cbnz	w8, 4412a0 <ferror@plt+0x3f510>
  441118:	cmp	x27, x21
  44111c:	b.cs	4412a0 <ferror@plt+0x3f510>  // b.hs, b.nlast
  441120:	cmp	w20, #0x9
  441124:	mov	w26, w20
  441128:	b.cc	44115c <ferror@plt+0x3f3cc>  // b.lo, b.ul, b.last
  44112c:	adrp	x1, 470000 <warn@@Base+0x2ec10>
  441130:	adrp	x2, 470000 <warn@@Base+0x2ec10>
  441134:	mov	w4, #0x5                   	// #5
  441138:	mov	x0, xzr
  44113c:	add	x1, x1, #0x717
  441140:	add	x2, x2, #0x75f
  441144:	mov	x3, x22
  441148:	bl	401c70 <dcngettext@plt>
  44114c:	mov	w2, #0x8                   	// #8
  441150:	mov	w1, w20
  441154:	mov	w26, #0x8                   	// #8
  441158:	bl	44132c <error@@Base>
  44115c:	add	x8, x27, w26, uxtw
  441160:	sub	w9, w21, w27
  441164:	cmp	x8, x21
  441168:	csel	w1, w26, w9, cc  // cc = lo, ul, last
  44116c:	sub	w8, w1, #0x1
  441170:	cmp	w8, #0x7
  441174:	b.ls	441180 <ferror@plt+0x3f3f0>  // b.plast
  441178:	mov	x26, xzr
  44117c:	b	441190 <ferror@plt+0x3f400>
  441180:	ldr	x8, [x24, #3328]
  441184:	mov	x0, x27
  441188:	blr	x8
  44118c:	mov	x26, x0
  441190:	add	x0, x27, x22
  441194:	cmp	x0, x21
  441198:	b.cs	44110c <ferror@plt+0x3f37c>  // b.hs, b.nlast
  44119c:	add	x27, x0, x22
  4411a0:	sub	w8, w21, w0
  4411a4:	cmp	x27, x21
  4411a8:	csel	w1, w20, w8, cc  // cc = lo, ul, last
  4411ac:	cbz	w1, 4411bc <ferror@plt+0x3f42c>
  4411b0:	bl	4417c0 <warn@@Base+0x3d0>
  4411b4:	mov	x28, x0
  4411b8:	b	4411c0 <ferror@plt+0x3f430>
  4411bc:	mov	x28, xzr
  4411c0:	mov	x0, x25
  4411c4:	mov	x1, x19
  4411c8:	bl	401d10 <printf@plt>
  4411cc:	orr	x8, x28, x26
  4411d0:	cbz	x8, 441250 <ferror@plt+0x3f4c0>
  4411d4:	mov	x0, x26
  4411d8:	mov	w1, w20
  4411dc:	bl	440bb8 <ferror@plt+0x3ee28>
  4411e0:	cbz	w0, 4411f4 <ferror@plt+0x3f464>
  4411e4:	mov	x0, x28
  4411e8:	mov	w1, w20
  4411ec:	bl	440bb8 <ferror@plt+0x3ee28>
  4411f0:	cbz	w0, 441270 <ferror@plt+0x3f4e0>
  4411f4:	add	x0, x26, x23
  4411f8:	mov	w1, w20
  4411fc:	bl	43ac8c <ferror@plt+0x38efc>
  441200:	add	x0, x28, x23
  441204:	mov	w1, w20
  441208:	bl	43ac8c <ferror@plt+0x38efc>
  44120c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  441210:	cmp	x26, x28
  441214:	add	x1, x1, #0xb60
  441218:	b.eq	441228 <ferror@plt+0x3f498>  // b.none
  44121c:	adrp	x1, 474000 <warn@@Base+0x32c10>
  441220:	add	x1, x1, #0xb70
  441224:	b.ls	441240 <ferror@plt+0x3f4b0>  // b.plast
  441228:	mov	w2, #0x5                   	// #5
  44122c:	mov	x0, xzr
  441230:	bl	401cc0 <dcgettext@plt>
  441234:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  441238:	ldr	x1, [x8, #3712]
  44123c:	bl	401950 <fputs@plt>
  441240:	mov	w0, #0xa                   	// #10
  441244:	bl	401d40 <putchar@plt>
  441248:	mov	w8, wzr
  44124c:	b	441114 <ferror@plt+0x3f384>
  441250:	adrp	x1, 474000 <warn@@Base+0x32c10>
  441254:	mov	w2, #0x5                   	// #5
  441258:	mov	x0, xzr
  44125c:	add	x1, x1, #0xab7
  441260:	bl	401cc0 <dcgettext@plt>
  441264:	bl	401d10 <printf@plt>
  441268:	mov	w8, #0x1                   	// #1
  44126c:	b	441114 <ferror@plt+0x3f384>
  441270:	mov	x0, x26
  441274:	mov	w1, w20
  441278:	bl	43ac8c <ferror@plt+0x38efc>
  44127c:	mov	x0, x28
  441280:	mov	w1, w20
  441284:	bl	43ac8c <ferror@plt+0x38efc>
  441288:	adrp	x0, 475000 <warn@@Base+0x33c10>
  44128c:	add	x0, x0, #0x96f
  441290:	bl	401bb0 <puts@plt>
  441294:	mov	w8, wzr
  441298:	mov	x23, x28
  44129c:	b	441114 <ferror@plt+0x3f384>
  4412a0:	ldp	x20, x19, [sp, #80]
  4412a4:	ldp	x22, x21, [sp, #64]
  4412a8:	ldp	x24, x23, [sp, #48]
  4412ac:	ldp	x26, x25, [sp, #32]
  4412b0:	ldp	x28, x27, [sp, #16]
  4412b4:	ldp	x29, x30, [sp], #96
  4412b8:	ret
  4412bc:	stp	x29, x30, [sp, #-32]!
  4412c0:	stp	x20, x19, [sp, #16]
  4412c4:	mov	x29, sp
  4412c8:	mov	x19, x0
  4412cc:	bl	444490 <warn@@Base+0x30a0>
  4412d0:	mov	x20, x0
  4412d4:	cbnz	x0, 441304 <ferror@plt+0x3f574>
  4412d8:	adrp	x1, 475000 <warn@@Base+0x33c10>
  4412dc:	add	x1, x1, #0x627
  4412e0:	mov	w2, #0x5                   	// #5
  4412e4:	bl	401cc0 <dcgettext@plt>
  4412e8:	adrp	x20, 490000 <stdout@@GLIBC_2.17+0x4180>
  4412ec:	add	x20, x20, #0xbf7
  4412f0:	mov	x2, x0
  4412f4:	mov	w1, #0x64                  	// #100
  4412f8:	mov	x0, x20
  4412fc:	mov	x3, x19
  441300:	bl	401a20 <snprintf@plt>
  441304:	mov	x0, x20
  441308:	ldp	x20, x19, [sp, #16]
  44130c:	ldp	x29, x30, [sp], #32
  441310:	ret
  441314:	ldr	x8, [x0]
  441318:	ldr	x9, [x1]
  44131c:	ldr	w8, [x8, #32]
  441320:	ldr	w9, [x9, #32]
  441324:	sub	w0, w8, w9
  441328:	ret

000000000044132c <error@@Base>:
  44132c:	sub	sp, sp, #0x130
  441330:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  441334:	stp	x20, x19, [sp, #288]
  441338:	mov	x19, x0
  44133c:	ldr	x0, [x8, #3712]
  441340:	stp	x29, x30, [sp, #256]
  441344:	add	x29, sp, #0x100
  441348:	stp	x28, x21, [sp, #272]
  44134c:	stp	x1, x2, [x29, #-120]
  441350:	stp	x3, x4, [x29, #-104]
  441354:	stp	x5, x6, [x29, #-88]
  441358:	stur	x7, [x29, #-72]
  44135c:	stp	q0, q1, [sp]
  441360:	stp	q2, q3, [sp, #32]
  441364:	stp	q4, q5, [sp, #64]
  441368:	stp	q6, q7, [sp, #96]
  44136c:	bl	401c80 <fflush@plt>
  441370:	sub	x9, x29, #0x78
  441374:	adrp	x21, 48b000 <warn@@Base+0x49c10>
  441378:	add	x8, x29, #0x30
  44137c:	add	x9, x9, #0x38
  441380:	ldr	x20, [x21, #3688]
  441384:	mov	x10, sp
  441388:	stp	x8, x9, [x29, #-32]
  44138c:	mov	x8, #0xffffffffffffffc8    	// #-56
  441390:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441394:	add	x10, x10, #0x80
  441398:	movk	x8, #0xff80, lsl #32
  44139c:	add	x1, x1, #0x9a6
  4413a0:	mov	w2, #0x5                   	// #5
  4413a4:	mov	x0, xzr
  4413a8:	stp	x10, x8, [x29, #-16]
  4413ac:	bl	401cc0 <dcgettext@plt>
  4413b0:	adrp	x8, 48a000 <warn@@Base+0x48c10>
  4413b4:	ldr	x2, [x8, #608]
  4413b8:	mov	x1, x0
  4413bc:	mov	x0, x20
  4413c0:	bl	401d70 <fprintf@plt>
  4413c4:	ldp	q0, q1, [x29, #-32]
  4413c8:	ldr	x0, [x21, #3688]
  4413cc:	sub	x2, x29, #0x40
  4413d0:	mov	x1, x19
  4413d4:	stp	q0, q1, [x29, #-64]
  4413d8:	bl	401d00 <vfprintf@plt>
  4413dc:	ldp	x20, x19, [sp, #288]
  4413e0:	ldp	x28, x21, [sp, #272]
  4413e4:	ldp	x29, x30, [sp, #256]
  4413e8:	add	sp, sp, #0x130
  4413ec:	ret

00000000004413f0 <warn@@Base>:
  4413f0:	sub	sp, sp, #0x130
  4413f4:	adrp	x8, 48b000 <warn@@Base+0x49c10>
  4413f8:	stp	x20, x19, [sp, #288]
  4413fc:	mov	x19, x0
  441400:	ldr	x0, [x8, #3712]
  441404:	stp	x29, x30, [sp, #256]
  441408:	add	x29, sp, #0x100
  44140c:	stp	x28, x21, [sp, #272]
  441410:	stp	x1, x2, [x29, #-120]
  441414:	stp	x3, x4, [x29, #-104]
  441418:	stp	x5, x6, [x29, #-88]
  44141c:	stur	x7, [x29, #-72]
  441420:	stp	q0, q1, [sp]
  441424:	stp	q2, q3, [sp, #32]
  441428:	stp	q4, q5, [sp, #64]
  44142c:	stp	q6, q7, [sp, #96]
  441430:	bl	401c80 <fflush@plt>
  441434:	sub	x9, x29, #0x78
  441438:	adrp	x21, 48b000 <warn@@Base+0x49c10>
  44143c:	add	x8, x29, #0x30
  441440:	add	x9, x9, #0x38
  441444:	ldr	x20, [x21, #3688]
  441448:	mov	x10, sp
  44144c:	stp	x8, x9, [x29, #-32]
  441450:	mov	x8, #0xffffffffffffffc8    	// #-56
  441454:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441458:	add	x10, x10, #0x80
  44145c:	movk	x8, #0xff80, lsl #32
  441460:	add	x1, x1, #0x9b2
  441464:	mov	w2, #0x5                   	// #5
  441468:	mov	x0, xzr
  44146c:	stp	x10, x8, [x29, #-16]
  441470:	bl	401cc0 <dcgettext@plt>
  441474:	adrp	x8, 48a000 <warn@@Base+0x48c10>
  441478:	ldr	x2, [x8, #608]
  44147c:	mov	x1, x0
  441480:	mov	x0, x20
  441484:	bl	401d70 <fprintf@plt>
  441488:	ldp	q0, q1, [x29, #-32]
  44148c:	ldr	x0, [x21, #3688]
  441490:	sub	x2, x29, #0x40
  441494:	mov	x1, x19
  441498:	stp	q0, q1, [x29, #-64]
  44149c:	bl	401d00 <vfprintf@plt>
  4414a0:	ldp	x20, x19, [sp, #288]
  4414a4:	ldp	x28, x21, [sp, #272]
  4414a8:	ldp	x29, x30, [sp, #256]
  4414ac:	add	sp, sp, #0x130
  4414b0:	ret
  4414b4:	stp	x29, x30, [sp, #-32]!
  4414b8:	sub	w8, w2, #0x1
  4414bc:	cmp	w8, #0x7
  4414c0:	str	x19, [sp, #16]
  4414c4:	mov	x29, sp
  4414c8:	b.hi	44152c <warn@@Base+0x13c>  // b.pmore
  4414cc:	adrp	x9, 475000 <warn@@Base+0x33c10>
  4414d0:	add	x9, x9, #0x97e
  4414d4:	adr	x10, 4414e4 <warn@@Base+0xf4>
  4414d8:	ldrb	w11, [x9, x8]
  4414dc:	add	x10, x10, x11, lsl #2
  4414e0:	br	x10
  4414e4:	lsr	x8, x1, #32
  4414e8:	lsr	x9, x1, #48
  4414ec:	lsr	x10, x1, #56
  4414f0:	lsr	x11, x1, #40
  4414f4:	strb	w10, [x0, #7]
  4414f8:	strb	w9, [x0, #6]
  4414fc:	strb	w11, [x0, #5]
  441500:	strb	w8, [x0, #4]
  441504:	lsr	x8, x1, #24
  441508:	strb	w8, [x0, #3]
  44150c:	lsr	x8, x1, #16
  441510:	strb	w8, [x0, #2]
  441514:	lsr	x8, x1, #8
  441518:	strb	w8, [x0, #1]
  44151c:	ldr	x19, [sp, #16]
  441520:	strb	w1, [x0]
  441524:	ldp	x29, x30, [sp], #32
  441528:	ret
  44152c:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441530:	add	x1, x1, #0x9c0
  441534:	mov	w19, w2
  441538:	mov	w2, #0x5                   	// #5
  44153c:	mov	x0, xzr
  441540:	bl	401cc0 <dcgettext@plt>
  441544:	mov	w1, w19
  441548:	bl	44132c <error@@Base>
  44154c:	bl	401b80 <abort@plt>
  441550:	stp	x29, x30, [sp, #-32]!
  441554:	sub	w8, w2, #0x1
  441558:	cmp	w8, #0x7
  44155c:	str	x19, [sp, #16]
  441560:	mov	x29, sp
  441564:	b.hi	4415b4 <warn@@Base+0x1c4>  // b.pmore
  441568:	adrp	x9, 475000 <warn@@Base+0x33c10>
  44156c:	add	x9, x9, #0x986
  441570:	adr	x10, 441580 <warn@@Base+0x190>
  441574:	ldrb	w11, [x9, x8]
  441578:	add	x10, x10, x11, lsl #2
  44157c:	br	x10
  441580:	rev	w8, w1
  441584:	lsr	x1, x1, #32
  441588:	str	w8, [x0, #4]
  44158c:	strb	w1, [x0, #3]
  441590:	lsr	x1, x1, #8
  441594:	strb	w1, [x0, #2]
  441598:	lsr	x1, x1, #8
  44159c:	strb	w1, [x0, #1]
  4415a0:	lsr	x1, x1, #8
  4415a4:	ldr	x19, [sp, #16]
  4415a8:	strb	w1, [x0]
  4415ac:	ldp	x29, x30, [sp], #32
  4415b0:	ret
  4415b4:	adrp	x1, 475000 <warn@@Base+0x33c10>
  4415b8:	add	x1, x1, #0x9c0
  4415bc:	mov	w19, w2
  4415c0:	mov	w2, #0x5                   	// #5
  4415c4:	mov	x0, xzr
  4415c8:	bl	401cc0 <dcgettext@plt>
  4415cc:	mov	w1, w19
  4415d0:	bl	44132c <error@@Base>
  4415d4:	bl	401b80 <abort@plt>
  4415d8:	stp	x29, x30, [sp, #-32]!
  4415dc:	sub	w9, w1, #0x1
  4415e0:	cmp	w9, #0x7
  4415e4:	str	x19, [sp, #16]
  4415e8:	mov	x29, sp
  4415ec:	b.hi	44168c <warn@@Base+0x29c>  // b.pmore
  4415f0:	adrp	x10, 475000 <warn@@Base+0x33c10>
  4415f4:	add	x10, x10, #0x98e
  4415f8:	adr	x11, 44160c <warn@@Base+0x21c>
  4415fc:	ldrb	w12, [x10, x9]
  441600:	add	x11, x11, x12, lsl #2
  441604:	mov	x8, x0
  441608:	br	x11
  44160c:	ldrb	w0, [x8]
  441610:	b	441680 <warn@@Base+0x290>
  441614:	ldr	w0, [x8]
  441618:	ldrb	w8, [x8, #4]
  44161c:	bfi	x0, x8, #32, #8
  441620:	b	441680 <warn@@Base+0x290>
  441624:	ldrh	w0, [x8]
  441628:	ldrb	w8, [x8, #2]
  44162c:	bfi	x0, x8, #16, #8
  441630:	b	441680 <warn@@Base+0x290>
  441634:	ldrh	w0, [x8]
  441638:	b	441680 <warn@@Base+0x290>
  44163c:	ldr	w0, [x8]
  441640:	b	441680 <warn@@Base+0x290>
  441644:	ldr	x0, [x8]
  441648:	b	441680 <warn@@Base+0x290>
  44164c:	ldr	w0, [x8]
  441650:	ldrb	w9, [x8, #4]
  441654:	ldrb	w8, [x8, #5]
  441658:	bfi	x0, x9, #32, #8
  44165c:	bfi	x0, x8, #40, #8
  441660:	b	441680 <warn@@Base+0x290>
  441664:	ldr	w0, [x8]
  441668:	ldrb	w9, [x8, #4]
  44166c:	ldrb	w10, [x8, #5]
  441670:	ldrb	w8, [x8, #6]
  441674:	bfi	x0, x9, #32, #8
  441678:	bfi	x0, x10, #40, #8
  44167c:	bfi	x0, x8, #48, #8
  441680:	ldr	x19, [sp, #16]
  441684:	ldp	x29, x30, [sp], #32
  441688:	ret
  44168c:	adrp	x8, 475000 <warn@@Base+0x33c10>
  441690:	add	x8, x8, #0x9c0
  441694:	mov	w2, #0x5                   	// #5
  441698:	mov	x0, xzr
  44169c:	mov	w19, w1
  4416a0:	mov	x1, x8
  4416a4:	bl	401cc0 <dcgettext@plt>
  4416a8:	mov	w1, w19
  4416ac:	bl	44132c <error@@Base>
  4416b0:	bl	401b80 <abort@plt>
  4416b4:	stp	x29, x30, [sp, #-32]!
  4416b8:	sub	w8, w1, #0x1
  4416bc:	cmp	w8, #0x7
  4416c0:	str	x19, [sp, #16]
  4416c4:	mov	x29, sp
  4416c8:	b.hi	441798 <warn@@Base+0x3a8>  // b.pmore
  4416cc:	adrp	x9, 475000 <warn@@Base+0x33c10>
  4416d0:	add	x9, x9, #0x996
  4416d4:	adr	x10, 4416e4 <warn@@Base+0x2f4>
  4416d8:	ldrb	w11, [x9, x8]
  4416dc:	add	x10, x10, x11, lsl #2
  4416e0:	br	x10
  4416e4:	ldrb	w0, [x0]
  4416e8:	b	44178c <warn@@Base+0x39c>
  4416ec:	ldur	w8, [x0, #1]
  4416f0:	ldrb	w9, [x0]
  4416f4:	lsl	x8, x8, #32
  4416f8:	rev	x0, x8
  4416fc:	bfi	x0, x9, #32, #8
  441700:	b	44178c <warn@@Base+0x39c>
  441704:	ldurh	w8, [x0, #1]
  441708:	ldrb	w9, [x0]
  44170c:	lsl	x8, x8, #48
  441710:	rev	x0, x8
  441714:	bfi	x0, x9, #16, #8
  441718:	b	44178c <warn@@Base+0x39c>
  44171c:	ldrh	w8, [x0]
  441720:	lsl	x8, x8, #48
  441724:	rev	x0, x8
  441728:	b	44178c <warn@@Base+0x39c>
  44172c:	ldr	w8, [x0]
  441730:	lsl	x8, x8, #32
  441734:	rev	x0, x8
  441738:	b	44178c <warn@@Base+0x39c>
  44173c:	ldr	x8, [x0]
  441740:	rev	x0, x8
  441744:	b	44178c <warn@@Base+0x39c>
  441748:	ldur	w8, [x0, #2]
  44174c:	ldrb	w9, [x0, #1]
  441750:	ldrb	w10, [x0]
  441754:	lsl	x8, x8, #32
  441758:	rev	x0, x8
  44175c:	bfi	x0, x9, #32, #8
  441760:	bfi	x0, x10, #40, #8
  441764:	b	44178c <warn@@Base+0x39c>
  441768:	ldur	w8, [x0, #3]
  44176c:	ldrb	w9, [x0, #2]
  441770:	ldrb	w10, [x0, #1]
  441774:	ldrb	w11, [x0]
  441778:	lsl	x8, x8, #32
  44177c:	rev	x0, x8
  441780:	bfi	x0, x9, #32, #8
  441784:	bfi	x0, x10, #40, #8
  441788:	bfi	x0, x11, #48, #8
  44178c:	ldr	x19, [sp, #16]
  441790:	ldp	x29, x30, [sp], #32
  441794:	ret
  441798:	adrp	x8, 475000 <warn@@Base+0x33c10>
  44179c:	add	x8, x8, #0x9c0
  4417a0:	mov	w2, #0x5                   	// #5
  4417a4:	mov	x0, xzr
  4417a8:	mov	w19, w1
  4417ac:	mov	x1, x8
  4417b0:	bl	401cc0 <dcgettext@plt>
  4417b4:	mov	w1, w19
  4417b8:	bl	44132c <error@@Base>
  4417bc:	bl	401b80 <abort@plt>
  4417c0:	stp	x29, x30, [sp, #-32]!
  4417c4:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  4417c8:	ldr	x8, [x8, #3328]
  4417cc:	str	x19, [sp, #16]
  4417d0:	mov	x29, sp
  4417d4:	mov	w19, w1
  4417d8:	blr	x8
  4417dc:	sub	w8, w19, #0x1
  4417e0:	cmp	w8, #0x7
  4417e4:	b.hi	44183c <warn@@Base+0x44c>  // b.pmore
  4417e8:	adrp	x9, 475000 <warn@@Base+0x33c10>
  4417ec:	add	x9, x9, #0x99e
  4417f0:	adr	x10, 441800 <warn@@Base+0x410>
  4417f4:	ldrb	w11, [x9, x8]
  4417f8:	add	x10, x10, x11, lsl #2
  4417fc:	br	x10
  441800:	eor	x8, x0, #0x80
  441804:	sub	x0, x8, #0x80
  441808:	b	441830 <warn@@Base+0x440>
  44180c:	eor	x8, x0, #0x80000000
  441810:	mov	x9, #0xffffffff80000000    	// #-2147483648
  441814:	add	x0, x8, x9
  441818:	b	441830 <warn@@Base+0x440>
  44181c:	eor	x8, x0, #0x8000
  441820:	sub	x0, x8, #0x8, lsl #12
  441824:	b	441830 <warn@@Base+0x440>
  441828:	eor	x8, x0, #0x800000
  44182c:	sub	x0, x8, #0x800, lsl #12
  441830:	ldr	x19, [sp, #16]
  441834:	ldp	x29, x30, [sp], #32
  441838:	ret
  44183c:	bl	401b80 <abort@plt>
  441840:	stp	x29, x30, [sp, #-48]!
  441844:	adrp	x8, 490000 <stdout@@GLIBC_2.17+0x4180>
  441848:	ldr	x8, [x8, #3328]
  44184c:	adrp	x9, 441000 <ferror@plt+0x3f270>
  441850:	add	x9, x9, #0x6b4
  441854:	str	x21, [sp, #16]
  441858:	stp	x20, x19, [sp, #32]
  44185c:	mov	x19, x2
  441860:	mov	x20, x1
  441864:	cmp	x8, x9
  441868:	mov	x21, x0
  44186c:	mov	x29, sp
  441870:	b.eq	441894 <warn@@Base+0x4a4>  // b.none
  441874:	add	x0, x21, #0x4
  441878:	mov	w1, #0x4                   	// #4
  44187c:	bl	4415d8 <warn@@Base+0x1e8>
  441880:	str	x0, [x20]
  441884:	mov	w1, #0x4                   	// #4
  441888:	mov	x0, x21
  44188c:	bl	4415d8 <warn@@Base+0x1e8>
  441890:	b	4418b0 <warn@@Base+0x4c0>
  441894:	mov	w1, #0x4                   	// #4
  441898:	mov	x0, x21
  44189c:	bl	4416b4 <warn@@Base+0x2c4>
  4418a0:	str	x0, [x20]
  4418a4:	add	x0, x21, #0x4
  4418a8:	mov	w1, #0x4                   	// #4
  4418ac:	bl	4416b4 <warn@@Base+0x2c4>
  4418b0:	str	x0, [x19]
  4418b4:	ldp	x20, x19, [sp, #32]
  4418b8:	ldr	x21, [sp, #16]
  4418bc:	ldp	x29, x30, [sp], #48
  4418c0:	ret
  4418c4:	stp	x29, x30, [sp, #-64]!
  4418c8:	stp	x24, x23, [sp, #16]
  4418cc:	stp	x22, x21, [sp, #32]
  4418d0:	stp	x20, x19, [sp, #48]
  4418d4:	mov	x29, sp
  4418d8:	mov	x19, x2
  4418dc:	mov	x20, x1
  4418e0:	mov	x22, x0
  4418e4:	bl	4445b8 <warn@@Base+0x31c8>
  4418e8:	subs	x23, x0, x22
  4418ec:	b.eq	441950 <warn@@Base+0x560>  // b.none
  4418f0:	ldrb	w8, [x20]
  4418f4:	cmp	w8, #0x2f
  4418f8:	b.eq	441950 <warn@@Base+0x560>  // b.none
  4418fc:	add	x24, x23, x19
  441900:	add	x0, x24, #0x1
  441904:	cmp	x0, x23
  441908:	b.cc	44197c <warn@@Base+0x58c>  // b.lo, b.ul, b.last
  44190c:	cmp	x0, x19
  441910:	b.cc	44197c <warn@@Base+0x58c>  // b.lo, b.ul, b.last
  441914:	bl	401a70 <malloc@plt>
  441918:	mov	x21, x0
  44191c:	cbz	x0, 4419a4 <warn@@Base+0x5b4>
  441920:	mov	x0, x21
  441924:	mov	x1, x22
  441928:	mov	x2, x23
  44192c:	bl	401910 <memcpy@plt>
  441930:	add	x0, x21, x23
  441934:	mov	x1, x20
  441938:	mov	x2, x19
  44193c:	bl	401910 <memcpy@plt>
  441940:	mov	w8, #0x1                   	// #1
  441944:	strb	wzr, [x21, x24]
  441948:	cbz	w8, 4419c0 <warn@@Base+0x5d0>
  44194c:	b	4419c4 <warn@@Base+0x5d4>
  441950:	adds	x0, x19, #0x1
  441954:	b.cs	4419c0 <warn@@Base+0x5d0>  // b.hs, b.nlast
  441958:	bl	401a70 <malloc@plt>
  44195c:	mov	x21, x0
  441960:	cbz	x0, 4419dc <warn@@Base+0x5ec>
  441964:	mov	x0, x21
  441968:	mov	x1, x20
  44196c:	mov	x2, x19
  441970:	bl	401910 <memcpy@plt>
  441974:	strb	wzr, [x21, x19]
  441978:	b	4419c4 <warn@@Base+0x5d4>
  44197c:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441980:	add	x1, x1, #0x9ea
  441984:	mov	w2, #0x5                   	// #5
  441988:	mov	x0, xzr
  44198c:	bl	401cc0 <dcgettext@plt>
  441990:	mov	x1, x19
  441994:	bl	44132c <error@@Base>
  441998:	mov	w8, wzr
  44199c:	cbz	w8, 4419c0 <warn@@Base+0x5d0>
  4419a0:	b	4419c4 <warn@@Base+0x5d4>
  4419a4:	adrp	x1, 475000 <warn@@Base+0x33c10>
  4419a8:	add	x1, x1, #0x9db
  4419ac:	mov	w2, #0x5                   	// #5
  4419b0:	bl	401cc0 <dcgettext@plt>
  4419b4:	bl	44132c <error@@Base>
  4419b8:	mov	w8, wzr
  4419bc:	cbnz	w8, 4419c4 <warn@@Base+0x5d4>
  4419c0:	mov	x21, xzr
  4419c4:	mov	x0, x21
  4419c8:	ldp	x20, x19, [sp, #48]
  4419cc:	ldp	x22, x21, [sp, #32]
  4419d0:	ldp	x24, x23, [sp, #16]
  4419d4:	ldp	x29, x30, [sp], #64
  4419d8:	ret
  4419dc:	adrp	x1, 475000 <warn@@Base+0x33c10>
  4419e0:	add	x1, x1, #0x9db
  4419e4:	mov	w2, #0x5                   	// #5
  4419e8:	bl	401cc0 <dcgettext@plt>
  4419ec:	bl	44132c <error@@Base>
  4419f0:	b	4419c4 <warn@@Base+0x5d4>
  4419f4:	stp	x29, x30, [sp, #-64]!
  4419f8:	stp	x20, x19, [sp, #48]
  4419fc:	mov	x20, x0
  441a00:	mov	x0, x1
  441a04:	stp	x24, x23, [sp, #16]
  441a08:	stp	x22, x21, [sp, #32]
  441a0c:	mov	x29, sp
  441a10:	mov	w23, w4
  441a14:	mov	w22, w3
  441a18:	mov	x21, x2
  441a1c:	mov	x19, x1
  441a20:	bl	401b30 <strdup@plt>
  441a24:	stp	x0, x21, [x20]
  441a28:	movi	v0.2d, #0x0
  441a2c:	mov	w8, #0x8                   	// #8
  441a30:	mov	w1, #0x8                   	// #8
  441a34:	mov	x0, x21
  441a38:	mov	w2, wzr
  441a3c:	stp	w22, wzr, [x20, #80]
  441a40:	stp	q0, q0, [x20, #16]
  441a44:	str	q0, [x20, #48]
  441a48:	stp	xzr, x8, [x20, #64]
  441a4c:	bl	401b70 <fseek@plt>
  441a50:	cbz	w0, 441a8c <warn@@Base+0x69c>
  441a54:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441a58:	add	x1, x1, #0xa1c
  441a5c:	mov	w2, #0x5                   	// #5
  441a60:	mov	x0, xzr
  441a64:	bl	401cc0 <dcgettext@plt>
  441a68:	mov	x1, x19
  441a6c:	bl	44132c <error@@Base>
  441a70:	mov	w24, #0x1                   	// #1
  441a74:	mov	w0, w24
  441a78:	ldp	x20, x19, [sp, #48]
  441a7c:	ldp	x22, x21, [sp, #32]
  441a80:	ldp	x24, x23, [sp, #16]
  441a84:	ldp	x29, x30, [sp], #64
  441a88:	ret
  441a8c:	add	x22, x20, #0x58
  441a90:	mov	w1, #0x1                   	// #1
  441a94:	mov	w2, #0x3c                  	// #60
  441a98:	mov	x0, x22
  441a9c:	mov	x3, x21
  441aa0:	bl	401c00 <fread@plt>
  441aa4:	cbz	x0, 441b5c <warn@@Base+0x76c>
  441aa8:	cmp	x0, #0x3c
  441aac:	b.ne	441b04 <warn@@Base+0x714>  // b.any
  441ab0:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441ab4:	add	x1, x1, #0xa48
  441ab8:	mov	w2, #0x10                  	// #16
  441abc:	mov	x0, x22
  441ac0:	bl	401a90 <strncmp@plt>
  441ac4:	cbz	w0, 441b10 <warn@@Base+0x720>
  441ac8:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441acc:	add	x1, x1, #0xa59
  441ad0:	mov	w2, #0x10                  	// #16
  441ad4:	mov	x0, x22
  441ad8:	bl	401a90 <strncmp@plt>
  441adc:	cbz	w0, 441b28 <warn@@Base+0x738>
  441ae0:	cbz	w23, 441b44 <warn@@Base+0x754>
  441ae4:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441ae8:	add	x1, x1, #0xa6a
  441aec:	mov	w2, #0x5                   	// #5
  441af0:	mov	x0, xzr
  441af4:	bl	401cc0 <dcgettext@plt>
  441af8:	mov	x1, x19
  441afc:	bl	401d10 <printf@plt>
  441b00:	b	441b44 <warn@@Base+0x754>
  441b04:	adrp	x1, 450000 <warn@@Base+0xec10>
  441b08:	add	x1, x1, #0xfc6
  441b0c:	b	441a5c <warn@@Base+0x66c>
  441b10:	mov	w1, #0x4                   	// #4
  441b14:	mov	x0, x20
  441b18:	mov	w2, w23
  441b1c:	bl	441c4c <warn@@Base+0x85c>
  441b20:	cbnz	w0, 441b44 <warn@@Base+0x754>
  441b24:	b	441a70 <warn@@Base+0x680>
  441b28:	mov	w24, #0x1                   	// #1
  441b2c:	mov	w1, #0x8                   	// #8
  441b30:	mov	x0, x20
  441b34:	mov	w2, w23
  441b38:	str	w24, [x20, #84]
  441b3c:	bl	441c4c <warn@@Base+0x85c>
  441b40:	cbz	w0, 441a74 <warn@@Base+0x684>
  441b44:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441b48:	add	x1, x1, #0xa83
  441b4c:	mov	w2, #0x10                  	// #16
  441b50:	mov	x0, x22
  441b54:	bl	401a90 <strncmp@plt>
  441b58:	cbz	w0, 441b64 <warn@@Base+0x774>
  441b5c:	mov	w24, wzr
  441b60:	b	441a74 <warn@@Base+0x684>
  441b64:	ldrb	w23, [x20, #146]
  441b68:	add	x0, x20, #0x88
  441b6c:	mov	w2, #0xa                   	// #10
  441b70:	mov	x1, xzr
  441b74:	strb	wzr, [x20, #146]
  441b78:	bl	401930 <strtoul@plt>
  441b7c:	cmp	x0, #0x7
  441b80:	str	x0, [x20, #56]
  441b84:	strb	w23, [x20, #146]
  441b88:	b.hi	441b98 <warn@@Base+0x7a8>  // b.pmore
  441b8c:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441b90:	add	x1, x1, #0xa94
  441b94:	b	441c00 <warn@@Base+0x810>
  441b98:	mov	x22, x0
  441b9c:	tbnz	x0, #63, 441bf8 <warn@@Base+0x808>
  441ba0:	ldr	x8, [x20, #72]
  441ba4:	add	x0, x22, #0x1
  441ba8:	add	x8, x22, x8
  441bac:	add	x8, x8, #0x3c
  441bb0:	str	x8, [x20, #72]
  441bb4:	bl	401a70 <malloc@plt>
  441bb8:	str	x0, [x20, #48]
  441bbc:	cbz	x0, 441c1c <warn@@Base+0x82c>
  441bc0:	mov	w2, #0x1                   	// #1
  441bc4:	mov	x1, x22
  441bc8:	mov	x3, x21
  441bcc:	bl	401c00 <fread@plt>
  441bd0:	cmp	x0, #0x1
  441bd4:	b.ne	441c34 <warn@@Base+0x844>  // b.any
  441bd8:	ldrb	w8, [x20, #56]
  441bdc:	tbz	w8, #0, 441be8 <warn@@Base+0x7f8>
  441be0:	mov	x0, x21
  441be4:	bl	401b20 <getc@plt>
  441be8:	ldp	x8, x9, [x20, #48]
  441bec:	mov	w24, wzr
  441bf0:	strb	wzr, [x8, x9]
  441bf4:	b	441a74 <warn@@Base+0x684>
  441bf8:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441bfc:	add	x1, x1, #0xac4
  441c00:	mov	w2, #0x5                   	// #5
  441c04:	mov	x0, xzr
  441c08:	bl	401cc0 <dcgettext@plt>
  441c0c:	ldr	x2, [x20, #56]
  441c10:	mov	x1, x19
  441c14:	bl	44132c <error@@Base>
  441c18:	b	441a70 <warn@@Base+0x680>
  441c1c:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441c20:	add	x1, x1, #0xaf4
  441c24:	mov	w2, #0x5                   	// #5
  441c28:	bl	401cc0 <dcgettext@plt>
  441c2c:	bl	44132c <error@@Base>
  441c30:	b	441a70 <warn@@Base+0x680>
  441c34:	ldr	x0, [x20, #48]
  441c38:	bl	401c10 <free@plt>
  441c3c:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441c40:	str	xzr, [x20, #48]
  441c44:	add	x1, x1, #0xb28
  441c48:	b	441a5c <warn@@Base+0x66c>
  441c4c:	stp	x29, x30, [sp, #-80]!
  441c50:	stp	x24, x23, [sp, #32]
  441c54:	stp	x22, x21, [sp, #48]
  441c58:	stp	x20, x19, [sp, #64]
  441c5c:	ldrb	w23, [x0, #146]
  441c60:	mov	w21, w2
  441c64:	mov	w20, w1
  441c68:	mov	x19, x0
  441c6c:	strb	wzr, [x0, #146]
  441c70:	add	x0, x0, #0x88
  441c74:	mov	w2, #0xa                   	// #10
  441c78:	mov	x1, xzr
  441c7c:	str	x25, [sp, #16]
  441c80:	mov	x29, sp
  441c84:	bl	401930 <strtoul@plt>
  441c88:	mov	x22, x0
  441c8c:	strb	w23, [x19, #146]
  441c90:	tbnz	x0, #63, 441cd0 <warn@@Base+0x8e0>
  441c94:	ldr	x8, [x19, #72]
  441c98:	and	x9, x22, #0x1
  441c9c:	add	x1, x9, x22
  441ca0:	add	x8, x1, x8
  441ca4:	add	x8, x8, #0x3c
  441ca8:	str	x8, [x19, #72]
  441cac:	cbz	w21, 441cf4 <warn@@Base+0x904>
  441cb0:	cmp	w20, #0x9
  441cb4:	b.cs	441ef8 <warn@@Base+0xb08>  // b.hs, b.nlast
  441cb8:	mov	w21, w20
  441cbc:	subs	x22, x1, x21
  441cc0:	b.cs	441d10 <warn@@Base+0x920>  // b.hs, b.nlast
  441cc4:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441cc8:	add	x1, x1, #0xd24
  441ccc:	b	441e7c <warn@@Base+0xa8c>
  441cd0:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441cd4:	add	x1, x1, #0xc33
  441cd8:	mov	w2, #0x5                   	// #5
  441cdc:	mov	x0, xzr
  441ce0:	bl	401cc0 <dcgettext@plt>
  441ce4:	ldr	x1, [x19]
  441ce8:	mov	x2, x22
  441cec:	bl	44132c <error@@Base>
  441cf0:	b	441e90 <warn@@Base+0xaa0>
  441cf4:	ldr	x0, [x19, #8]
  441cf8:	mov	w2, #0x1                   	// #1
  441cfc:	bl	401b70 <fseek@plt>
  441d00:	cbz	w0, 441e00 <warn@@Base+0xa10>
  441d04:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441d08:	add	x1, x1, #0xc59
  441d0c:	b	441e7c <warn@@Base+0xa8c>
  441d10:	ldr	x3, [x19, #8]
  441d14:	add	x0, x29, #0x18
  441d18:	mov	w1, #0x1                   	// #1
  441d1c:	mov	x2, x21
  441d20:	bl	401c00 <fread@plt>
  441d24:	cmp	x0, x21
  441d28:	b.ne	441e74 <warn@@Base+0xa84>  // b.any
  441d2c:	add	x0, x29, #0x18
  441d30:	mov	w1, w20
  441d34:	bl	4416b4 <warn@@Base+0x2c4>
  441d38:	cmp	x22, x0
  441d3c:	str	x0, [x19, #16]
  441d40:	b.cc	441e30 <warn@@Base+0xa40>  // b.lo, b.ul, b.last
  441d44:	mov	x24, x0
  441d48:	mul	x0, x0, x21
  441d4c:	cmp	x22, x0
  441d50:	b.cc	441e30 <warn@@Base+0xa40>  // b.lo, b.ul, b.last
  441d54:	bl	401a70 <malloc@plt>
  441d58:	cbz	x0, 441e5c <warn@@Base+0xa6c>
  441d5c:	ldr	x3, [x19, #8]
  441d60:	mov	x1, x21
  441d64:	mov	x2, x24
  441d68:	mov	x23, x0
  441d6c:	bl	401c00 <fread@plt>
  441d70:	ldr	x24, [x19, #16]
  441d74:	cmp	x0, x24
  441d78:	b.ne	441e6c <warn@@Base+0xa7c>  // b.any
  441d7c:	lsl	x0, x24, #3
  441d80:	bl	401a70 <malloc@plt>
  441d84:	str	x0, [x19, #24]
  441d88:	cbz	x0, 441eb0 <warn@@Base+0xac0>
  441d8c:	ldr	x8, [x19, #16]
  441d90:	msub	x22, x24, x21, x22
  441d94:	cbz	x8, 441dc8 <warn@@Base+0x9d8>
  441d98:	mov	x25, xzr
  441d9c:	mov	x24, x23
  441da0:	mov	x0, x24
  441da4:	mov	w1, w20
  441da8:	bl	4416b4 <warn@@Base+0x2c4>
  441dac:	ldr	x8, [x19, #24]
  441db0:	add	x24, x24, x21
  441db4:	str	x0, [x8, x25, lsl #3]
  441db8:	ldr	x8, [x19, #16]
  441dbc:	add	x25, x25, #0x1
  441dc0:	cmp	x25, x8
  441dc4:	b.cc	441da0 <warn@@Base+0x9b0>  // b.lo, b.ul, b.last
  441dc8:	mov	x0, x23
  441dcc:	bl	401c10 <free@plt>
  441dd0:	cbz	x22, 441ed4 <warn@@Base+0xae4>
  441dd4:	mov	x0, x22
  441dd8:	bl	401a70 <malloc@plt>
  441ddc:	str	x0, [x19, #32]
  441de0:	cbz	x0, 441ee0 <warn@@Base+0xaf0>
  441de4:	ldr	x3, [x19, #8]
  441de8:	mov	w1, #0x1                   	// #1
  441dec:	mov	x2, x22
  441df0:	str	x22, [x19, #40]
  441df4:	bl	401c00 <fread@plt>
  441df8:	cmp	x0, x22
  441dfc:	b.ne	441eec <warn@@Base+0xafc>  // b.any
  441e00:	ldr	x3, [x19, #8]
  441e04:	add	x0, x19, #0x58
  441e08:	mov	w1, #0x1                   	// #1
  441e0c:	mov	w2, #0x3c                  	// #60
  441e10:	mov	w20, #0x1                   	// #1
  441e14:	bl	401c00 <fread@plt>
  441e18:	cbz	x0, 441e94 <warn@@Base+0xaa4>
  441e1c:	cmp	x0, #0x3c
  441e20:	b.eq	441e94 <warn@@Base+0xaa4>  // b.none
  441e24:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441e28:	add	x1, x1, #0xede
  441e2c:	b	441e7c <warn@@Base+0xa8c>
  441e30:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441e34:	add	x1, x1, #0xd66
  441e38:	mov	w2, #0x5                   	// #5
  441e3c:	mov	x0, xzr
  441e40:	bl	401cc0 <dcgettext@plt>
  441e44:	ldr	x1, [x19]
  441e48:	ldr	x2, [x19, #16]
  441e4c:	mov	w3, w20
  441e50:	mov	x4, x22
  441e54:	bl	44132c <error@@Base>
  441e58:	b	441e90 <warn@@Base+0xaa0>
  441e5c:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441e60:	add	x1, x1, #0xdc7
  441e64:	mov	w2, #0x5                   	// #5
  441e68:	b	441ec8 <warn@@Base+0xad8>
  441e6c:	mov	x0, x23
  441e70:	bl	401c10 <free@plt>
  441e74:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441e78:	add	x1, x1, #0xd44
  441e7c:	mov	w2, #0x5                   	// #5
  441e80:	mov	x0, xzr
  441e84:	bl	401cc0 <dcgettext@plt>
  441e88:	ldr	x1, [x19]
  441e8c:	bl	44132c <error@@Base>
  441e90:	mov	w20, wzr
  441e94:	mov	w0, w20
  441e98:	ldp	x20, x19, [sp, #64]
  441e9c:	ldp	x22, x21, [sp, #48]
  441ea0:	ldp	x24, x23, [sp, #32]
  441ea4:	ldr	x25, [sp, #16]
  441ea8:	ldp	x29, x30, [sp], #80
  441eac:	ret
  441eb0:	mov	x0, x23
  441eb4:	bl	401c10 <free@plt>
  441eb8:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441ebc:	add	x1, x1, #0xe01
  441ec0:	mov	w2, #0x5                   	// #5
  441ec4:	mov	x0, xzr
  441ec8:	bl	401cc0 <dcgettext@plt>
  441ecc:	bl	44132c <error@@Base>
  441ed0:	b	441e90 <warn@@Base+0xaa0>
  441ed4:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441ed8:	add	x1, x1, #0xe42
  441edc:	b	441e7c <warn@@Base+0xa8c>
  441ee0:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441ee4:	add	x1, x1, #0xe6f
  441ee8:	b	441e64 <warn@@Base+0xa74>
  441eec:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441ef0:	add	x1, x1, #0xeaf
  441ef4:	b	441e7c <warn@@Base+0xa8c>
  441ef8:	adrp	x0, 475000 <warn@@Base+0x33c10>
  441efc:	adrp	x1, 475000 <warn@@Base+0x33c10>
  441f00:	adrp	x3, 475000 <warn@@Base+0x33c10>
  441f04:	add	x0, x0, #0xc82
  441f08:	add	x1, x1, #0xcab
  441f0c:	add	x3, x3, #0xcc4
  441f10:	mov	w2, #0x1f9                 	// #505
  441f14:	bl	401d20 <__assert_fail@plt>
  441f18:	stp	x29, x30, [sp, #-32]!
  441f1c:	stp	x20, x19, [sp, #16]
  441f20:	mov	x19, x0
  441f24:	ldr	x0, [x0]
  441f28:	mov	x20, x1
  441f2c:	mov	x29, sp
  441f30:	cbz	x0, 441f40 <warn@@Base+0xb50>
  441f34:	mov	x1, x20
  441f38:	bl	401bf0 <strcmp@plt>
  441f3c:	cbz	w0, 441f88 <warn@@Base+0xb98>
  441f40:	ldr	x0, [x19, #8]
  441f44:	cbz	x0, 441f4c <warn@@Base+0xb5c>
  441f48:	bl	401a50 <fclose@plt>
  441f4c:	mov	x0, x19
  441f50:	bl	441f94 <warn@@Base+0xba4>
  441f54:	adrp	x1, 46b000 <warn@@Base+0x29c10>
  441f58:	add	x1, x1, #0x795
  441f5c:	mov	x0, x20
  441f60:	bl	401a60 <fopen@plt>
  441f64:	cbz	x0, 441f84 <warn@@Base+0xb94>
  441f68:	mov	x2, x0
  441f6c:	mov	x0, x19
  441f70:	mov	x1, x20
  441f74:	mov	w3, wzr
  441f78:	mov	w4, wzr
  441f7c:	bl	4419f4 <warn@@Base+0x604>
  441f80:	b	441f88 <warn@@Base+0xb98>
  441f84:	mov	w0, #0x1                   	// #1
  441f88:	ldp	x20, x19, [sp, #16]
  441f8c:	ldp	x29, x30, [sp], #32
  441f90:	ret
  441f94:	stp	x29, x30, [sp, #-32]!
  441f98:	str	x19, [sp, #16]
  441f9c:	mov	x19, x0
  441fa0:	ldr	x0, [x0]
  441fa4:	mov	x29, sp
  441fa8:	cbz	x0, 441fb0 <warn@@Base+0xbc0>
  441fac:	bl	401c10 <free@plt>
  441fb0:	ldr	x0, [x19, #24]
  441fb4:	cbz	x0, 441fbc <warn@@Base+0xbcc>
  441fb8:	bl	401c10 <free@plt>
  441fbc:	ldr	x0, [x19, #32]
  441fc0:	cbz	x0, 441fc8 <warn@@Base+0xbd8>
  441fc4:	bl	401c10 <free@plt>
  441fc8:	ldr	x0, [x19, #48]
  441fcc:	cbz	x0, 441fd4 <warn@@Base+0xbe4>
  441fd0:	bl	401c10 <free@plt>
  441fd4:	ldr	x19, [sp, #16]
  441fd8:	ldp	x29, x30, [sp], #32
  441fdc:	ret
  441fe0:	stp	x29, x30, [sp, #-64]!
  441fe4:	str	x23, [sp, #16]
  441fe8:	stp	x22, x21, [sp, #32]
  441fec:	stp	x20, x19, [sp, #48]
  441ff0:	mov	x22, x0
  441ff4:	ldrb	w8, [x22, #88]!
  441ff8:	mov	x19, x0
  441ffc:	mov	x29, sp
  442000:	cmp	w8, #0x2f
  442004:	b.ne	4420a0 <warn@@Base+0xcb0>  // b.any
  442008:	ldr	x8, [x19, #48]
  44200c:	cbz	x8, 4420dc <warn@@Base+0xcec>
  442010:	ldr	x8, [x19, #56]
  442014:	cbz	x8, 4420dc <warn@@Base+0xcec>
  442018:	ldrb	w22, [x19, #146]
  44201c:	mov	x21, x1
  442020:	add	x0, x19, #0x59
  442024:	add	x1, x29, #0x18
  442028:	mov	w2, #0xa                   	// #10
  44202c:	str	xzr, [x19, #64]
  442030:	strb	wzr, [x19, #146]
  442034:	bl	401930 <strtoul@plt>
  442038:	ldr	w8, [x19, #80]
  44203c:	mov	x20, x0
  442040:	cbz	w8, 44206c <warn@@Base+0xc7c>
  442044:	ldr	x8, [x29, #24]
  442048:	cbz	x8, 44206c <warn@@Base+0xc7c>
  44204c:	ldrb	w9, [x8]
  442050:	cmp	w9, #0x3a
  442054:	b.ne	44206c <warn@@Base+0xc7c>  // b.any
  442058:	add	x0, x8, #0x1
  44205c:	mov	w2, #0xa                   	// #10
  442060:	mov	x1, xzr
  442064:	bl	401930 <strtoul@plt>
  442068:	str	x0, [x19, #64]
  44206c:	ldr	x8, [x19, #56]
  442070:	strb	w22, [x19, #146]
  442074:	cmp	x20, x8
  442078:	b.ls	442108 <warn@@Base+0xd18>  // b.plast
  44207c:	adrp	x1, 475000 <warn@@Base+0x33c10>
  442080:	add	x1, x1, #0xb97
  442084:	mov	w2, #0x5                   	// #5
  442088:	mov	x0, xzr
  44208c:	bl	401cc0 <dcgettext@plt>
  442090:	mov	x1, x20
  442094:	bl	44132c <error@@Base>
  442098:	mov	x22, xzr
  44209c:	b	4421b4 <warn@@Base+0xdc4>
  4420a0:	mov	x8, xzr
  4420a4:	add	x9, x19, #0x58
  4420a8:	ldrb	w10, [x9, x8]
  4420ac:	cmp	w10, #0x2f
  4420b0:	b.eq	4420fc <warn@@Base+0xd0c>  // b.none
  4420b4:	add	x8, x8, #0x1
  4420b8:	cmp	x8, #0x10
  4420bc:	b.ne	4420a8 <warn@@Base+0xcb8>  // b.any
  4420c0:	mov	w0, #0x11                  	// #17
  4420c4:	bl	4446ec <warn@@Base+0x32fc>
  4420c8:	ldr	q0, [x22]
  4420cc:	mov	x22, x0
  4420d0:	strb	wzr, [x0, #16]
  4420d4:	str	q0, [x0]
  4420d8:	b	4421b4 <warn@@Base+0xdc4>
  4420dc:	adrp	x1, 475000 <warn@@Base+0x33c10>
  4420e0:	add	x1, x1, #0xb5a
  4420e4:	mov	w2, #0x5                   	// #5
  4420e8:	mov	x0, xzr
  4420ec:	bl	401cc0 <dcgettext@plt>
  4420f0:	bl	44132c <error@@Base>
  4420f4:	mov	x22, xzr
  4420f8:	b	4421b4 <warn@@Base+0xdc4>
  4420fc:	add	x8, x19, x8
  442100:	strb	wzr, [x8, #88]
  442104:	b	4421b4 <warn@@Base+0xdc4>
  442108:	b.cs	442138 <warn@@Base+0xd48>  // b.hs, b.nlast
  44210c:	ldr	x10, [x19, #48]
  442110:	mov	x9, x20
  442114:	ldrb	w11, [x10, x9]
  442118:	cbz	w11, 44213c <warn@@Base+0xd4c>
  44211c:	cmp	w11, #0xa
  442120:	b.eq	44213c <warn@@Base+0xd4c>  // b.none
  442124:	add	x9, x9, #0x1
  442128:	cmp	x8, x9
  44212c:	b.ne	442114 <warn@@Base+0xd24>  // b.any
  442130:	mov	x9, x8
  442134:	b	44213c <warn@@Base+0xd4c>
  442138:	mov	x9, x20
  44213c:	cbz	x9, 442154 <warn@@Base+0xd64>
  442140:	ldr	x10, [x19, #48]
  442144:	sub	x11, x9, #0x1
  442148:	ldrb	w10, [x10, x11]
  44214c:	cmp	w10, #0x2f
  442150:	csel	x9, x11, x9, eq  // eq = none
  442154:	ldr	x10, [x19, #48]
  442158:	cmp	x9, x8
  44215c:	csel	x8, x8, x9, hi  // hi = pmore
  442160:	strb	wzr, [x10, x8]
  442164:	ldr	w9, [x19, #80]
  442168:	cbz	w9, 4421ac <warn@@Base+0xdbc>
  44216c:	ldr	x9, [x19, #64]
  442170:	cbz	x9, 4421ac <warn@@Base+0xdbc>
  442174:	subs	x2, x8, x20
  442178:	b.ls	4421cc <warn@@Base+0xddc>  // b.plast
  44217c:	ldr	x8, [x19, #48]
  442180:	ldr	x0, [x19]
  442184:	add	x1, x8, x20
  442188:	bl	4418c4 <warn@@Base+0x4d4>
  44218c:	mov	x23, x0
  442190:	cbz	x0, 4421a4 <warn@@Base+0xdb4>
  442194:	mov	x0, x21
  442198:	mov	x1, x23
  44219c:	bl	441f18 <warn@@Base+0xb28>
  4421a0:	cbz	w0, 4421d8 <warn@@Base+0xde8>
  4421a4:	mov	x0, x23
  4421a8:	bl	401c10 <free@plt>
  4421ac:	ldr	x8, [x19, #48]
  4421b0:	add	x22, x8, x20
  4421b4:	mov	x0, x22
  4421b8:	ldp	x20, x19, [sp, #48]
  4421bc:	ldp	x22, x21, [sp, #32]
  4421c0:	ldr	x23, [sp, #16]
  4421c4:	ldp	x29, x30, [sp], #64
  4421c8:	ret
  4421cc:	adrp	x1, 475000 <warn@@Base+0x33c10>
  4421d0:	add	x1, x1, #0xbd2
  4421d4:	b	4420e4 <warn@@Base+0xcf4>
  4421d8:	ldr	x1, [x19, #64]
  4421dc:	mov	x0, x21
  4421e0:	mov	x2, xzr
  4421e4:	bl	4421fc <warn@@Base+0xe0c>
  4421e8:	cbz	x0, 4421a4 <warn@@Base+0xdb4>
  4421ec:	mov	x22, x0
  4421f0:	mov	x0, x23
  4421f4:	bl	401c10 <free@plt>
  4421f8:	b	4421b4 <warn@@Base+0xdc4>
  4421fc:	stp	x29, x30, [sp, #-32]!
  442200:	stp	x20, x19, [sp, #16]
  442204:	mov	x19, x0
  442208:	ldr	x0, [x0, #8]
  44220c:	mov	x20, x2
  442210:	mov	w2, wzr
  442214:	mov	x29, sp
  442218:	bl	401b70 <fseek@plt>
  44221c:	cbz	w0, 44222c <warn@@Base+0xe3c>
  442220:	adrp	x1, 475000 <warn@@Base+0x33c10>
  442224:	add	x1, x1, #0xbf4
  442228:	b	442268 <warn@@Base+0xe78>
  44222c:	ldr	x3, [x19, #8]
  442230:	add	x0, x19, #0x58
  442234:	mov	w1, #0x1                   	// #1
  442238:	mov	w2, #0x3c                  	// #60
  44223c:	bl	401c00 <fread@plt>
  442240:	cmp	x0, #0x3c
  442244:	b.ne	442260 <warn@@Base+0xe70>  // b.any
  442248:	ldrh	w8, [x19, #146]
  44224c:	cmp	w8, #0xa60
  442250:	b.eq	44228c <warn@@Base+0xe9c>  // b.none
  442254:	adrp	x1, 450000 <warn@@Base+0xec10>
  442258:	add	x1, x1, #0xfec
  44225c:	b	442268 <warn@@Base+0xe78>
  442260:	adrp	x1, 450000 <warn@@Base+0xec10>
  442264:	add	x1, x1, #0xfc6
  442268:	mov	w2, #0x5                   	// #5
  44226c:	mov	x0, xzr
  442270:	bl	401cc0 <dcgettext@plt>
  442274:	ldr	x1, [x19]
  442278:	bl	44132c <error@@Base>
  44227c:	mov	x0, xzr
  442280:	ldp	x20, x19, [sp, #16]
  442284:	ldp	x29, x30, [sp], #32
  442288:	ret
  44228c:	mov	x0, x19
  442290:	mov	x1, x20
  442294:	bl	441fe0 <warn@@Base+0xbf0>
  442298:	b	442280 <warn@@Base+0xe90>
  44229c:	stp	x29, x30, [sp, #-80]!
  4422a0:	stp	x22, x21, [sp, #48]
  4422a4:	mov	x21, x1
  4422a8:	adrp	x1, 44f000 <warn@@Base+0xdc10>
  4422ac:	stp	x24, x23, [sp, #32]
  4422b0:	stp	x20, x19, [sp, #64]
  4422b4:	mov	x19, x2
  4422b8:	mov	x23, x0
  4422bc:	add	x1, x1, #0x744
  4422c0:	mov	w2, #0x5                   	// #5
  4422c4:	mov	x0, xzr
  4422c8:	stp	x26, x25, [sp, #16]
  4422cc:	mov	x29, sp
  4422d0:	bl	401cc0 <dcgettext@plt>
  4422d4:	ldr	x20, [x23]
  4422d8:	mov	x22, x0
  4422dc:	mov	x0, x20
  4422e0:	bl	401940 <strlen@plt>
  4422e4:	mov	x24, x0
  4422e8:	mov	x0, x19
  4422ec:	bl	401940 <strlen@plt>
  4422f0:	ldr	w26, [x23, #80]
  4422f4:	add	x8, x24, x0
  4422f8:	add	x24, x8, #0x3
  4422fc:	cbz	w26, 442320 <warn@@Base+0xf30>
  442300:	ldr	x8, [x23, #64]
  442304:	cbz	x8, 442320 <warn@@Base+0xf30>
  442308:	ldr	x0, [x21]
  44230c:	cbnz	x0, 442314 <warn@@Base+0xf24>
  442310:	mov	x0, x22
  442314:	bl	401940 <strlen@plt>
  442318:	add	x8, x24, x0
  44231c:	add	x24, x8, #0x2
  442320:	mov	x0, x24
  442324:	bl	401a70 <malloc@plt>
  442328:	mov	x25, x0
  44232c:	cbz	x0, 44235c <warn@@Base+0xf6c>
  442330:	cbz	w26, 442384 <warn@@Base+0xf94>
  442334:	ldr	x8, [x23, #64]
  442338:	cbz	x8, 442374 <warn@@Base+0xf84>
  44233c:	ldr	x4, [x21]
  442340:	cbz	x4, 4423a4 <warn@@Base+0xfb4>
  442344:	adrp	x2, 475000 <warn@@Base+0x33c10>
  442348:	add	x2, x2, #0xc1a
  44234c:	mov	x0, x25
  442350:	mov	x1, x24
  442354:	mov	x3, x20
  442358:	b	4423bc <warn@@Base+0xfcc>
  44235c:	adrp	x1, 475000 <warn@@Base+0x33c10>
  442360:	add	x1, x1, #0x9db
  442364:	mov	w2, #0x5                   	// #5
  442368:	bl	401cc0 <dcgettext@plt>
  44236c:	bl	44132c <error@@Base>
  442370:	b	4423c4 <warn@@Base+0xfd4>
  442374:	cbz	w26, 442384 <warn@@Base+0xf94>
  442378:	adrp	x2, 475000 <warn@@Base+0x33c10>
  44237c:	add	x2, x2, #0xc25
  442380:	b	44238c <warn@@Base+0xf9c>
  442384:	adrp	x2, 475000 <warn@@Base+0x33c10>
  442388:	add	x2, x2, #0xc2c
  44238c:	mov	x0, x25
  442390:	mov	x1, x24
  442394:	mov	x3, x20
  442398:	mov	x4, x19
  44239c:	bl	401a20 <snprintf@plt>
  4423a0:	b	4423c4 <warn@@Base+0xfd4>
  4423a4:	adrp	x2, 475000 <warn@@Base+0x33c10>
  4423a8:	add	x2, x2, #0xc1a
  4423ac:	mov	x0, x25
  4423b0:	mov	x1, x24
  4423b4:	mov	x3, x20
  4423b8:	mov	x4, x22
  4423bc:	mov	x5, x19
  4423c0:	bl	401a20 <snprintf@plt>
  4423c4:	mov	x0, x25
  4423c8:	ldp	x20, x19, [sp, #64]
  4423cc:	ldp	x22, x21, [sp, #48]
  4423d0:	ldp	x24, x23, [sp, #32]
  4423d4:	ldp	x26, x25, [sp, #16]
  4423d8:	ldp	x29, x30, [sp], #80
  4423dc:	ret
  4423e0:	stp	x29, x30, [sp, #-48]!
  4423e4:	str	x21, [sp, #16]
  4423e8:	stp	x20, x19, [sp, #32]
  4423ec:	mov	x29, sp
  4423f0:	cbz	x0, 44244c <warn@@Base+0x105c>
  4423f4:	mov	x20, x0
  4423f8:	mov	x8, xzr
  4423fc:	ldr	x9, [x20, x8]
  442400:	add	x8, x8, #0x8
  442404:	cbnz	x9, 4423fc <warn@@Base+0x100c>
  442408:	and	x0, x8, #0x7fffffff8
  44240c:	bl	4446ec <warn@@Base+0x32fc>
  442410:	ldr	x8, [x20]
  442414:	mov	x19, x0
  442418:	cbz	x8, 442444 <warn@@Base+0x1054>
  44241c:	mov	x21, xzr
  442420:	add	x20, x20, #0x8
  442424:	mov	x0, x8
  442428:	bl	4447b4 <warn@@Base+0x33c4>
  44242c:	lsl	x8, x21, #3
  442430:	str	x0, [x19, x8]
  442434:	ldr	x8, [x20, x8]
  442438:	add	x21, x21, #0x1
  44243c:	cbnz	x8, 442424 <warn@@Base+0x1034>
  442440:	and	x8, x21, #0xffffffff
  442444:	str	xzr, [x19, x8, lsl #3]
  442448:	b	442450 <warn@@Base+0x1060>
  44244c:	mov	x19, xzr
  442450:	mov	x0, x19
  442454:	ldp	x20, x19, [sp, #32]
  442458:	ldr	x21, [sp, #16]
  44245c:	ldp	x29, x30, [sp], #48
  442460:	ret
  442464:	cbz	x0, 4424a0 <warn@@Base+0x10b0>
  442468:	stp	x29, x30, [sp, #-32]!
  44246c:	stp	x20, x19, [sp, #16]
  442470:	mov	x19, x0
  442474:	ldr	x0, [x0]
  442478:	mov	x29, sp
  44247c:	cbz	x0, 442490 <warn@@Base+0x10a0>
  442480:	add	x20, x19, #0x8
  442484:	bl	401c10 <free@plt>
  442488:	ldr	x0, [x20], #8
  44248c:	cbnz	x0, 442484 <warn@@Base+0x1094>
  442490:	mov	x0, x19
  442494:	bl	401c10 <free@plt>
  442498:	ldp	x20, x19, [sp, #16]
  44249c:	ldp	x29, x30, [sp], #32
  4424a0:	ret
  4424a4:	sub	sp, sp, #0x60
  4424a8:	stp	x29, x30, [sp, #16]
  4424ac:	stp	x26, x25, [sp, #32]
  4424b0:	stp	x24, x23, [sp, #48]
  4424b4:	stp	x22, x21, [sp, #64]
  4424b8:	stp	x20, x19, [sp, #80]
  4424bc:	add	x29, sp, #0x10
  4424c0:	str	x0, [sp, #8]
  4424c4:	cbz	x0, 44265c <warn@@Base+0x126c>
  4424c8:	bl	401940 <strlen@plt>
  4424cc:	add	x0, x0, #0x1
  4424d0:	bl	4446ec <warn@@Base+0x32fc>
  4424d4:	adrp	x22, 489000 <warn@@Base+0x47c10>
  4424d8:	ldr	x22, [x22, #4032]
  4424dc:	mov	x19, x0
  4424e0:	mov	x21, xzr
  4424e4:	mov	w25, wzr
  4424e8:	mov	w24, wzr
  4424ec:	mov	w26, wzr
  4424f0:	mov	w23, wzr
  4424f4:	mov	x20, xzr
  4424f8:	b	44252c <warn@@Base+0x113c>
  4424fc:	mov	x8, x19
  442500:	mov	x0, x19
  442504:	strb	wzr, [x8]
  442508:	bl	4447b4 <warn@@Base+0x33c4>
  44250c:	str	x0, [x20, x21, lsl #3]
  442510:	add	x21, x21, #0x1
  442514:	add	x0, sp, #0x8
  442518:	str	xzr, [x20, x21, lsl #3]
  44251c:	bl	442680 <warn@@Base+0x1290>
  442520:	ldr	x8, [sp, #8]
  442524:	ldrb	w8, [x8]
  442528:	cbz	w8, 442650 <warn@@Base+0x1260>
  44252c:	add	x0, sp, #0x8
  442530:	bl	442680 <warn@@Base+0x1290>
  442534:	subs	w8, w23, #0x1
  442538:	b.cc	442548 <warn@@Base+0x1158>  // b.lo, b.ul, b.last
  44253c:	sxtw	x8, w8
  442540:	cmp	x21, x8
  442544:	b.lt	442578 <warn@@Base+0x1188>  // b.tstop
  442548:	cbz	x20, 442564 <warn@@Base+0x1174>
  44254c:	lsl	w23, w23, #1
  442550:	sbfiz	x1, x23, #3, #32
  442554:	mov	x0, x20
  442558:	bl	444770 <warn@@Base+0x3380>
  44255c:	mov	x20, x0
  442560:	b	442574 <warn@@Base+0x1184>
  442564:	mov	w0, #0x40                  	// #64
  442568:	bl	4446ec <warn@@Base+0x32fc>
  44256c:	mov	x20, x0
  442570:	mov	w23, #0x8                   	// #8
  442574:	str	xzr, [x20, x21, lsl #3]
  442578:	ldr	x8, [sp, #8]
  44257c:	ldrb	w9, [x8]
  442580:	cbz	w9, 4424fc <warn@@Base+0x110c>
  442584:	mov	x8, x19
  442588:	b	4425b0 <warn@@Base+0x11c0>
  44258c:	mov	w25, wzr
  442590:	mov	w24, wzr
  442594:	mov	w26, wzr
  442598:	strb	w9, [x8], #1
  44259c:	ldr	x9, [sp, #8]
  4425a0:	add	x10, x9, #0x1
  4425a4:	str	x10, [sp, #8]
  4425a8:	ldrb	w9, [x9, #1]
  4425ac:	cbz	w9, 442500 <warn@@Base+0x1110>
  4425b0:	orr	w10, w24, w25
  4425b4:	orr	w10, w10, w26
  4425b8:	cbnz	w10, 4425c8 <warn@@Base+0x11d8>
  4425bc:	and	x10, x9, #0xff
  4425c0:	ldrh	w10, [x22, x10, lsl #1]
  4425c4:	tbnz	w10, #6, 442500 <warn@@Base+0x1110>
  4425c8:	cbnz	w26, 442594 <warn@@Base+0x11a4>
  4425cc:	and	w10, w9, #0xff
  4425d0:	cmp	w10, #0x5c
  4425d4:	b.ne	4425e0 <warn@@Base+0x11f0>  // b.any
  4425d8:	mov	w26, #0x1                   	// #1
  4425dc:	b	44259c <warn@@Base+0x11ac>
  4425e0:	and	w10, w9, #0xff
  4425e4:	cbnz	w25, 44260c <warn@@Base+0x121c>
  4425e8:	cbnz	w24, 442620 <warn@@Base+0x1230>
  4425ec:	cmp	w10, #0x27
  4425f0:	b.eq	442638 <warn@@Base+0x1248>  // b.none
  4425f4:	cmp	w10, #0x22
  4425f8:	b.ne	44258c <warn@@Base+0x119c>  // b.any
  4425fc:	mov	w25, wzr
  442600:	mov	w26, wzr
  442604:	mov	w24, #0x1                   	// #1
  442608:	b	44259c <warn@@Base+0x11ac>
  44260c:	cmp	w10, #0x27
  442610:	b.ne	442594 <warn@@Base+0x11a4>  // b.any
  442614:	mov	w25, wzr
  442618:	mov	w26, wzr
  44261c:	b	44259c <warn@@Base+0x11ac>
  442620:	cmp	w10, #0x22
  442624:	b.ne	442648 <warn@@Base+0x1258>  // b.any
  442628:	mov	w25, wzr
  44262c:	mov	w24, wzr
  442630:	mov	w26, wzr
  442634:	b	44259c <warn@@Base+0x11ac>
  442638:	mov	w24, wzr
  44263c:	mov	w26, wzr
  442640:	mov	w25, #0x1                   	// #1
  442644:	b	44259c <warn@@Base+0x11ac>
  442648:	mov	w25, wzr
  44264c:	b	442594 <warn@@Base+0x11a4>
  442650:	mov	x0, x19
  442654:	bl	401c10 <free@plt>
  442658:	b	442660 <warn@@Base+0x1270>
  44265c:	mov	x20, xzr
  442660:	mov	x0, x20
  442664:	ldp	x20, x19, [sp, #80]
  442668:	ldp	x22, x21, [sp, #64]
  44266c:	ldp	x24, x23, [sp, #48]
  442670:	ldp	x26, x25, [sp, #32]
  442674:	ldp	x29, x30, [sp, #16]
  442678:	add	sp, sp, #0x60
  44267c:	ret
  442680:	ldr	x9, [x0]
  442684:	adrp	x8, 489000 <warn@@Base+0x47c10>
  442688:	ldrb	w10, [x9]
  44268c:	ldr	x8, [x8, #4032]
  442690:	ldrh	w10, [x8, x10, lsl #1]
  442694:	tbz	w10, #6, 4426ac <warn@@Base+0x12bc>
  442698:	add	x9, x9, #0x1
  44269c:	str	x9, [x0]
  4426a0:	ldrb	w10, [x9], #1
  4426a4:	ldrh	w10, [x8, x10, lsl #1]
  4426a8:	tbnz	w10, #6, 44269c <warn@@Base+0x12ac>
  4426ac:	ret
  4426b0:	stp	x29, x30, [sp, #-96]!
  4426b4:	str	x27, [sp, #16]
  4426b8:	stp	x26, x25, [sp, #32]
  4426bc:	stp	x24, x23, [sp, #48]
  4426c0:	stp	x22, x21, [sp, #64]
  4426c4:	stp	x20, x19, [sp, #80]
  4426c8:	mov	x29, sp
  4426cc:	cbz	x1, 4427a4 <warn@@Base+0x13b4>
  4426d0:	adrp	x24, 489000 <warn@@Base+0x47c10>
  4426d4:	ldr	x24, [x24, #4032]
  4426d8:	mov	x26, #0x21                  	// #33
  4426dc:	mov	x20, x1
  4426e0:	mov	x21, x0
  4426e4:	mov	w19, wzr
  4426e8:	mov	w23, #0x6                   	// #6
  4426ec:	mov	w25, #0x1                   	// #1
  4426f0:	movk	x26, #0x400, lsl #48
  4426f4:	b	44271c <warn@@Base+0x132c>
  4426f8:	mov	w0, #0xa                   	// #10
  4426fc:	mov	x1, x20
  442700:	bl	4019e0 <fputc@plt>
  442704:	add	x8, x21, #0x8
  442708:	cmn	w0, #0x1
  44270c:	csel	x21, x21, x8, eq  // eq = none
  442710:	csinc	w19, w19, wzr, ne  // ne = any
  442714:	csel	w8, w23, wzr, eq  // eq = none
  442718:	cbnz	w8, 4427a8 <warn@@Base+0x13b8>
  44271c:	ldr	x27, [x21]
  442720:	cbnz	x27, 44276c <warn@@Base+0x137c>
  442724:	b	4427a8 <warn@@Base+0x13b8>
  442728:	mov	w0, #0x5c                  	// #92
  44272c:	mov	x1, x20
  442730:	bl	4019e0 <fputc@plt>
  442734:	cmn	w0, #0x1
  442738:	b.eq	442760 <warn@@Base+0x1370>  // b.none
  44273c:	mov	w0, w22
  442740:	mov	x1, x20
  442744:	bl	4019e0 <fputc@plt>
  442748:	cmn	w0, #0x1
  44274c:	csinc	w19, w19, wzr, ne  // ne = any
  442750:	csel	w8, w23, wzr, eq  // eq = none
  442754:	cinc	x27, x27, ne  // ne = any
  442758:	cbz	w8, 44276c <warn@@Base+0x137c>
  44275c:	b	442798 <warn@@Base+0x13a8>
  442760:	mov	w8, #0x6                   	// #6
  442764:	mov	w19, #0x1                   	// #1
  442768:	cbnz	w8, 442798 <warn@@Base+0x13a8>
  44276c:	ldrb	w22, [x27]
  442770:	cbz	w22, 4426f8 <warn@@Base+0x1308>
  442774:	ldrh	w8, [x24, x22, lsl #1]
  442778:	tbnz	w8, #6, 442728 <warn@@Base+0x1338>
  44277c:	sub	w8, w22, #0x22
  442780:	cmp	w8, #0x3a
  442784:	b.hi	44273c <warn@@Base+0x134c>  // b.pmore
  442788:	lsl	x8, x25, x8
  44278c:	tst	x8, x26
  442790:	b.ne	442728 <warn@@Base+0x1338>  // b.any
  442794:	b	44273c <warn@@Base+0x134c>
  442798:	mov	w8, #0x1                   	// #1
  44279c:	cbz	w8, 44271c <warn@@Base+0x132c>
  4427a0:	b	4427a8 <warn@@Base+0x13b8>
  4427a4:	mov	w19, #0x1                   	// #1
  4427a8:	mov	w0, w19
  4427ac:	ldp	x20, x19, [sp, #80]
  4427b0:	ldp	x22, x21, [sp, #64]
  4427b4:	ldp	x24, x23, [sp, #48]
  4427b8:	ldp	x26, x25, [sp, #32]
  4427bc:	ldr	x27, [sp, #16]
  4427c0:	ldp	x29, x30, [sp], #96
  4427c4:	ret
  4427c8:	sub	sp, sp, #0xf0
  4427cc:	stp	x29, x30, [sp, #144]
  4427d0:	stp	x28, x27, [sp, #160]
  4427d4:	stp	x26, x25, [sp, #176]
  4427d8:	stp	x24, x23, [sp, #192]
  4427dc:	stp	x22, x21, [sp, #208]
  4427e0:	stp	x20, x19, [sp, #224]
  4427e4:	ldr	w8, [x0]
  4427e8:	add	x29, sp, #0x90
  4427ec:	cmp	w8, #0x2
  4427f0:	b.lt	4429f8 <warn@@Base+0x1608>  // b.tstop
  4427f4:	ldr	x8, [x1]
  4427f8:	adrp	x21, 452000 <warn@@Base+0x10c10>
  4427fc:	mov	x20, x0
  442800:	mov	x19, x1
  442804:	mov	w28, wzr
  442808:	mov	w27, #0x7d0                 	// #2000
  44280c:	mov	w26, #0x1                   	// #1
  442810:	add	x21, x21, #0xcf9
  442814:	str	x8, [sp]
  442818:	b	44284c <warn@@Base+0x145c>
  44281c:	mov	x0, x22
  442820:	bl	401d90 <ferror@plt>
  442824:	cbz	w0, 442908 <warn@@Base+0x1518>
  442828:	mov	w28, w26
  44282c:	mov	x0, x22
  442830:	bl	401a50 <fclose@plt>
  442834:	mov	w26, w28
  442838:	ldr	w8, [x20]
  44283c:	mov	w28, w26
  442840:	add	w26, w26, #0x1
  442844:	cmp	w26, w8
  442848:	b.ge	4429f8 <warn@@Base+0x1608>  // b.tcont
  44284c:	ldr	x8, [x19]
  442850:	ldr	x9, [x8, w26, sxtw #3]
  442854:	ldrb	w10, [x9]
  442858:	cmp	w10, #0x40
  44285c:	b.ne	442838 <warn@@Base+0x1448>  // b.any
  442860:	subs	w27, w27, #0x1
  442864:	b.eq	442a18 <warn@@Base+0x1628>  // b.none
  442868:	add	x22, x9, #0x1
  44286c:	add	x1, sp, #0x10
  442870:	mov	x0, x22
  442874:	bl	444888 <warn@@Base+0x3498>
  442878:	tbnz	w0, #31, 442838 <warn@@Base+0x1448>
  44287c:	ldr	w8, [sp, #32]
  442880:	and	w8, w8, #0xf000
  442884:	cmp	w8, #0x4, lsl #12
  442888:	b.eq	442a30 <warn@@Base+0x1640>  // b.none
  44288c:	mov	x0, x22
  442890:	mov	x1, x21
  442894:	bl	401a60 <fopen@plt>
  442898:	cbz	x0, 442838 <warn@@Base+0x1448>
  44289c:	mov	w2, #0x2                   	// #2
  4428a0:	mov	x1, xzr
  4428a4:	mov	x22, x0
  4428a8:	bl	401b70 <fseek@plt>
  4428ac:	cmn	w0, #0x1
  4428b0:	b.eq	442828 <warn@@Base+0x1438>  // b.none
  4428b4:	mov	x0, x22
  4428b8:	bl	4019b0 <ftell@plt>
  4428bc:	cmn	x0, #0x1
  4428c0:	b.eq	442828 <warn@@Base+0x1438>  // b.none
  4428c4:	mov	x24, x0
  4428c8:	mov	x0, x22
  4428cc:	mov	x1, xzr
  4428d0:	mov	w2, wzr
  4428d4:	bl	401b70 <fseek@plt>
  4428d8:	cmn	w0, #0x1
  4428dc:	b.eq	442828 <warn@@Base+0x1438>  // b.none
  4428e0:	add	x0, x24, #0x1
  4428e4:	bl	4446ec <warn@@Base+0x32fc>
  4428e8:	mov	w1, #0x1                   	// #1
  4428ec:	mov	x2, x24
  4428f0:	mov	x3, x22
  4428f4:	mov	x23, x0
  4428f8:	bl	401bc0 <fread_unlocked@plt>
  4428fc:	mov	x25, x0
  442900:	cmp	x0, x24
  442904:	b.ne	44281c <warn@@Base+0x142c>  // b.any
  442908:	mov	x0, x23
  44290c:	strb	wzr, [x23, x25]
  442910:	bl	442a58 <warn@@Base+0x1668>
  442914:	cbz	w0, 44292c <warn@@Base+0x153c>
  442918:	mov	w0, #0x8                   	// #8
  44291c:	bl	4446ec <warn@@Base+0x32fc>
  442920:	mov	x24, x0
  442924:	str	xzr, [x0]
  442928:	b	442938 <warn@@Base+0x1548>
  44292c:	mov	x0, x23
  442930:	bl	4424a4 <warn@@Base+0x10b4>
  442934:	mov	x24, x0
  442938:	ldr	x0, [x19]
  44293c:	ldr	x8, [sp]
  442940:	cmp	x0, x8
  442944:	b.ne	442950 <warn@@Base+0x1560>  // b.any
  442948:	bl	4423e0 <warn@@Base+0xff0>
  44294c:	str	x0, [x19]
  442950:	mov	x9, xzr
  442954:	sxtw	x8, w26
  442958:	str	x23, [sp, #8]
  44295c:	ldr	x10, [x24, x9, lsl #3]
  442960:	mov	x21, x9
  442964:	add	x9, x9, #0x1
  442968:	cbnz	x10, 44295c <warn@@Base+0x156c>
  44296c:	ldr	x9, [x19]
  442970:	lsl	x23, x8, #3
  442974:	ldr	x0, [x9, x23]
  442978:	bl	401c10 <free@plt>
  44297c:	ldrsw	x8, [x20]
  442980:	ldr	x0, [x19]
  442984:	add	x8, x21, x8
  442988:	lsl	x8, x8, #3
  44298c:	add	x1, x8, #0x8
  442990:	bl	444770 <warn@@Base+0x3380>
  442994:	str	x0, [x19]
  442998:	ldr	w9, [x20]
  44299c:	add	x8, x0, x23
  4429a0:	lsl	x25, x21, #3
  4429a4:	add	x0, x8, x25
  4429a8:	add	x1, x8, #0x8
  4429ac:	sub	w8, w9, w26
  4429b0:	sbfiz	x2, x8, #3, #32
  4429b4:	bl	401920 <memmove@plt>
  4429b8:	ldr	x8, [x19]
  4429bc:	mov	x1, x24
  4429c0:	mov	x2, x25
  4429c4:	add	x0, x8, x23
  4429c8:	bl	401910 <memcpy@plt>
  4429cc:	ldr	w8, [x20]
  4429d0:	mov	x0, x24
  4429d4:	add	w8, w21, w8
  4429d8:	sub	w8, w8, #0x1
  4429dc:	str	w8, [x20]
  4429e0:	bl	401c10 <free@plt>
  4429e4:	ldr	x0, [sp, #8]
  4429e8:	bl	401c10 <free@plt>
  4429ec:	adrp	x21, 452000 <warn@@Base+0x10c10>
  4429f0:	add	x21, x21, #0xcf9
  4429f4:	b	44282c <warn@@Base+0x143c>
  4429f8:	ldp	x20, x19, [sp, #224]
  4429fc:	ldp	x22, x21, [sp, #208]
  442a00:	ldp	x24, x23, [sp, #192]
  442a04:	ldp	x26, x25, [sp, #176]
  442a08:	ldp	x28, x27, [sp, #160]
  442a0c:	ldp	x29, x30, [sp, #144]
  442a10:	add	sp, sp, #0xf0
  442a14:	ret
  442a18:	adrp	x9, 489000 <warn@@Base+0x47c10>
  442a1c:	ldr	x9, [x9, #4024]
  442a20:	ldr	x2, [x8]
  442a24:	adrp	x1, 475000 <warn@@Base+0x33c10>
  442a28:	add	x1, x1, #0xf19
  442a2c:	b	442a48 <warn@@Base+0x1658>
  442a30:	adrp	x9, 489000 <warn@@Base+0x47c10>
  442a34:	ldr	x8, [x19]
  442a38:	ldr	x9, [x9, #4024]
  442a3c:	adrp	x1, 475000 <warn@@Base+0x33c10>
  442a40:	add	x1, x1, #0xf42
  442a44:	ldr	x2, [x8]
  442a48:	ldr	x0, [x9]
  442a4c:	bl	401d70 <fprintf@plt>
  442a50:	mov	w0, #0x1                   	// #1
  442a54:	bl	444604 <warn@@Base+0x3214>
  442a58:	ldrb	w10, [x0]
  442a5c:	mov	x8, x0
  442a60:	cmp	x10, #0x0
  442a64:	cset	w0, eq  // eq = none
  442a68:	cbz	x10, 442a9c <warn@@Base+0x16ac>
  442a6c:	adrp	x9, 489000 <warn@@Base+0x47c10>
  442a70:	ldr	x9, [x9, #4032]
  442a74:	ldrh	w10, [x9, x10, lsl #1]
  442a78:	tbz	w10, #6, 442a9c <warn@@Base+0x16ac>
  442a7c:	add	x8, x8, #0x1
  442a80:	ldrb	w10, [x8]
  442a84:	cmp	x10, #0x0
  442a88:	cset	w0, eq  // eq = none
  442a8c:	cbz	x10, 442a9c <warn@@Base+0x16ac>
  442a90:	ldrh	w10, [x9, x10, lsl #1]
  442a94:	add	x8, x8, #0x1
  442a98:	tbnz	w10, #6, 442a80 <warn@@Base+0x1690>
  442a9c:	ret
  442aa0:	cbz	x0, 442ab8 <warn@@Base+0x16c8>
  442aa4:	mov	x8, x0
  442aa8:	mov	w0, #0xffffffff            	// #-1
  442aac:	ldr	x9, [x8], #8
  442ab0:	add	w0, w0, #0x1
  442ab4:	cbnz	x9, 442aac <warn@@Base+0x16bc>
  442ab8:	ret
  442abc:	sub	sp, sp, #0x120
  442ac0:	stp	x29, x30, [sp, #256]
  442ac4:	add	x29, sp, #0x100
  442ac8:	mov	x8, #0xffffffffffffffc8    	// #-56
  442acc:	mov	x9, sp
  442ad0:	sub	x10, x29, #0x78
  442ad4:	movk	x8, #0xff80, lsl #32
  442ad8:	add	x11, x29, #0x20
  442adc:	add	x9, x9, #0x80
  442ae0:	add	x10, x10, #0x38
  442ae4:	stp	x9, x8, [x29, #-16]
  442ae8:	stp	x11, x10, [x29, #-32]
  442aec:	stp	x1, x2, [x29, #-120]
  442af0:	stp	x3, x4, [x29, #-104]
  442af4:	stp	x5, x6, [x29, #-88]
  442af8:	stur	x7, [x29, #-72]
  442afc:	stp	q0, q1, [sp]
  442b00:	ldp	q0, q1, [x29, #-32]
  442b04:	sub	x1, x29, #0x40
  442b08:	str	x28, [sp, #272]
  442b0c:	stp	q2, q3, [sp, #32]
  442b10:	stp	q4, q5, [sp, #64]
  442b14:	stp	q6, q7, [sp, #96]
  442b18:	stp	q0, q1, [x29, #-64]
  442b1c:	bl	442b30 <warn@@Base+0x1740>
  442b20:	ldr	x28, [sp, #272]
  442b24:	ldp	x29, x30, [sp, #256]
  442b28:	add	sp, sp, #0x120
  442b2c:	ret
  442b30:	stp	x29, x30, [sp, #-32]!
  442b34:	stp	x20, x19, [sp, #16]
  442b38:	mov	x29, sp
  442b3c:	cbz	x0, 442b94 <warn@@Base+0x17a4>
  442b40:	mov	x19, x1
  442b44:	mov	x20, xzr
  442b48:	b	442b60 <warn@@Base+0x1770>
  442b4c:	ldr	x8, [x19]
  442b50:	add	x9, x8, #0x8
  442b54:	str	x9, [x19]
  442b58:	ldr	x0, [x8]
  442b5c:	cbz	x0, 442b98 <warn@@Base+0x17a8>
  442b60:	bl	401940 <strlen@plt>
  442b64:	ldrsw	x8, [x19, #24]
  442b68:	add	x20, x0, x20
  442b6c:	tbz	w8, #31, 442b4c <warn@@Base+0x175c>
  442b70:	add	w9, w8, #0x8
  442b74:	cmp	w9, #0x0
  442b78:	str	w9, [x19, #24]
  442b7c:	b.gt	442b4c <warn@@Base+0x175c>
  442b80:	ldr	x9, [x19, #8]
  442b84:	add	x8, x9, x8
  442b88:	ldr	x0, [x8]
  442b8c:	cbnz	x0, 442b60 <warn@@Base+0x1770>
  442b90:	b	442b98 <warn@@Base+0x17a8>
  442b94:	mov	x20, xzr
  442b98:	mov	x0, x20
  442b9c:	ldp	x20, x19, [sp, #16]
  442ba0:	ldp	x29, x30, [sp], #32
  442ba4:	ret
  442ba8:	sub	sp, sp, #0x110
  442bac:	stp	x29, x30, [sp, #240]
  442bb0:	add	x29, sp, #0xf0
  442bb4:	mov	x8, #0xffffffffffffffd0    	// #-48
  442bb8:	mov	x9, sp
  442bbc:	sub	x10, x29, #0x70
  442bc0:	movk	x8, #0xff80, lsl #32
  442bc4:	add	x11, x29, #0x20
  442bc8:	add	x9, x9, #0x80
  442bcc:	add	x10, x10, #0x30
  442bd0:	stp	x9, x8, [x29, #-16]
  442bd4:	stp	x11, x10, [x29, #-32]
  442bd8:	stp	x2, x3, [x29, #-112]
  442bdc:	stp	x4, x5, [x29, #-96]
  442be0:	stp	x6, x7, [x29, #-80]
  442be4:	stp	q1, q2, [sp, #16]
  442be8:	str	q0, [sp]
  442bec:	ldp	q0, q1, [x29, #-32]
  442bf0:	sub	x2, x29, #0x40
  442bf4:	stp	x28, x19, [sp, #256]
  442bf8:	mov	x19, x0
  442bfc:	stp	q3, q4, [sp, #48]
  442c00:	stp	q5, q6, [sp, #80]
  442c04:	str	q7, [sp, #112]
  442c08:	stp	q0, q1, [x29, #-64]
  442c0c:	bl	442c24 <warn@@Base+0x1834>
  442c10:	mov	x0, x19
  442c14:	ldp	x28, x19, [sp, #256]
  442c18:	ldp	x29, x30, [sp, #240]
  442c1c:	add	sp, sp, #0x110
  442c20:	ret
  442c24:	stp	x29, x30, [sp, #-48]!
  442c28:	stp	x20, x19, [sp, #32]
  442c2c:	mov	x19, x0
  442c30:	stp	x22, x21, [sp, #16]
  442c34:	mov	x29, sp
  442c38:	cbz	x1, 442ca4 <warn@@Base+0x18b4>
  442c3c:	mov	x20, x2
  442c40:	mov	x21, x1
  442c44:	b	442c5c <warn@@Base+0x186c>
  442c48:	ldr	x8, [x20]
  442c4c:	add	x9, x8, #0x8
  442c50:	str	x9, [x20]
  442c54:	ldr	x21, [x8]
  442c58:	cbz	x21, 442ca4 <warn@@Base+0x18b4>
  442c5c:	mov	x0, x21
  442c60:	bl	401940 <strlen@plt>
  442c64:	mov	x22, x0
  442c68:	mov	x0, x19
  442c6c:	mov	x1, x21
  442c70:	mov	x2, x22
  442c74:	bl	401910 <memcpy@plt>
  442c78:	ldrsw	x8, [x20, #24]
  442c7c:	add	x19, x19, x22
  442c80:	tbz	w8, #31, 442c48 <warn@@Base+0x1858>
  442c84:	add	w9, w8, #0x8
  442c88:	cmp	w9, #0x0
  442c8c:	str	w9, [x20, #24]
  442c90:	b.gt	442c48 <warn@@Base+0x1858>
  442c94:	ldr	x9, [x20, #8]
  442c98:	add	x8, x9, x8
  442c9c:	ldr	x21, [x8]
  442ca0:	cbnz	x21, 442c5c <warn@@Base+0x186c>
  442ca4:	strb	wzr, [x19]
  442ca8:	ldp	x20, x19, [sp, #32]
  442cac:	ldp	x22, x21, [sp, #16]
  442cb0:	ldp	x29, x30, [sp], #48
  442cb4:	ret
  442cb8:	sub	sp, sp, #0x120
  442cbc:	stp	x29, x30, [sp, #256]
  442cc0:	add	x29, sp, #0x100
  442cc4:	stp	x28, x19, [sp, #272]
  442cc8:	stp	x1, x2, [x29, #-120]
  442ccc:	stp	x3, x4, [x29, #-104]
  442cd0:	stp	x5, x6, [x29, #-88]
  442cd4:	stur	x7, [x29, #-72]
  442cd8:	stp	q0, q1, [sp]
  442cdc:	stp	q2, q3, [sp, #32]
  442ce0:	stp	q4, q5, [sp, #64]
  442ce4:	adrp	x19, 489000 <warn@@Base+0x47c10>
  442ce8:	ldr	x19, [x19, #4040]
  442cec:	mov	x9, #0xffffffffffffffc8    	// #-56
  442cf0:	mov	x10, sp
  442cf4:	sub	x11, x29, #0x78
  442cf8:	movk	x9, #0xff80, lsl #32
  442cfc:	add	x12, x29, #0x20
  442d00:	add	x10, x10, #0x80
  442d04:	add	x11, x11, #0x38
  442d08:	stp	x10, x9, [x29, #-16]
  442d0c:	stp	x12, x11, [x29, #-32]
  442d10:	mov	x8, x0
  442d14:	ldr	x0, [x19]
  442d18:	ldp	q0, q1, [x29, #-32]
  442d1c:	sub	x2, x29, #0x40
  442d20:	mov	x1, x8
  442d24:	stp	q6, q7, [sp, #96]
  442d28:	stp	q0, q1, [x29, #-64]
  442d2c:	bl	442c24 <warn@@Base+0x1834>
  442d30:	ldr	x0, [x19]
  442d34:	ldp	x28, x19, [sp, #272]
  442d38:	ldp	x29, x30, [sp, #256]
  442d3c:	add	sp, sp, #0x120
  442d40:	ret
  442d44:	sub	sp, sp, #0x150
  442d48:	stp	x29, x30, [sp, #256]
  442d4c:	add	x29, sp, #0x100
  442d50:	stp	x22, x21, [sp, #304]
  442d54:	mov	x21, #0xffffffffffffffc8    	// #-56
  442d58:	mov	x8, sp
  442d5c:	sub	x9, x29, #0x78
  442d60:	stp	x24, x23, [sp, #288]
  442d64:	movk	x21, #0xff80, lsl #32
  442d68:	add	x22, x29, #0x50
  442d6c:	add	x23, x8, #0x80
  442d70:	add	x24, x9, #0x38
  442d74:	stp	x23, x21, [x29, #-16]
  442d78:	stp	x22, x24, [x29, #-32]
  442d7c:	stp	x1, x2, [x29, #-120]
  442d80:	stp	x3, x4, [x29, #-104]
  442d84:	stp	x5, x6, [x29, #-88]
  442d88:	stur	x7, [x29, #-72]
  442d8c:	stp	q0, q1, [sp]
  442d90:	ldp	q0, q1, [x29, #-32]
  442d94:	sub	x1, x29, #0x40
  442d98:	str	x28, [sp, #272]
  442d9c:	stp	x20, x19, [sp, #320]
  442da0:	mov	x19, x0
  442da4:	stp	q2, q3, [sp, #32]
  442da8:	stp	q4, q5, [sp, #64]
  442dac:	stp	q6, q7, [sp, #96]
  442db0:	stp	q0, q1, [x29, #-64]
  442db4:	bl	442b30 <warn@@Base+0x1740>
  442db8:	add	x0, x0, #0x1
  442dbc:	bl	4446ec <warn@@Base+0x32fc>
  442dc0:	stp	x22, x24, [x29, #-32]
  442dc4:	stp	x23, x21, [x29, #-16]
  442dc8:	ldp	q0, q1, [x29, #-32]
  442dcc:	sub	x2, x29, #0x40
  442dd0:	mov	x1, x19
  442dd4:	mov	x20, x0
  442dd8:	stp	q0, q1, [x29, #-64]
  442ddc:	bl	442c24 <warn@@Base+0x1834>
  442de0:	mov	x0, x20
  442de4:	ldp	x20, x19, [sp, #320]
  442de8:	ldp	x22, x21, [sp, #304]
  442dec:	ldp	x24, x23, [sp, #288]
  442df0:	ldr	x28, [sp, #272]
  442df4:	ldp	x29, x30, [sp, #256]
  442df8:	add	sp, sp, #0x150
  442dfc:	ret
  442e00:	sub	sp, sp, #0x140
  442e04:	stp	x29, x30, [sp, #240]
  442e08:	add	x29, sp, #0xf0
  442e0c:	stp	x22, x21, [sp, #288]
  442e10:	mov	x22, #0xffffffffffffffd0    	// #-48
  442e14:	mov	x8, sp
  442e18:	sub	x9, x29, #0x70
  442e1c:	stp	x28, x25, [sp, #256]
  442e20:	stp	x24, x23, [sp, #272]
  442e24:	movk	x22, #0xff80, lsl #32
  442e28:	add	x23, x29, #0x50
  442e2c:	add	x24, x8, #0x80
  442e30:	add	x25, x9, #0x30
  442e34:	stp	x24, x22, [x29, #-16]
  442e38:	stp	x23, x25, [x29, #-32]
  442e3c:	stp	x2, x3, [x29, #-112]
  442e40:	stp	x4, x5, [x29, #-96]
  442e44:	stp	x6, x7, [x29, #-80]
  442e48:	stp	q1, q2, [sp, #16]
  442e4c:	str	q0, [sp]
  442e50:	ldp	q0, q1, [x29, #-32]
  442e54:	mov	x21, x1
  442e58:	stp	x20, x19, [sp, #304]
  442e5c:	mov	x19, x0
  442e60:	sub	x1, x29, #0x40
  442e64:	mov	x0, x21
  442e68:	stp	q3, q4, [sp, #48]
  442e6c:	stp	q5, q6, [sp, #80]
  442e70:	str	q7, [sp, #112]
  442e74:	stp	q0, q1, [x29, #-64]
  442e78:	bl	442b30 <warn@@Base+0x1740>
  442e7c:	add	x0, x0, #0x1
  442e80:	bl	4446ec <warn@@Base+0x32fc>
  442e84:	stp	x23, x25, [x29, #-32]
  442e88:	stp	x24, x22, [x29, #-16]
  442e8c:	ldp	q0, q1, [x29, #-32]
  442e90:	sub	x2, x29, #0x40
  442e94:	mov	x1, x21
  442e98:	mov	x20, x0
  442e9c:	stp	q0, q1, [x29, #-64]
  442ea0:	bl	442c24 <warn@@Base+0x1834>
  442ea4:	cbz	x19, 442eb0 <warn@@Base+0x1ac0>
  442ea8:	mov	x0, x19
  442eac:	bl	401c10 <free@plt>
  442eb0:	mov	x0, x20
  442eb4:	ldp	x20, x19, [sp, #304]
  442eb8:	ldp	x22, x21, [sp, #288]
  442ebc:	ldp	x24, x23, [sp, #272]
  442ec0:	ldp	x28, x25, [sp, #256]
  442ec4:	ldp	x29, x30, [sp, #240]
  442ec8:	add	sp, sp, #0x140
  442ecc:	ret
  442ed0:	mov	w8, #0x4080                	// #16512
  442ed4:	cmp	w0, w8
  442ed8:	b.gt	442f14 <warn@@Base+0x1b24>
  442edc:	cmp	w0, #0x4b
  442ee0:	b.hi	443394 <warn@@Base+0x1fa4>  // b.pmore
  442ee4:	adrp	x9, 475000 <warn@@Base+0x33c10>
  442ee8:	mov	w8, w0
  442eec:	add	x9, x9, #0xf6c
  442ef0:	adr	x10, 442f08 <warn@@Base+0x1b18>
  442ef4:	ldrh	w11, [x9, x8, lsl #1]
  442ef8:	add	x10, x10, x11, lsl #2
  442efc:	adrp	x0, 476000 <warn@@Base+0x34c10>
  442f00:	add	x0, x0, #0x7f0
  442f04:	br	x10
  442f08:	adrp	x0, 476000 <warn@@Base+0x34c10>
  442f0c:	add	x0, x0, #0x7ff
  442f10:	ret
  442f14:	mov	w8, #0x8764                	// #34660
  442f18:	cmp	w0, w8
  442f1c:	b.gt	442f54 <warn@@Base+0x1b64>
  442f20:	mov	w8, #0xffffbf7f            	// #-16513
  442f24:	add	w8, w0, w8
  442f28:	cmp	w8, #0x89
  442f2c:	b.hi	443394 <warn@@Base+0x1fa4>  // b.pmore
  442f30:	adrp	x9, 476000 <warn@@Base+0x34c10>
  442f34:	add	x9, x9, #0x4
  442f38:	adr	x10, 442f48 <warn@@Base+0x1b58>
  442f3c:	ldrh	w11, [x9, x8, lsl #1]
  442f40:	add	x10, x10, x11, lsl #2
  442f44:	br	x10
  442f48:	adrp	x0, 476000 <warn@@Base+0x34c10>
  442f4c:	add	x0, x0, #0xd61
  442f50:	ret
  442f54:	mov	w8, #0x8766                	// #34662
  442f58:	cmp	w0, w8
  442f5c:	b.le	442f8c <warn@@Base+0x1b9c>
  442f60:	mov	w8, #0x8767                	// #34663
  442f64:	cmp	w0, w8
  442f68:	b.eq	443370 <warn@@Base+0x1f80>  // b.none
  442f6c:	cmp	w0, #0xa, lsl #12
  442f70:	b.eq	44337c <warn@@Base+0x1f8c>  // b.none
  442f74:	mov	w8, #0xa020                	// #40992
  442f78:	cmp	w0, w8
  442f7c:	b.ne	443394 <warn@@Base+0x1fa4>  // b.any
  442f80:	adrp	x0, 476000 <warn@@Base+0x34c10>
  442f84:	add	x0, x0, #0xf19
  442f88:	ret
  442f8c:	mov	w8, #0x8765                	// #34661
  442f90:	cmp	w0, w8
  442f94:	b.eq	443388 <warn@@Base+0x1f98>  // b.none
  442f98:	mov	w8, #0x8766                	// #34662
  442f9c:	cmp	w0, w8
  442fa0:	b.ne	443394 <warn@@Base+0x1fa4>  // b.any
  442fa4:	adrp	x0, 476000 <warn@@Base+0x34c10>
  442fa8:	add	x0, x0, #0xed4
  442fac:	ret
  442fb0:	adrp	x0, 476000 <warn@@Base+0x34c10>
  442fb4:	add	x0, x0, #0x811
  442fb8:	ret
  442fbc:	adrp	x0, 476000 <warn@@Base+0x34c10>
  442fc0:	add	x0, x0, #0x823
  442fc4:	ret
  442fc8:	adrp	x0, 476000 <warn@@Base+0x34c10>
  442fcc:	add	x0, x0, #0x836
  442fd0:	ret
  442fd4:	adrp	x0, 476000 <warn@@Base+0x34c10>
  442fd8:	add	x0, x0, #0x84e
  442fdc:	ret
  442fe0:	adrp	x0, 476000 <warn@@Base+0x34c10>
  442fe4:	add	x0, x0, #0x866
  442fe8:	ret
  442fec:	adrp	x0, 476000 <warn@@Base+0x34c10>
  442ff0:	add	x0, x0, #0x882
  442ff4:	ret
  442ff8:	adrp	x0, 476000 <warn@@Base+0x34c10>
  442ffc:	add	x0, x0, #0x88f
  443000:	ret
  443004:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443008:	add	x0, x0, #0x8a4
  44300c:	ret
  443010:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443014:	add	x0, x0, #0x8b2
  443018:	ret
  44301c:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443020:	add	x0, x0, #0x8c6
  443024:	ret
  443028:	adrp	x0, 476000 <warn@@Base+0x34c10>
  44302c:	add	x0, x0, #0x8dc
  443030:	ret
  443034:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443038:	add	x0, x0, #0x8f0
  44303c:	ret
  443040:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443044:	add	x0, x0, #0x903
  443048:	ret
  44304c:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443050:	add	x0, x0, #0x919
  443054:	ret
  443058:	adrp	x0, 476000 <warn@@Base+0x34c10>
  44305c:	add	x0, x0, #0x930
  443060:	ret
  443064:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443068:	add	x0, x0, #0x93f
  44306c:	ret
  443070:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443074:	add	x0, x0, #0x951
  443078:	ret
  44307c:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443080:	add	x0, x0, #0x96f
  443084:	ret
  443088:	adrp	x0, 476000 <warn@@Base+0x34c10>
  44308c:	add	x0, x0, #0x97e
  443090:	ret
  443094:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443098:	add	x0, x0, #0x992
  44309c:	ret
  4430a0:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4430a4:	add	x0, x0, #0x9aa
  4430a8:	ret
  4430ac:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4430b0:	add	x0, x0, #0x9bd
  4430b4:	ret
  4430b8:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4430bc:	add	x0, x0, #0x9d7
  4430c0:	ret
  4430c4:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4430c8:	add	x0, x0, #0x9e5
  4430cc:	ret
  4430d0:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4430d4:	add	x0, x0, #0x9ff
  4430d8:	ret
  4430dc:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4430e0:	add	x0, x0, #0xa0f
  4430e4:	ret
  4430e8:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4430ec:	add	x0, x0, #0xa24
  4430f0:	ret
  4430f4:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4430f8:	add	x0, x0, #0xa35
  4430fc:	ret
  443100:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443104:	add	x0, x0, #0xa4f
  443108:	ret
  44310c:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443110:	add	x0, x0, #0xa60
  443114:	ret
  443118:	adrp	x0, 476000 <warn@@Base+0x34c10>
  44311c:	add	x0, x0, #0xa73
  443120:	ret
  443124:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443128:	add	x0, x0, #0xa85
  44312c:	ret
  443130:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443134:	add	x0, x0, #0xa95
  443138:	ret
  44313c:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443140:	add	x0, x0, #0xaa7
  443144:	ret
  443148:	adrp	x0, 476000 <warn@@Base+0x34c10>
  44314c:	add	x0, x0, #0xab8
  443150:	ret
  443154:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443158:	add	x0, x0, #0xac6
  44315c:	ret
  443160:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443164:	add	x0, x0, #0xad6
  443168:	ret
  44316c:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443170:	add	x0, x0, #0xaeb
  443174:	ret
  443178:	adrp	x0, 476000 <warn@@Base+0x34c10>
  44317c:	add	x0, x0, #0xafe
  443180:	ret
  443184:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443188:	add	x0, x0, #0xb10
  44318c:	ret
  443190:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443194:	add	x0, x0, #0xb2b
  443198:	ret
  44319c:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4431a0:	add	x0, x0, #0xb47
  4431a4:	ret
  4431a8:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4431ac:	add	x0, x0, #0xb5a
  4431b0:	ret
  4431b4:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4431b8:	add	x0, x0, #0xb6b
  4431bc:	ret
  4431c0:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4431c4:	add	x0, x0, #0xb7f
  4431c8:	ret
  4431cc:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4431d0:	add	x0, x0, #0xb8f
  4431d4:	ret
  4431d8:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4431dc:	add	x0, x0, #0xba4
  4431e0:	ret
  4431e4:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4431e8:	add	x0, x0, #0xbbb
  4431ec:	ret
  4431f0:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4431f4:	add	x0, x0, #0xbd0
  4431f8:	ret
  4431fc:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443200:	add	x0, x0, #0xbe6
  443204:	ret
  443208:	adrp	x0, 476000 <warn@@Base+0x34c10>
  44320c:	add	x0, x0, #0xbf7
  443210:	ret
  443214:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443218:	add	x0, x0, #0xc0e
  44321c:	ret
  443220:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443224:	add	x0, x0, #0xc26
  443228:	ret
  44322c:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443230:	add	x0, x0, #0xc3a
  443234:	ret
  443238:	adrp	x0, 476000 <warn@@Base+0x34c10>
  44323c:	add	x0, x0, #0xc4f
  443240:	ret
  443244:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443248:	add	x0, x0, #0xc60
  44324c:	ret
  443250:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443254:	add	x0, x0, #0xc73
  443258:	ret
  44325c:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443260:	add	x0, x0, #0xc84
  443264:	ret
  443268:	adrp	x0, 476000 <warn@@Base+0x34c10>
  44326c:	add	x0, x0, #0xca1
  443270:	ret
  443274:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443278:	add	x0, x0, #0xcb7
  44327c:	ret
  443280:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443284:	add	x0, x0, #0xccb
  443288:	ret
  44328c:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443290:	add	x0, x0, #0xce3
  443294:	ret
  443298:	adrp	x0, 476000 <warn@@Base+0x34c10>
  44329c:	add	x0, x0, #0xcf7
  4432a0:	ret
  4432a4:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4432a8:	add	x0, x0, #0xd0a
  4432ac:	ret
  4432b0:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4432b4:	add	x0, x0, #0xd1b
  4432b8:	ret
  4432bc:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4432c0:	add	x0, x0, #0xd36
  4432c4:	ret
  4432c8:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4432cc:	add	x0, x0, #0xd4b
  4432d0:	ret
  4432d4:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4432d8:	add	x0, x0, #0xd72
  4432dc:	ret
  4432e0:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4432e4:	add	x0, x0, #0xd8d
  4432e8:	ret
  4432ec:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4432f0:	add	x0, x0, #0xda3
  4432f4:	ret
  4432f8:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4432fc:	add	x0, x0, #0xdbd
  443300:	ret
  443304:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443308:	add	x0, x0, #0xdd1
  44330c:	ret
  443310:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443314:	add	x0, x0, #0xdea
  443318:	ret
  44331c:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443320:	add	x0, x0, #0xe00
  443324:	ret
  443328:	adrp	x0, 476000 <warn@@Base+0x34c10>
  44332c:	add	x0, x0, #0xe11
  443330:	ret
  443334:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443338:	add	x0, x0, #0xe22
  44333c:	ret
  443340:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443344:	add	x0, x0, #0xe45
  443348:	ret
  44334c:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443350:	add	x0, x0, #0xe68
  443354:	ret
  443358:	adrp	x0, 476000 <warn@@Base+0x34c10>
  44335c:	add	x0, x0, #0xe89
  443360:	ret
  443364:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443368:	add	x0, x0, #0xe9e
  44336c:	ret
  443370:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443374:	add	x0, x0, #0xeeb
  443378:	ret
  44337c:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443380:	add	x0, x0, #0xf03
  443384:	ret
  443388:	adrp	x0, 476000 <warn@@Base+0x34c10>
  44338c:	add	x0, x0, #0xebd
  443390:	ret
  443394:	mov	x0, xzr
  443398:	ret
  44339c:	sub	w8, w0, #0x1
  4433a0:	cmp	w8, #0x2b
  4433a4:	b.hi	4433d4 <warn@@Base+0x1fe4>  // b.pmore
  4433a8:	adrp	x9, 476000 <warn@@Base+0x34c10>
  4433ac:	add	x9, x9, #0x118
  4433b0:	adr	x10, 4433c8 <warn@@Base+0x1fd8>
  4433b4:	ldrb	w11, [x9, x8]
  4433b8:	add	x10, x10, x11, lsl #2
  4433bc:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4433c0:	add	x0, x0, #0xf34
  4433c4:	br	x10
  4433c8:	adrp	x0, 476000 <warn@@Base+0x34c10>
  4433cc:	add	x0, x0, #0xf41
  4433d0:	ret
  4433d4:	mov	w8, #0xffffe0ff            	// #-7937
  4433d8:	add	w8, w0, w8
  4433dc:	cmp	w8, #0x20
  4433e0:	b.hi	443618 <warn@@Base+0x2228>  // b.pmore
  4433e4:	adrp	x9, 476000 <warn@@Base+0x34c10>
  4433e8:	add	x9, x9, #0x144
  4433ec:	adr	x10, 4433fc <warn@@Base+0x200c>
  4433f0:	ldrb	w11, [x9, x8]
  4433f4:	add	x10, x10, x11, lsl #2
  4433f8:	br	x10
  4433fc:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443400:	add	x0, x0, #0x1c6
  443404:	ret
  443408:	adrp	x0, 476000 <warn@@Base+0x34c10>
  44340c:	add	x0, x0, #0xf50
  443410:	ret
  443414:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443418:	add	x0, x0, #0xf5f
  44341c:	ret
  443420:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443424:	add	x0, x0, #0xf6d
  443428:	ret
  44342c:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443430:	add	x0, x0, #0xf7b
  443434:	ret
  443438:	adrp	x0, 476000 <warn@@Base+0x34c10>
  44343c:	add	x0, x0, #0xf89
  443440:	ret
  443444:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443448:	add	x0, x0, #0xf98
  44344c:	ret
  443450:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443454:	add	x0, x0, #0xfa6
  443458:	ret
  44345c:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443460:	add	x0, x0, #0xfb5
  443464:	ret
  443468:	adrp	x0, 476000 <warn@@Base+0x34c10>
  44346c:	add	x0, x0, #0xfc3
  443470:	ret
  443474:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443478:	add	x0, x0, #0xfd0
  44347c:	ret
  443480:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443484:	add	x0, x0, #0xfde
  443488:	ret
  44348c:	adrp	x0, 476000 <warn@@Base+0x34c10>
  443490:	add	x0, x0, #0xfeb
  443494:	ret
  443498:	adrp	x0, 476000 <warn@@Base+0x34c10>
  44349c:	add	x0, x0, #0xff9
  4434a0:	ret
  4434a4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4434a8:	add	x0, x0, #0xa
  4434ac:	ret
  4434b0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4434b4:	add	x0, x0, #0x17
  4434b8:	ret
  4434bc:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4434c0:	add	x0, x0, #0x24
  4434c4:	ret
  4434c8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4434cc:	add	x0, x0, #0x31
  4434d0:	ret
  4434d4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4434d8:	add	x0, x0, #0x3e
  4434dc:	ret
  4434e0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4434e4:	add	x0, x0, #0x50
  4434e8:	ret
  4434ec:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4434f0:	add	x0, x0, #0x61
  4434f4:	ret
  4434f8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4434fc:	add	x0, x0, #0x74
  443500:	ret
  443504:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443508:	add	x0, x0, #0x84
  44350c:	ret
  443510:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443514:	add	x0, x0, #0xaa
  443518:	ret
  44351c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443520:	add	x0, x0, #0xb7
  443524:	ret
  443528:	adrp	x0, 477000 <warn@@Base+0x35c10>
  44352c:	add	x0, x0, #0xc5
  443530:	ret
  443534:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443538:	add	x0, x0, #0xd6
  44353c:	ret
  443540:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443544:	add	x0, x0, #0xe7
  443548:	ret
  44354c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443550:	add	x0, x0, #0xf6
  443554:	ret
  443558:	adrp	x0, 477000 <warn@@Base+0x35c10>
  44355c:	add	x0, x0, #0x99
  443560:	ret
  443564:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443568:	add	x0, x0, #0x108
  44356c:	ret
  443570:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443574:	add	x0, x0, #0x11f
  443578:	ret
  44357c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443580:	add	x0, x0, #0x130
  443584:	ret
  443588:	adrp	x0, 477000 <warn@@Base+0x35c10>
  44358c:	add	x0, x0, #0x141
  443590:	ret
  443594:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443598:	add	x0, x0, #0x152
  44359c:	ret
  4435a0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4435a4:	add	x0, x0, #0x160
  4435a8:	ret
  4435ac:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4435b0:	add	x0, x0, #0x16e
  4435b4:	ret
  4435b8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4435bc:	add	x0, x0, #0x17c
  4435c0:	ret
  4435c4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4435c8:	add	x0, x0, #0x18a
  4435cc:	ret
  4435d0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4435d4:	add	x0, x0, #0x199
  4435d8:	ret
  4435dc:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4435e0:	add	x0, x0, #0x1a8
  4435e4:	ret
  4435e8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4435ec:	add	x0, x0, #0x1b7
  4435f0:	ret
  4435f4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4435f8:	add	x0, x0, #0x1dd
  4435fc:	ret
  443600:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443604:	add	x0, x0, #0x1f3
  443608:	ret
  44360c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443610:	add	x0, x0, #0x207
  443614:	ret
  443618:	mov	x0, xzr
  44361c:	ret
  443620:	subs	w8, w0, #0x2, lsl #12
  443624:	b.ge	443660 <warn@@Base+0x2270>  // b.tcont
  443628:	sub	w8, w0, #0x1
  44362c:	cmp	w8, #0x8b
  443630:	b.hi	4437fc <warn@@Base+0x240c>  // b.pmore
  443634:	adrp	x9, 476000 <warn@@Base+0x34c10>
  443638:	add	x9, x9, #0x166
  44363c:	adr	x10, 443654 <warn@@Base+0x2264>
  443640:	ldrh	w11, [x9, x8, lsl #1]
  443644:	add	x10, x10, x11, lsl #2
  443648:	adrp	x0, 477000 <warn@@Base+0x35c10>
  44364c:	add	x0, x0, #0x21c
  443650:	br	x10
  443654:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443658:	add	x0, x0, #0x22a
  44365c:	ret
  443660:	mov	w9, #0x320f                	// #12815
  443664:	cmp	w0, w9
  443668:	b.gt	443698 <warn@@Base+0x22a8>
  44366c:	cmp	w8, #0x201
  443670:	b.hi	443708 <warn@@Base+0x2318>  // b.pmore
  443674:	adrp	x9, 476000 <warn@@Base+0x34c10>
  443678:	add	x9, x9, #0x27e
  44367c:	adr	x10, 44368c <warn@@Base+0x229c>
  443680:	ldrh	w11, [x9, x8, lsl #1]
  443684:	add	x10, x10, x11, lsl #2
  443688:	br	x10
  44368c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443690:	add	x0, x0, #0xbd0
  443694:	ret
  443698:	mov	w8, #0x3a01                	// #14849
  44369c:	cmp	w0, w8
  4436a0:	b.le	4436d8 <warn@@Base+0x22e8>
  4436a4:	mov	w8, #0xffffc01f            	// #-16353
  4436a8:	add	w8, w0, w8
  4436ac:	cmp	w8, #0xc
  4436b0:	b.hi	443754 <warn@@Base+0x2364>  // b.pmore
  4436b4:	adrp	x9, 476000 <warn@@Base+0x34c10>
  4436b8:	add	x9, x9, #0x68c
  4436bc:	adr	x10, 4436cc <warn@@Base+0x22dc>
  4436c0:	ldrb	w11, [x9, x8]
  4436c4:	add	x10, x10, x11, lsl #2
  4436c8:	br	x10
  4436cc:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4436d0:	add	x0, x0, #0x186
  4436d4:	ret
  4436d8:	mov	w8, #0x3210                	// #12816
  4436dc:	cmp	w0, w8
  4436e0:	b.eq	44373c <warn@@Base+0x234c>  // b.none
  4436e4:	mov	w8, #0x3a00                	// #14848
  4436e8:	cmp	w0, w8
  4436ec:	b.eq	443748 <warn@@Base+0x2358>  // b.none
  4436f0:	mov	w8, #0x3a01                	// #14849
  4436f4:	cmp	w0, w8
  4436f8:	b.ne	4437fc <warn@@Base+0x240c>  // b.any
  4436fc:	adrp	x0, 478000 <warn@@Base+0x36c10>
  443700:	add	x0, x0, #0x162
  443704:	ret
  443708:	mov	w8, #0xffffdcff            	// #-8961
  44370c:	add	w8, w0, w8
  443710:	cmp	w8, #0x4
  443714:	b.hi	4437fc <warn@@Base+0x240c>  // b.pmore
  443718:	adrp	x9, 476000 <warn@@Base+0x34c10>
  44371c:	add	x9, x9, #0x682
  443720:	adr	x10, 443730 <warn@@Base+0x2340>
  443724:	ldrh	w11, [x9, x8, lsl #1]
  443728:	add	x10, x10, x11, lsl #2
  44372c:	br	x10
  443730:	adrp	x0, 478000 <warn@@Base+0x36c10>
  443734:	add	x0, x0, #0xc4
  443738:	ret
  44373c:	adrp	x0, 478000 <warn@@Base+0x36c10>
  443740:	add	x0, x0, #0x139
  443744:	ret
  443748:	adrp	x0, 478000 <warn@@Base+0x36c10>
  44374c:	add	x0, x0, #0x152
  443750:	ret
  443754:	mov	w8, #0x3a02                	// #14850
  443758:	cmp	w0, w8
  44375c:	b.ne	4437fc <warn@@Base+0x240c>  // b.any
  443760:	adrp	x0, 478000 <warn@@Base+0x36c10>
  443764:	add	x0, x0, #0x174
  443768:	ret
  44376c:	adrp	x0, 478000 <warn@@Base+0x36c10>
  443770:	add	x0, x0, #0x19c
  443774:	ret
  443778:	adrp	x0, 478000 <warn@@Base+0x36c10>
  44377c:	add	x0, x0, #0x1ae
  443780:	ret
  443784:	adrp	x0, 478000 <warn@@Base+0x36c10>
  443788:	add	x0, x0, #0x1be
  44378c:	ret
  443790:	adrp	x0, 478000 <warn@@Base+0x36c10>
  443794:	add	x0, x0, #0x1d0
  443798:	ret
  44379c:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4437a0:	add	x0, x0, #0x1ef
  4437a4:	ret
  4437a8:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4437ac:	add	x0, x0, #0x209
  4437b0:	ret
  4437b4:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4437b8:	add	x0, x0, #0x224
  4437bc:	ret
  4437c0:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4437c4:	add	x0, x0, #0x23e
  4437c8:	ret
  4437cc:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4437d0:	add	x0, x0, #0x25a
  4437d4:	ret
  4437d8:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4437dc:	add	x0, x0, #0x276
  4437e0:	ret
  4437e4:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4437e8:	add	x0, x0, #0x295
  4437ec:	ret
  4437f0:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4437f4:	add	x0, x0, #0x2b4
  4437f8:	ret
  4437fc:	mov	x0, xzr
  443800:	ret
  443804:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443808:	add	x0, x0, #0x239
  44380c:	ret
  443810:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443814:	add	x0, x0, #0x244
  443818:	ret
  44381c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443820:	add	x0, x0, #0x253
  443824:	ret
  443828:	adrp	x0, 477000 <warn@@Base+0x35c10>
  44382c:	add	x0, x0, #0x265
  443830:	ret
  443834:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443838:	add	x0, x0, #0x275
  44383c:	ret
  443840:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443844:	add	x0, x0, #0x286
  443848:	ret
  44384c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443850:	add	x0, x0, #0x295
  443854:	ret
  443858:	adrp	x0, 477000 <warn@@Base+0x35c10>
  44385c:	add	x0, x0, #0x2a8
  443860:	ret
  443864:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443868:	add	x0, x0, #0x2b8
  44386c:	ret
  443870:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443874:	add	x0, x0, #0x2c5
  443878:	ret
  44387c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443880:	add	x0, x0, #0x2d3
  443884:	ret
  443888:	adrp	x0, 477000 <warn@@Base+0x35c10>
  44388c:	add	x0, x0, #0x2e2
  443890:	ret
  443894:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443898:	add	x0, x0, #0x2ef
  44389c:	ret
  4438a0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4438a4:	add	x0, x0, #0x2fb
  4438a8:	ret
  4438ac:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4438b0:	add	x0, x0, #0x30d
  4438b4:	ret
  4438b8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4438bc:	add	x0, x0, #0x31e
  4438c0:	ret
  4438c4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4438c8:	add	x0, x0, #0x32b
  4438cc:	ret
  4438d0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4438d4:	add	x0, x0, #0x33f
  4438d8:	ret
  4438dc:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4438e0:	add	x0, x0, #0x356
  4438e4:	ret
  4438e8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4438ec:	add	x0, x0, #0x365
  4438f0:	ret
  4438f4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4438f8:	add	x0, x0, #0x377
  4438fc:	ret
  443900:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443904:	add	x0, x0, #0x38d
  443908:	ret
  44390c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443910:	add	x0, x0, #0x3a1
  443914:	ret
  443918:	adrp	x0, 477000 <warn@@Base+0x35c10>
  44391c:	add	x0, x0, #0x3ae
  443920:	ret
  443924:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443928:	add	x0, x0, #0x3c0
  44392c:	ret
  443930:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443934:	add	x0, x0, #0x3d2
  443938:	ret
  44393c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443940:	add	x0, x0, #0x3e1
  443944:	ret
  443948:	adrp	x0, 477000 <warn@@Base+0x35c10>
  44394c:	add	x0, x0, #0x3f2
  443950:	ret
  443954:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443958:	add	x0, x0, #0x404
  44395c:	ret
  443960:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443964:	add	x0, x0, #0x416
  443968:	ret
  44396c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443970:	add	x0, x0, #0x427
  443974:	ret
  443978:	adrp	x0, 477000 <warn@@Base+0x35c10>
  44397c:	add	x0, x0, #0x439
  443980:	ret
  443984:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443988:	add	x0, x0, #0x44f
  44398c:	ret
  443990:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443994:	add	x0, x0, #0x463
  443998:	ret
  44399c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4439a0:	add	x0, x0, #0x477
  4439a4:	ret
  4439a8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4439ac:	add	x0, x0, #0x488
  4439b0:	ret
  4439b4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4439b8:	add	x0, x0, #0x499
  4439bc:	ret
  4439c0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4439c4:	add	x0, x0, #0x4b2
  4439c8:	ret
  4439cc:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4439d0:	add	x0, x0, #0x4be
  4439d4:	ret
  4439d8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4439dc:	add	x0, x0, #0x4d9
  4439e0:	ret
  4439e4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4439e8:	add	x0, x0, #0x4eb
  4439ec:	ret
  4439f0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  4439f4:	add	x0, x0, #0x4fb
  4439f8:	ret
  4439fc:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443a00:	add	x0, x0, #0x50b
  443a04:	ret
  443a08:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443a0c:	add	x0, x0, #0x51d
  443a10:	ret
  443a14:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443a18:	add	x0, x0, #0x52e
  443a1c:	ret
  443a20:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443a24:	add	x0, x0, #0x53d
  443a28:	ret
  443a2c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443a30:	add	x0, x0, #0x54c
  443a34:	ret
  443a38:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443a3c:	add	x0, x0, #0x55d
  443a40:	ret
  443a44:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443a48:	add	x0, x0, #0x56a
  443a4c:	ret
  443a50:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443a54:	add	x0, x0, #0x580
  443a58:	ret
  443a5c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443a60:	add	x0, x0, #0x591
  443a64:	ret
  443a68:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443a6c:	add	x0, x0, #0x5a6
  443a70:	ret
  443a74:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443a78:	add	x0, x0, #0x5b5
  443a7c:	ret
  443a80:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443a84:	add	x0, x0, #0x5c3
  443a88:	ret
  443a8c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443a90:	add	x0, x0, #0x5d7
  443a94:	ret
  443a98:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443a9c:	add	x0, x0, #0x5e9
  443aa0:	ret
  443aa4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443aa8:	add	x0, x0, #0x5f4
  443aac:	ret
  443ab0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443ab4:	add	x0, x0, #0x607
  443ab8:	ret
  443abc:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443ac0:	add	x0, x0, #0x620
  443ac4:	ret
  443ac8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443acc:	add	x0, x0, #0x631
  443ad0:	ret
  443ad4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443ad8:	add	x0, x0, #0x64c
  443adc:	ret
  443ae0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443ae4:	add	x0, x0, #0x65c
  443ae8:	ret
  443aec:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443af0:	add	x0, x0, #0x66d
  443af4:	ret
  443af8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443afc:	add	x0, x0, #0x681
  443b00:	ret
  443b04:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443b08:	add	x0, x0, #0x693
  443b0c:	ret
  443b10:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443b14:	add	x0, x0, #0x6a2
  443b18:	ret
  443b1c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443b20:	add	x0, x0, #0x6b1
  443b24:	ret
  443b28:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443b2c:	add	x0, x0, #0x6c1
  443b30:	ret
  443b34:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443b38:	add	x0, x0, #0x6ce
  443b3c:	ret
  443b40:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443b44:	add	x0, x0, #0x6df
  443b48:	ret
  443b4c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443b50:	add	x0, x0, #0x6f1
  443b54:	ret
  443b58:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443b5c:	add	x0, x0, #0x701
  443b60:	ret
  443b64:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443b68:	add	x0, x0, #0x711
  443b6c:	ret
  443b70:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443b74:	add	x0, x0, #0x723
  443b78:	ret
  443b7c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443b80:	add	x0, x0, #0x736
  443b84:	ret
  443b88:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443b8c:	add	x0, x0, #0x74a
  443b90:	ret
  443b94:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443b98:	add	x0, x0, #0x756
  443b9c:	ret
  443ba0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443ba4:	add	x0, x0, #0x769
  443ba8:	ret
  443bac:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443bb0:	add	x0, x0, #0x77b
  443bb4:	ret
  443bb8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443bbc:	add	x0, x0, #0x790
  443bc0:	ret
  443bc4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443bc8:	add	x0, x0, #0x79e
  443bcc:	ret
  443bd0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443bd4:	add	x0, x0, #0x7b3
  443bd8:	ret
  443bdc:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443be0:	add	x0, x0, #0x7c2
  443be4:	ret
  443be8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443bec:	add	x0, x0, #0x7d7
  443bf0:	ret
  443bf4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443bf8:	add	x0, x0, #0x7e7
  443bfc:	ret
  443c00:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443c04:	add	x0, x0, #0x7f7
  443c08:	ret
  443c0c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443c10:	add	x0, x0, #0x802
  443c14:	ret
  443c18:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443c1c:	add	x0, x0, #0x812
  443c20:	ret
  443c24:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443c28:	add	x0, x0, #0x822
  443c2c:	ret
  443c30:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443c34:	add	x0, x0, #0x838
  443c38:	ret
  443c3c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443c40:	add	x0, x0, #0x84e
  443c44:	ret
  443c48:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443c4c:	add	x0, x0, #0x85f
  443c50:	ret
  443c54:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443c58:	add	x0, x0, #0x870
  443c5c:	ret
  443c60:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443c64:	add	x0, x0, #0x883
  443c68:	ret
  443c6c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443c70:	add	x0, x0, #0x8a0
  443c74:	ret
  443c78:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443c7c:	add	x0, x0, #0x8be
  443c80:	ret
  443c84:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443c88:	add	x0, x0, #0x8c9
  443c8c:	ret
  443c90:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443c94:	add	x0, x0, #0x8e0
  443c98:	ret
  443c9c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443ca0:	add	x0, x0, #0x8f0
  443ca4:	ret
  443ca8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443cac:	add	x0, x0, #0x904
  443cb0:	ret
  443cb4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443cb8:	add	x0, x0, #0x913
  443cbc:	ret
  443cc0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443cc4:	add	x0, x0, #0x923
  443cc8:	ret
  443ccc:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443cd0:	add	x0, x0, #0x93a
  443cd4:	ret
  443cd8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443cdc:	add	x0, x0, #0x947
  443ce0:	ret
  443ce4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443ce8:	add	x0, x0, #0x95c
  443cec:	ret
  443cf0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443cf4:	add	x0, x0, #0x978
  443cf8:	ret
  443cfc:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443d00:	add	x0, x0, #0x992
  443d04:	ret
  443d08:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443d0c:	add	x0, x0, #0x9a7
  443d10:	ret
  443d14:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443d18:	add	x0, x0, #0x9b8
  443d1c:	ret
  443d20:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443d24:	add	x0, x0, #0x9ca
  443d28:	ret
  443d2c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443d30:	add	x0, x0, #0x9df
  443d34:	ret
  443d38:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443d3c:	add	x0, x0, #0x9ed
  443d40:	ret
  443d44:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443d48:	add	x0, x0, #0xa02
  443d4c:	ret
  443d50:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443d54:	add	x0, x0, #0xa14
  443d58:	ret
  443d5c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443d60:	add	x0, x0, #0xa30
  443d64:	ret
  443d68:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443d6c:	add	x0, x0, #0xa49
  443d70:	ret
  443d74:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443d78:	add	x0, x0, #0xa5f
  443d7c:	ret
  443d80:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443d84:	add	x0, x0, #0xa6e
  443d88:	ret
  443d8c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443d90:	add	x0, x0, #0xa7e
  443d94:	ret
  443d98:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443d9c:	add	x0, x0, #0xa93
  443da0:	ret
  443da4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443da8:	add	x0, x0, #0xaa1
  443dac:	ret
  443db0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443db4:	add	x0, x0, #0xab1
  443db8:	ret
  443dbc:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443dc0:	add	x0, x0, #0xac5
  443dc4:	ret
  443dc8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443dcc:	add	x0, x0, #0xad4
  443dd0:	ret
  443dd4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443dd8:	add	x0, x0, #0xaea
  443ddc:	ret
  443de0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443de4:	add	x0, x0, #0xb05
  443de8:	ret
  443dec:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443df0:	add	x0, x0, #0xb1d
  443df4:	ret
  443df8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443dfc:	add	x0, x0, #0xb3b
  443e00:	ret
  443e04:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443e08:	add	x0, x0, #0xb5e
  443e0c:	ret
  443e10:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443e14:	add	x0, x0, #0xb76
  443e18:	ret
  443e1c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443e20:	add	x0, x0, #0xb88
  443e24:	ret
  443e28:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443e2c:	add	x0, x0, #0xba1
  443e30:	ret
  443e34:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443e38:	add	x0, x0, #0xbb9
  443e3c:	ret
  443e40:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443e44:	add	x0, x0, #0xbe5
  443e48:	ret
  443e4c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443e50:	add	x0, x0, #0xc00
  443e54:	ret
  443e58:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443e5c:	add	x0, x0, #0xc1a
  443e60:	ret
  443e64:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443e68:	add	x0, x0, #0xc30
  443e6c:	ret
  443e70:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443e74:	add	x0, x0, #0xc4b
  443e78:	ret
  443e7c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443e80:	add	x0, x0, #0xc5e
  443e84:	ret
  443e88:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443e8c:	add	x0, x0, #0xc77
  443e90:	ret
  443e94:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443e98:	add	x0, x0, #0xc8a
  443e9c:	ret
  443ea0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443ea4:	add	x0, x0, #0xca6
  443ea8:	ret
  443eac:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443eb0:	add	x0, x0, #0xcc3
  443eb4:	ret
  443eb8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443ebc:	add	x0, x0, #0xce5
  443ec0:	ret
  443ec4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443ec8:	add	x0, x0, #0xcfb
  443ecc:	ret
  443ed0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443ed4:	add	x0, x0, #0xd0f
  443ed8:	ret
  443edc:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443ee0:	add	x0, x0, #0xd22
  443ee4:	ret
  443ee8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443eec:	add	x0, x0, #0xd35
  443ef0:	ret
  443ef4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443ef8:	add	x0, x0, #0xd50
  443efc:	ret
  443f00:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443f04:	add	x0, x0, #0xd6b
  443f08:	ret
  443f0c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443f10:	add	x0, x0, #0xd85
  443f14:	ret
  443f18:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443f1c:	add	x0, x0, #0xd9e
  443f20:	ret
  443f24:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443f28:	add	x0, x0, #0xdad
  443f2c:	ret
  443f30:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443f34:	add	x0, x0, #0xdbc
  443f38:	ret
  443f3c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443f40:	add	x0, x0, #0xdcb
  443f44:	ret
  443f48:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443f4c:	add	x0, x0, #0xddc
  443f50:	ret
  443f54:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443f58:	add	x0, x0, #0xded
  443f5c:	ret
  443f60:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443f64:	add	x0, x0, #0xdfc
  443f68:	ret
  443f6c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443f70:	add	x0, x0, #0xe0d
  443f74:	ret
  443f78:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443f7c:	add	x0, x0, #0xe22
  443f80:	ret
  443f84:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443f88:	add	x0, x0, #0xe3a
  443f8c:	ret
  443f90:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443f94:	add	x0, x0, #0xe4c
  443f98:	ret
  443f9c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443fa0:	add	x0, x0, #0xe61
  443fa4:	ret
  443fa8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443fac:	add	x0, x0, #0xe7a
  443fb0:	ret
  443fb4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443fb8:	add	x0, x0, #0xe9d
  443fbc:	ret
  443fc0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443fc4:	add	x0, x0, #0xebd
  443fc8:	ret
  443fcc:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443fd0:	add	x0, x0, #0xed5
  443fd4:	ret
  443fd8:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443fdc:	add	x0, x0, #0xeed
  443fe0:	ret
  443fe4:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443fe8:	add	x0, x0, #0xf07
  443fec:	ret
  443ff0:	adrp	x0, 477000 <warn@@Base+0x35c10>
  443ff4:	add	x0, x0, #0xf26
  443ff8:	ret
  443ffc:	adrp	x0, 477000 <warn@@Base+0x35c10>
  444000:	add	x0, x0, #0xf41
  444004:	ret
  444008:	adrp	x0, 477000 <warn@@Base+0x35c10>
  44400c:	add	x0, x0, #0xf66
  444010:	ret
  444014:	adrp	x0, 477000 <warn@@Base+0x35c10>
  444018:	add	x0, x0, #0xf7a
  44401c:	ret
  444020:	adrp	x0, 477000 <warn@@Base+0x35c10>
  444024:	add	x0, x0, #0xf98
  444028:	ret
  44402c:	adrp	x0, 477000 <warn@@Base+0x35c10>
  444030:	add	x0, x0, #0xfb1
  444034:	ret
  444038:	adrp	x0, 477000 <warn@@Base+0x35c10>
  44403c:	add	x0, x0, #0xfd1
  444040:	ret
  444044:	adrp	x0, 477000 <warn@@Base+0x35c10>
  444048:	add	x0, x0, #0xfe2
  44404c:	ret
  444050:	adrp	x0, 477000 <warn@@Base+0x35c10>
  444054:	add	x0, x0, #0xff4
  444058:	ret
  44405c:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444060:	add	x0, x0, #0x7
  444064:	ret
  444068:	adrp	x0, 478000 <warn@@Base+0x36c10>
  44406c:	add	x0, x0, #0x18
  444070:	ret
  444074:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444078:	add	x0, x0, #0x2e
  44407c:	ret
  444080:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444084:	add	x0, x0, #0x42
  444088:	ret
  44408c:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444090:	add	x0, x0, #0x55
  444094:	ret
  444098:	adrp	x0, 478000 <warn@@Base+0x36c10>
  44409c:	add	x0, x0, #0x68
  4440a0:	ret
  4440a4:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4440a8:	add	x0, x0, #0x80
  4440ac:	ret
  4440b0:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4440b4:	add	x0, x0, #0x93
  4440b8:	ret
  4440bc:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4440c0:	add	x0, x0, #0xa8
  4440c4:	ret
  4440c8:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4440cc:	add	x0, x0, #0xe4
  4440d0:	ret
  4440d4:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4440d8:	add	x0, x0, #0x100
  4440dc:	ret
  4440e0:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4440e4:	add	x0, x0, #0x114
  4440e8:	ret
  4440ec:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4440f0:	add	x0, x0, #0x12a
  4440f4:	ret
  4440f8:	sub	w8, w0, #0x3
  4440fc:	cmp	w8, #0xfa
  444100:	b.hi	444114 <warn@@Base+0x2d24>  // b.pmore
  444104:	adrp	x9, 489000 <warn@@Base+0x47c10>
  444108:	add	x9, x9, #0x5c8
  44410c:	ldr	x0, [x9, w8, sxtw #3]
  444110:	ret
  444114:	mov	x0, xzr
  444118:	ret
  44411c:	cmp	w0, #0x90
  444120:	b.hi	444220 <warn@@Base+0x2e30>  // b.pmore
  444124:	adrp	x9, 476000 <warn@@Base+0x34c10>
  444128:	mov	w8, w0
  44412c:	add	x9, x9, #0x699
  444130:	adr	x10, 444148 <warn@@Base+0x2d58>
  444134:	ldrb	w11, [x9, x8]
  444138:	add	x10, x10, x11, lsl #2
  44413c:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444140:	add	x0, x0, #0x96c
  444144:	br	x10
  444148:	adrp	x0, 478000 <warn@@Base+0x36c10>
  44414c:	add	x0, x0, #0x978
  444150:	ret
  444154:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444158:	add	x0, x0, #0x987
  44415c:	ret
  444160:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444164:	add	x0, x0, #0x996
  444168:	ret
  44416c:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444170:	add	x0, x0, #0x9ab
  444174:	ret
  444178:	adrp	x0, 478000 <warn@@Base+0x36c10>
  44417c:	add	x0, x0, #0x9b8
  444180:	ret
  444184:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444188:	add	x0, x0, #0x9c6
  44418c:	ret
  444190:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444194:	add	x0, x0, #0x9d9
  444198:	ret
  44419c:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4441a0:	add	x0, x0, #0x9e9
  4441a4:	ret
  4441a8:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4441ac:	add	x0, x0, #0x9fe
  4441b0:	ret
  4441b4:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4441b8:	add	x0, x0, #0xa15
  4441bc:	ret
  4441c0:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4441c4:	add	x0, x0, #0xa2b
  4441c8:	ret
  4441cc:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4441d0:	add	x0, x0, #0xa41
  4441d4:	ret
  4441d8:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4441dc:	add	x0, x0, #0xa4f
  4441e0:	ret
  4441e4:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4441e8:	add	x0, x0, #0xa63
  4441ec:	ret
  4441f0:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4441f4:	add	x0, x0, #0xa79
  4441f8:	ret
  4441fc:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444200:	add	x0, x0, #0xa8e
  444204:	ret
  444208:	adrp	x0, 478000 <warn@@Base+0x36c10>
  44420c:	add	x0, x0, #0xa99
  444210:	ret
  444214:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444218:	add	x0, x0, #0xaa4
  44421c:	ret
  444220:	mov	x0, xzr
  444224:	ret
  444228:	adrp	x0, 478000 <warn@@Base+0x36c10>
  44422c:	add	x0, x0, #0xab1
  444230:	ret
  444234:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444238:	add	x0, x0, #0xac3
  44423c:	ret
  444240:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444244:	add	x0, x0, #0xadd
  444248:	ret
  44424c:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444250:	add	x0, x0, #0xaf0
  444254:	ret
  444258:	adrp	x0, 478000 <warn@@Base+0x36c10>
  44425c:	add	x0, x0, #0xb0b
  444260:	ret
  444264:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444268:	add	x0, x0, #0xb22
  44426c:	ret
  444270:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444274:	add	x0, x0, #0xb3e
  444278:	ret
  44427c:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444280:	add	x0, x0, #0xb5b
  444284:	ret
  444288:	adrp	x0, 478000 <warn@@Base+0x36c10>
  44428c:	add	x0, x0, #0xb6f
  444290:	ret
  444294:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444298:	add	x0, x0, #0xb85
  44429c:	ret
  4442a0:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4442a4:	add	x0, x0, #0xb9e
  4442a8:	ret
  4442ac:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4442b0:	add	x0, x0, #0xbb6
  4442b4:	ret
  4442b8:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4442bc:	add	x0, x0, #0xbc7
  4442c0:	ret
  4442c4:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4442c8:	add	x0, x0, #0xbde
  4442cc:	ret
  4442d0:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4442d4:	add	x0, x0, #0xbf7
  4442d8:	ret
  4442dc:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4442e0:	add	x0, x0, #0xc13
  4442e4:	ret
  4442e8:	cmp	w0, #0xc0
  4442ec:	b.hi	444428 <warn@@Base+0x3038>  // b.pmore
  4442f0:	adrp	x9, 476000 <warn@@Base+0x34c10>
  4442f4:	mov	w8, w0
  4442f8:	add	x9, x9, #0x72a
  4442fc:	adr	x10, 444314 <warn@@Base+0x2f24>
  444300:	ldrb	w11, [x9, x8]
  444304:	add	x10, x10, x11, lsl #2
  444308:	adrp	x0, 478000 <warn@@Base+0x36c10>
  44430c:	add	x0, x0, #0xc31
  444310:	br	x10
  444314:	adrp	x0, 475000 <warn@@Base+0x33c10>
  444318:	add	x0, x0, #0x7c0
  44431c:	ret
  444320:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444324:	add	x0, x0, #0xc61
  444328:	ret
  44432c:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444330:	add	x0, x0, #0xc70
  444334:	ret
  444338:	adrp	x0, 478000 <warn@@Base+0x36c10>
  44433c:	add	x0, x0, #0xc84
  444340:	ret
  444344:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444348:	add	x0, x0, #0xc98
  44434c:	ret
  444350:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444354:	add	x0, x0, #0xcac
  444358:	ret
  44435c:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444360:	add	x0, x0, #0xcc3
  444364:	ret
  444368:	adrp	x0, 478000 <warn@@Base+0x36c10>
  44436c:	add	x0, x0, #0xcdb
  444370:	ret
  444374:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444378:	add	x0, x0, #0xcec
  44437c:	ret
  444380:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444384:	add	x0, x0, #0xcfe
  444388:	ret
  44438c:	adrp	x0, 475000 <warn@@Base+0x33c10>
  444390:	add	x0, x0, #0x804
  444394:	ret
  444398:	adrp	x0, 475000 <warn@@Base+0x33c10>
  44439c:	add	x0, x0, #0x7cd
  4443a0:	ret
  4443a4:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4443a8:	add	x0, x0, #0xd0e
  4443ac:	ret
  4443b0:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4443b4:	add	x0, x0, #0xd1d
  4443b8:	ret
  4443bc:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4443c0:	add	x0, x0, #0xd35
  4443c4:	ret
  4443c8:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4443cc:	add	x0, x0, #0xd4b
  4443d0:	ret
  4443d4:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4443d8:	add	x0, x0, #0xd65
  4443dc:	ret
  4443e0:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4443e4:	add	x0, x0, #0xd77
  4443e8:	ret
  4443ec:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4443f0:	add	x0, x0, #0xd91
  4443f4:	ret
  4443f8:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4443fc:	add	x0, x0, #0xda3
  444400:	ret
  444404:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444408:	add	x0, x0, #0xdbc
  44440c:	ret
  444410:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444414:	add	x0, x0, #0xdce
  444418:	ret
  44441c:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444420:	add	x0, x0, #0xde3
  444424:	ret
  444428:	mov	x0, xzr
  44442c:	ret
  444430:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444434:	add	x0, x0, #0xdf9
  444438:	ret
  44443c:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444440:	add	x0, x0, #0xe17
  444444:	ret
  444448:	adrp	x0, 475000 <warn@@Base+0x33c10>
  44444c:	add	x0, x0, #0x7a7
  444450:	ret
  444454:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444458:	add	x0, x0, #0xe30
  44445c:	ret
  444460:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444464:	add	x0, x0, #0xe45
  444468:	ret
  44446c:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444470:	add	x0, x0, #0xe08
  444474:	ret
  444478:	adrp	x0, 478000 <warn@@Base+0x36c10>
  44447c:	add	x0, x0, #0xc44
  444480:	ret
  444484:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444488:	add	x0, x0, #0xc52
  44448c:	ret
  444490:	cmp	w0, #0x2, lsl #12
  444494:	b.ge	4444d0 <warn@@Base+0x30e0>  // b.tcont
  444498:	sub	w8, w0, #0x1
  44449c:	cmp	w8, #0x4
  4444a0:	b.hi	444534 <warn@@Base+0x3144>  // b.pmore
  4444a4:	adrp	x9, 476000 <warn@@Base+0x34c10>
  4444a8:	add	x9, x9, #0x7eb
  4444ac:	adr	x10, 4444c4 <warn@@Base+0x30d4>
  4444b0:	ldrb	w11, [x9, x8]
  4444b4:	add	x10, x10, x11, lsl #2
  4444b8:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4444bc:	add	x0, x0, #0xe69
  4444c0:	br	x10
  4444c4:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4444c8:	add	x0, x0, #0xe7d
  4444cc:	ret
  4444d0:	b.eq	44451c <warn@@Base+0x312c>  // b.none
  4444d4:	mov	w8, #0x2001                	// #8193
  4444d8:	cmp	w0, w8
  4444dc:	b.eq	444528 <warn@@Base+0x3138>  // b.none
  4444e0:	mov	w8, #0x3fff                	// #16383
  4444e4:	cmp	w0, w8
  4444e8:	b.ne	444534 <warn@@Base+0x3144>  // b.any
  4444ec:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4444f0:	add	x0, x0, #0xebf
  4444f4:	ret
  4444f8:	adrp	x0, 478000 <warn@@Base+0x36c10>
  4444fc:	add	x0, x0, #0xe8e
  444500:	ret
  444504:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444508:	add	x0, x0, #0xea0
  44450c:	ret
  444510:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444514:	add	x0, x0, #0xeae
  444518:	ret
  44451c:	adrp	x0, 478000 <warn@@Base+0x36c10>
  444520:	add	x0, x0, #0xece
  444524:	ret
  444528:	adrp	x0, 478000 <warn@@Base+0x36c10>
  44452c:	add	x0, x0, #0xee2
  444530:	ret
  444534:	mov	x0, xzr
  444538:	ret
  44453c:	add	x8, x0, #0x1
  444540:	b	44454c <warn@@Base+0x315c>
  444544:	mov	x0, x8
  444548:	add	x8, x8, #0x1
  44454c:	ldurb	w9, [x8, #-1]
  444550:	cmp	w9, #0x2f
  444554:	b.eq	444544 <warn@@Base+0x3154>  // b.none
  444558:	cbnz	w9, 444548 <warn@@Base+0x3158>
  44455c:	ret
  444560:	adrp	x9, 489000 <warn@@Base+0x47c10>
  444564:	ldrb	w8, [x0]
  444568:	ldr	x9, [x9, #4032]
  44456c:	ldrh	w8, [x9, x8, lsl #1]
  444570:	mov	w9, #0x88                  	// #136
  444574:	tst	w8, w9
  444578:	b.eq	44458c <warn@@Base+0x319c>  // b.none
  44457c:	ldrb	w8, [x0, #1]
  444580:	add	x9, x0, #0x2
  444584:	cmp	w8, #0x3a
  444588:	csel	x0, x9, x0, eq  // eq = none
  44458c:	add	x8, x0, #0x1
  444590:	b	44459c <warn@@Base+0x31ac>
  444594:	mov	x0, x8
  444598:	add	x8, x8, #0x1
  44459c:	ldurb	w9, [x8, #-1]
  4445a0:	cmp	w9, #0x2f
  4445a4:	b.eq	444594 <warn@@Base+0x31a4>  // b.none
  4445a8:	cmp	w9, #0x5c
  4445ac:	b.eq	444594 <warn@@Base+0x31a4>  // b.none
  4445b0:	cbnz	w9, 444598 <warn@@Base+0x31a8>
  4445b4:	ret
  4445b8:	stp	x29, x30, [sp, #-16]!
  4445bc:	mov	x29, sp
  4445c0:	bl	44453c <warn@@Base+0x314c>
  4445c4:	ldp	x29, x30, [sp], #16
  4445c8:	ret
  4445cc:	stp	x29, x30, [sp, #-32]!
  4445d0:	stp	x28, x19, [sp, #16]
  4445d4:	mov	x29, sp
  4445d8:	sub	sp, sp, #0x1, lsl #12
  4445dc:	mov	x1, sp
  4445e0:	mov	x19, x0
  4445e4:	bl	401ce0 <realpath@plt>
  4445e8:	cmp	x0, #0x0
  4445ec:	csel	x0, x19, x0, eq  // eq = none
  4445f0:	bl	401b30 <strdup@plt>
  4445f4:	add	sp, sp, #0x1, lsl #12
  4445f8:	ldp	x28, x19, [sp, #16]
  4445fc:	ldp	x29, x30, [sp], #32
  444600:	ret
  444604:	stp	x29, x30, [sp, #-32]!
  444608:	str	x19, [sp, #16]
  44460c:	adrp	x8, 489000 <warn@@Base+0x47c10>
  444610:	ldr	x8, [x8, #4056]
  444614:	mov	w19, w0
  444618:	mov	x29, sp
  44461c:	ldr	x8, [x8]
  444620:	cbz	x8, 444628 <warn@@Base+0x3238>
  444624:	blr	x8
  444628:	mov	w0, w19
  44462c:	bl	401960 <exit@plt>
  444630:	stp	x29, x30, [sp, #-32]!
  444634:	str	x19, [sp, #16]
  444638:	adrp	x19, 490000 <stdout@@GLIBC_2.17+0x4180>
  44463c:	ldr	x8, [x19, #3224]
  444640:	adrp	x9, 48b000 <warn@@Base+0x49c10>
  444644:	mov	x29, sp
  444648:	str	x0, [x9, #3680]
  44464c:	cbnz	x8, 44465c <warn@@Base+0x326c>
  444650:	mov	x0, xzr
  444654:	bl	401970 <sbrk@plt>
  444658:	str	x0, [x19, #3224]
  44465c:	ldr	x19, [sp, #16]
  444660:	ldp	x29, x30, [sp], #32
  444664:	ret
  444668:	stp	x29, x30, [sp, #-48]!
  44466c:	stp	x20, x19, [sp, #32]
  444670:	adrp	x20, 490000 <stdout@@GLIBC_2.17+0x4180>
  444674:	str	x21, [sp, #16]
  444678:	ldr	x21, [x20, #3224]
  44467c:	mov	x19, x0
  444680:	mov	x0, xzr
  444684:	mov	x29, sp
  444688:	bl	401970 <sbrk@plt>
  44468c:	adrp	x9, 489000 <warn@@Base+0x47c10>
  444690:	ldr	x8, [x20, #3224]
  444694:	ldr	x9, [x9, #4064]
  444698:	adrp	x10, 48b000 <warn@@Base+0x49c10>
  44469c:	ldr	x2, [x10, #3680]
  4446a0:	adrp	x10, 489000 <warn@@Base+0x47c10>
  4446a4:	cmp	x21, #0x0
  4446a8:	ldr	x10, [x10, #4024]
  4446ac:	csel	x8, x9, x8, eq  // eq = none
  4446b0:	sub	x5, x0, x8
  4446b4:	ldrb	w8, [x2]
  4446b8:	ldr	x0, [x10]
  4446bc:	adrp	x9, 468000 <warn@@Base+0x26c10>
  4446c0:	adrp	x10, 466000 <warn@@Base+0x24c10>
  4446c4:	add	x9, x9, #0x754
  4446c8:	add	x10, x10, #0x215
  4446cc:	cmp	w8, #0x0
  4446d0:	adrp	x1, 479000 <warn@@Base+0x37c10>
  4446d4:	csel	x3, x10, x9, eq  // eq = none
  4446d8:	add	x1, x1, #0x2f6
  4446dc:	mov	x4, x19
  4446e0:	bl	401d70 <fprintf@plt>
  4446e4:	mov	w0, #0x1                   	// #1
  4446e8:	bl	444604 <warn@@Base+0x3214>
  4446ec:	stp	x29, x30, [sp, #-32]!
  4446f0:	cmp	x0, #0x0
  4446f4:	str	x19, [sp, #16]
  4446f8:	csinc	x19, x0, xzr, ne  // ne = any
  4446fc:	mov	x0, x19
  444700:	mov	x29, sp
  444704:	bl	401a70 <malloc@plt>
  444708:	cbz	x0, 444718 <warn@@Base+0x3328>
  44470c:	ldr	x19, [sp, #16]
  444710:	ldp	x29, x30, [sp], #32
  444714:	ret
  444718:	mov	x0, x19
  44471c:	bl	444668 <warn@@Base+0x3278>
  444720:	stp	x29, x30, [sp, #-32]!
  444724:	cmp	x0, #0x0
  444728:	cset	w8, eq  // eq = none
  44472c:	cmp	x1, #0x0
  444730:	cset	w9, eq  // eq = none
  444734:	orr	w8, w8, w9
  444738:	cmp	w8, #0x0
  44473c:	stp	x20, x19, [sp, #16]
  444740:	csinc	x19, x1, xzr, eq  // eq = none
  444744:	csinc	x20, x0, xzr, eq  // eq = none
  444748:	mov	x0, x20
  44474c:	mov	x1, x19
  444750:	mov	x29, sp
  444754:	bl	401ae0 <calloc@plt>
  444758:	cbz	x0, 444768 <warn@@Base+0x3378>
  44475c:	ldp	x20, x19, [sp, #16]
  444760:	ldp	x29, x30, [sp], #32
  444764:	ret
  444768:	mul	x0, x20, x19
  44476c:	bl	444668 <warn@@Base+0x3278>
  444770:	stp	x29, x30, [sp, #-32]!
  444774:	cmp	x1, #0x0
  444778:	str	x19, [sp, #16]
  44477c:	csinc	x19, x1, xzr, ne  // ne = any
  444780:	mov	x29, sp
  444784:	cbz	x0, 4447a0 <warn@@Base+0x33b0>
  444788:	mov	x1, x19
  44478c:	bl	401b00 <realloc@plt>
  444790:	cbz	x0, 4447ac <warn@@Base+0x33bc>
  444794:	ldr	x19, [sp, #16]
  444798:	ldp	x29, x30, [sp], #32
  44479c:	ret
  4447a0:	mov	x0, x19
  4447a4:	bl	401a70 <malloc@plt>
  4447a8:	cbnz	x0, 444794 <warn@@Base+0x33a4>
  4447ac:	mov	x0, x19
  4447b0:	bl	444668 <warn@@Base+0x3278>
  4447b4:	stp	x29, x30, [sp, #-48]!
  4447b8:	str	x21, [sp, #16]
  4447bc:	stp	x20, x19, [sp, #32]
  4447c0:	mov	x29, sp
  4447c4:	mov	x19, x0
  4447c8:	bl	401940 <strlen@plt>
  4447cc:	add	x20, x0, #0x1
  4447d0:	mov	x0, x20
  4447d4:	bl	4446ec <warn@@Base+0x32fc>
  4447d8:	mov	x1, x19
  4447dc:	mov	x2, x20
  4447e0:	mov	x21, x0
  4447e4:	bl	401910 <memcpy@plt>
  4447e8:	mov	x0, x21
  4447ec:	ldp	x20, x19, [sp, #32]
  4447f0:	ldr	x21, [sp, #16]
  4447f4:	ldp	x29, x30, [sp], #48
  4447f8:	ret
  4447fc:	nop
  444800:	stp	x29, x30, [sp, #-64]!
  444804:	mov	x29, sp
  444808:	stp	x19, x20, [sp, #16]
  44480c:	adrp	x20, 489000 <warn@@Base+0x47c10>
  444810:	add	x20, x20, #0x5c0
  444814:	stp	x21, x22, [sp, #32]
  444818:	adrp	x21, 489000 <warn@@Base+0x47c10>
  44481c:	add	x21, x21, #0x5b8
  444820:	sub	x20, x20, x21
  444824:	mov	w22, w0
  444828:	stp	x23, x24, [sp, #48]
  44482c:	mov	x23, x1
  444830:	mov	x24, x2
  444834:	bl	4018c8 <mbrtowc@plt-0x38>
  444838:	cmp	xzr, x20, asr #3
  44483c:	b.eq	444868 <warn@@Base+0x3478>  // b.none
  444840:	asr	x20, x20, #3
  444844:	mov	x19, #0x0                   	// #0
  444848:	ldr	x3, [x21, x19, lsl #3]
  44484c:	mov	x2, x24
  444850:	add	x19, x19, #0x1
  444854:	mov	x1, x23
  444858:	mov	w0, w22
  44485c:	blr	x3
  444860:	cmp	x20, x19
  444864:	b.ne	444848 <warn@@Base+0x3458>  // b.any
  444868:	ldp	x19, x20, [sp, #16]
  44486c:	ldp	x21, x22, [sp, #32]
  444870:	ldp	x23, x24, [sp, #48]
  444874:	ldp	x29, x30, [sp], #64
  444878:	ret
  44487c:	nop
  444880:	ret
  444884:	nop
  444888:	mov	x2, x1
  44488c:	mov	x1, x0
  444890:	mov	w0, #0x0                   	// #0
  444894:	b	401d50 <__xstat@plt>

Disassembly of section .fini:

0000000000444898 <.fini>:
  444898:	stp	x29, x30, [sp, #-16]!
  44489c:	mov	x29, sp
  4448a0:	ldp	x29, x30, [sp], #16
  4448a4:	ret
