# ðŸ§  Verilog Projects â€“ From Basics to Advanced ðŸš€

Welcome to my curated collection of **Verilog HDL projects**, written from scratch as part of my learning and application journey in digital design. This repository includes a range of designs â€” from **fundamental gates and flip-flops** to **advanced modules like ALUs, FSMs, and TRNGs** â€” all written in clean, modular Verilog.

---

## ðŸ“š Table of Contents

- [ðŸŽ¯ About This Repository](#-about-this-repository)
- [ðŸ’» Simulation Tools Used](#-simulation-tools-used)
- [ðŸ§  Learning Goals](#-learning-goals)
- 

---

## ðŸŽ¯ About This Repository

This repo is a growing collection of Verilog designs I built as an undergraduate in Electronics and Communication Engineering. I started with the basics and gradually progressed toward more complex digital systems, learning and applying concepts like:

- Structural vs behavioral modeling  
- Combinational & sequential circuits  
- Timing analysis  
- Finite state machines (FSM)  
- Pipelined designs  
- Testbenches and waveform verification  

## ðŸ’» Simulation Tools Used

- **Vivado** â€“ for synthesis and implementation on FPGA (XC7S50)  and for simulation and waveform analysis  

## ðŸ§  Learning Goals

- âœ… Build strong intuition in digital design using Verilog  
- âœ… Understand hardware behavior at the RTL level  
- âœ… Gain confidence in writing reusable and testable Verilog modules  
- âœ… Practice modular design and hierarchical hardware systems

## ðŸ“ License

This project is open source under the MIT License. Feel free to fork and use the code with proper attribution.

## ðŸ™Œ Let's Connect

ðŸ“§ Email: sreeneshsreeshu2641@gmail..com  
ðŸ”— [LinkedIn](https://www.linkedin.com/in/sreenesh-ks/)  


---

> ðŸ’¡ *If you're learning Verilog too, feel free to fork, explore, or contribute!*

