<profile>

<section name = "Vitis HLS Report for 'runge_kutta_45_Pipeline_VITIS_LOOP_182_3'" level="0">
<item name = "Date">Tue Jun 13 00:34:45 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">rk45_vitis</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 36.500 ns, 13.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2051, 2051, 0.103 ms, 0.103 ms, 2051, 2051, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_182_3">2049, 2049, 3, 1, 1, 2048, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2392, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 532, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="NZeros_7_fu_297_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln1105_fu_425_p2">+, 0, 0, 39, 32, 7</column>
<column name="add_ln1122_fu_523_p2">+, 0, 0, 11, 11, 11</column>
<column name="add_ln182_fu_186_p2">+, 0, 0, 12, 12, 1</column>
<column name="lsb_index_fu_317_p2">+, 0, 0, 39, 32, 7</column>
<column name="m_9_fu_477_p2">+, 0, 0, 71, 64, 64</column>
<column name="sub_ln1095_fu_311_p2">-, 0, 0, 39, 7, 32</column>
<column name="sub_ln1098_fu_343_p2">-, 0, 0, 14, 5, 7</column>
<column name="sub_ln1106_fu_441_p2">-, 0, 0, 39, 6, 32</column>
<column name="sub_ln1116_fu_517_p2">-, 0, 0, 11, 6, 11</column>
<column name="tmp_V_fu_231_p2">-, 0, 0, 107, 1, 100</column>
<column name="a_fu_371_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1100_fu_399_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="p_Result_s_fu_359_p2">and, 0, 0, 100, 100, 100</column>
<column name="hitNonZero_fu_267_p2">icmp, 0, 0, 29, 64, 1</column>
<column name="icmp_ln1086_fu_217_p2">icmp, 0, 0, 40, 100, 1</column>
<column name="icmp_ln1097_fu_333_p2">icmp, 0, 0, 17, 31, 1</column>
<column name="icmp_ln1098_fu_365_p2">icmp, 0, 0, 40, 100, 1</column>
<column name="icmp_ln1105_fu_419_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln182_fu_180_p2">icmp, 0, 0, 12, 12, 13</column>
<column name="icmp_ln183_fu_201_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="lshr_ln1098_fu_353_p2">lshr, 0, 0, 325, 2, 100</column>
<column name="lshr_ln1105_fu_435_p2">lshr, 0, 0, 325, 100, 100</column>
<column name="or_ln1100_fu_405_p2">or, 0, 0, 2, 1, 1</column>
<column name="NZeros_9_fu_303_p3">select, 0, 0, 32, 1, 32</column>
<column name="m_fu_465_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln1086_fu_549_p3">select, 0, 0, 64, 1, 1</column>
<column name="select_ln1094_fu_505_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln183_fu_588_p3">select, 0, 0, 448, 1, 1</column>
<column name="tmp_V_6_fu_237_p3">select, 0, 0, 100, 1, 100</column>
<column name="shl_ln1106_fu_451_p2">shl, 0, 0, 325, 100, 100</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1100_fu_385_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="T_BUS_blk_n_W">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_7">9, 2, 12, 24</column>
<column name="i_fu_132">9, 2, 12, 24</column>
<column name="phi_ln183_fu_128">9, 2, 448, 896</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_132">12, 0, 12, 0</column>
<column name="icmp_ln182_reg_620">1, 0, 1, 0</column>
<column name="icmp_ln183_reg_629">1, 0, 1, 0</column>
<column name="icmp_ln183_reg_629_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="phi_ln183_fu_128">448, 0, 448, 0</column>
<column name="select_ln1086_reg_639">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_VITIS_LOOP_182_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_VITIS_LOOP_182_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_VITIS_LOOP_182_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_VITIS_LOOP_182_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_VITIS_LOOP_182_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_VITIS_LOOP_182_3, return value</column>
<column name="m_axi_T_BUS_AWVALID">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWREADY">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWADDR">out, 64, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWID">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWLEN">out, 32, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWSIZE">out, 3, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWBURST">out, 2, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWLOCK">out, 2, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWCACHE">out, 4, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWPROT">out, 3, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWQOS">out, 4, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWREGION">out, 4, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWUSER">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WVALID">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WREADY">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WDATA">out, 512, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WSTRB">out, 64, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WLAST">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WID">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WUSER">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARVALID">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARREADY">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARADDR">out, 64, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARID">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARLEN">out, 32, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARSIZE">out, 3, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARBURST">out, 2, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARLOCK">out, 2, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARCACHE">out, 4, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARPROT">out, 3, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARQOS">out, 4, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARREGION">out, 4, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARUSER">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RVALID">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RREADY">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RDATA">in, 512, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RLAST">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RID">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RFIFONUM">in, 9, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RUSER">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RRESP">in, 2, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_BVALID">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_BREADY">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_BRESP">in, 2, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_BID">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_BUSER">in, 1, m_axi, T_BUS, pointer</column>
<column name="sext_ln182">in, 58, ap_none, sext_ln182, scalar</column>
<column name="tt_loc_V_address0">out, 11, ap_memory, tt_loc_V, array</column>
<column name="tt_loc_V_ce0">out, 1, ap_memory, tt_loc_V, array</column>
<column name="tt_loc_V_q0">in, 100, ap_memory, tt_loc_V, array</column>
</table>
</item>
</section>
</profile>
