$date
	Sun Oct 23 02:59:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#233710
b10110 &
b10110 %
1$
b10110 !
1"
#233711
0"
#233714
b1011 &
b1011 %
#233718
b100010 &
b100010 %
#233722
b10001 &
b10001 %
#233726
b110100 &
b110100 %
#233730
b11010 &
b11010 %
#233734
b1101 &
b1101 %
#233738
b101000 &
b101000 %
#233742
b10100 &
b10100 %
#233746
b1010 &
b1010 %
#233750
b101 &
b101 %
#233754
b10000 &
b10000 %
#233758
b1000 &
b1000 %
#233762
b100 &
b100 %
#233766
b10 &
b10 %
#233770
b1 &
b1 %
1#
#233774
b0 &
0#
b0 %
0$
#1280419
b1000 !
1"
#1280422
b1000 &
b1000 %
1$
#1280423
0"
#1280426
b100 &
b100 %
#1280430
b10 &
b10 %
#1280434
b1 &
b1 %
1#
#1280438
b0 &
0#
b0 %
0$
#2216459
b10110 !
1"
#2216462
b10110 &
b10110 %
1$
#2216463
0"
#2216466
b1011 &
b1011 %
#2216470
b100010 &
b100010 %
#2216474
b10001 &
b10001 %
#2216478
b110100 &
b110100 %
#2216482
b11010 &
b11010 %
#2216486
b1101 &
b1101 %
#2216490
b101000 &
b101000 %
#2216494
b10100 &
b10100 %
#2216498
b1010 &
b1010 %
#2216502
b101 &
b101 %
#2216506
b10000 &
b10000 %
#2216510
b1000 &
b1000 %
#2216514
b100 &
b100 %
#2216518
b10 &
b10 %
#2216522
b1 &
b1 %
1#
#2216526
b0 &
0#
b0 %
0$
#4500012
