Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Dec 17 20:48:33 2022
| Host         : portable-polytech running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file PmodKYPD_timing_summary_routed.rpt -pb PmodKYPD_timing_summary_routed.pb -rpx PmodKYPD_timing_summary_routed.rpx -warn_on_violation
| Design       : PmodKYPD
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.540        0.000                      0                   52        0.264        0.000                      0                   52        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.540        0.000                      0                   52        0.264        0.000                      0                   52        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 C0/sclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/DecodeOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.188ns (21.929%)  route 4.229ns (78.071%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.261    C0/clk_IBUF_BUFG
    SLICE_X13Y103        FDRE                                         r  C0/sclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.456     5.717 r  C0/sclk_reg[7]/Q
                         net (fo=17, routed)          1.351     7.068    C0/sclk_reg[7]
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.192 f  C0/Col[3]_i_8/O
                         net (fo=7, routed)           1.033     8.225    C0/Col[3]_i_8_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I1_O)        0.152     8.377 f  C0/Col[3]_i_2/O
                         net (fo=10, routed)          1.028     9.405    C0/Col[3]_i_2_n_0
    SLICE_X17Y103        LUT6 (Prop_lut6_I2_O)        0.332     9.737 r  C0/DecodeOut[2]_i_4/O
                         net (fo=1, routed)           0.817    10.555    C0/DecodeOut[2]_i_4_n_0
    SLICE_X16Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.679 r  C0/DecodeOut[2]_i_1/O
                         net (fo=1, routed)           0.000    10.679    C0/DecodeOut[2]_i_1_n_0
    SLICE_X16Y102        FDRE                                         r  C0/DecodeOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615    14.956    C0/clk_IBUF_BUFG
    SLICE_X16Y102        FDRE                                         r  C0/DecodeOut_reg[2]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X16Y102        FDRE (Setup_fdre_C_D)        0.031    15.219    C0/DecodeOut_reg[2]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.679    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 C0/sclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/DecodeOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 1.188ns (23.890%)  route 3.785ns (76.110%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.261    C0/clk_IBUF_BUFG
    SLICE_X13Y103        FDRE                                         r  C0/sclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.456     5.717 r  C0/sclk_reg[7]/Q
                         net (fo=17, routed)          1.351     7.068    C0/sclk_reg[7]
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.192 f  C0/Col[3]_i_8/O
                         net (fo=7, routed)           1.033     8.225    C0/Col[3]_i_8_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I1_O)        0.152     8.377 f  C0/Col[3]_i_2/O
                         net (fo=10, routed)          0.632     9.009    C0/Col[3]_i_2_n_0
    SLICE_X17Y103        LUT6 (Prop_lut6_I5_O)        0.332     9.341 r  C0/DecodeOut[2]_i_3/O
                         net (fo=3, routed)           0.769    10.110    C0/DecodeOut[2]_i_3_n_0
    SLICE_X16Y102        LUT6 (Prop_lut6_I2_O)        0.124    10.234 r  C0/DecodeOut[0]_i_1/O
                         net (fo=1, routed)           0.000    10.234    C0/DecodeOut[0]_i_1_n_0
    SLICE_X16Y102        FDRE                                         r  C0/DecodeOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615    14.956    C0/clk_IBUF_BUFG
    SLICE_X16Y102        FDRE                                         r  C0/DecodeOut_reg[0]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X16Y102        FDRE (Setup_fdre_C_D)        0.031    15.219    C0/DecodeOut_reg[0]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 C0/sclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/DecodeOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.188ns (24.327%)  route 3.695ns (75.673%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.261    C0/clk_IBUF_BUFG
    SLICE_X13Y103        FDRE                                         r  C0/sclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.456     5.717 r  C0/sclk_reg[7]/Q
                         net (fo=17, routed)          1.351     7.068    C0/sclk_reg[7]
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.192 f  C0/Col[3]_i_8/O
                         net (fo=7, routed)           1.033     8.225    C0/Col[3]_i_8_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I1_O)        0.152     8.377 f  C0/Col[3]_i_2/O
                         net (fo=10, routed)          0.632     9.009    C0/Col[3]_i_2_n_0
    SLICE_X17Y103        LUT6 (Prop_lut6_I5_O)        0.332     9.341 r  C0/DecodeOut[2]_i_3/O
                         net (fo=3, routed)           0.680    10.021    C0/DecodeOut[2]_i_3_n_0
    SLICE_X16Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.145 r  C0/DecodeOut[1]_i_1/O
                         net (fo=1, routed)           0.000    10.145    C0/DecodeOut[1]_i_1_n_0
    SLICE_X16Y103        FDRE                                         r  C0/DecodeOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.614    14.955    C0/clk_IBUF_BUFG
    SLICE_X16Y103        FDRE                                         r  C0/DecodeOut_reg[1]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X16Y103        FDRE (Setup_fdre_C_D)        0.029    15.216    C0/DecodeOut_reg[1]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 C0/sclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/Col_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.828ns (18.243%)  route 3.711ns (81.757%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.261    C0/clk_IBUF_BUFG
    SLICE_X13Y103        FDRE                                         r  C0/sclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.456     5.717 r  C0/sclk_reg[7]/Q
                         net (fo=17, routed)          1.351     7.068    C0/sclk_reg[7]
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.192 f  C0/Col[3]_i_8/O
                         net (fo=7, routed)           1.033     8.225    C0/Col[3]_i_8_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I3_O)        0.124     8.349 f  C0/Col[3]_i_6/O
                         net (fo=8, routed)           0.948     9.297    C0/Col[1]_i_1_n_0
    SLICE_X14Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.421 r  C0/Col[3]_i_1/O
                         net (fo=4, routed)           0.379     9.800    C0/Col[3]_i_1_n_0
    SLICE_X14Y104        FDRE                                         r  C0/Col_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615    14.956    C0/clk_IBUF_BUFG
    SLICE_X14Y104        FDRE                                         r  C0/Col_reg[0]/C
                         clock pessimism              0.280    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X14Y104        FDRE (Setup_fdre_C_CE)      -0.169    15.032    C0/Col_reg[0]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 C0/sclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/Col_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.828ns (18.243%)  route 3.711ns (81.757%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.261    C0/clk_IBUF_BUFG
    SLICE_X13Y103        FDRE                                         r  C0/sclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.456     5.717 r  C0/sclk_reg[7]/Q
                         net (fo=17, routed)          1.351     7.068    C0/sclk_reg[7]
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.192 f  C0/Col[3]_i_8/O
                         net (fo=7, routed)           1.033     8.225    C0/Col[3]_i_8_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I3_O)        0.124     8.349 f  C0/Col[3]_i_6/O
                         net (fo=8, routed)           0.948     9.297    C0/Col[1]_i_1_n_0
    SLICE_X14Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.421 r  C0/Col[3]_i_1/O
                         net (fo=4, routed)           0.379     9.800    C0/Col[3]_i_1_n_0
    SLICE_X14Y104        FDRE                                         r  C0/Col_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615    14.956    C0/clk_IBUF_BUFG
    SLICE_X14Y104        FDRE                                         r  C0/Col_reg[1]/C
                         clock pessimism              0.280    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X14Y104        FDRE (Setup_fdre_C_CE)      -0.169    15.032    C0/Col_reg[1]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 C0/sclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/Col_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.828ns (18.243%)  route 3.711ns (81.757%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.261    C0/clk_IBUF_BUFG
    SLICE_X13Y103        FDRE                                         r  C0/sclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.456     5.717 r  C0/sclk_reg[7]/Q
                         net (fo=17, routed)          1.351     7.068    C0/sclk_reg[7]
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.192 f  C0/Col[3]_i_8/O
                         net (fo=7, routed)           1.033     8.225    C0/Col[3]_i_8_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I3_O)        0.124     8.349 f  C0/Col[3]_i_6/O
                         net (fo=8, routed)           0.948     9.297    C0/Col[1]_i_1_n_0
    SLICE_X14Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.421 r  C0/Col[3]_i_1/O
                         net (fo=4, routed)           0.379     9.800    C0/Col[3]_i_1_n_0
    SLICE_X14Y104        FDRE                                         r  C0/Col_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615    14.956    C0/clk_IBUF_BUFG
    SLICE_X14Y104        FDRE                                         r  C0/Col_reg[2]/C
                         clock pessimism              0.280    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X14Y104        FDRE (Setup_fdre_C_CE)      -0.169    15.032    C0/Col_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 C0/sclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/Col_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.828ns (18.243%)  route 3.711ns (81.757%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.261    C0/clk_IBUF_BUFG
    SLICE_X13Y103        FDRE                                         r  C0/sclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.456     5.717 r  C0/sclk_reg[7]/Q
                         net (fo=17, routed)          1.351     7.068    C0/sclk_reg[7]
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.192 f  C0/Col[3]_i_8/O
                         net (fo=7, routed)           1.033     8.225    C0/Col[3]_i_8_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I3_O)        0.124     8.349 f  C0/Col[3]_i_6/O
                         net (fo=8, routed)           0.948     9.297    C0/Col[1]_i_1_n_0
    SLICE_X14Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.421 r  C0/Col[3]_i_1/O
                         net (fo=4, routed)           0.379     9.800    C0/Col[3]_i_1_n_0
    SLICE_X14Y104        FDRE                                         r  C0/Col_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615    14.956    C0/clk_IBUF_BUFG
    SLICE_X14Y104        FDRE                                         r  C0/Col_reg[3]/C
                         clock pessimism              0.280    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X14Y104        FDRE (Setup_fdre_C_CE)      -0.169    15.032    C0/Col_reg[3]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 C0/sclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/DecodeOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.952ns (21.440%)  route 3.488ns (78.560%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.261    C0/clk_IBUF_BUFG
    SLICE_X13Y103        FDRE                                         r  C0/sclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.456     5.717 r  C0/sclk_reg[7]/Q
                         net (fo=17, routed)          1.351     7.068    C0/sclk_reg[7]
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.192 f  C0/Col[3]_i_8/O
                         net (fo=7, routed)           1.033     8.225    C0/Col[3]_i_8_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I3_O)        0.124     8.349 f  C0/Col[3]_i_6/O
                         net (fo=8, routed)           0.689     9.038    C0/Col[1]_i_1_n_0
    SLICE_X17Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.162 r  C0/DecodeOut[3]_i_2/O
                         net (fo=1, routed)           0.416     9.578    C0/DecodeOut[3]_i_2_n_0
    SLICE_X16Y102        LUT5 (Prop_lut5_I1_O)        0.124     9.702 r  C0/DecodeOut[3]_i_1/O
                         net (fo=1, routed)           0.000     9.702    C0/DecodeOut[3]_i_1_n_0
    SLICE_X16Y102        FDRE                                         r  C0/DecodeOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615    14.956    C0/clk_IBUF_BUFG
    SLICE_X16Y102        FDRE                                         r  C0/DecodeOut_reg[3]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X16Y102        FDRE (Setup_fdre_C_D)        0.032    15.220    C0/DecodeOut_reg[3]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 C0/sclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/sclk_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.828ns (21.239%)  route 3.070ns (78.761%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.261    C0/clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  C0/sclk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.456     5.717 f  C0/sclk_reg[19]/Q
                         net (fo=2, routed)           0.975     6.692    C0/sclk_reg[19]
    SLICE_X12Y102        LUT4 (Prop_lut4_I1_O)        0.124     6.816 f  C0/Col[3]_i_9/O
                         net (fo=3, routed)           0.596     7.412    C0/Col[3]_i_9_n_0
    SLICE_X14Y102        LUT5 (Prop_lut5_I0_O)        0.124     7.536 f  C0/sclk[0]_i_3/O
                         net (fo=14, routed)          0.621     8.157    C0/sclk[0]_i_3_n_0
    SLICE_X12Y103        LUT2 (Prop_lut2_I1_O)        0.124     8.281 r  C0/sclk[0]_i_1/O
                         net (fo=20, routed)          0.879     9.160    C0/sclk
    SLICE_X13Y103        FDRE                                         r  C0/sclk_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615    14.956    C0/clk_IBUF_BUFG
    SLICE_X13Y103        FDRE                                         r  C0/sclk_reg[4]/C
                         clock pessimism              0.280    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X13Y103        FDRE (Setup_fdre_C_R)       -0.429    14.772    C0/sclk_reg[4]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 C0/sclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/sclk_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.828ns (21.239%)  route 3.070ns (78.761%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.261    C0/clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  C0/sclk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.456     5.717 f  C0/sclk_reg[19]/Q
                         net (fo=2, routed)           0.975     6.692    C0/sclk_reg[19]
    SLICE_X12Y102        LUT4 (Prop_lut4_I1_O)        0.124     6.816 f  C0/Col[3]_i_9/O
                         net (fo=3, routed)           0.596     7.412    C0/Col[3]_i_9_n_0
    SLICE_X14Y102        LUT5 (Prop_lut5_I0_O)        0.124     7.536 f  C0/sclk[0]_i_3/O
                         net (fo=14, routed)          0.621     8.157    C0/sclk[0]_i_3_n_0
    SLICE_X12Y103        LUT2 (Prop_lut2_I1_O)        0.124     8.281 r  C0/sclk[0]_i_1/O
                         net (fo=20, routed)          0.879     9.160    C0/sclk
    SLICE_X13Y103        FDRE                                         r  C0/sclk_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615    14.956    C0/clk_IBUF_BUFG
    SLICE_X13Y103        FDRE                                         r  C0/sclk_reg[5]/C
                         clock pessimism              0.280    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X13Y103        FDRE (Setup_fdre_C_R)       -0.429    14.772    C0/sclk_reg[5]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  5.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 C0/sclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/sclk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.646     1.530    C0/clk_IBUF_BUFG
    SLICE_X13Y104        FDRE                                         r  C0/sclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  C0/sclk_reg[11]/Q
                         net (fo=4, routed)           0.120     1.791    C0/sclk_reg[11]
    SLICE_X13Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.899 r  C0/sclk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    C0/sclk_reg[8]_i_1_n_4
    SLICE_X13Y104        FDRE                                         r  C0/sclk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.920     2.048    C0/clk_IBUF_BUFG
    SLICE_X13Y104        FDRE                                         r  C0/sclk_reg[11]/C
                         clock pessimism             -0.518     1.530    
    SLICE_X13Y104        FDRE (Hold_fdre_C_D)         0.105     1.635    C0/sclk_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 C0/sclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/sclk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.647     1.531    C0/clk_IBUF_BUFG
    SLICE_X13Y102        FDRE                                         r  C0/sclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  C0/sclk_reg[3]/Q
                         net (fo=4, routed)           0.120     1.792    C0/sclk_reg[3]
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  C0/sclk_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.900    C0/sclk_reg[0]_i_2_n_4
    SLICE_X13Y102        FDRE                                         r  C0/sclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.921     2.049    C0/clk_IBUF_BUFG
    SLICE_X13Y102        FDRE                                         r  C0/sclk_reg[3]/C
                         clock pessimism             -0.518     1.531    
    SLICE_X13Y102        FDRE (Hold_fdre_C_D)         0.105     1.636    C0/sclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 C0/sclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/sclk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.646     1.530    C0/clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  C0/sclk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  C0/sclk_reg[19]/Q
                         net (fo=2, routed)           0.120     1.791    C0/sclk_reg[19]
    SLICE_X13Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.899 r  C0/sclk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    C0/sclk_reg[16]_i_1_n_4
    SLICE_X13Y106        FDRE                                         r  C0/sclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.920     2.048    C0/clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  C0/sclk_reg[19]/C
                         clock pessimism             -0.518     1.530    
    SLICE_X13Y106        FDRE (Hold_fdre_C_D)         0.105     1.635    C0/sclk_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 C0/sclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/sclk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.647     1.531    C0/clk_IBUF_BUFG
    SLICE_X13Y102        FDRE                                         r  C0/sclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  C0/sclk_reg[2]/Q
                         net (fo=2, routed)           0.121     1.792    C0/sclk_reg[2]
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  C0/sclk_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.903    C0/sclk_reg[0]_i_2_n_5
    SLICE_X13Y102        FDRE                                         r  C0/sclk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.921     2.049    C0/clk_IBUF_BUFG
    SLICE_X13Y102        FDRE                                         r  C0/sclk_reg[2]/C
                         clock pessimism             -0.518     1.531    
    SLICE_X13Y102        FDRE (Hold_fdre_C_D)         0.105     1.636    C0/sclk_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 C0/sclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/sclk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.646     1.530    C0/clk_IBUF_BUFG
    SLICE_X13Y103        FDRE                                         r  C0/sclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  C0/sclk_reg[4]/Q
                         net (fo=4, routed)           0.117     1.788    C0/sclk_reg[4]
    SLICE_X13Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.903 r  C0/sclk_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.903    C0/sclk_reg[4]_i_1_n_7
    SLICE_X13Y103        FDRE                                         r  C0/sclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.920     2.048    C0/clk_IBUF_BUFG
    SLICE_X13Y103        FDRE                                         r  C0/sclk_reg[4]/C
                         clock pessimism             -0.518     1.530    
    SLICE_X13Y103        FDRE (Hold_fdre_C_D)         0.105     1.635    C0/sclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 C0/sclk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/sclk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.646     1.530    C0/clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  C0/sclk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  C0/sclk_reg[18]/Q
                         net (fo=5, routed)           0.122     1.792    C0/sclk_reg[18]
    SLICE_X13Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  C0/sclk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    C0/sclk_reg[16]_i_1_n_5
    SLICE_X13Y106        FDRE                                         r  C0/sclk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.920     2.048    C0/clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  C0/sclk_reg[18]/C
                         clock pessimism             -0.518     1.530    
    SLICE_X13Y106        FDRE (Hold_fdre_C_D)         0.105     1.635    C0/sclk_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 C0/sclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/sclk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.646     1.530    C0/clk_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  C0/sclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  C0/sclk_reg[14]/Q
                         net (fo=2, routed)           0.122     1.792    C0/sclk_reg[14]
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  C0/sclk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    C0/sclk_reg[12]_i_1_n_5
    SLICE_X13Y105        FDRE                                         r  C0/sclk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.920     2.048    C0/clk_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  C0/sclk_reg[14]/C
                         clock pessimism             -0.518     1.530    
    SLICE_X13Y105        FDRE (Hold_fdre_C_D)         0.105     1.635    C0/sclk_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 C0/sclk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/sclk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.648%)  route 0.130ns (34.352%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.646     1.530    C0/clk_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  C0/sclk_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  C0/sclk_reg[15]/Q
                         net (fo=4, routed)           0.130     1.801    C0/sclk_reg[15]
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.909 r  C0/sclk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    C0/sclk_reg[12]_i_1_n_4
    SLICE_X13Y105        FDRE                                         r  C0/sclk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.920     2.048    C0/clk_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  C0/sclk_reg[15]/C
                         clock pessimism             -0.518     1.530    
    SLICE_X13Y105        FDRE (Hold_fdre_C_D)         0.105     1.635    C0/sclk_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 C0/sclk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/sclk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.455%)  route 0.133ns (34.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.646     1.530    C0/clk_IBUF_BUFG
    SLICE_X13Y104        FDRE                                         r  C0/sclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  C0/sclk_reg[10]/Q
                         net (fo=5, routed)           0.133     1.804    C0/sclk_reg[10]
    SLICE_X13Y104        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.915 r  C0/sclk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    C0/sclk_reg[8]_i_1_n_5
    SLICE_X13Y104        FDRE                                         r  C0/sclk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.920     2.048    C0/clk_IBUF_BUFG
    SLICE_X13Y104        FDRE                                         r  C0/sclk_reg[10]/C
                         clock pessimism             -0.518     1.530    
    SLICE_X13Y104        FDRE (Hold_fdre_C_D)         0.105     1.635    C0/sclk_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 C0/sclk_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/sclk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.406%)  route 0.130ns (33.594%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.646     1.530    C0/clk_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  C0/sclk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  C0/sclk_reg[12]/Q
                         net (fo=5, routed)           0.130     1.800    C0/sclk_reg[12]
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.915 r  C0/sclk_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    C0/sclk_reg[12]_i_1_n_7
    SLICE_X13Y105        FDRE                                         r  C0/sclk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.920     2.048    C0/clk_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  C0/sclk_reg[12]/C
                         clock pessimism             -0.518     1.530    
    SLICE_X13Y105        FDRE (Hold_fdre_C_D)         0.105     1.635    C0/sclk_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y104  C0/Col_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y104  C0/Col_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y104  C0/Col_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y104  C0/Col_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y102  C0/DecodeOut_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y103  C0/DecodeOut_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y102  C0/DecodeOut_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y102  C0/DecodeOut_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y102  C0/sclk_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y102  C0/DecodeOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y102  C0/DecodeOut_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y102  C0/DecodeOut_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y102  C0/sclk_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y102  C0/sclk_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y102  C0/sclk_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y102  C0/sclk_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y104  C0/Col_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y104  C0/Col_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y104  C0/Col_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y104  C0/Col_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y104  C0/Col_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y104  C0/Col_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y104  C0/Col_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y103  C0/DecodeOut_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y104  C0/sclk_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y104  C0/sclk_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y105  C0/sclk_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y105  C0/sclk_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y105  C0/sclk_reg[14]/C



