Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 05:54:52 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_74/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.098        0.000                      0                 2705        0.007        0.000                      0                 2705        2.029        0.000                       0                  2706  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.304}        4.608           217.014         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.098        0.000                      0                 2705        0.007        0.000                      0                 2705        2.029        0.000                       0                  2706  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 demux/sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.304ns period=4.608ns})
  Destination:            demux/sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.304ns period=4.608ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.608ns  (vclock rise@4.608ns - vclock rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 2.061ns (46.703%)  route 2.352ns (53.297%))
  Logic Levels:           18  (CARRY8=10 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 6.771 - 4.608 ) 
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.692ns (routing 0.854ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.777ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=2705, routed)        1.692     2.653    demux/CLK
    SLICE_X134Y474       FDRE                                         r  demux/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y474       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.732 r  demux/sel_reg[2]/Q
                         net (fo=57, routed)          0.211     2.943    demux/sel[2]
    SLICE_X134Y472       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.176 r  demux/sel_reg[8]_i_6/O[5]
                         net (fo=41, routed)          0.306     3.482    p_1_in[6]
    SLICE_X133Y468       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     3.632 r  sel[8]_i_230/O
                         net (fo=1, routed)           0.016     3.648    demux/S[2]
    SLICE_X133Y468       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.765 f  demux/sel_reg[8]_i_196/CO[7]
                         net (fo=1, routed)           0.026     3.791    demux/sel_reg[8]_i_196_n_0
    SLICE_X133Y469       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.868 f  demux/sel_reg[8]_i_171/CO[5]
                         net (fo=41, routed)          0.214     4.082    demux_n_10
    SLICE_X134Y471       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.116     4.198 r  sel[8]_i_101/O
                         net (fo=17, routed)          0.214     4.412    sel[8]_i_101_n_0
    SLICE_X134Y469       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     4.462 r  sel[8]_i_147/O
                         net (fo=1, routed)           0.010     4.472    demux/sel[8]_i_73_0[1]
    SLICE_X134Y469       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.627 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.653    demux/sel_reg[8]_i_81_n_0
    SLICE_X134Y470       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.729 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.201     4.930    demux_n_89
    SLICE_X135Y470       LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.139     5.069 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.163     5.232    sel[8]_i_32_n_0
    SLICE_X135Y470       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     5.283 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.022     5.305    demux/sel[8]_i_25_0[5]
    SLICE_X135Y470       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.464 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.490    demux/sel_reg[8]_i_19_n_0
    SLICE_X135Y471       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.546 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.355     5.901    demux_n_104
    SLICE_X136Y472       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     5.995 r  sel_reg[8]_i_18/O[1]
                         net (fo=1, routed)           0.173     6.168    sel_reg[8]_i_18_n_14
    SLICE_X135Y472       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     6.268 r  sel[8]_i_11/O
                         net (fo=1, routed)           0.014     6.282    demux/sel_reg[5]_0[3]
    SLICE_X135Y472       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     6.438 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.464    demux/sel_reg[8]_i_4_n_0
    SLICE_X135Y473       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.520 r  demux/sel_reg[8]_i_5/O[0]
                         net (fo=10, routed)          0.186     6.706    demux/sel_reg[8]_i_5_n_15
    SLICE_X136Y474       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     6.805 r  demux/sel[3]_i_2/O
                         net (fo=4, routed)           0.097     6.902    demux/sel[3]_i_2_n_0
    SLICE_X135Y474       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     7.000 r  demux/sel[0]_i_1/O
                         net (fo=1, routed)           0.066     7.066    demux/sel20_in[0]
    SLICE_X135Y474       FDRE                                         r  demux/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.608     4.608 r  
    AR14                                              0.000     4.608 r  clk (IN)
                         net (fo=0)                   0.000     4.608    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.967 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.967    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.967 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.254    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.278 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=2705, routed)        1.493     6.771    demux/CLK
    SLICE_X135Y474       FDRE                                         r  demux/sel_reg[0]/C
                         clock pessimism              0.403     7.174    
                         clock uncertainty           -0.035     7.139    
    SLICE_X135Y474       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.164    demux/sel_reg[0]
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                          -7.066    
  -------------------------------------------------------------------
                         slack                                  0.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 demux/genblk1[118].z_reg[118][6]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.304ns period=4.608ns})
  Destination:            genblk1[118].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.304ns period=4.608ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.059ns (52.212%)  route 0.054ns (47.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Net Delay (Source):      1.504ns (routing 0.777ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.854ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=2705, routed)        1.504     2.174    demux/CLK
    SLICE_X132Y436       FDRE                                         r  demux/genblk1[118].z_reg[118][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y436       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.233 r  demux/genblk1[118].z_reg[118][6]/Q
                         net (fo=1, routed)           0.054     2.287    genblk1[118].reg_in/D[6]
    SLICE_X132Y437       FDRE                                         r  genblk1[118].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=2705, routed)        1.712     2.673    genblk1[118].reg_in/CLK
    SLICE_X132Y437       FDRE                                         r  genblk1[118].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.453     2.220    
    SLICE_X132Y437       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.280    genblk1[118].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.304 }
Period(ns):         4.608
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.608       3.318      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.304       2.029      SLICE_X117Y459  genblk1[315].reg_in/reg_out_reg[4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.304       2.029      SLICE_X122Y430  demux/genblk1[332].z_reg[332][1]/C



