/// Auto-generated bit field definitions for MCPWM0
/// Family: esp32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::espressif::esp32::mcpwm0 {

using namespace alloy::hal::bitfields;

// ============================================================================
// MCPWM0 Bit Field Definitions
// ============================================================================

/// CLK_CFG - CLK_CFG
namespace clk_cfg {
    /// Position: 0, Width: 8
    /// Access: read-write
    using CLK_PRESCALE = BitField<0, 8>;
    constexpr uint32_t CLK_PRESCALE_Pos = 0;
    constexpr uint32_t CLK_PRESCALE_Msk = CLK_PRESCALE::mask;

}  // namespace clk_cfg

/// TIMER0_CFG0 - TIMER0_CFG0
namespace timer0_cfg0 {
    /// Position: 0, Width: 8
    /// Access: read-write
    using TIMER0_PRESCALE = BitField<0, 8>;
    constexpr uint32_t TIMER0_PRESCALE_Pos = 0;
    constexpr uint32_t TIMER0_PRESCALE_Msk = TIMER0_PRESCALE::mask;

    /// Position: 8, Width: 16
    /// Access: read-write
    using TIMER0_PERIOD = BitField<8, 16>;
    constexpr uint32_t TIMER0_PERIOD_Pos = 8;
    constexpr uint32_t TIMER0_PERIOD_Msk = TIMER0_PERIOD::mask;

    /// Position: 24, Width: 2
    /// Access: read-write
    using TIMER0_PERIOD_UPMETHOD = BitField<24, 2>;
    constexpr uint32_t TIMER0_PERIOD_UPMETHOD_Pos = 24;
    constexpr uint32_t TIMER0_PERIOD_UPMETHOD_Msk = TIMER0_PERIOD_UPMETHOD::mask;

}  // namespace timer0_cfg0

/// TIMER0_CFG1 - TIMER0_CFG1
namespace timer0_cfg1 {
    /// Position: 0, Width: 3
    /// Access: read-write
    using TIMER0_START = BitField<0, 3>;
    constexpr uint32_t TIMER0_START_Pos = 0;
    constexpr uint32_t TIMER0_START_Msk = TIMER0_START::mask;

    /// Position: 3, Width: 2
    /// Access: read-write
    using TIMER0_MOD = BitField<3, 2>;
    constexpr uint32_t TIMER0_MOD_Pos = 3;
    constexpr uint32_t TIMER0_MOD_Msk = TIMER0_MOD::mask;

}  // namespace timer0_cfg1

/// TIMER0_SYNC - TIMER0_SYNC
namespace timer0_sync {
    /// Position: 0, Width: 1
    /// Access: read-write
    using TIMER0_SYNCI_EN = BitField<0, 1>;
    constexpr uint32_t TIMER0_SYNCI_EN_Pos = 0;
    constexpr uint32_t TIMER0_SYNCI_EN_Msk = TIMER0_SYNCI_EN::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using SW = BitField<1, 1>;
    constexpr uint32_t SW_Pos = 1;
    constexpr uint32_t SW_Msk = SW::mask;

    /// Position: 2, Width: 2
    /// Access: read-write
    using TIMER0_SYNCO_SEL = BitField<2, 2>;
    constexpr uint32_t TIMER0_SYNCO_SEL_Pos = 2;
    constexpr uint32_t TIMER0_SYNCO_SEL_Msk = TIMER0_SYNCO_SEL::mask;

    /// Position: 4, Width: 16
    /// Access: read-write
    using TIMER0_PHASE = BitField<4, 16>;
    constexpr uint32_t TIMER0_PHASE_Pos = 4;
    constexpr uint32_t TIMER0_PHASE_Msk = TIMER0_PHASE::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using TIMER0_PHASE_DIRECTION = BitField<20, 1>;
    constexpr uint32_t TIMER0_PHASE_DIRECTION_Pos = 20;
    constexpr uint32_t TIMER0_PHASE_DIRECTION_Msk = TIMER0_PHASE_DIRECTION::mask;

}  // namespace timer0_sync

/// TIMER0_STATUS - TIMER0_STATUS
namespace timer0_status {
    /// Position: 0, Width: 16
    /// Access: read-only
    using TIMER0_VALUE = BitField<0, 16>;
    constexpr uint32_t TIMER0_VALUE_Pos = 0;
    constexpr uint32_t TIMER0_VALUE_Msk = TIMER0_VALUE::mask;

    /// Position: 16, Width: 1
    /// Access: read-only
    using TIMER0_DIRECTION = BitField<16, 1>;
    constexpr uint32_t TIMER0_DIRECTION_Pos = 16;
    constexpr uint32_t TIMER0_DIRECTION_Msk = TIMER0_DIRECTION::mask;

}  // namespace timer0_status

/// TIMER1_CFG0 - TIMER1_CFG0
namespace timer1_cfg0 {
    /// Position: 0, Width: 8
    /// Access: read-write
    using TIMER1_PRESCALE = BitField<0, 8>;
    constexpr uint32_t TIMER1_PRESCALE_Pos = 0;
    constexpr uint32_t TIMER1_PRESCALE_Msk = TIMER1_PRESCALE::mask;

    /// Position: 8, Width: 16
    /// Access: read-write
    using TIMER1_PERIOD = BitField<8, 16>;
    constexpr uint32_t TIMER1_PERIOD_Pos = 8;
    constexpr uint32_t TIMER1_PERIOD_Msk = TIMER1_PERIOD::mask;

    /// Position: 24, Width: 2
    /// Access: read-write
    using TIMER1_PERIOD_UPMETHOD = BitField<24, 2>;
    constexpr uint32_t TIMER1_PERIOD_UPMETHOD_Pos = 24;
    constexpr uint32_t TIMER1_PERIOD_UPMETHOD_Msk = TIMER1_PERIOD_UPMETHOD::mask;

}  // namespace timer1_cfg0

/// TIMER1_CFG1 - TIMER1_CFG1
namespace timer1_cfg1 {
    /// Position: 0, Width: 3
    /// Access: read-write
    using TIMER1_START = BitField<0, 3>;
    constexpr uint32_t TIMER1_START_Pos = 0;
    constexpr uint32_t TIMER1_START_Msk = TIMER1_START::mask;

    /// Position: 3, Width: 2
    /// Access: read-write
    using TIMER1_MOD = BitField<3, 2>;
    constexpr uint32_t TIMER1_MOD_Pos = 3;
    constexpr uint32_t TIMER1_MOD_Msk = TIMER1_MOD::mask;

}  // namespace timer1_cfg1

/// TIMER1_SYNC - TIMER1_SYNC
namespace timer1_sync {
    /// Position: 0, Width: 1
    /// Access: read-write
    using TIMER1_SYNCI_EN = BitField<0, 1>;
    constexpr uint32_t TIMER1_SYNCI_EN_Pos = 0;
    constexpr uint32_t TIMER1_SYNCI_EN_Msk = TIMER1_SYNCI_EN::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using SW = BitField<1, 1>;
    constexpr uint32_t SW_Pos = 1;
    constexpr uint32_t SW_Msk = SW::mask;

    /// Position: 2, Width: 2
    /// Access: read-write
    using TIMER1_SYNCO_SEL = BitField<2, 2>;
    constexpr uint32_t TIMER1_SYNCO_SEL_Pos = 2;
    constexpr uint32_t TIMER1_SYNCO_SEL_Msk = TIMER1_SYNCO_SEL::mask;

    /// Position: 4, Width: 16
    /// Access: read-write
    using TIMER1_PHASE = BitField<4, 16>;
    constexpr uint32_t TIMER1_PHASE_Pos = 4;
    constexpr uint32_t TIMER1_PHASE_Msk = TIMER1_PHASE::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using TIMER1_PHASE_DIRECTION = BitField<20, 1>;
    constexpr uint32_t TIMER1_PHASE_DIRECTION_Pos = 20;
    constexpr uint32_t TIMER1_PHASE_DIRECTION_Msk = TIMER1_PHASE_DIRECTION::mask;

}  // namespace timer1_sync

/// TIMER1_STATUS - TIMER1_STATUS
namespace timer1_status {
    /// Position: 0, Width: 16
    /// Access: read-only
    using TIMER1_VALUE = BitField<0, 16>;
    constexpr uint32_t TIMER1_VALUE_Pos = 0;
    constexpr uint32_t TIMER1_VALUE_Msk = TIMER1_VALUE::mask;

    /// Position: 16, Width: 1
    /// Access: read-only
    using TIMER1_DIRECTION = BitField<16, 1>;
    constexpr uint32_t TIMER1_DIRECTION_Pos = 16;
    constexpr uint32_t TIMER1_DIRECTION_Msk = TIMER1_DIRECTION::mask;

}  // namespace timer1_status

/// TIMER2_CFG0 - TIMER2_CFG0
namespace timer2_cfg0 {
    /// Position: 0, Width: 8
    /// Access: read-write
    using TIMER2_PRESCALE = BitField<0, 8>;
    constexpr uint32_t TIMER2_PRESCALE_Pos = 0;
    constexpr uint32_t TIMER2_PRESCALE_Msk = TIMER2_PRESCALE::mask;

    /// Position: 8, Width: 16
    /// Access: read-write
    using TIMER2_PERIOD = BitField<8, 16>;
    constexpr uint32_t TIMER2_PERIOD_Pos = 8;
    constexpr uint32_t TIMER2_PERIOD_Msk = TIMER2_PERIOD::mask;

    /// Position: 24, Width: 2
    /// Access: read-write
    using TIMER2_PERIOD_UPMETHOD = BitField<24, 2>;
    constexpr uint32_t TIMER2_PERIOD_UPMETHOD_Pos = 24;
    constexpr uint32_t TIMER2_PERIOD_UPMETHOD_Msk = TIMER2_PERIOD_UPMETHOD::mask;

}  // namespace timer2_cfg0

/// TIMER2_CFG1 - TIMER2_CFG1
namespace timer2_cfg1 {
    /// Position: 0, Width: 3
    /// Access: read-write
    using TIMER2_START = BitField<0, 3>;
    constexpr uint32_t TIMER2_START_Pos = 0;
    constexpr uint32_t TIMER2_START_Msk = TIMER2_START::mask;

    /// Position: 3, Width: 2
    /// Access: read-write
    using TIMER2_MOD = BitField<3, 2>;
    constexpr uint32_t TIMER2_MOD_Pos = 3;
    constexpr uint32_t TIMER2_MOD_Msk = TIMER2_MOD::mask;

}  // namespace timer2_cfg1

/// TIMER2_SYNC - TIMER2_SYNC
namespace timer2_sync {
    /// Position: 0, Width: 1
    /// Access: read-write
    using TIMER2_SYNCI_EN = BitField<0, 1>;
    constexpr uint32_t TIMER2_SYNCI_EN_Pos = 0;
    constexpr uint32_t TIMER2_SYNCI_EN_Msk = TIMER2_SYNCI_EN::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using SW = BitField<1, 1>;
    constexpr uint32_t SW_Pos = 1;
    constexpr uint32_t SW_Msk = SW::mask;

    /// Position: 2, Width: 2
    /// Access: read-write
    using TIMER2_SYNCO_SEL = BitField<2, 2>;
    constexpr uint32_t TIMER2_SYNCO_SEL_Pos = 2;
    constexpr uint32_t TIMER2_SYNCO_SEL_Msk = TIMER2_SYNCO_SEL::mask;

    /// Position: 4, Width: 16
    /// Access: read-write
    using TIMER2_PHASE = BitField<4, 16>;
    constexpr uint32_t TIMER2_PHASE_Pos = 4;
    constexpr uint32_t TIMER2_PHASE_Msk = TIMER2_PHASE::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using TIMER2_PHASE_DIRECTION = BitField<20, 1>;
    constexpr uint32_t TIMER2_PHASE_DIRECTION_Pos = 20;
    constexpr uint32_t TIMER2_PHASE_DIRECTION_Msk = TIMER2_PHASE_DIRECTION::mask;

}  // namespace timer2_sync

/// TIMER2_STATUS - TIMER2_STATUS
namespace timer2_status {
    /// Position: 0, Width: 16
    /// Access: read-only
    using TIMER2_VALUE = BitField<0, 16>;
    constexpr uint32_t TIMER2_VALUE_Pos = 0;
    constexpr uint32_t TIMER2_VALUE_Msk = TIMER2_VALUE::mask;

    /// Position: 16, Width: 1
    /// Access: read-only
    using TIMER2_DIRECTION = BitField<16, 1>;
    constexpr uint32_t TIMER2_DIRECTION_Pos = 16;
    constexpr uint32_t TIMER2_DIRECTION_Msk = TIMER2_DIRECTION::mask;

}  // namespace timer2_status

/// TIMER_SYNCI_CFG - TIMER_SYNCI_CFG
namespace timer_synci_cfg {
    /// Position: 0, Width: 3
    /// Access: read-write
    using TIMER0_SYNCISEL = BitField<0, 3>;
    constexpr uint32_t TIMER0_SYNCISEL_Pos = 0;
    constexpr uint32_t TIMER0_SYNCISEL_Msk = TIMER0_SYNCISEL::mask;

    /// Position: 3, Width: 3
    /// Access: read-write
    using TIMER1_SYNCISEL = BitField<3, 3>;
    constexpr uint32_t TIMER1_SYNCISEL_Pos = 3;
    constexpr uint32_t TIMER1_SYNCISEL_Msk = TIMER1_SYNCISEL::mask;

    /// Position: 6, Width: 3
    /// Access: read-write
    using TIMER2_SYNCISEL = BitField<6, 3>;
    constexpr uint32_t TIMER2_SYNCISEL_Pos = 6;
    constexpr uint32_t TIMER2_SYNCISEL_Msk = TIMER2_SYNCISEL::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using EXTERNAL_SYNCI0_INVERT = BitField<9, 1>;
    constexpr uint32_t EXTERNAL_SYNCI0_INVERT_Pos = 9;
    constexpr uint32_t EXTERNAL_SYNCI0_INVERT_Msk = EXTERNAL_SYNCI0_INVERT::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using EXTERNAL_SYNCI1_INVERT = BitField<10, 1>;
    constexpr uint32_t EXTERNAL_SYNCI1_INVERT_Pos = 10;
    constexpr uint32_t EXTERNAL_SYNCI1_INVERT_Msk = EXTERNAL_SYNCI1_INVERT::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using EXTERNAL_SYNCI2_INVERT = BitField<11, 1>;
    constexpr uint32_t EXTERNAL_SYNCI2_INVERT_Pos = 11;
    constexpr uint32_t EXTERNAL_SYNCI2_INVERT_Msk = EXTERNAL_SYNCI2_INVERT::mask;

}  // namespace timer_synci_cfg

/// OPERATOR_TIMERSEL - OPERATOR_TIMERSEL
namespace operator_timersel {
    /// Position: 0, Width: 2
    /// Access: read-write
    using OPERATOR0_TIMERSEL = BitField<0, 2>;
    constexpr uint32_t OPERATOR0_TIMERSEL_Pos = 0;
    constexpr uint32_t OPERATOR0_TIMERSEL_Msk = OPERATOR0_TIMERSEL::mask;

    /// Position: 2, Width: 2
    /// Access: read-write
    using OPERATOR1_TIMERSEL = BitField<2, 2>;
    constexpr uint32_t OPERATOR1_TIMERSEL_Pos = 2;
    constexpr uint32_t OPERATOR1_TIMERSEL_Msk = OPERATOR1_TIMERSEL::mask;

    /// Position: 4, Width: 2
    /// Access: read-write
    using OPERATOR2_TIMERSEL = BitField<4, 2>;
    constexpr uint32_t OPERATOR2_TIMERSEL_Pos = 4;
    constexpr uint32_t OPERATOR2_TIMERSEL_Msk = OPERATOR2_TIMERSEL::mask;

}  // namespace operator_timersel

/// GEN0_STMP_CFG - GEN0_STMP_CFG
namespace gen0_stmp_cfg {
    /// Position: 0, Width: 4
    /// Access: read-write
    using GEN0_A_UPMETHOD = BitField<0, 4>;
    constexpr uint32_t GEN0_A_UPMETHOD_Pos = 0;
    constexpr uint32_t GEN0_A_UPMETHOD_Msk = GEN0_A_UPMETHOD::mask;

    /// Position: 4, Width: 4
    /// Access: read-write
    using GEN0_B_UPMETHOD = BitField<4, 4>;
    constexpr uint32_t GEN0_B_UPMETHOD_Pos = 4;
    constexpr uint32_t GEN0_B_UPMETHOD_Msk = GEN0_B_UPMETHOD::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using GEN0_A_SHDW_FULL = BitField<8, 1>;
    constexpr uint32_t GEN0_A_SHDW_FULL_Pos = 8;
    constexpr uint32_t GEN0_A_SHDW_FULL_Msk = GEN0_A_SHDW_FULL::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using GEN0_B_SHDW_FULL = BitField<9, 1>;
    constexpr uint32_t GEN0_B_SHDW_FULL_Pos = 9;
    constexpr uint32_t GEN0_B_SHDW_FULL_Msk = GEN0_B_SHDW_FULL::mask;

}  // namespace gen0_stmp_cfg

/// GEN0_TSTMP_A - GEN0_TSTMP_A
namespace gen0_tstmp_a {
    /// Position: 0, Width: 16
    /// Access: read-write
    using GEN0_A = BitField<0, 16>;
    constexpr uint32_t GEN0_A_Pos = 0;
    constexpr uint32_t GEN0_A_Msk = GEN0_A::mask;

}  // namespace gen0_tstmp_a

/// GEN0_TSTMP_B - GEN0_TSTMP_B
namespace gen0_tstmp_b {
    /// Position: 0, Width: 16
    /// Access: read-write
    using GEN0_B = BitField<0, 16>;
    constexpr uint32_t GEN0_B_Pos = 0;
    constexpr uint32_t GEN0_B_Msk = GEN0_B::mask;

}  // namespace gen0_tstmp_b

/// GEN0_CFG0 - GEN0_CFG0
namespace gen0_cfg0 {
    /// Position: 0, Width: 4
    /// Access: read-write
    using GEN0_CFG_UPMETHOD = BitField<0, 4>;
    constexpr uint32_t GEN0_CFG_UPMETHOD_Pos = 0;
    constexpr uint32_t GEN0_CFG_UPMETHOD_Msk = GEN0_CFG_UPMETHOD::mask;

    /// Position: 4, Width: 3
    /// Access: read-write
    using GEN0_T0_SEL = BitField<4, 3>;
    constexpr uint32_t GEN0_T0_SEL_Pos = 4;
    constexpr uint32_t GEN0_T0_SEL_Msk = GEN0_T0_SEL::mask;

    /// Position: 7, Width: 3
    /// Access: read-write
    using GEN0_T1_SEL = BitField<7, 3>;
    constexpr uint32_t GEN0_T1_SEL_Pos = 7;
    constexpr uint32_t GEN0_T1_SEL_Msk = GEN0_T1_SEL::mask;

}  // namespace gen0_cfg0

/// GEN0_FORCE - GEN0_FORCE
namespace gen0_force {
    /// Position: 0, Width: 6
    /// Access: read-write
    using GEN0_CNTUFORCE_UPMETHOD = BitField<0, 6>;
    constexpr uint32_t GEN0_CNTUFORCE_UPMETHOD_Pos = 0;
    constexpr uint32_t GEN0_CNTUFORCE_UPMETHOD_Msk = GEN0_CNTUFORCE_UPMETHOD::mask;

    /// Position: 6, Width: 2
    /// Access: read-write
    using GEN0_A_CNTUFORCE_MODE = BitField<6, 2>;
    constexpr uint32_t GEN0_A_CNTUFORCE_MODE_Pos = 6;
    constexpr uint32_t GEN0_A_CNTUFORCE_MODE_Msk = GEN0_A_CNTUFORCE_MODE::mask;

    /// Position: 8, Width: 2
    /// Access: read-write
    using GEN0_B_CNTUFORCE_MODE = BitField<8, 2>;
    constexpr uint32_t GEN0_B_CNTUFORCE_MODE_Pos = 8;
    constexpr uint32_t GEN0_B_CNTUFORCE_MODE_Msk = GEN0_B_CNTUFORCE_MODE::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using GEN0_A_NCIFORCE = BitField<10, 1>;
    constexpr uint32_t GEN0_A_NCIFORCE_Pos = 10;
    constexpr uint32_t GEN0_A_NCIFORCE_Msk = GEN0_A_NCIFORCE::mask;

    /// Position: 11, Width: 2
    /// Access: read-write
    using GEN0_A_NCIFORCE_MODE = BitField<11, 2>;
    constexpr uint32_t GEN0_A_NCIFORCE_MODE_Pos = 11;
    constexpr uint32_t GEN0_A_NCIFORCE_MODE_Msk = GEN0_A_NCIFORCE_MODE::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using GEN0_B_NCIFORCE = BitField<13, 1>;
    constexpr uint32_t GEN0_B_NCIFORCE_Pos = 13;
    constexpr uint32_t GEN0_B_NCIFORCE_Msk = GEN0_B_NCIFORCE::mask;

    /// Position: 14, Width: 2
    /// Access: read-write
    using GEN0_B_NCIFORCE_MODE = BitField<14, 2>;
    constexpr uint32_t GEN0_B_NCIFORCE_MODE_Pos = 14;
    constexpr uint32_t GEN0_B_NCIFORCE_MODE_Msk = GEN0_B_NCIFORCE_MODE::mask;

}  // namespace gen0_force

/// GEN0_A - GEN0_A
namespace gen0_a {
    /// Position: 0, Width: 2
    /// Access: read-write
    using UTEZ = BitField<0, 2>;
    constexpr uint32_t UTEZ_Pos = 0;
    constexpr uint32_t UTEZ_Msk = UTEZ::mask;

    /// Position: 2, Width: 2
    /// Access: read-write
    using UTEP = BitField<2, 2>;
    constexpr uint32_t UTEP_Pos = 2;
    constexpr uint32_t UTEP_Msk = UTEP::mask;

    /// Position: 4, Width: 2
    /// Access: read-write
    using UTEA = BitField<4, 2>;
    constexpr uint32_t UTEA_Pos = 4;
    constexpr uint32_t UTEA_Msk = UTEA::mask;

    /// Position: 6, Width: 2
    /// Access: read-write
    using UTEB = BitField<6, 2>;
    constexpr uint32_t UTEB_Pos = 6;
    constexpr uint32_t UTEB_Msk = UTEB::mask;

    /// Position: 8, Width: 2
    /// Access: read-write
    using UT0 = BitField<8, 2>;
    constexpr uint32_t UT0_Pos = 8;
    constexpr uint32_t UT0_Msk = UT0::mask;

    /// Position: 10, Width: 2
    /// Access: read-write
    using UT1 = BitField<10, 2>;
    constexpr uint32_t UT1_Pos = 10;
    constexpr uint32_t UT1_Msk = UT1::mask;

    /// Position: 12, Width: 2
    /// Access: read-write
    using DTEZ = BitField<12, 2>;
    constexpr uint32_t DTEZ_Pos = 12;
    constexpr uint32_t DTEZ_Msk = DTEZ::mask;

    /// Position: 14, Width: 2
    /// Access: read-write
    using DTEP = BitField<14, 2>;
    constexpr uint32_t DTEP_Pos = 14;
    constexpr uint32_t DTEP_Msk = DTEP::mask;

    /// Position: 16, Width: 2
    /// Access: read-write
    using DTEA = BitField<16, 2>;
    constexpr uint32_t DTEA_Pos = 16;
    constexpr uint32_t DTEA_Msk = DTEA::mask;

    /// Position: 18, Width: 2
    /// Access: read-write
    using DTEB = BitField<18, 2>;
    constexpr uint32_t DTEB_Pos = 18;
    constexpr uint32_t DTEB_Msk = DTEB::mask;

    /// Position: 20, Width: 2
    /// Access: read-write
    using DT0 = BitField<20, 2>;
    constexpr uint32_t DT0_Pos = 20;
    constexpr uint32_t DT0_Msk = DT0::mask;

    /// Position: 22, Width: 2
    /// Access: read-write
    using DT1 = BitField<22, 2>;
    constexpr uint32_t DT1_Pos = 22;
    constexpr uint32_t DT1_Msk = DT1::mask;

}  // namespace gen0_a

/// GEN0_B - GEN0_B
namespace gen0_b {
    /// Position: 0, Width: 2
    /// Access: read-write
    using UTEZ = BitField<0, 2>;
    constexpr uint32_t UTEZ_Pos = 0;
    constexpr uint32_t UTEZ_Msk = UTEZ::mask;

    /// Position: 2, Width: 2
    /// Access: read-write
    using UTEP = BitField<2, 2>;
    constexpr uint32_t UTEP_Pos = 2;
    constexpr uint32_t UTEP_Msk = UTEP::mask;

    /// Position: 4, Width: 2
    /// Access: read-write
    using UTEA = BitField<4, 2>;
    constexpr uint32_t UTEA_Pos = 4;
    constexpr uint32_t UTEA_Msk = UTEA::mask;

    /// Position: 6, Width: 2
    /// Access: read-write
    using UTEB = BitField<6, 2>;
    constexpr uint32_t UTEB_Pos = 6;
    constexpr uint32_t UTEB_Msk = UTEB::mask;

    /// Position: 8, Width: 2
    /// Access: read-write
    using UT0 = BitField<8, 2>;
    constexpr uint32_t UT0_Pos = 8;
    constexpr uint32_t UT0_Msk = UT0::mask;

    /// Position: 10, Width: 2
    /// Access: read-write
    using UT1 = BitField<10, 2>;
    constexpr uint32_t UT1_Pos = 10;
    constexpr uint32_t UT1_Msk = UT1::mask;

    /// Position: 12, Width: 2
    /// Access: read-write
    using DTEZ = BitField<12, 2>;
    constexpr uint32_t DTEZ_Pos = 12;
    constexpr uint32_t DTEZ_Msk = DTEZ::mask;

    /// Position: 14, Width: 2
    /// Access: read-write
    using DTEP = BitField<14, 2>;
    constexpr uint32_t DTEP_Pos = 14;
    constexpr uint32_t DTEP_Msk = DTEP::mask;

    /// Position: 16, Width: 2
    /// Access: read-write
    using DTEA = BitField<16, 2>;
    constexpr uint32_t DTEA_Pos = 16;
    constexpr uint32_t DTEA_Msk = DTEA::mask;

    /// Position: 18, Width: 2
    /// Access: read-write
    using DTEB = BitField<18, 2>;
    constexpr uint32_t DTEB_Pos = 18;
    constexpr uint32_t DTEB_Msk = DTEB::mask;

    /// Position: 20, Width: 2
    /// Access: read-write
    using DT0 = BitField<20, 2>;
    constexpr uint32_t DT0_Pos = 20;
    constexpr uint32_t DT0_Msk = DT0::mask;

    /// Position: 22, Width: 2
    /// Access: read-write
    using DT1 = BitField<22, 2>;
    constexpr uint32_t DT1_Pos = 22;
    constexpr uint32_t DT1_Msk = DT1::mask;

}  // namespace gen0_b

/// DT0_CFG - DT0_CFG
namespace dt0_cfg {
    /// Position: 0, Width: 4
    /// Access: read-write
    using DT0_FED_UPMETHOD = BitField<0, 4>;
    constexpr uint32_t DT0_FED_UPMETHOD_Pos = 0;
    constexpr uint32_t DT0_FED_UPMETHOD_Msk = DT0_FED_UPMETHOD::mask;

    /// Position: 4, Width: 4
    /// Access: read-write
    using DT0_RED_UPMETHOD = BitField<4, 4>;
    constexpr uint32_t DT0_RED_UPMETHOD_Pos = 4;
    constexpr uint32_t DT0_RED_UPMETHOD_Msk = DT0_RED_UPMETHOD::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using DT0_DEB_MODE = BitField<8, 1>;
    constexpr uint32_t DT0_DEB_MODE_Pos = 8;
    constexpr uint32_t DT0_DEB_MODE_Msk = DT0_DEB_MODE::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using DT0_A_OUTSWAP = BitField<9, 1>;
    constexpr uint32_t DT0_A_OUTSWAP_Pos = 9;
    constexpr uint32_t DT0_A_OUTSWAP_Msk = DT0_A_OUTSWAP::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using DT0_B_OUTSWAP = BitField<10, 1>;
    constexpr uint32_t DT0_B_OUTSWAP_Pos = 10;
    constexpr uint32_t DT0_B_OUTSWAP_Msk = DT0_B_OUTSWAP::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using DT0_RED_INSEL = BitField<11, 1>;
    constexpr uint32_t DT0_RED_INSEL_Pos = 11;
    constexpr uint32_t DT0_RED_INSEL_Msk = DT0_RED_INSEL::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using DT0_FED_INSEL = BitField<12, 1>;
    constexpr uint32_t DT0_FED_INSEL_Pos = 12;
    constexpr uint32_t DT0_FED_INSEL_Msk = DT0_FED_INSEL::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using DT0_RED_OUTINVERT = BitField<13, 1>;
    constexpr uint32_t DT0_RED_OUTINVERT_Pos = 13;
    constexpr uint32_t DT0_RED_OUTINVERT_Msk = DT0_RED_OUTINVERT::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using DT0_FED_OUTINVERT = BitField<14, 1>;
    constexpr uint32_t DT0_FED_OUTINVERT_Pos = 14;
    constexpr uint32_t DT0_FED_OUTINVERT_Msk = DT0_FED_OUTINVERT::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using DT0_A_OUTBYPASS = BitField<15, 1>;
    constexpr uint32_t DT0_A_OUTBYPASS_Pos = 15;
    constexpr uint32_t DT0_A_OUTBYPASS_Msk = DT0_A_OUTBYPASS::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using DT0_B_OUTBYPASS = BitField<16, 1>;
    constexpr uint32_t DT0_B_OUTBYPASS_Pos = 16;
    constexpr uint32_t DT0_B_OUTBYPASS_Msk = DT0_B_OUTBYPASS::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using DT0_CLK_SEL = BitField<17, 1>;
    constexpr uint32_t DT0_CLK_SEL_Pos = 17;
    constexpr uint32_t DT0_CLK_SEL_Msk = DT0_CLK_SEL::mask;

}  // namespace dt0_cfg

/// DT0_FED_CFG - DT0_FED_CFG
namespace dt0_fed_cfg {
    /// Position: 0, Width: 16
    /// Access: read-write
    using DT0_FED = BitField<0, 16>;
    constexpr uint32_t DT0_FED_Pos = 0;
    constexpr uint32_t DT0_FED_Msk = DT0_FED::mask;

}  // namespace dt0_fed_cfg

/// DT0_RED_CFG - DT0_RED_CFG
namespace dt0_red_cfg {
    /// Position: 0, Width: 16
    /// Access: read-write
    using DT0_RED = BitField<0, 16>;
    constexpr uint32_t DT0_RED_Pos = 0;
    constexpr uint32_t DT0_RED_Msk = DT0_RED::mask;

}  // namespace dt0_red_cfg

/// CARRIER0_CFG - CARRIER0_CFG
namespace carrier0_cfg {
    /// Position: 0, Width: 1
    /// Access: read-write
    using CARRIER0_EN = BitField<0, 1>;
    constexpr uint32_t CARRIER0_EN_Pos = 0;
    constexpr uint32_t CARRIER0_EN_Msk = CARRIER0_EN::mask;

    /// Position: 1, Width: 4
    /// Access: read-write
    using CARRIER0_PRESCALE = BitField<1, 4>;
    constexpr uint32_t CARRIER0_PRESCALE_Pos = 1;
    constexpr uint32_t CARRIER0_PRESCALE_Msk = CARRIER0_PRESCALE::mask;

    /// Position: 5, Width: 3
    /// Access: read-write
    using CARRIER0_DUTY = BitField<5, 3>;
    constexpr uint32_t CARRIER0_DUTY_Pos = 5;
    constexpr uint32_t CARRIER0_DUTY_Msk = CARRIER0_DUTY::mask;

    /// Position: 8, Width: 4
    /// Access: read-write
    using CARRIER0_OSHTWTH = BitField<8, 4>;
    constexpr uint32_t CARRIER0_OSHTWTH_Pos = 8;
    constexpr uint32_t CARRIER0_OSHTWTH_Msk = CARRIER0_OSHTWTH::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using CARRIER0_OUT_INVERT = BitField<12, 1>;
    constexpr uint32_t CARRIER0_OUT_INVERT_Pos = 12;
    constexpr uint32_t CARRIER0_OUT_INVERT_Msk = CARRIER0_OUT_INVERT::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using CARRIER0_IN_INVERT = BitField<13, 1>;
    constexpr uint32_t CARRIER0_IN_INVERT_Pos = 13;
    constexpr uint32_t CARRIER0_IN_INVERT_Msk = CARRIER0_IN_INVERT::mask;

}  // namespace carrier0_cfg

/// FH0_CFG0 - FH0_CFG0
namespace fh0_cfg0 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using FH0_SW_CBC = BitField<0, 1>;
    constexpr uint32_t FH0_SW_CBC_Pos = 0;
    constexpr uint32_t FH0_SW_CBC_Msk = FH0_SW_CBC::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using FH0_F2_CBC = BitField<1, 1>;
    constexpr uint32_t FH0_F2_CBC_Pos = 1;
    constexpr uint32_t FH0_F2_CBC_Msk = FH0_F2_CBC::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using FH0_F1_CBC = BitField<2, 1>;
    constexpr uint32_t FH0_F1_CBC_Pos = 2;
    constexpr uint32_t FH0_F1_CBC_Msk = FH0_F1_CBC::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using FH0_F0_CBC = BitField<3, 1>;
    constexpr uint32_t FH0_F0_CBC_Pos = 3;
    constexpr uint32_t FH0_F0_CBC_Msk = FH0_F0_CBC::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using FH0_SW_OST = BitField<4, 1>;
    constexpr uint32_t FH0_SW_OST_Pos = 4;
    constexpr uint32_t FH0_SW_OST_Msk = FH0_SW_OST::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using FH0_F2_OST = BitField<5, 1>;
    constexpr uint32_t FH0_F2_OST_Pos = 5;
    constexpr uint32_t FH0_F2_OST_Msk = FH0_F2_OST::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using FH0_F1_OST = BitField<6, 1>;
    constexpr uint32_t FH0_F1_OST_Pos = 6;
    constexpr uint32_t FH0_F1_OST_Msk = FH0_F1_OST::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using FH0_F0_OST = BitField<7, 1>;
    constexpr uint32_t FH0_F0_OST_Pos = 7;
    constexpr uint32_t FH0_F0_OST_Msk = FH0_F0_OST::mask;

    /// Position: 8, Width: 2
    /// Access: read-write
    using FH0_A_CBC_D = BitField<8, 2>;
    constexpr uint32_t FH0_A_CBC_D_Pos = 8;
    constexpr uint32_t FH0_A_CBC_D_Msk = FH0_A_CBC_D::mask;

    /// Position: 10, Width: 2
    /// Access: read-write
    using FH0_A_CBC_U = BitField<10, 2>;
    constexpr uint32_t FH0_A_CBC_U_Pos = 10;
    constexpr uint32_t FH0_A_CBC_U_Msk = FH0_A_CBC_U::mask;

    /// Position: 12, Width: 2
    /// Access: read-write
    using FH0_A_OST_D = BitField<12, 2>;
    constexpr uint32_t FH0_A_OST_D_Pos = 12;
    constexpr uint32_t FH0_A_OST_D_Msk = FH0_A_OST_D::mask;

    /// Position: 14, Width: 2
    /// Access: read-write
    using FH0_A_OST_U = BitField<14, 2>;
    constexpr uint32_t FH0_A_OST_U_Pos = 14;
    constexpr uint32_t FH0_A_OST_U_Msk = FH0_A_OST_U::mask;

    /// Position: 16, Width: 2
    /// Access: read-write
    using FH0_B_CBC_D = BitField<16, 2>;
    constexpr uint32_t FH0_B_CBC_D_Pos = 16;
    constexpr uint32_t FH0_B_CBC_D_Msk = FH0_B_CBC_D::mask;

    /// Position: 18, Width: 2
    /// Access: read-write
    using FH0_B_CBC_U = BitField<18, 2>;
    constexpr uint32_t FH0_B_CBC_U_Pos = 18;
    constexpr uint32_t FH0_B_CBC_U_Msk = FH0_B_CBC_U::mask;

    /// Position: 20, Width: 2
    /// Access: read-write
    using FH0_B_OST_D = BitField<20, 2>;
    constexpr uint32_t FH0_B_OST_D_Pos = 20;
    constexpr uint32_t FH0_B_OST_D_Msk = FH0_B_OST_D::mask;

    /// Position: 22, Width: 2
    /// Access: read-write
    using FH0_B_OST_U = BitField<22, 2>;
    constexpr uint32_t FH0_B_OST_U_Pos = 22;
    constexpr uint32_t FH0_B_OST_U_Msk = FH0_B_OST_U::mask;

}  // namespace fh0_cfg0

/// FH0_CFG1 - FH0_CFG1
namespace fh0_cfg1 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using FH0_CLR_OST = BitField<0, 1>;
    constexpr uint32_t FH0_CLR_OST_Pos = 0;
    constexpr uint32_t FH0_CLR_OST_Msk = FH0_CLR_OST::mask;

    /// Position: 1, Width: 2
    /// Access: read-write
    using FH0_CBCPULSE = BitField<1, 2>;
    constexpr uint32_t FH0_CBCPULSE_Pos = 1;
    constexpr uint32_t FH0_CBCPULSE_Msk = FH0_CBCPULSE::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using FH0_FORCE_CBC = BitField<3, 1>;
    constexpr uint32_t FH0_FORCE_CBC_Pos = 3;
    constexpr uint32_t FH0_FORCE_CBC_Msk = FH0_FORCE_CBC::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using FH0_FORCE_OST = BitField<4, 1>;
    constexpr uint32_t FH0_FORCE_OST_Pos = 4;
    constexpr uint32_t FH0_FORCE_OST_Msk = FH0_FORCE_OST::mask;

}  // namespace fh0_cfg1

/// FH0_STATUS - FH0_STATUS
namespace fh0_status {
    /// Position: 0, Width: 1
    /// Access: read-only
    using FH0_CBC_ON = BitField<0, 1>;
    constexpr uint32_t FH0_CBC_ON_Pos = 0;
    constexpr uint32_t FH0_CBC_ON_Msk = FH0_CBC_ON::mask;

    /// Position: 1, Width: 1
    /// Access: read-only
    using FH0_OST_ON = BitField<1, 1>;
    constexpr uint32_t FH0_OST_ON_Pos = 1;
    constexpr uint32_t FH0_OST_ON_Msk = FH0_OST_ON::mask;

}  // namespace fh0_status

/// GEN1_STMP_CFG - GEN1_STMP_CFG
namespace gen1_stmp_cfg {
    /// Position: 0, Width: 4
    /// Access: read-write
    using GEN1_A_UPMETHOD = BitField<0, 4>;
    constexpr uint32_t GEN1_A_UPMETHOD_Pos = 0;
    constexpr uint32_t GEN1_A_UPMETHOD_Msk = GEN1_A_UPMETHOD::mask;

    /// Position: 4, Width: 4
    /// Access: read-write
    using GEN1_B_UPMETHOD = BitField<4, 4>;
    constexpr uint32_t GEN1_B_UPMETHOD_Pos = 4;
    constexpr uint32_t GEN1_B_UPMETHOD_Msk = GEN1_B_UPMETHOD::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using GEN1_A_SHDW_FULL = BitField<8, 1>;
    constexpr uint32_t GEN1_A_SHDW_FULL_Pos = 8;
    constexpr uint32_t GEN1_A_SHDW_FULL_Msk = GEN1_A_SHDW_FULL::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using GEN1_B_SHDW_FULL = BitField<9, 1>;
    constexpr uint32_t GEN1_B_SHDW_FULL_Pos = 9;
    constexpr uint32_t GEN1_B_SHDW_FULL_Msk = GEN1_B_SHDW_FULL::mask;

}  // namespace gen1_stmp_cfg

/// GEN1_TSTMP_A - GEN1_TSTMP_A
namespace gen1_tstmp_a {
    /// Position: 0, Width: 16
    /// Access: read-write
    using GEN1_A = BitField<0, 16>;
    constexpr uint32_t GEN1_A_Pos = 0;
    constexpr uint32_t GEN1_A_Msk = GEN1_A::mask;

}  // namespace gen1_tstmp_a

/// GEN1_TSTMP_B - GEN1_TSTMP_B
namespace gen1_tstmp_b {
    /// Position: 0, Width: 16
    /// Access: read-write
    using GEN1_B = BitField<0, 16>;
    constexpr uint32_t GEN1_B_Pos = 0;
    constexpr uint32_t GEN1_B_Msk = GEN1_B::mask;

}  // namespace gen1_tstmp_b

/// GEN1_CFG0 - GEN1_CFG0
namespace gen1_cfg0 {
    /// Position: 0, Width: 4
    /// Access: read-write
    using GEN1_CFG_UPMETHOD = BitField<0, 4>;
    constexpr uint32_t GEN1_CFG_UPMETHOD_Pos = 0;
    constexpr uint32_t GEN1_CFG_UPMETHOD_Msk = GEN1_CFG_UPMETHOD::mask;

    /// Position: 4, Width: 3
    /// Access: read-write
    using GEN1_T0_SEL = BitField<4, 3>;
    constexpr uint32_t GEN1_T0_SEL_Pos = 4;
    constexpr uint32_t GEN1_T0_SEL_Msk = GEN1_T0_SEL::mask;

    /// Position: 7, Width: 3
    /// Access: read-write
    using GEN1_T1_SEL = BitField<7, 3>;
    constexpr uint32_t GEN1_T1_SEL_Pos = 7;
    constexpr uint32_t GEN1_T1_SEL_Msk = GEN1_T1_SEL::mask;

}  // namespace gen1_cfg0

/// GEN1_FORCE - GEN1_FORCE
namespace gen1_force {
    /// Position: 0, Width: 6
    /// Access: read-write
    using GEN1_CNTUFORCE_UPMETHOD = BitField<0, 6>;
    constexpr uint32_t GEN1_CNTUFORCE_UPMETHOD_Pos = 0;
    constexpr uint32_t GEN1_CNTUFORCE_UPMETHOD_Msk = GEN1_CNTUFORCE_UPMETHOD::mask;

    /// Position: 6, Width: 2
    /// Access: read-write
    using GEN1_A_CNTUFORCE_MODE = BitField<6, 2>;
    constexpr uint32_t GEN1_A_CNTUFORCE_MODE_Pos = 6;
    constexpr uint32_t GEN1_A_CNTUFORCE_MODE_Msk = GEN1_A_CNTUFORCE_MODE::mask;

    /// Position: 8, Width: 2
    /// Access: read-write
    using GEN1_B_CNTUFORCE_MODE = BitField<8, 2>;
    constexpr uint32_t GEN1_B_CNTUFORCE_MODE_Pos = 8;
    constexpr uint32_t GEN1_B_CNTUFORCE_MODE_Msk = GEN1_B_CNTUFORCE_MODE::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using GEN1_A_NCIFORCE = BitField<10, 1>;
    constexpr uint32_t GEN1_A_NCIFORCE_Pos = 10;
    constexpr uint32_t GEN1_A_NCIFORCE_Msk = GEN1_A_NCIFORCE::mask;

    /// Position: 11, Width: 2
    /// Access: read-write
    using GEN1_A_NCIFORCE_MODE = BitField<11, 2>;
    constexpr uint32_t GEN1_A_NCIFORCE_MODE_Pos = 11;
    constexpr uint32_t GEN1_A_NCIFORCE_MODE_Msk = GEN1_A_NCIFORCE_MODE::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using GEN1_B_NCIFORCE = BitField<13, 1>;
    constexpr uint32_t GEN1_B_NCIFORCE_Pos = 13;
    constexpr uint32_t GEN1_B_NCIFORCE_Msk = GEN1_B_NCIFORCE::mask;

    /// Position: 14, Width: 2
    /// Access: read-write
    using GEN1_B_NCIFORCE_MODE = BitField<14, 2>;
    constexpr uint32_t GEN1_B_NCIFORCE_MODE_Pos = 14;
    constexpr uint32_t GEN1_B_NCIFORCE_MODE_Msk = GEN1_B_NCIFORCE_MODE::mask;

}  // namespace gen1_force

/// GEN1_A - GEN1_A
namespace gen1_a {
    /// Position: 0, Width: 2
    /// Access: read-write
    using UTEZ = BitField<0, 2>;
    constexpr uint32_t UTEZ_Pos = 0;
    constexpr uint32_t UTEZ_Msk = UTEZ::mask;

    /// Position: 2, Width: 2
    /// Access: read-write
    using UTEP = BitField<2, 2>;
    constexpr uint32_t UTEP_Pos = 2;
    constexpr uint32_t UTEP_Msk = UTEP::mask;

    /// Position: 4, Width: 2
    /// Access: read-write
    using UTEA = BitField<4, 2>;
    constexpr uint32_t UTEA_Pos = 4;
    constexpr uint32_t UTEA_Msk = UTEA::mask;

    /// Position: 6, Width: 2
    /// Access: read-write
    using UTEB = BitField<6, 2>;
    constexpr uint32_t UTEB_Pos = 6;
    constexpr uint32_t UTEB_Msk = UTEB::mask;

    /// Position: 8, Width: 2
    /// Access: read-write
    using UT0 = BitField<8, 2>;
    constexpr uint32_t UT0_Pos = 8;
    constexpr uint32_t UT0_Msk = UT0::mask;

    /// Position: 10, Width: 2
    /// Access: read-write
    using UT1 = BitField<10, 2>;
    constexpr uint32_t UT1_Pos = 10;
    constexpr uint32_t UT1_Msk = UT1::mask;

    /// Position: 12, Width: 2
    /// Access: read-write
    using DTEZ = BitField<12, 2>;
    constexpr uint32_t DTEZ_Pos = 12;
    constexpr uint32_t DTEZ_Msk = DTEZ::mask;

    /// Position: 14, Width: 2
    /// Access: read-write
    using DTEP = BitField<14, 2>;
    constexpr uint32_t DTEP_Pos = 14;
    constexpr uint32_t DTEP_Msk = DTEP::mask;

    /// Position: 16, Width: 2
    /// Access: read-write
    using DTEA = BitField<16, 2>;
    constexpr uint32_t DTEA_Pos = 16;
    constexpr uint32_t DTEA_Msk = DTEA::mask;

    /// Position: 18, Width: 2
    /// Access: read-write
    using DTEB = BitField<18, 2>;
    constexpr uint32_t DTEB_Pos = 18;
    constexpr uint32_t DTEB_Msk = DTEB::mask;

    /// Position: 20, Width: 2
    /// Access: read-write
    using DT0 = BitField<20, 2>;
    constexpr uint32_t DT0_Pos = 20;
    constexpr uint32_t DT0_Msk = DT0::mask;

    /// Position: 22, Width: 2
    /// Access: read-write
    using DT1 = BitField<22, 2>;
    constexpr uint32_t DT1_Pos = 22;
    constexpr uint32_t DT1_Msk = DT1::mask;

}  // namespace gen1_a

/// GEN1_B - GEN1_B
namespace gen1_b {
    /// Position: 0, Width: 2
    /// Access: read-write
    using UTEZ = BitField<0, 2>;
    constexpr uint32_t UTEZ_Pos = 0;
    constexpr uint32_t UTEZ_Msk = UTEZ::mask;

    /// Position: 2, Width: 2
    /// Access: read-write
    using UTEP = BitField<2, 2>;
    constexpr uint32_t UTEP_Pos = 2;
    constexpr uint32_t UTEP_Msk = UTEP::mask;

    /// Position: 4, Width: 2
    /// Access: read-write
    using UTEA = BitField<4, 2>;
    constexpr uint32_t UTEA_Pos = 4;
    constexpr uint32_t UTEA_Msk = UTEA::mask;

    /// Position: 6, Width: 2
    /// Access: read-write
    using UTEB = BitField<6, 2>;
    constexpr uint32_t UTEB_Pos = 6;
    constexpr uint32_t UTEB_Msk = UTEB::mask;

    /// Position: 8, Width: 2
    /// Access: read-write
    using UT0 = BitField<8, 2>;
    constexpr uint32_t UT0_Pos = 8;
    constexpr uint32_t UT0_Msk = UT0::mask;

    /// Position: 10, Width: 2
    /// Access: read-write
    using UT1 = BitField<10, 2>;
    constexpr uint32_t UT1_Pos = 10;
    constexpr uint32_t UT1_Msk = UT1::mask;

    /// Position: 12, Width: 2
    /// Access: read-write
    using DTEZ = BitField<12, 2>;
    constexpr uint32_t DTEZ_Pos = 12;
    constexpr uint32_t DTEZ_Msk = DTEZ::mask;

    /// Position: 14, Width: 2
    /// Access: read-write
    using DTEP = BitField<14, 2>;
    constexpr uint32_t DTEP_Pos = 14;
    constexpr uint32_t DTEP_Msk = DTEP::mask;

    /// Position: 16, Width: 2
    /// Access: read-write
    using DTEA = BitField<16, 2>;
    constexpr uint32_t DTEA_Pos = 16;
    constexpr uint32_t DTEA_Msk = DTEA::mask;

    /// Position: 18, Width: 2
    /// Access: read-write
    using DTEB = BitField<18, 2>;
    constexpr uint32_t DTEB_Pos = 18;
    constexpr uint32_t DTEB_Msk = DTEB::mask;

    /// Position: 20, Width: 2
    /// Access: read-write
    using DT0 = BitField<20, 2>;
    constexpr uint32_t DT0_Pos = 20;
    constexpr uint32_t DT0_Msk = DT0::mask;

    /// Position: 22, Width: 2
    /// Access: read-write
    using DT1 = BitField<22, 2>;
    constexpr uint32_t DT1_Pos = 22;
    constexpr uint32_t DT1_Msk = DT1::mask;

}  // namespace gen1_b

/// DT1_CFG - DT1_CFG
namespace dt1_cfg {
    /// Position: 0, Width: 4
    /// Access: read-write
    using DT1_FED_UPMETHOD = BitField<0, 4>;
    constexpr uint32_t DT1_FED_UPMETHOD_Pos = 0;
    constexpr uint32_t DT1_FED_UPMETHOD_Msk = DT1_FED_UPMETHOD::mask;

    /// Position: 4, Width: 4
    /// Access: read-write
    using DT1_RED_UPMETHOD = BitField<4, 4>;
    constexpr uint32_t DT1_RED_UPMETHOD_Pos = 4;
    constexpr uint32_t DT1_RED_UPMETHOD_Msk = DT1_RED_UPMETHOD::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using DT1_DEB_MODE = BitField<8, 1>;
    constexpr uint32_t DT1_DEB_MODE_Pos = 8;
    constexpr uint32_t DT1_DEB_MODE_Msk = DT1_DEB_MODE::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using DT1_A_OUTSWAP = BitField<9, 1>;
    constexpr uint32_t DT1_A_OUTSWAP_Pos = 9;
    constexpr uint32_t DT1_A_OUTSWAP_Msk = DT1_A_OUTSWAP::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using DT1_B_OUTSWAP = BitField<10, 1>;
    constexpr uint32_t DT1_B_OUTSWAP_Pos = 10;
    constexpr uint32_t DT1_B_OUTSWAP_Msk = DT1_B_OUTSWAP::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using DT1_RED_INSEL = BitField<11, 1>;
    constexpr uint32_t DT1_RED_INSEL_Pos = 11;
    constexpr uint32_t DT1_RED_INSEL_Msk = DT1_RED_INSEL::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using DT1_FED_INSEL = BitField<12, 1>;
    constexpr uint32_t DT1_FED_INSEL_Pos = 12;
    constexpr uint32_t DT1_FED_INSEL_Msk = DT1_FED_INSEL::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using DT1_RED_OUTINVERT = BitField<13, 1>;
    constexpr uint32_t DT1_RED_OUTINVERT_Pos = 13;
    constexpr uint32_t DT1_RED_OUTINVERT_Msk = DT1_RED_OUTINVERT::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using DT1_FED_OUTINVERT = BitField<14, 1>;
    constexpr uint32_t DT1_FED_OUTINVERT_Pos = 14;
    constexpr uint32_t DT1_FED_OUTINVERT_Msk = DT1_FED_OUTINVERT::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using DT1_A_OUTBYPASS = BitField<15, 1>;
    constexpr uint32_t DT1_A_OUTBYPASS_Pos = 15;
    constexpr uint32_t DT1_A_OUTBYPASS_Msk = DT1_A_OUTBYPASS::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using DT1_B_OUTBYPASS = BitField<16, 1>;
    constexpr uint32_t DT1_B_OUTBYPASS_Pos = 16;
    constexpr uint32_t DT1_B_OUTBYPASS_Msk = DT1_B_OUTBYPASS::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using DT1_CLK_SEL = BitField<17, 1>;
    constexpr uint32_t DT1_CLK_SEL_Pos = 17;
    constexpr uint32_t DT1_CLK_SEL_Msk = DT1_CLK_SEL::mask;

}  // namespace dt1_cfg

/// DT1_FED_CFG - DT1_FED_CFG
namespace dt1_fed_cfg {
    /// Position: 0, Width: 16
    /// Access: read-write
    using DT1_FED = BitField<0, 16>;
    constexpr uint32_t DT1_FED_Pos = 0;
    constexpr uint32_t DT1_FED_Msk = DT1_FED::mask;

}  // namespace dt1_fed_cfg

/// DT1_RED_CFG - DT1_RED_CFG
namespace dt1_red_cfg {
    /// Position: 0, Width: 16
    /// Access: read-write
    using DT1_RED = BitField<0, 16>;
    constexpr uint32_t DT1_RED_Pos = 0;
    constexpr uint32_t DT1_RED_Msk = DT1_RED::mask;

}  // namespace dt1_red_cfg

/// CARRIER1_CFG - CARRIER1_CFG
namespace carrier1_cfg {
    /// Position: 0, Width: 1
    /// Access: read-write
    using CARRIER1_EN = BitField<0, 1>;
    constexpr uint32_t CARRIER1_EN_Pos = 0;
    constexpr uint32_t CARRIER1_EN_Msk = CARRIER1_EN::mask;

    /// Position: 1, Width: 4
    /// Access: read-write
    using CARRIER1_PRESCALE = BitField<1, 4>;
    constexpr uint32_t CARRIER1_PRESCALE_Pos = 1;
    constexpr uint32_t CARRIER1_PRESCALE_Msk = CARRIER1_PRESCALE::mask;

    /// Position: 5, Width: 3
    /// Access: read-write
    using CARRIER1_DUTY = BitField<5, 3>;
    constexpr uint32_t CARRIER1_DUTY_Pos = 5;
    constexpr uint32_t CARRIER1_DUTY_Msk = CARRIER1_DUTY::mask;

    /// Position: 8, Width: 4
    /// Access: read-write
    using CARRIER1_OSHTWTH = BitField<8, 4>;
    constexpr uint32_t CARRIER1_OSHTWTH_Pos = 8;
    constexpr uint32_t CARRIER1_OSHTWTH_Msk = CARRIER1_OSHTWTH::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using CARRIER1_OUT_INVERT = BitField<12, 1>;
    constexpr uint32_t CARRIER1_OUT_INVERT_Pos = 12;
    constexpr uint32_t CARRIER1_OUT_INVERT_Msk = CARRIER1_OUT_INVERT::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using CARRIER1_IN_INVERT = BitField<13, 1>;
    constexpr uint32_t CARRIER1_IN_INVERT_Pos = 13;
    constexpr uint32_t CARRIER1_IN_INVERT_Msk = CARRIER1_IN_INVERT::mask;

}  // namespace carrier1_cfg

/// FH1_CFG0 - FH1_CFG0
namespace fh1_cfg0 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using FH1_SW_CBC = BitField<0, 1>;
    constexpr uint32_t FH1_SW_CBC_Pos = 0;
    constexpr uint32_t FH1_SW_CBC_Msk = FH1_SW_CBC::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using FH1_F2_CBC = BitField<1, 1>;
    constexpr uint32_t FH1_F2_CBC_Pos = 1;
    constexpr uint32_t FH1_F2_CBC_Msk = FH1_F2_CBC::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using FH1_F1_CBC = BitField<2, 1>;
    constexpr uint32_t FH1_F1_CBC_Pos = 2;
    constexpr uint32_t FH1_F1_CBC_Msk = FH1_F1_CBC::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using FH1_F0_CBC = BitField<3, 1>;
    constexpr uint32_t FH1_F0_CBC_Pos = 3;
    constexpr uint32_t FH1_F0_CBC_Msk = FH1_F0_CBC::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using FH1_SW_OST = BitField<4, 1>;
    constexpr uint32_t FH1_SW_OST_Pos = 4;
    constexpr uint32_t FH1_SW_OST_Msk = FH1_SW_OST::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using FH1_F2_OST = BitField<5, 1>;
    constexpr uint32_t FH1_F2_OST_Pos = 5;
    constexpr uint32_t FH1_F2_OST_Msk = FH1_F2_OST::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using FH1_F1_OST = BitField<6, 1>;
    constexpr uint32_t FH1_F1_OST_Pos = 6;
    constexpr uint32_t FH1_F1_OST_Msk = FH1_F1_OST::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using FH1_F0_OST = BitField<7, 1>;
    constexpr uint32_t FH1_F0_OST_Pos = 7;
    constexpr uint32_t FH1_F0_OST_Msk = FH1_F0_OST::mask;

    /// Position: 8, Width: 2
    /// Access: read-write
    using FH1_A_CBC_D = BitField<8, 2>;
    constexpr uint32_t FH1_A_CBC_D_Pos = 8;
    constexpr uint32_t FH1_A_CBC_D_Msk = FH1_A_CBC_D::mask;

    /// Position: 10, Width: 2
    /// Access: read-write
    using FH1_A_CBC_U = BitField<10, 2>;
    constexpr uint32_t FH1_A_CBC_U_Pos = 10;
    constexpr uint32_t FH1_A_CBC_U_Msk = FH1_A_CBC_U::mask;

    /// Position: 12, Width: 2
    /// Access: read-write
    using FH1_A_OST_D = BitField<12, 2>;
    constexpr uint32_t FH1_A_OST_D_Pos = 12;
    constexpr uint32_t FH1_A_OST_D_Msk = FH1_A_OST_D::mask;

    /// Position: 14, Width: 2
    /// Access: read-write
    using FH1_A_OST_U = BitField<14, 2>;
    constexpr uint32_t FH1_A_OST_U_Pos = 14;
    constexpr uint32_t FH1_A_OST_U_Msk = FH1_A_OST_U::mask;

    /// Position: 16, Width: 2
    /// Access: read-write
    using FH1_B_CBC_D = BitField<16, 2>;
    constexpr uint32_t FH1_B_CBC_D_Pos = 16;
    constexpr uint32_t FH1_B_CBC_D_Msk = FH1_B_CBC_D::mask;

    /// Position: 18, Width: 2
    /// Access: read-write
    using FH1_B_CBC_U = BitField<18, 2>;
    constexpr uint32_t FH1_B_CBC_U_Pos = 18;
    constexpr uint32_t FH1_B_CBC_U_Msk = FH1_B_CBC_U::mask;

    /// Position: 20, Width: 2
    /// Access: read-write
    using FH1_B_OST_D = BitField<20, 2>;
    constexpr uint32_t FH1_B_OST_D_Pos = 20;
    constexpr uint32_t FH1_B_OST_D_Msk = FH1_B_OST_D::mask;

    /// Position: 22, Width: 2
    /// Access: read-write
    using FH1_B_OST_U = BitField<22, 2>;
    constexpr uint32_t FH1_B_OST_U_Pos = 22;
    constexpr uint32_t FH1_B_OST_U_Msk = FH1_B_OST_U::mask;

}  // namespace fh1_cfg0

/// FH1_CFG1 - FH1_CFG1
namespace fh1_cfg1 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using FH1_CLR_OST = BitField<0, 1>;
    constexpr uint32_t FH1_CLR_OST_Pos = 0;
    constexpr uint32_t FH1_CLR_OST_Msk = FH1_CLR_OST::mask;

    /// Position: 1, Width: 2
    /// Access: read-write
    using FH1_CBCPULSE = BitField<1, 2>;
    constexpr uint32_t FH1_CBCPULSE_Pos = 1;
    constexpr uint32_t FH1_CBCPULSE_Msk = FH1_CBCPULSE::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using FH1_FORCE_CBC = BitField<3, 1>;
    constexpr uint32_t FH1_FORCE_CBC_Pos = 3;
    constexpr uint32_t FH1_FORCE_CBC_Msk = FH1_FORCE_CBC::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using FH1_FORCE_OST = BitField<4, 1>;
    constexpr uint32_t FH1_FORCE_OST_Pos = 4;
    constexpr uint32_t FH1_FORCE_OST_Msk = FH1_FORCE_OST::mask;

}  // namespace fh1_cfg1

/// FH1_STATUS - FH1_STATUS
namespace fh1_status {
    /// Position: 0, Width: 1
    /// Access: read-only
    using FH1_CBC_ON = BitField<0, 1>;
    constexpr uint32_t FH1_CBC_ON_Pos = 0;
    constexpr uint32_t FH1_CBC_ON_Msk = FH1_CBC_ON::mask;

    /// Position: 1, Width: 1
    /// Access: read-only
    using FH1_OST_ON = BitField<1, 1>;
    constexpr uint32_t FH1_OST_ON_Pos = 1;
    constexpr uint32_t FH1_OST_ON_Msk = FH1_OST_ON::mask;

}  // namespace fh1_status

/// GEN2_STMP_CFG - GEN2_STMP_CFG
namespace gen2_stmp_cfg {
    /// Position: 0, Width: 4
    /// Access: read-write
    using GEN2_A_UPMETHOD = BitField<0, 4>;
    constexpr uint32_t GEN2_A_UPMETHOD_Pos = 0;
    constexpr uint32_t GEN2_A_UPMETHOD_Msk = GEN2_A_UPMETHOD::mask;

    /// Position: 4, Width: 4
    /// Access: read-write
    using GEN2_B_UPMETHOD = BitField<4, 4>;
    constexpr uint32_t GEN2_B_UPMETHOD_Pos = 4;
    constexpr uint32_t GEN2_B_UPMETHOD_Msk = GEN2_B_UPMETHOD::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using GEN2_A_SHDW_FULL = BitField<8, 1>;
    constexpr uint32_t GEN2_A_SHDW_FULL_Pos = 8;
    constexpr uint32_t GEN2_A_SHDW_FULL_Msk = GEN2_A_SHDW_FULL::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using GEN2_B_SHDW_FULL = BitField<9, 1>;
    constexpr uint32_t GEN2_B_SHDW_FULL_Pos = 9;
    constexpr uint32_t GEN2_B_SHDW_FULL_Msk = GEN2_B_SHDW_FULL::mask;

}  // namespace gen2_stmp_cfg

/// GEN2_TSTMP_A - GEN2_TSTMP_A
namespace gen2_tstmp_a {
    /// Position: 0, Width: 16
    /// Access: read-write
    using GEN2_A = BitField<0, 16>;
    constexpr uint32_t GEN2_A_Pos = 0;
    constexpr uint32_t GEN2_A_Msk = GEN2_A::mask;

}  // namespace gen2_tstmp_a

/// GEN2_TSTMP_B - GEN2_TSTMP_B
namespace gen2_tstmp_b {
    /// Position: 0, Width: 16
    /// Access: read-write
    using GEN2_B = BitField<0, 16>;
    constexpr uint32_t GEN2_B_Pos = 0;
    constexpr uint32_t GEN2_B_Msk = GEN2_B::mask;

}  // namespace gen2_tstmp_b

/// GEN2_CFG0 - GEN2_CFG0
namespace gen2_cfg0 {
    /// Position: 0, Width: 4
    /// Access: read-write
    using GEN2_CFG_UPMETHOD = BitField<0, 4>;
    constexpr uint32_t GEN2_CFG_UPMETHOD_Pos = 0;
    constexpr uint32_t GEN2_CFG_UPMETHOD_Msk = GEN2_CFG_UPMETHOD::mask;

    /// Position: 4, Width: 3
    /// Access: read-write
    using GEN2_T0_SEL = BitField<4, 3>;
    constexpr uint32_t GEN2_T0_SEL_Pos = 4;
    constexpr uint32_t GEN2_T0_SEL_Msk = GEN2_T0_SEL::mask;

    /// Position: 7, Width: 3
    /// Access: read-write
    using GEN2_T1_SEL = BitField<7, 3>;
    constexpr uint32_t GEN2_T1_SEL_Pos = 7;
    constexpr uint32_t GEN2_T1_SEL_Msk = GEN2_T1_SEL::mask;

}  // namespace gen2_cfg0

/// GEN2_FORCE - GEN2_FORCE
namespace gen2_force {
    /// Position: 0, Width: 6
    /// Access: read-write
    using GEN2_CNTUFORCE_UPMETHOD = BitField<0, 6>;
    constexpr uint32_t GEN2_CNTUFORCE_UPMETHOD_Pos = 0;
    constexpr uint32_t GEN2_CNTUFORCE_UPMETHOD_Msk = GEN2_CNTUFORCE_UPMETHOD::mask;

    /// Position: 6, Width: 2
    /// Access: read-write
    using GEN2_A_CNTUFORCE_MODE = BitField<6, 2>;
    constexpr uint32_t GEN2_A_CNTUFORCE_MODE_Pos = 6;
    constexpr uint32_t GEN2_A_CNTUFORCE_MODE_Msk = GEN2_A_CNTUFORCE_MODE::mask;

    /// Position: 8, Width: 2
    /// Access: read-write
    using GEN2_B_CNTUFORCE_MODE = BitField<8, 2>;
    constexpr uint32_t GEN2_B_CNTUFORCE_MODE_Pos = 8;
    constexpr uint32_t GEN2_B_CNTUFORCE_MODE_Msk = GEN2_B_CNTUFORCE_MODE::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using GEN2_A_NCIFORCE = BitField<10, 1>;
    constexpr uint32_t GEN2_A_NCIFORCE_Pos = 10;
    constexpr uint32_t GEN2_A_NCIFORCE_Msk = GEN2_A_NCIFORCE::mask;

    /// Position: 11, Width: 2
    /// Access: read-write
    using GEN2_A_NCIFORCE_MODE = BitField<11, 2>;
    constexpr uint32_t GEN2_A_NCIFORCE_MODE_Pos = 11;
    constexpr uint32_t GEN2_A_NCIFORCE_MODE_Msk = GEN2_A_NCIFORCE_MODE::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using GEN2_B_NCIFORCE = BitField<13, 1>;
    constexpr uint32_t GEN2_B_NCIFORCE_Pos = 13;
    constexpr uint32_t GEN2_B_NCIFORCE_Msk = GEN2_B_NCIFORCE::mask;

    /// Position: 14, Width: 2
    /// Access: read-write
    using GEN2_B_NCIFORCE_MODE = BitField<14, 2>;
    constexpr uint32_t GEN2_B_NCIFORCE_MODE_Pos = 14;
    constexpr uint32_t GEN2_B_NCIFORCE_MODE_Msk = GEN2_B_NCIFORCE_MODE::mask;

}  // namespace gen2_force

/// GEN2_A - GEN2_A
namespace gen2_a {
    /// Position: 0, Width: 2
    /// Access: read-write
    using UTEZ = BitField<0, 2>;
    constexpr uint32_t UTEZ_Pos = 0;
    constexpr uint32_t UTEZ_Msk = UTEZ::mask;

    /// Position: 2, Width: 2
    /// Access: read-write
    using UTEP = BitField<2, 2>;
    constexpr uint32_t UTEP_Pos = 2;
    constexpr uint32_t UTEP_Msk = UTEP::mask;

    /// Position: 4, Width: 2
    /// Access: read-write
    using UTEA = BitField<4, 2>;
    constexpr uint32_t UTEA_Pos = 4;
    constexpr uint32_t UTEA_Msk = UTEA::mask;

    /// Position: 6, Width: 2
    /// Access: read-write
    using UTEB = BitField<6, 2>;
    constexpr uint32_t UTEB_Pos = 6;
    constexpr uint32_t UTEB_Msk = UTEB::mask;

    /// Position: 8, Width: 2
    /// Access: read-write
    using UT0 = BitField<8, 2>;
    constexpr uint32_t UT0_Pos = 8;
    constexpr uint32_t UT0_Msk = UT0::mask;

    /// Position: 10, Width: 2
    /// Access: read-write
    using UT1 = BitField<10, 2>;
    constexpr uint32_t UT1_Pos = 10;
    constexpr uint32_t UT1_Msk = UT1::mask;

    /// Position: 12, Width: 2
    /// Access: read-write
    using DTEZ = BitField<12, 2>;
    constexpr uint32_t DTEZ_Pos = 12;
    constexpr uint32_t DTEZ_Msk = DTEZ::mask;

    /// Position: 14, Width: 2
    /// Access: read-write
    using DTEP = BitField<14, 2>;
    constexpr uint32_t DTEP_Pos = 14;
    constexpr uint32_t DTEP_Msk = DTEP::mask;

    /// Position: 16, Width: 2
    /// Access: read-write
    using DTEA = BitField<16, 2>;
    constexpr uint32_t DTEA_Pos = 16;
    constexpr uint32_t DTEA_Msk = DTEA::mask;

    /// Position: 18, Width: 2
    /// Access: read-write
    using DTEB = BitField<18, 2>;
    constexpr uint32_t DTEB_Pos = 18;
    constexpr uint32_t DTEB_Msk = DTEB::mask;

    /// Position: 20, Width: 2
    /// Access: read-write
    using DT0 = BitField<20, 2>;
    constexpr uint32_t DT0_Pos = 20;
    constexpr uint32_t DT0_Msk = DT0::mask;

    /// Position: 22, Width: 2
    /// Access: read-write
    using DT1 = BitField<22, 2>;
    constexpr uint32_t DT1_Pos = 22;
    constexpr uint32_t DT1_Msk = DT1::mask;

}  // namespace gen2_a

/// GEN2_B - GEN2_B
namespace gen2_b {
    /// Position: 0, Width: 2
    /// Access: read-write
    using UTEZ = BitField<0, 2>;
    constexpr uint32_t UTEZ_Pos = 0;
    constexpr uint32_t UTEZ_Msk = UTEZ::mask;

    /// Position: 2, Width: 2
    /// Access: read-write
    using UTEP = BitField<2, 2>;
    constexpr uint32_t UTEP_Pos = 2;
    constexpr uint32_t UTEP_Msk = UTEP::mask;

    /// Position: 4, Width: 2
    /// Access: read-write
    using UTEA = BitField<4, 2>;
    constexpr uint32_t UTEA_Pos = 4;
    constexpr uint32_t UTEA_Msk = UTEA::mask;

    /// Position: 6, Width: 2
    /// Access: read-write
    using UTEB = BitField<6, 2>;
    constexpr uint32_t UTEB_Pos = 6;
    constexpr uint32_t UTEB_Msk = UTEB::mask;

    /// Position: 8, Width: 2
    /// Access: read-write
    using UT0 = BitField<8, 2>;
    constexpr uint32_t UT0_Pos = 8;
    constexpr uint32_t UT0_Msk = UT0::mask;

    /// Position: 10, Width: 2
    /// Access: read-write
    using UT1 = BitField<10, 2>;
    constexpr uint32_t UT1_Pos = 10;
    constexpr uint32_t UT1_Msk = UT1::mask;

    /// Position: 12, Width: 2
    /// Access: read-write
    using DTEZ = BitField<12, 2>;
    constexpr uint32_t DTEZ_Pos = 12;
    constexpr uint32_t DTEZ_Msk = DTEZ::mask;

    /// Position: 14, Width: 2
    /// Access: read-write
    using DTEP = BitField<14, 2>;
    constexpr uint32_t DTEP_Pos = 14;
    constexpr uint32_t DTEP_Msk = DTEP::mask;

    /// Position: 16, Width: 2
    /// Access: read-write
    using DTEA = BitField<16, 2>;
    constexpr uint32_t DTEA_Pos = 16;
    constexpr uint32_t DTEA_Msk = DTEA::mask;

    /// Position: 18, Width: 2
    /// Access: read-write
    using DTEB = BitField<18, 2>;
    constexpr uint32_t DTEB_Pos = 18;
    constexpr uint32_t DTEB_Msk = DTEB::mask;

    /// Position: 20, Width: 2
    /// Access: read-write
    using DT0 = BitField<20, 2>;
    constexpr uint32_t DT0_Pos = 20;
    constexpr uint32_t DT0_Msk = DT0::mask;

    /// Position: 22, Width: 2
    /// Access: read-write
    using DT1 = BitField<22, 2>;
    constexpr uint32_t DT1_Pos = 22;
    constexpr uint32_t DT1_Msk = DT1::mask;

}  // namespace gen2_b

/// DT2_CFG - DT2_CFG
namespace dt2_cfg {
    /// Position: 0, Width: 4
    /// Access: read-write
    using DT2_FED_UPMETHOD = BitField<0, 4>;
    constexpr uint32_t DT2_FED_UPMETHOD_Pos = 0;
    constexpr uint32_t DT2_FED_UPMETHOD_Msk = DT2_FED_UPMETHOD::mask;

    /// Position: 4, Width: 4
    /// Access: read-write
    using DT2_RED_UPMETHOD = BitField<4, 4>;
    constexpr uint32_t DT2_RED_UPMETHOD_Pos = 4;
    constexpr uint32_t DT2_RED_UPMETHOD_Msk = DT2_RED_UPMETHOD::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using DT2_DEB_MODE = BitField<8, 1>;
    constexpr uint32_t DT2_DEB_MODE_Pos = 8;
    constexpr uint32_t DT2_DEB_MODE_Msk = DT2_DEB_MODE::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using DT2_A_OUTSWAP = BitField<9, 1>;
    constexpr uint32_t DT2_A_OUTSWAP_Pos = 9;
    constexpr uint32_t DT2_A_OUTSWAP_Msk = DT2_A_OUTSWAP::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using DT2_B_OUTSWAP = BitField<10, 1>;
    constexpr uint32_t DT2_B_OUTSWAP_Pos = 10;
    constexpr uint32_t DT2_B_OUTSWAP_Msk = DT2_B_OUTSWAP::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using DT2_RED_INSEL = BitField<11, 1>;
    constexpr uint32_t DT2_RED_INSEL_Pos = 11;
    constexpr uint32_t DT2_RED_INSEL_Msk = DT2_RED_INSEL::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using DT2_FED_INSEL = BitField<12, 1>;
    constexpr uint32_t DT2_FED_INSEL_Pos = 12;
    constexpr uint32_t DT2_FED_INSEL_Msk = DT2_FED_INSEL::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using DT2_RED_OUTINVERT = BitField<13, 1>;
    constexpr uint32_t DT2_RED_OUTINVERT_Pos = 13;
    constexpr uint32_t DT2_RED_OUTINVERT_Msk = DT2_RED_OUTINVERT::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using DT2_FED_OUTINVERT = BitField<14, 1>;
    constexpr uint32_t DT2_FED_OUTINVERT_Pos = 14;
    constexpr uint32_t DT2_FED_OUTINVERT_Msk = DT2_FED_OUTINVERT::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using DT2_A_OUTBYPASS = BitField<15, 1>;
    constexpr uint32_t DT2_A_OUTBYPASS_Pos = 15;
    constexpr uint32_t DT2_A_OUTBYPASS_Msk = DT2_A_OUTBYPASS::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using DT2_B_OUTBYPASS = BitField<16, 1>;
    constexpr uint32_t DT2_B_OUTBYPASS_Pos = 16;
    constexpr uint32_t DT2_B_OUTBYPASS_Msk = DT2_B_OUTBYPASS::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using DT2_CLK_SEL = BitField<17, 1>;
    constexpr uint32_t DT2_CLK_SEL_Pos = 17;
    constexpr uint32_t DT2_CLK_SEL_Msk = DT2_CLK_SEL::mask;

}  // namespace dt2_cfg

/// DT2_FED_CFG - DT2_FED_CFG
namespace dt2_fed_cfg {
    /// Position: 0, Width: 16
    /// Access: read-write
    using DT2_FED = BitField<0, 16>;
    constexpr uint32_t DT2_FED_Pos = 0;
    constexpr uint32_t DT2_FED_Msk = DT2_FED::mask;

}  // namespace dt2_fed_cfg

/// DT2_RED_CFG - DT2_RED_CFG
namespace dt2_red_cfg {
    /// Position: 0, Width: 16
    /// Access: read-write
    using DT2_RED = BitField<0, 16>;
    constexpr uint32_t DT2_RED_Pos = 0;
    constexpr uint32_t DT2_RED_Msk = DT2_RED::mask;

}  // namespace dt2_red_cfg

/// CARRIER2_CFG - CARRIER2_CFG
namespace carrier2_cfg {
    /// Position: 0, Width: 1
    /// Access: read-write
    using CARRIER2_EN = BitField<0, 1>;
    constexpr uint32_t CARRIER2_EN_Pos = 0;
    constexpr uint32_t CARRIER2_EN_Msk = CARRIER2_EN::mask;

    /// Position: 1, Width: 4
    /// Access: read-write
    using CARRIER2_PRESCALE = BitField<1, 4>;
    constexpr uint32_t CARRIER2_PRESCALE_Pos = 1;
    constexpr uint32_t CARRIER2_PRESCALE_Msk = CARRIER2_PRESCALE::mask;

    /// Position: 5, Width: 3
    /// Access: read-write
    using CARRIER2_DUTY = BitField<5, 3>;
    constexpr uint32_t CARRIER2_DUTY_Pos = 5;
    constexpr uint32_t CARRIER2_DUTY_Msk = CARRIER2_DUTY::mask;

    /// Position: 8, Width: 4
    /// Access: read-write
    using CARRIER2_OSHTWTH = BitField<8, 4>;
    constexpr uint32_t CARRIER2_OSHTWTH_Pos = 8;
    constexpr uint32_t CARRIER2_OSHTWTH_Msk = CARRIER2_OSHTWTH::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using CARRIER2_OUT_INVERT = BitField<12, 1>;
    constexpr uint32_t CARRIER2_OUT_INVERT_Pos = 12;
    constexpr uint32_t CARRIER2_OUT_INVERT_Msk = CARRIER2_OUT_INVERT::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using CARRIER2_IN_INVERT = BitField<13, 1>;
    constexpr uint32_t CARRIER2_IN_INVERT_Pos = 13;
    constexpr uint32_t CARRIER2_IN_INVERT_Msk = CARRIER2_IN_INVERT::mask;

}  // namespace carrier2_cfg

/// FH2_CFG0 - FH2_CFG0
namespace fh2_cfg0 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using FH2_SW_CBC = BitField<0, 1>;
    constexpr uint32_t FH2_SW_CBC_Pos = 0;
    constexpr uint32_t FH2_SW_CBC_Msk = FH2_SW_CBC::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using FH2_F2_CBC = BitField<1, 1>;
    constexpr uint32_t FH2_F2_CBC_Pos = 1;
    constexpr uint32_t FH2_F2_CBC_Msk = FH2_F2_CBC::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using FH2_F1_CBC = BitField<2, 1>;
    constexpr uint32_t FH2_F1_CBC_Pos = 2;
    constexpr uint32_t FH2_F1_CBC_Msk = FH2_F1_CBC::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using FH2_F0_CBC = BitField<3, 1>;
    constexpr uint32_t FH2_F0_CBC_Pos = 3;
    constexpr uint32_t FH2_F0_CBC_Msk = FH2_F0_CBC::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using FH2_SW_OST = BitField<4, 1>;
    constexpr uint32_t FH2_SW_OST_Pos = 4;
    constexpr uint32_t FH2_SW_OST_Msk = FH2_SW_OST::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using FH2_F2_OST = BitField<5, 1>;
    constexpr uint32_t FH2_F2_OST_Pos = 5;
    constexpr uint32_t FH2_F2_OST_Msk = FH2_F2_OST::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using FH2_F1_OST = BitField<6, 1>;
    constexpr uint32_t FH2_F1_OST_Pos = 6;
    constexpr uint32_t FH2_F1_OST_Msk = FH2_F1_OST::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using FH2_F0_OST = BitField<7, 1>;
    constexpr uint32_t FH2_F0_OST_Pos = 7;
    constexpr uint32_t FH2_F0_OST_Msk = FH2_F0_OST::mask;

    /// Position: 8, Width: 2
    /// Access: read-write
    using FH2_A_CBC_D = BitField<8, 2>;
    constexpr uint32_t FH2_A_CBC_D_Pos = 8;
    constexpr uint32_t FH2_A_CBC_D_Msk = FH2_A_CBC_D::mask;

    /// Position: 10, Width: 2
    /// Access: read-write
    using FH2_A_CBC_U = BitField<10, 2>;
    constexpr uint32_t FH2_A_CBC_U_Pos = 10;
    constexpr uint32_t FH2_A_CBC_U_Msk = FH2_A_CBC_U::mask;

    /// Position: 12, Width: 2
    /// Access: read-write
    using FH2_A_OST_D = BitField<12, 2>;
    constexpr uint32_t FH2_A_OST_D_Pos = 12;
    constexpr uint32_t FH2_A_OST_D_Msk = FH2_A_OST_D::mask;

    /// Position: 14, Width: 2
    /// Access: read-write
    using FH2_A_OST_U = BitField<14, 2>;
    constexpr uint32_t FH2_A_OST_U_Pos = 14;
    constexpr uint32_t FH2_A_OST_U_Msk = FH2_A_OST_U::mask;

    /// Position: 16, Width: 2
    /// Access: read-write
    using FH2_B_CBC_D = BitField<16, 2>;
    constexpr uint32_t FH2_B_CBC_D_Pos = 16;
    constexpr uint32_t FH2_B_CBC_D_Msk = FH2_B_CBC_D::mask;

    /// Position: 18, Width: 2
    /// Access: read-write
    using FH2_B_CBC_U = BitField<18, 2>;
    constexpr uint32_t FH2_B_CBC_U_Pos = 18;
    constexpr uint32_t FH2_B_CBC_U_Msk = FH2_B_CBC_U::mask;

    /// Position: 20, Width: 2
    /// Access: read-write
    using FH2_B_OST_D = BitField<20, 2>;
    constexpr uint32_t FH2_B_OST_D_Pos = 20;
    constexpr uint32_t FH2_B_OST_D_Msk = FH2_B_OST_D::mask;

    /// Position: 22, Width: 2
    /// Access: read-write
    using FH2_B_OST_U = BitField<22, 2>;
    constexpr uint32_t FH2_B_OST_U_Pos = 22;
    constexpr uint32_t FH2_B_OST_U_Msk = FH2_B_OST_U::mask;

}  // namespace fh2_cfg0

/// FH2_CFG1 - FH2_CFG1
namespace fh2_cfg1 {
    /// Position: 0, Width: 1
    /// Access: read-write
    using FH2_CLR_OST = BitField<0, 1>;
    constexpr uint32_t FH2_CLR_OST_Pos = 0;
    constexpr uint32_t FH2_CLR_OST_Msk = FH2_CLR_OST::mask;

    /// Position: 1, Width: 2
    /// Access: read-write
    using FH2_CBCPULSE = BitField<1, 2>;
    constexpr uint32_t FH2_CBCPULSE_Pos = 1;
    constexpr uint32_t FH2_CBCPULSE_Msk = FH2_CBCPULSE::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using FH2_FORCE_CBC = BitField<3, 1>;
    constexpr uint32_t FH2_FORCE_CBC_Pos = 3;
    constexpr uint32_t FH2_FORCE_CBC_Msk = FH2_FORCE_CBC::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using FH2_FORCE_OST = BitField<4, 1>;
    constexpr uint32_t FH2_FORCE_OST_Pos = 4;
    constexpr uint32_t FH2_FORCE_OST_Msk = FH2_FORCE_OST::mask;

}  // namespace fh2_cfg1

/// FH2_STATUS - FH2_STATUS
namespace fh2_status {
    /// Position: 0, Width: 1
    /// Access: read-only
    using FH2_CBC_ON = BitField<0, 1>;
    constexpr uint32_t FH2_CBC_ON_Pos = 0;
    constexpr uint32_t FH2_CBC_ON_Msk = FH2_CBC_ON::mask;

    /// Position: 1, Width: 1
    /// Access: read-only
    using FH2_OST_ON = BitField<1, 1>;
    constexpr uint32_t FH2_OST_ON_Pos = 1;
    constexpr uint32_t FH2_OST_ON_Msk = FH2_OST_ON::mask;

}  // namespace fh2_status

/// FAULT_DETECT - FAULT_DETECT
namespace fault_detect {
    /// Position: 0, Width: 1
    /// Access: read-write
    using F0_EN = BitField<0, 1>;
    constexpr uint32_t F0_EN_Pos = 0;
    constexpr uint32_t F0_EN_Msk = F0_EN::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using F1_EN = BitField<1, 1>;
    constexpr uint32_t F1_EN_Pos = 1;
    constexpr uint32_t F1_EN_Msk = F1_EN::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using F2_EN = BitField<2, 1>;
    constexpr uint32_t F2_EN_Pos = 2;
    constexpr uint32_t F2_EN_Msk = F2_EN::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using F0_POLE = BitField<3, 1>;
    constexpr uint32_t F0_POLE_Pos = 3;
    constexpr uint32_t F0_POLE_Msk = F0_POLE::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using F1_POLE = BitField<4, 1>;
    constexpr uint32_t F1_POLE_Pos = 4;
    constexpr uint32_t F1_POLE_Msk = F1_POLE::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using F2_POLE = BitField<5, 1>;
    constexpr uint32_t F2_POLE_Pos = 5;
    constexpr uint32_t F2_POLE_Msk = F2_POLE::mask;

    /// Position: 6, Width: 1
    /// Access: read-only
    using EVENT_F0 = BitField<6, 1>;
    constexpr uint32_t EVENT_F0_Pos = 6;
    constexpr uint32_t EVENT_F0_Msk = EVENT_F0::mask;

    /// Position: 7, Width: 1
    /// Access: read-only
    using EVENT_F1 = BitField<7, 1>;
    constexpr uint32_t EVENT_F1_Pos = 7;
    constexpr uint32_t EVENT_F1_Msk = EVENT_F1::mask;

    /// Position: 8, Width: 1
    /// Access: read-only
    using EVENT_F2 = BitField<8, 1>;
    constexpr uint32_t EVENT_F2_Pos = 8;
    constexpr uint32_t EVENT_F2_Msk = EVENT_F2::mask;

}  // namespace fault_detect

/// CAP_TIMER_CFG - CAP_TIMER_CFG
namespace cap_timer_cfg {
    /// Position: 0, Width: 1
    /// Access: read-write
    using CAP_TIMER_EN = BitField<0, 1>;
    constexpr uint32_t CAP_TIMER_EN_Pos = 0;
    constexpr uint32_t CAP_TIMER_EN_Msk = CAP_TIMER_EN::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using CAP_SYNCI_EN = BitField<1, 1>;
    constexpr uint32_t CAP_SYNCI_EN_Pos = 1;
    constexpr uint32_t CAP_SYNCI_EN_Msk = CAP_SYNCI_EN::mask;

    /// Position: 2, Width: 3
    /// Access: read-write
    using CAP_SYNCI_SEL = BitField<2, 3>;
    constexpr uint32_t CAP_SYNCI_SEL_Pos = 2;
    constexpr uint32_t CAP_SYNCI_SEL_Msk = CAP_SYNCI_SEL::mask;

    /// Position: 5, Width: 1
    /// Access: write-only
    using CAP_SYNC_SW = BitField<5, 1>;
    constexpr uint32_t CAP_SYNC_SW_Pos = 5;
    constexpr uint32_t CAP_SYNC_SW_Msk = CAP_SYNC_SW::mask;

}  // namespace cap_timer_cfg

/// CAP_TIMER_PHASE - CAP_TIMER_PHASE
namespace cap_timer_phase {
    /// Position: 0, Width: 32
    /// Access: read-write
    using CAP_TIMER_PHASE = BitField<0, 32>;
    constexpr uint32_t CAP_TIMER_PHASE_Pos = 0;
    constexpr uint32_t CAP_TIMER_PHASE_Msk = CAP_TIMER_PHASE::mask;

}  // namespace cap_timer_phase

/// CAP_CH0_CFG - CAP_CH0_CFG
namespace cap_ch0_cfg {
    /// Position: 0, Width: 1
    /// Access: read-write
    using CAP0_EN = BitField<0, 1>;
    constexpr uint32_t CAP0_EN_Pos = 0;
    constexpr uint32_t CAP0_EN_Msk = CAP0_EN::mask;

    /// Position: 1, Width: 2
    /// Access: read-write
    using CAP0_MODE = BitField<1, 2>;
    constexpr uint32_t CAP0_MODE_Pos = 1;
    constexpr uint32_t CAP0_MODE_Msk = CAP0_MODE::mask;

    /// Position: 3, Width: 8
    /// Access: read-write
    using CAP0_PRESCALE = BitField<3, 8>;
    constexpr uint32_t CAP0_PRESCALE_Pos = 3;
    constexpr uint32_t CAP0_PRESCALE_Msk = CAP0_PRESCALE::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using CAP0_IN_INVERT = BitField<11, 1>;
    constexpr uint32_t CAP0_IN_INVERT_Pos = 11;
    constexpr uint32_t CAP0_IN_INVERT_Msk = CAP0_IN_INVERT::mask;

    /// Position: 12, Width: 1
    /// Access: write-only
    using CAP0_SW = BitField<12, 1>;
    constexpr uint32_t CAP0_SW_Pos = 12;
    constexpr uint32_t CAP0_SW_Msk = CAP0_SW::mask;

}  // namespace cap_ch0_cfg

/// CAP_CH1_CFG - CAP_CH1_CFG
namespace cap_ch1_cfg {
    /// Position: 0, Width: 1
    /// Access: read-write
    using CAP1_EN = BitField<0, 1>;
    constexpr uint32_t CAP1_EN_Pos = 0;
    constexpr uint32_t CAP1_EN_Msk = CAP1_EN::mask;

    /// Position: 1, Width: 2
    /// Access: read-write
    using CAP1_MODE = BitField<1, 2>;
    constexpr uint32_t CAP1_MODE_Pos = 1;
    constexpr uint32_t CAP1_MODE_Msk = CAP1_MODE::mask;

    /// Position: 3, Width: 8
    /// Access: read-write
    using CAP1_PRESCALE = BitField<3, 8>;
    constexpr uint32_t CAP1_PRESCALE_Pos = 3;
    constexpr uint32_t CAP1_PRESCALE_Msk = CAP1_PRESCALE::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using CAP1_IN_INVERT = BitField<11, 1>;
    constexpr uint32_t CAP1_IN_INVERT_Pos = 11;
    constexpr uint32_t CAP1_IN_INVERT_Msk = CAP1_IN_INVERT::mask;

    /// Position: 12, Width: 1
    /// Access: write-only
    using CAP1_SW = BitField<12, 1>;
    constexpr uint32_t CAP1_SW_Pos = 12;
    constexpr uint32_t CAP1_SW_Msk = CAP1_SW::mask;

}  // namespace cap_ch1_cfg

/// CAP_CH2_CFG - CAP_CH2_CFG
namespace cap_ch2_cfg {
    /// Position: 0, Width: 1
    /// Access: read-write
    using CAP2_EN = BitField<0, 1>;
    constexpr uint32_t CAP2_EN_Pos = 0;
    constexpr uint32_t CAP2_EN_Msk = CAP2_EN::mask;

    /// Position: 1, Width: 2
    /// Access: read-write
    using CAP2_MODE = BitField<1, 2>;
    constexpr uint32_t CAP2_MODE_Pos = 1;
    constexpr uint32_t CAP2_MODE_Msk = CAP2_MODE::mask;

    /// Position: 3, Width: 8
    /// Access: read-write
    using CAP2_PRESCALE = BitField<3, 8>;
    constexpr uint32_t CAP2_PRESCALE_Pos = 3;
    constexpr uint32_t CAP2_PRESCALE_Msk = CAP2_PRESCALE::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using CAP2_IN_INVERT = BitField<11, 1>;
    constexpr uint32_t CAP2_IN_INVERT_Pos = 11;
    constexpr uint32_t CAP2_IN_INVERT_Msk = CAP2_IN_INVERT::mask;

    /// Position: 12, Width: 1
    /// Access: write-only
    using CAP2_SW = BitField<12, 1>;
    constexpr uint32_t CAP2_SW_Pos = 12;
    constexpr uint32_t CAP2_SW_Msk = CAP2_SW::mask;

}  // namespace cap_ch2_cfg

/// CAP_CH0 - CAP_CH0
namespace cap_ch0 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using CAP0_VALUE = BitField<0, 32>;
    constexpr uint32_t CAP0_VALUE_Pos = 0;
    constexpr uint32_t CAP0_VALUE_Msk = CAP0_VALUE::mask;

}  // namespace cap_ch0

/// CAP_CH1 - CAP_CH1
namespace cap_ch1 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using CAP1_VALUE = BitField<0, 32>;
    constexpr uint32_t CAP1_VALUE_Pos = 0;
    constexpr uint32_t CAP1_VALUE_Msk = CAP1_VALUE::mask;

}  // namespace cap_ch1

/// CAP_CH2 - CAP_CH2
namespace cap_ch2 {
    /// Position: 0, Width: 32
    /// Access: read-only
    using CAP2_VALUE = BitField<0, 32>;
    constexpr uint32_t CAP2_VALUE_Pos = 0;
    constexpr uint32_t CAP2_VALUE_Msk = CAP2_VALUE::mask;

}  // namespace cap_ch2

/// CAP_STATUS - CAP_STATUS
namespace cap_status {
    /// Position: 0, Width: 1
    /// Access: read-only
    using CAP0_EDGE = BitField<0, 1>;
    constexpr uint32_t CAP0_EDGE_Pos = 0;
    constexpr uint32_t CAP0_EDGE_Msk = CAP0_EDGE::mask;

    /// Position: 1, Width: 1
    /// Access: read-only
    using CAP1_EDGE = BitField<1, 1>;
    constexpr uint32_t CAP1_EDGE_Pos = 1;
    constexpr uint32_t CAP1_EDGE_Msk = CAP1_EDGE::mask;

    /// Position: 2, Width: 1
    /// Access: read-only
    using CAP2_EDGE = BitField<2, 1>;
    constexpr uint32_t CAP2_EDGE_Pos = 2;
    constexpr uint32_t CAP2_EDGE_Msk = CAP2_EDGE::mask;

}  // namespace cap_status

/// UPDATE_CFG - UPDATE_CFG
namespace update_cfg {
    /// Position: 0, Width: 1
    /// Access: read-write
    using GLOBAL_UP_EN = BitField<0, 1>;
    constexpr uint32_t GLOBAL_UP_EN_Pos = 0;
    constexpr uint32_t GLOBAL_UP_EN_Msk = GLOBAL_UP_EN::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using GLOBAL_FORCE_UP = BitField<1, 1>;
    constexpr uint32_t GLOBAL_FORCE_UP_Pos = 1;
    constexpr uint32_t GLOBAL_FORCE_UP_Msk = GLOBAL_FORCE_UP::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using OP0_UP_EN = BitField<2, 1>;
    constexpr uint32_t OP0_UP_EN_Pos = 2;
    constexpr uint32_t OP0_UP_EN_Msk = OP0_UP_EN::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using OP0_FORCE_UP = BitField<3, 1>;
    constexpr uint32_t OP0_FORCE_UP_Pos = 3;
    constexpr uint32_t OP0_FORCE_UP_Msk = OP0_FORCE_UP::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using OP1_UP_EN = BitField<4, 1>;
    constexpr uint32_t OP1_UP_EN_Pos = 4;
    constexpr uint32_t OP1_UP_EN_Msk = OP1_UP_EN::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using OP1_FORCE_UP = BitField<5, 1>;
    constexpr uint32_t OP1_FORCE_UP_Pos = 5;
    constexpr uint32_t OP1_FORCE_UP_Msk = OP1_FORCE_UP::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using OP2_UP_EN = BitField<6, 1>;
    constexpr uint32_t OP2_UP_EN_Pos = 6;
    constexpr uint32_t OP2_UP_EN_Msk = OP2_UP_EN::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using OP2_FORCE_UP = BitField<7, 1>;
    constexpr uint32_t OP2_FORCE_UP_Pos = 7;
    constexpr uint32_t OP2_FORCE_UP_Msk = OP2_FORCE_UP::mask;

}  // namespace update_cfg

/// INT_ENA - INT_ENA
namespace int_ena {
    /// Position: 0, Width: 1
    /// Access: read-write
    using TIMER0_STOP_INT_ENA = BitField<0, 1>;
    constexpr uint32_t TIMER0_STOP_INT_ENA_Pos = 0;
    constexpr uint32_t TIMER0_STOP_INT_ENA_Msk = TIMER0_STOP_INT_ENA::mask;

    /// Position: 1, Width: 1
    /// Access: read-write
    using TIMER1_STOP_INT_ENA = BitField<1, 1>;
    constexpr uint32_t TIMER1_STOP_INT_ENA_Pos = 1;
    constexpr uint32_t TIMER1_STOP_INT_ENA_Msk = TIMER1_STOP_INT_ENA::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using TIMER2_STOP_INT_ENA = BitField<2, 1>;
    constexpr uint32_t TIMER2_STOP_INT_ENA_Pos = 2;
    constexpr uint32_t TIMER2_STOP_INT_ENA_Msk = TIMER2_STOP_INT_ENA::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using TIMER0_TEZ_INT_ENA = BitField<3, 1>;
    constexpr uint32_t TIMER0_TEZ_INT_ENA_Pos = 3;
    constexpr uint32_t TIMER0_TEZ_INT_ENA_Msk = TIMER0_TEZ_INT_ENA::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using TIMER1_TEZ_INT_ENA = BitField<4, 1>;
    constexpr uint32_t TIMER1_TEZ_INT_ENA_Pos = 4;
    constexpr uint32_t TIMER1_TEZ_INT_ENA_Msk = TIMER1_TEZ_INT_ENA::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using TIMER2_TEZ_INT_ENA = BitField<5, 1>;
    constexpr uint32_t TIMER2_TEZ_INT_ENA_Pos = 5;
    constexpr uint32_t TIMER2_TEZ_INT_ENA_Msk = TIMER2_TEZ_INT_ENA::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using TIMER0_TEP_INT_ENA = BitField<6, 1>;
    constexpr uint32_t TIMER0_TEP_INT_ENA_Pos = 6;
    constexpr uint32_t TIMER0_TEP_INT_ENA_Msk = TIMER0_TEP_INT_ENA::mask;

    /// Position: 7, Width: 1
    /// Access: read-write
    using TIMER1_TEP_INT_ENA = BitField<7, 1>;
    constexpr uint32_t TIMER1_TEP_INT_ENA_Pos = 7;
    constexpr uint32_t TIMER1_TEP_INT_ENA_Msk = TIMER1_TEP_INT_ENA::mask;

    /// Position: 8, Width: 1
    /// Access: read-write
    using TIMER2_TEP_INT_ENA = BitField<8, 1>;
    constexpr uint32_t TIMER2_TEP_INT_ENA_Pos = 8;
    constexpr uint32_t TIMER2_TEP_INT_ENA_Msk = TIMER2_TEP_INT_ENA::mask;

    /// Position: 9, Width: 1
    /// Access: read-write
    using FAULT0_INT_ENA = BitField<9, 1>;
    constexpr uint32_t FAULT0_INT_ENA_Pos = 9;
    constexpr uint32_t FAULT0_INT_ENA_Msk = FAULT0_INT_ENA::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using FAULT1_INT_ENA = BitField<10, 1>;
    constexpr uint32_t FAULT1_INT_ENA_Pos = 10;
    constexpr uint32_t FAULT1_INT_ENA_Msk = FAULT1_INT_ENA::mask;

    /// Position: 11, Width: 1
    /// Access: read-write
    using FAULT2_INT_ENA = BitField<11, 1>;
    constexpr uint32_t FAULT2_INT_ENA_Pos = 11;
    constexpr uint32_t FAULT2_INT_ENA_Msk = FAULT2_INT_ENA::mask;

    /// Position: 12, Width: 1
    /// Access: read-write
    using FAULT0_CLR_INT_ENA = BitField<12, 1>;
    constexpr uint32_t FAULT0_CLR_INT_ENA_Pos = 12;
    constexpr uint32_t FAULT0_CLR_INT_ENA_Msk = FAULT0_CLR_INT_ENA::mask;

    /// Position: 13, Width: 1
    /// Access: read-write
    using FAULT1_CLR_INT_ENA = BitField<13, 1>;
    constexpr uint32_t FAULT1_CLR_INT_ENA_Pos = 13;
    constexpr uint32_t FAULT1_CLR_INT_ENA_Msk = FAULT1_CLR_INT_ENA::mask;

    /// Position: 14, Width: 1
    /// Access: read-write
    using FAULT2_CLR_INT_ENA = BitField<14, 1>;
    constexpr uint32_t FAULT2_CLR_INT_ENA_Pos = 14;
    constexpr uint32_t FAULT2_CLR_INT_ENA_Msk = FAULT2_CLR_INT_ENA::mask;

    /// Position: 15, Width: 1
    /// Access: read-write
    using OP0_TEA_INT_ENA = BitField<15, 1>;
    constexpr uint32_t OP0_TEA_INT_ENA_Pos = 15;
    constexpr uint32_t OP0_TEA_INT_ENA_Msk = OP0_TEA_INT_ENA::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using OP1_TEA_INT_ENA = BitField<16, 1>;
    constexpr uint32_t OP1_TEA_INT_ENA_Pos = 16;
    constexpr uint32_t OP1_TEA_INT_ENA_Msk = OP1_TEA_INT_ENA::mask;

    /// Position: 17, Width: 1
    /// Access: read-write
    using OP2_TEA_INT_ENA = BitField<17, 1>;
    constexpr uint32_t OP2_TEA_INT_ENA_Pos = 17;
    constexpr uint32_t OP2_TEA_INT_ENA_Msk = OP2_TEA_INT_ENA::mask;

    /// Position: 18, Width: 1
    /// Access: read-write
    using OP0_TEB_INT_ENA = BitField<18, 1>;
    constexpr uint32_t OP0_TEB_INT_ENA_Pos = 18;
    constexpr uint32_t OP0_TEB_INT_ENA_Msk = OP0_TEB_INT_ENA::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using OP1_TEB_INT_ENA = BitField<19, 1>;
    constexpr uint32_t OP1_TEB_INT_ENA_Pos = 19;
    constexpr uint32_t OP1_TEB_INT_ENA_Msk = OP1_TEB_INT_ENA::mask;

    /// Position: 20, Width: 1
    /// Access: read-write
    using OP2_TEB_INT_ENA = BitField<20, 1>;
    constexpr uint32_t OP2_TEB_INT_ENA_Pos = 20;
    constexpr uint32_t OP2_TEB_INT_ENA_Msk = OP2_TEB_INT_ENA::mask;

    /// Position: 21, Width: 1
    /// Access: read-write
    using FH0_CBC_INT_ENA = BitField<21, 1>;
    constexpr uint32_t FH0_CBC_INT_ENA_Pos = 21;
    constexpr uint32_t FH0_CBC_INT_ENA_Msk = FH0_CBC_INT_ENA::mask;

    /// Position: 22, Width: 1
    /// Access: read-write
    using FH1_CBC_INT_ENA = BitField<22, 1>;
    constexpr uint32_t FH1_CBC_INT_ENA_Pos = 22;
    constexpr uint32_t FH1_CBC_INT_ENA_Msk = FH1_CBC_INT_ENA::mask;

    /// Position: 23, Width: 1
    /// Access: read-write
    using FH2_CBC_INT_ENA = BitField<23, 1>;
    constexpr uint32_t FH2_CBC_INT_ENA_Pos = 23;
    constexpr uint32_t FH2_CBC_INT_ENA_Msk = FH2_CBC_INT_ENA::mask;

    /// Position: 24, Width: 1
    /// Access: read-write
    using FH0_OST_INT_ENA = BitField<24, 1>;
    constexpr uint32_t FH0_OST_INT_ENA_Pos = 24;
    constexpr uint32_t FH0_OST_INT_ENA_Msk = FH0_OST_INT_ENA::mask;

    /// Position: 25, Width: 1
    /// Access: read-write
    using FH1_OST_INT_ENA = BitField<25, 1>;
    constexpr uint32_t FH1_OST_INT_ENA_Pos = 25;
    constexpr uint32_t FH1_OST_INT_ENA_Msk = FH1_OST_INT_ENA::mask;

    /// Position: 26, Width: 1
    /// Access: read-write
    using FH2_OST_INT_ENA = BitField<26, 1>;
    constexpr uint32_t FH2_OST_INT_ENA_Pos = 26;
    constexpr uint32_t FH2_OST_INT_ENA_Msk = FH2_OST_INT_ENA::mask;

    /// Position: 27, Width: 1
    /// Access: read-write
    using CAP0_INT_ENA = BitField<27, 1>;
    constexpr uint32_t CAP0_INT_ENA_Pos = 27;
    constexpr uint32_t CAP0_INT_ENA_Msk = CAP0_INT_ENA::mask;

    /// Position: 28, Width: 1
    /// Access: read-write
    using CAP1_INT_ENA = BitField<28, 1>;
    constexpr uint32_t CAP1_INT_ENA_Pos = 28;
    constexpr uint32_t CAP1_INT_ENA_Msk = CAP1_INT_ENA::mask;

    /// Position: 29, Width: 1
    /// Access: read-write
    using CAP2_INT_ENA = BitField<29, 1>;
    constexpr uint32_t CAP2_INT_ENA_Pos = 29;
    constexpr uint32_t CAP2_INT_ENA_Msk = CAP2_INT_ENA::mask;

}  // namespace int_ena

/// INT_RAW - INT_RAW
namespace int_raw {
    /// Position: 0, Width: 1
    /// Access: read-only
    using TIMER0_STOP_INT_RAW = BitField<0, 1>;
    constexpr uint32_t TIMER0_STOP_INT_RAW_Pos = 0;
    constexpr uint32_t TIMER0_STOP_INT_RAW_Msk = TIMER0_STOP_INT_RAW::mask;

    /// Position: 1, Width: 1
    /// Access: read-only
    using TIMER1_STOP_INT_RAW = BitField<1, 1>;
    constexpr uint32_t TIMER1_STOP_INT_RAW_Pos = 1;
    constexpr uint32_t TIMER1_STOP_INT_RAW_Msk = TIMER1_STOP_INT_RAW::mask;

    /// Position: 2, Width: 1
    /// Access: read-only
    using TIMER2_STOP_INT_RAW = BitField<2, 1>;
    constexpr uint32_t TIMER2_STOP_INT_RAW_Pos = 2;
    constexpr uint32_t TIMER2_STOP_INT_RAW_Msk = TIMER2_STOP_INT_RAW::mask;

    /// Position: 3, Width: 1
    /// Access: read-only
    using TIMER0_TEZ_INT_RAW = BitField<3, 1>;
    constexpr uint32_t TIMER0_TEZ_INT_RAW_Pos = 3;
    constexpr uint32_t TIMER0_TEZ_INT_RAW_Msk = TIMER0_TEZ_INT_RAW::mask;

    /// Position: 4, Width: 1
    /// Access: read-only
    using TIMER1_TEZ_INT_RAW = BitField<4, 1>;
    constexpr uint32_t TIMER1_TEZ_INT_RAW_Pos = 4;
    constexpr uint32_t TIMER1_TEZ_INT_RAW_Msk = TIMER1_TEZ_INT_RAW::mask;

    /// Position: 5, Width: 1
    /// Access: read-only
    using TIMER2_TEZ_INT_RAW = BitField<5, 1>;
    constexpr uint32_t TIMER2_TEZ_INT_RAW_Pos = 5;
    constexpr uint32_t TIMER2_TEZ_INT_RAW_Msk = TIMER2_TEZ_INT_RAW::mask;

    /// Position: 6, Width: 1
    /// Access: read-only
    using TIMER0_TEP_INT_RAW = BitField<6, 1>;
    constexpr uint32_t TIMER0_TEP_INT_RAW_Pos = 6;
    constexpr uint32_t TIMER0_TEP_INT_RAW_Msk = TIMER0_TEP_INT_RAW::mask;

    /// Position: 7, Width: 1
    /// Access: read-only
    using TIMER1_TEP_INT_RAW = BitField<7, 1>;
    constexpr uint32_t TIMER1_TEP_INT_RAW_Pos = 7;
    constexpr uint32_t TIMER1_TEP_INT_RAW_Msk = TIMER1_TEP_INT_RAW::mask;

    /// Position: 8, Width: 1
    /// Access: read-only
    using TIMER2_TEP_INT_RAW = BitField<8, 1>;
    constexpr uint32_t TIMER2_TEP_INT_RAW_Pos = 8;
    constexpr uint32_t TIMER2_TEP_INT_RAW_Msk = TIMER2_TEP_INT_RAW::mask;

    /// Position: 9, Width: 1
    /// Access: read-only
    using FAULT0_INT_RAW = BitField<9, 1>;
    constexpr uint32_t FAULT0_INT_RAW_Pos = 9;
    constexpr uint32_t FAULT0_INT_RAW_Msk = FAULT0_INT_RAW::mask;

    /// Position: 10, Width: 1
    /// Access: read-only
    using FAULT1_INT_RAW = BitField<10, 1>;
    constexpr uint32_t FAULT1_INT_RAW_Pos = 10;
    constexpr uint32_t FAULT1_INT_RAW_Msk = FAULT1_INT_RAW::mask;

    /// Position: 11, Width: 1
    /// Access: read-only
    using FAULT2_INT_RAW = BitField<11, 1>;
    constexpr uint32_t FAULT2_INT_RAW_Pos = 11;
    constexpr uint32_t FAULT2_INT_RAW_Msk = FAULT2_INT_RAW::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using FAULT0_CLR_INT_RAW = BitField<12, 1>;
    constexpr uint32_t FAULT0_CLR_INT_RAW_Pos = 12;
    constexpr uint32_t FAULT0_CLR_INT_RAW_Msk = FAULT0_CLR_INT_RAW::mask;

    /// Position: 13, Width: 1
    /// Access: read-only
    using FAULT1_CLR_INT_RAW = BitField<13, 1>;
    constexpr uint32_t FAULT1_CLR_INT_RAW_Pos = 13;
    constexpr uint32_t FAULT1_CLR_INT_RAW_Msk = FAULT1_CLR_INT_RAW::mask;

    /// Position: 14, Width: 1
    /// Access: read-only
    using FAULT2_CLR_INT_RAW = BitField<14, 1>;
    constexpr uint32_t FAULT2_CLR_INT_RAW_Pos = 14;
    constexpr uint32_t FAULT2_CLR_INT_RAW_Msk = FAULT2_CLR_INT_RAW::mask;

    /// Position: 15, Width: 1
    /// Access: read-only
    using OP0_TEA_INT_RAW = BitField<15, 1>;
    constexpr uint32_t OP0_TEA_INT_RAW_Pos = 15;
    constexpr uint32_t OP0_TEA_INT_RAW_Msk = OP0_TEA_INT_RAW::mask;

    /// Position: 16, Width: 1
    /// Access: read-only
    using OP1_TEA_INT_RAW = BitField<16, 1>;
    constexpr uint32_t OP1_TEA_INT_RAW_Pos = 16;
    constexpr uint32_t OP1_TEA_INT_RAW_Msk = OP1_TEA_INT_RAW::mask;

    /// Position: 17, Width: 1
    /// Access: read-only
    using OP2_TEA_INT_RAW = BitField<17, 1>;
    constexpr uint32_t OP2_TEA_INT_RAW_Pos = 17;
    constexpr uint32_t OP2_TEA_INT_RAW_Msk = OP2_TEA_INT_RAW::mask;

    /// Position: 18, Width: 1
    /// Access: read-only
    using OP0_TEB_INT_RAW = BitField<18, 1>;
    constexpr uint32_t OP0_TEB_INT_RAW_Pos = 18;
    constexpr uint32_t OP0_TEB_INT_RAW_Msk = OP0_TEB_INT_RAW::mask;

    /// Position: 19, Width: 1
    /// Access: read-only
    using OP1_TEB_INT_RAW = BitField<19, 1>;
    constexpr uint32_t OP1_TEB_INT_RAW_Pos = 19;
    constexpr uint32_t OP1_TEB_INT_RAW_Msk = OP1_TEB_INT_RAW::mask;

    /// Position: 20, Width: 1
    /// Access: read-only
    using OP2_TEB_INT_RAW = BitField<20, 1>;
    constexpr uint32_t OP2_TEB_INT_RAW_Pos = 20;
    constexpr uint32_t OP2_TEB_INT_RAW_Msk = OP2_TEB_INT_RAW::mask;

    /// Position: 21, Width: 1
    /// Access: read-only
    using FH0_CBC_INT_RAW = BitField<21, 1>;
    constexpr uint32_t FH0_CBC_INT_RAW_Pos = 21;
    constexpr uint32_t FH0_CBC_INT_RAW_Msk = FH0_CBC_INT_RAW::mask;

    /// Position: 22, Width: 1
    /// Access: read-only
    using FH1_CBC_INT_RAW = BitField<22, 1>;
    constexpr uint32_t FH1_CBC_INT_RAW_Pos = 22;
    constexpr uint32_t FH1_CBC_INT_RAW_Msk = FH1_CBC_INT_RAW::mask;

    /// Position: 23, Width: 1
    /// Access: read-only
    using FH2_CBC_INT_RAW = BitField<23, 1>;
    constexpr uint32_t FH2_CBC_INT_RAW_Pos = 23;
    constexpr uint32_t FH2_CBC_INT_RAW_Msk = FH2_CBC_INT_RAW::mask;

    /// Position: 24, Width: 1
    /// Access: read-only
    using FH0_OST_INT_RAW = BitField<24, 1>;
    constexpr uint32_t FH0_OST_INT_RAW_Pos = 24;
    constexpr uint32_t FH0_OST_INT_RAW_Msk = FH0_OST_INT_RAW::mask;

    /// Position: 25, Width: 1
    /// Access: read-only
    using FH1_OST_INT_RAW = BitField<25, 1>;
    constexpr uint32_t FH1_OST_INT_RAW_Pos = 25;
    constexpr uint32_t FH1_OST_INT_RAW_Msk = FH1_OST_INT_RAW::mask;

    /// Position: 26, Width: 1
    /// Access: read-only
    using FH2_OST_INT_RAW = BitField<26, 1>;
    constexpr uint32_t FH2_OST_INT_RAW_Pos = 26;
    constexpr uint32_t FH2_OST_INT_RAW_Msk = FH2_OST_INT_RAW::mask;

    /// Position: 27, Width: 1
    /// Access: read-only
    using CAP0_INT_RAW = BitField<27, 1>;
    constexpr uint32_t CAP0_INT_RAW_Pos = 27;
    constexpr uint32_t CAP0_INT_RAW_Msk = CAP0_INT_RAW::mask;

    /// Position: 28, Width: 1
    /// Access: read-only
    using CAP1_INT_RAW = BitField<28, 1>;
    constexpr uint32_t CAP1_INT_RAW_Pos = 28;
    constexpr uint32_t CAP1_INT_RAW_Msk = CAP1_INT_RAW::mask;

    /// Position: 29, Width: 1
    /// Access: read-only
    using CAP2_INT_RAW = BitField<29, 1>;
    constexpr uint32_t CAP2_INT_RAW_Pos = 29;
    constexpr uint32_t CAP2_INT_RAW_Msk = CAP2_INT_RAW::mask;

}  // namespace int_raw

/// INT_ST - INT_ST
namespace int_st {
    /// Position: 0, Width: 1
    /// Access: read-only
    using TIMER0_STOP_INT_ST = BitField<0, 1>;
    constexpr uint32_t TIMER0_STOP_INT_ST_Pos = 0;
    constexpr uint32_t TIMER0_STOP_INT_ST_Msk = TIMER0_STOP_INT_ST::mask;

    /// Position: 1, Width: 1
    /// Access: read-only
    using TIMER1_STOP_INT_ST = BitField<1, 1>;
    constexpr uint32_t TIMER1_STOP_INT_ST_Pos = 1;
    constexpr uint32_t TIMER1_STOP_INT_ST_Msk = TIMER1_STOP_INT_ST::mask;

    /// Position: 2, Width: 1
    /// Access: read-only
    using TIMER2_STOP_INT_ST = BitField<2, 1>;
    constexpr uint32_t TIMER2_STOP_INT_ST_Pos = 2;
    constexpr uint32_t TIMER2_STOP_INT_ST_Msk = TIMER2_STOP_INT_ST::mask;

    /// Position: 3, Width: 1
    /// Access: read-only
    using TIMER0_TEZ_INT_ST = BitField<3, 1>;
    constexpr uint32_t TIMER0_TEZ_INT_ST_Pos = 3;
    constexpr uint32_t TIMER0_TEZ_INT_ST_Msk = TIMER0_TEZ_INT_ST::mask;

    /// Position: 4, Width: 1
    /// Access: read-only
    using TIMER1_TEZ_INT_ST = BitField<4, 1>;
    constexpr uint32_t TIMER1_TEZ_INT_ST_Pos = 4;
    constexpr uint32_t TIMER1_TEZ_INT_ST_Msk = TIMER1_TEZ_INT_ST::mask;

    /// Position: 5, Width: 1
    /// Access: read-only
    using TIMER2_TEZ_INT_ST = BitField<5, 1>;
    constexpr uint32_t TIMER2_TEZ_INT_ST_Pos = 5;
    constexpr uint32_t TIMER2_TEZ_INT_ST_Msk = TIMER2_TEZ_INT_ST::mask;

    /// Position: 6, Width: 1
    /// Access: read-only
    using TIMER0_TEP_INT_ST = BitField<6, 1>;
    constexpr uint32_t TIMER0_TEP_INT_ST_Pos = 6;
    constexpr uint32_t TIMER0_TEP_INT_ST_Msk = TIMER0_TEP_INT_ST::mask;

    /// Position: 7, Width: 1
    /// Access: read-only
    using TIMER1_TEP_INT_ST = BitField<7, 1>;
    constexpr uint32_t TIMER1_TEP_INT_ST_Pos = 7;
    constexpr uint32_t TIMER1_TEP_INT_ST_Msk = TIMER1_TEP_INT_ST::mask;

    /// Position: 8, Width: 1
    /// Access: read-only
    using TIMER2_TEP_INT_ST = BitField<8, 1>;
    constexpr uint32_t TIMER2_TEP_INT_ST_Pos = 8;
    constexpr uint32_t TIMER2_TEP_INT_ST_Msk = TIMER2_TEP_INT_ST::mask;

    /// Position: 9, Width: 1
    /// Access: read-only
    using FAULT0_INT_ST = BitField<9, 1>;
    constexpr uint32_t FAULT0_INT_ST_Pos = 9;
    constexpr uint32_t FAULT0_INT_ST_Msk = FAULT0_INT_ST::mask;

    /// Position: 10, Width: 1
    /// Access: read-only
    using FAULT1_INT_ST = BitField<10, 1>;
    constexpr uint32_t FAULT1_INT_ST_Pos = 10;
    constexpr uint32_t FAULT1_INT_ST_Msk = FAULT1_INT_ST::mask;

    /// Position: 11, Width: 1
    /// Access: read-only
    using FAULT2_INT_ST = BitField<11, 1>;
    constexpr uint32_t FAULT2_INT_ST_Pos = 11;
    constexpr uint32_t FAULT2_INT_ST_Msk = FAULT2_INT_ST::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using FAULT0_CLR_INT_ST = BitField<12, 1>;
    constexpr uint32_t FAULT0_CLR_INT_ST_Pos = 12;
    constexpr uint32_t FAULT0_CLR_INT_ST_Msk = FAULT0_CLR_INT_ST::mask;

    /// Position: 13, Width: 1
    /// Access: read-only
    using FAULT1_CLR_INT_ST = BitField<13, 1>;
    constexpr uint32_t FAULT1_CLR_INT_ST_Pos = 13;
    constexpr uint32_t FAULT1_CLR_INT_ST_Msk = FAULT1_CLR_INT_ST::mask;

    /// Position: 14, Width: 1
    /// Access: read-only
    using FAULT2_CLR_INT_ST = BitField<14, 1>;
    constexpr uint32_t FAULT2_CLR_INT_ST_Pos = 14;
    constexpr uint32_t FAULT2_CLR_INT_ST_Msk = FAULT2_CLR_INT_ST::mask;

    /// Position: 15, Width: 1
    /// Access: read-only
    using OP0_TEA_INT_ST = BitField<15, 1>;
    constexpr uint32_t OP0_TEA_INT_ST_Pos = 15;
    constexpr uint32_t OP0_TEA_INT_ST_Msk = OP0_TEA_INT_ST::mask;

    /// Position: 16, Width: 1
    /// Access: read-only
    using OP1_TEA_INT_ST = BitField<16, 1>;
    constexpr uint32_t OP1_TEA_INT_ST_Pos = 16;
    constexpr uint32_t OP1_TEA_INT_ST_Msk = OP1_TEA_INT_ST::mask;

    /// Position: 17, Width: 1
    /// Access: read-only
    using OP2_TEA_INT_ST = BitField<17, 1>;
    constexpr uint32_t OP2_TEA_INT_ST_Pos = 17;
    constexpr uint32_t OP2_TEA_INT_ST_Msk = OP2_TEA_INT_ST::mask;

    /// Position: 18, Width: 1
    /// Access: read-only
    using OP0_TEB_INT_ST = BitField<18, 1>;
    constexpr uint32_t OP0_TEB_INT_ST_Pos = 18;
    constexpr uint32_t OP0_TEB_INT_ST_Msk = OP0_TEB_INT_ST::mask;

    /// Position: 19, Width: 1
    /// Access: read-only
    using OP1_TEB_INT_ST = BitField<19, 1>;
    constexpr uint32_t OP1_TEB_INT_ST_Pos = 19;
    constexpr uint32_t OP1_TEB_INT_ST_Msk = OP1_TEB_INT_ST::mask;

    /// Position: 20, Width: 1
    /// Access: read-only
    using OP2_TEB_INT_ST = BitField<20, 1>;
    constexpr uint32_t OP2_TEB_INT_ST_Pos = 20;
    constexpr uint32_t OP2_TEB_INT_ST_Msk = OP2_TEB_INT_ST::mask;

    /// Position: 21, Width: 1
    /// Access: read-only
    using FH0_CBC_INT_ST = BitField<21, 1>;
    constexpr uint32_t FH0_CBC_INT_ST_Pos = 21;
    constexpr uint32_t FH0_CBC_INT_ST_Msk = FH0_CBC_INT_ST::mask;

    /// Position: 22, Width: 1
    /// Access: read-only
    using FH1_CBC_INT_ST = BitField<22, 1>;
    constexpr uint32_t FH1_CBC_INT_ST_Pos = 22;
    constexpr uint32_t FH1_CBC_INT_ST_Msk = FH1_CBC_INT_ST::mask;

    /// Position: 23, Width: 1
    /// Access: read-only
    using FH2_CBC_INT_ST = BitField<23, 1>;
    constexpr uint32_t FH2_CBC_INT_ST_Pos = 23;
    constexpr uint32_t FH2_CBC_INT_ST_Msk = FH2_CBC_INT_ST::mask;

    /// Position: 24, Width: 1
    /// Access: read-only
    using FH0_OST_INT_ST = BitField<24, 1>;
    constexpr uint32_t FH0_OST_INT_ST_Pos = 24;
    constexpr uint32_t FH0_OST_INT_ST_Msk = FH0_OST_INT_ST::mask;

    /// Position: 25, Width: 1
    /// Access: read-only
    using FH1_OST_INT_ST = BitField<25, 1>;
    constexpr uint32_t FH1_OST_INT_ST_Pos = 25;
    constexpr uint32_t FH1_OST_INT_ST_Msk = FH1_OST_INT_ST::mask;

    /// Position: 26, Width: 1
    /// Access: read-only
    using FH2_OST_INT_ST = BitField<26, 1>;
    constexpr uint32_t FH2_OST_INT_ST_Pos = 26;
    constexpr uint32_t FH2_OST_INT_ST_Msk = FH2_OST_INT_ST::mask;

    /// Position: 27, Width: 1
    /// Access: read-only
    using CAP0_INT_ST = BitField<27, 1>;
    constexpr uint32_t CAP0_INT_ST_Pos = 27;
    constexpr uint32_t CAP0_INT_ST_Msk = CAP0_INT_ST::mask;

    /// Position: 28, Width: 1
    /// Access: read-only
    using CAP1_INT_ST = BitField<28, 1>;
    constexpr uint32_t CAP1_INT_ST_Pos = 28;
    constexpr uint32_t CAP1_INT_ST_Msk = CAP1_INT_ST::mask;

    /// Position: 29, Width: 1
    /// Access: read-only
    using CAP2_INT_ST = BitField<29, 1>;
    constexpr uint32_t CAP2_INT_ST_Pos = 29;
    constexpr uint32_t CAP2_INT_ST_Msk = CAP2_INT_ST::mask;

}  // namespace int_st

/// INT_CLR - INT_CLR
namespace int_clr {
    /// Position: 0, Width: 1
    /// Access: write-only
    using TIMER0_STOP_INT_CLR = BitField<0, 1>;
    constexpr uint32_t TIMER0_STOP_INT_CLR_Pos = 0;
    constexpr uint32_t TIMER0_STOP_INT_CLR_Msk = TIMER0_STOP_INT_CLR::mask;

    /// Position: 1, Width: 1
    /// Access: write-only
    using TIMER1_STOP_INT_CLR = BitField<1, 1>;
    constexpr uint32_t TIMER1_STOP_INT_CLR_Pos = 1;
    constexpr uint32_t TIMER1_STOP_INT_CLR_Msk = TIMER1_STOP_INT_CLR::mask;

    /// Position: 2, Width: 1
    /// Access: write-only
    using TIMER2_STOP_INT_CLR = BitField<2, 1>;
    constexpr uint32_t TIMER2_STOP_INT_CLR_Pos = 2;
    constexpr uint32_t TIMER2_STOP_INT_CLR_Msk = TIMER2_STOP_INT_CLR::mask;

    /// Position: 3, Width: 1
    /// Access: write-only
    using TIMER0_TEZ_INT_CLR = BitField<3, 1>;
    constexpr uint32_t TIMER0_TEZ_INT_CLR_Pos = 3;
    constexpr uint32_t TIMER0_TEZ_INT_CLR_Msk = TIMER0_TEZ_INT_CLR::mask;

    /// Position: 4, Width: 1
    /// Access: write-only
    using TIMER1_TEZ_INT_CLR = BitField<4, 1>;
    constexpr uint32_t TIMER1_TEZ_INT_CLR_Pos = 4;
    constexpr uint32_t TIMER1_TEZ_INT_CLR_Msk = TIMER1_TEZ_INT_CLR::mask;

    /// Position: 5, Width: 1
    /// Access: write-only
    using TIMER2_TEZ_INT_CLR = BitField<5, 1>;
    constexpr uint32_t TIMER2_TEZ_INT_CLR_Pos = 5;
    constexpr uint32_t TIMER2_TEZ_INT_CLR_Msk = TIMER2_TEZ_INT_CLR::mask;

    /// Position: 6, Width: 1
    /// Access: write-only
    using TIMER0_TEP_INT_CLR = BitField<6, 1>;
    constexpr uint32_t TIMER0_TEP_INT_CLR_Pos = 6;
    constexpr uint32_t TIMER0_TEP_INT_CLR_Msk = TIMER0_TEP_INT_CLR::mask;

    /// Position: 7, Width: 1
    /// Access: write-only
    using TIMER1_TEP_INT_CLR = BitField<7, 1>;
    constexpr uint32_t TIMER1_TEP_INT_CLR_Pos = 7;
    constexpr uint32_t TIMER1_TEP_INT_CLR_Msk = TIMER1_TEP_INT_CLR::mask;

    /// Position: 8, Width: 1
    /// Access: write-only
    using TIMER2_TEP_INT_CLR = BitField<8, 1>;
    constexpr uint32_t TIMER2_TEP_INT_CLR_Pos = 8;
    constexpr uint32_t TIMER2_TEP_INT_CLR_Msk = TIMER2_TEP_INT_CLR::mask;

    /// Position: 9, Width: 1
    /// Access: write-only
    using FAULT0_INT_CLR = BitField<9, 1>;
    constexpr uint32_t FAULT0_INT_CLR_Pos = 9;
    constexpr uint32_t FAULT0_INT_CLR_Msk = FAULT0_INT_CLR::mask;

    /// Position: 10, Width: 1
    /// Access: write-only
    using FAULT1_INT_CLR = BitField<10, 1>;
    constexpr uint32_t FAULT1_INT_CLR_Pos = 10;
    constexpr uint32_t FAULT1_INT_CLR_Msk = FAULT1_INT_CLR::mask;

    /// Position: 11, Width: 1
    /// Access: write-only
    using FAULT2_INT_CLR = BitField<11, 1>;
    constexpr uint32_t FAULT2_INT_CLR_Pos = 11;
    constexpr uint32_t FAULT2_INT_CLR_Msk = FAULT2_INT_CLR::mask;

    /// Position: 12, Width: 1
    /// Access: write-only
    using FAULT0_CLR_INT_CLR = BitField<12, 1>;
    constexpr uint32_t FAULT0_CLR_INT_CLR_Pos = 12;
    constexpr uint32_t FAULT0_CLR_INT_CLR_Msk = FAULT0_CLR_INT_CLR::mask;

    /// Position: 13, Width: 1
    /// Access: write-only
    using FAULT1_CLR_INT_CLR = BitField<13, 1>;
    constexpr uint32_t FAULT1_CLR_INT_CLR_Pos = 13;
    constexpr uint32_t FAULT1_CLR_INT_CLR_Msk = FAULT1_CLR_INT_CLR::mask;

    /// Position: 14, Width: 1
    /// Access: write-only
    using FAULT2_CLR_INT_CLR = BitField<14, 1>;
    constexpr uint32_t FAULT2_CLR_INT_CLR_Pos = 14;
    constexpr uint32_t FAULT2_CLR_INT_CLR_Msk = FAULT2_CLR_INT_CLR::mask;

    /// Position: 15, Width: 1
    /// Access: write-only
    using OP0_TEA_INT_CLR = BitField<15, 1>;
    constexpr uint32_t OP0_TEA_INT_CLR_Pos = 15;
    constexpr uint32_t OP0_TEA_INT_CLR_Msk = OP0_TEA_INT_CLR::mask;

    /// Position: 16, Width: 1
    /// Access: write-only
    using OP1_TEA_INT_CLR = BitField<16, 1>;
    constexpr uint32_t OP1_TEA_INT_CLR_Pos = 16;
    constexpr uint32_t OP1_TEA_INT_CLR_Msk = OP1_TEA_INT_CLR::mask;

    /// Position: 17, Width: 1
    /// Access: write-only
    using OP2_TEA_INT_CLR = BitField<17, 1>;
    constexpr uint32_t OP2_TEA_INT_CLR_Pos = 17;
    constexpr uint32_t OP2_TEA_INT_CLR_Msk = OP2_TEA_INT_CLR::mask;

    /// Position: 18, Width: 1
    /// Access: write-only
    using OP0_TEB_INT_CLR = BitField<18, 1>;
    constexpr uint32_t OP0_TEB_INT_CLR_Pos = 18;
    constexpr uint32_t OP0_TEB_INT_CLR_Msk = OP0_TEB_INT_CLR::mask;

    /// Position: 19, Width: 1
    /// Access: write-only
    using OP1_TEB_INT_CLR = BitField<19, 1>;
    constexpr uint32_t OP1_TEB_INT_CLR_Pos = 19;
    constexpr uint32_t OP1_TEB_INT_CLR_Msk = OP1_TEB_INT_CLR::mask;

    /// Position: 20, Width: 1
    /// Access: write-only
    using OP2_TEB_INT_CLR = BitField<20, 1>;
    constexpr uint32_t OP2_TEB_INT_CLR_Pos = 20;
    constexpr uint32_t OP2_TEB_INT_CLR_Msk = OP2_TEB_INT_CLR::mask;

    /// Position: 21, Width: 1
    /// Access: write-only
    using FH0_CBC_INT_CLR = BitField<21, 1>;
    constexpr uint32_t FH0_CBC_INT_CLR_Pos = 21;
    constexpr uint32_t FH0_CBC_INT_CLR_Msk = FH0_CBC_INT_CLR::mask;

    /// Position: 22, Width: 1
    /// Access: write-only
    using FH1_CBC_INT_CLR = BitField<22, 1>;
    constexpr uint32_t FH1_CBC_INT_CLR_Pos = 22;
    constexpr uint32_t FH1_CBC_INT_CLR_Msk = FH1_CBC_INT_CLR::mask;

    /// Position: 23, Width: 1
    /// Access: write-only
    using FH2_CBC_INT_CLR = BitField<23, 1>;
    constexpr uint32_t FH2_CBC_INT_CLR_Pos = 23;
    constexpr uint32_t FH2_CBC_INT_CLR_Msk = FH2_CBC_INT_CLR::mask;

    /// Position: 24, Width: 1
    /// Access: write-only
    using FH0_OST_INT_CLR = BitField<24, 1>;
    constexpr uint32_t FH0_OST_INT_CLR_Pos = 24;
    constexpr uint32_t FH0_OST_INT_CLR_Msk = FH0_OST_INT_CLR::mask;

    /// Position: 25, Width: 1
    /// Access: write-only
    using FH1_OST_INT_CLR = BitField<25, 1>;
    constexpr uint32_t FH1_OST_INT_CLR_Pos = 25;
    constexpr uint32_t FH1_OST_INT_CLR_Msk = FH1_OST_INT_CLR::mask;

    /// Position: 26, Width: 1
    /// Access: write-only
    using FH2_OST_INT_CLR = BitField<26, 1>;
    constexpr uint32_t FH2_OST_INT_CLR_Pos = 26;
    constexpr uint32_t FH2_OST_INT_CLR_Msk = FH2_OST_INT_CLR::mask;

    /// Position: 27, Width: 1
    /// Access: write-only
    using CAP0_INT_CLR = BitField<27, 1>;
    constexpr uint32_t CAP0_INT_CLR_Pos = 27;
    constexpr uint32_t CAP0_INT_CLR_Msk = CAP0_INT_CLR::mask;

    /// Position: 28, Width: 1
    /// Access: write-only
    using CAP1_INT_CLR = BitField<28, 1>;
    constexpr uint32_t CAP1_INT_CLR_Pos = 28;
    constexpr uint32_t CAP1_INT_CLR_Msk = CAP1_INT_CLR::mask;

    /// Position: 29, Width: 1
    /// Access: write-only
    using CAP2_INT_CLR = BitField<29, 1>;
    constexpr uint32_t CAP2_INT_CLR_Pos = 29;
    constexpr uint32_t CAP2_INT_CLR_Msk = CAP2_INT_CLR::mask;

}  // namespace int_clr

/// CLK - CLK
namespace clk {
    /// Position: 0, Width: 1
    /// Access: read-write
    using EN = BitField<0, 1>;
    constexpr uint32_t EN_Pos = 0;
    constexpr uint32_t EN_Msk = EN::mask;

}  // namespace clk

/// VERSION - VERSION
namespace version {
    /// Position: 0, Width: 28
    /// Access: read-write
    using DATE = BitField<0, 28>;
    constexpr uint32_t DATE_Pos = 0;
    constexpr uint32_t DATE_Msk = DATE::mask;

}  // namespace version

}  // namespace alloy::hal::espressif::esp32::mcpwm0
