digraph "CFG for '_Z31hierarchical_scan_kernel_phase1PiS_S_' function" {
	label="CFG for '_Z31hierarchical_scan_kernel_phase1PiS_S_' function";

	Node0x5f05fc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = shl nsw i32 %5, 11\l  %7 = or i32 %6, %4\l  %8 = icmp slt i32 %7, 2097152\l  br i1 %8, label %9, label %158\l|{<s0>T|<s1>F}}"];
	Node0x5f05fc0:s0 -> Node0x5f06d90;
	Node0x5f05fc0:s1 -> Node0x5f07850;
	Node0x5f06d90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%9:\l9:                                                \l  %10 = sext i32 %7 to i64\l  %11 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %10\l  %12 = load i32, i32 addrspace(1)* %11, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %13 = getelementptr inbounds [2048 x i32], [2048 x i32] addrspace(3)*\l... @_ZZ31hierarchical_scan_kernel_phase1PiS_S_E2XY, i32 0, i32 %4\l  store i32 %12, i32 addrspace(3)* %13, align 4, !tbaa !5\l  %14 = or i32 %7, 1024\l  %15 = sext i32 %14 to i64\l  %16 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %15\l  %17 = load i32, i32 addrspace(1)* %16, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %18 = or i32 %4, 1024\l  %19 = getelementptr inbounds [2048 x i32], [2048 x i32] addrspace(3)*\l... @_ZZ31hierarchical_scan_kernel_phase1PiS_S_E2XY, i32 0, i32 %18\l  store i32 %17, i32 addrspace(3)* %19, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %20 = shl nuw nsw i32 %4, 1\l  %21 = add nuw nsw i32 %20, 1\l  %22 = getelementptr inbounds [2048 x i32], [2048 x i32] addrspace(3)*\l... @_ZZ31hierarchical_scan_kernel_phase1PiS_S_E2XY, i32 0, i32 %20\l  %23 = load i32, i32 addrspace(3)* %22, align 8, !tbaa !5\l  %24 = getelementptr inbounds [2048 x i32], [2048 x i32] addrspace(3)*\l... @_ZZ31hierarchical_scan_kernel_phase1PiS_S_E2XY, i32 0, i32 %21\l  %25 = load i32, i32 addrspace(3)* %24, align 4, !tbaa !5\l  %26 = add nsw i32 %25, %23\l  store i32 %26, i32 addrspace(3)* %24, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %27 = load i32, i32 addrspace(3)* %24, align 4, !tbaa !5\l  %28 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ31hierarchical_scan_kernel_phase1PiS_S_E3AUS, i32 0, i32 %4\l  store i32 %27, i32 addrspace(3)* %28, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %29 = icmp eq i32 %4, 0\l  br i1 %29, label %42, label %38\l|{<s0>T|<s1>F}}"];
	Node0x5f06d90:s0 -> Node0x5f09ec0;
	Node0x5f06d90:s1 -> Node0x5f09f10;
	Node0x5f0a050 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%30:\l30:                                               \l  %31 = add nsw i32 %4, -1\l  %32 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ31hierarchical_scan_kernel_phase1PiS_S_E3AUS, i32 0, i32 %31\l  %33 = load i32, i32 addrspace(3)* %32, align 4, !tbaa !5\l  %34 = load i32, i32 addrspace(3)* %22, align 8, !tbaa !5\l  %35 = add nsw i32 %34, %33\l  store i32 %35, i32 addrspace(3)* %22, align 8, !tbaa !5\l  %36 = load i32, i32 addrspace(3)* %24, align 4, !tbaa !5\l  %37 = add nsw i32 %36, %33\l  store i32 %37, i32 addrspace(3)* %24, align 4, !tbaa !5\l  br label %148\l}"];
	Node0x5f0a050 -> Node0x5f0a6f0;
	Node0x5f09f10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%38:\l38:                                               \l  %39 = add nsw i32 %4, -1\l  %40 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ31hierarchical_scan_kernel_phase1PiS_S_E3AUS, i32 0, i32 %39\l  %41 = load i32, i32 addrspace(3)* %40, align 4, !tbaa !5\l  br label %42\l}"];
	Node0x5f09f10 -> Node0x5f09ec0;
	Node0x5f09ec0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%42:\l42:                                               \l  %43 = phi i32 [ %41, %38 ], [ undef, %9 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %29, label %47, label %44\l|{<s0>T|<s1>F}}"];
	Node0x5f09ec0:s0 -> Node0x5f0aba0;
	Node0x5f09ec0:s1 -> Node0x5f0abf0;
	Node0x5f0abf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%44:\l44:                                               \l  %45 = load i32, i32 addrspace(3)* %28, align 4, !tbaa !5\l  %46 = add nsw i32 %45, %43\l  store i32 %46, i32 addrspace(3)* %28, align 4, !tbaa !5\l  br label %47\l}"];
	Node0x5f0abf0 -> Node0x5f0aba0;
	Node0x5f0aba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%47:\l47:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %48 = icmp ult i32 %4, 2\l  br i1 %48, label %53, label %49\l|{<s0>T|<s1>F}}"];
	Node0x5f0aba0:s0 -> Node0x5f0b0f0;
	Node0x5f0aba0:s1 -> Node0x5f0b140;
	Node0x5f0b140 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%49:\l49:                                               \l  %50 = add nsw i32 %4, -2\l  %51 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ31hierarchical_scan_kernel_phase1PiS_S_E3AUS, i32 0, i32 %50\l  %52 = load i32, i32 addrspace(3)* %51, align 4, !tbaa !5\l  br label %53\l}"];
	Node0x5f0b140 -> Node0x5f0b0f0;
	Node0x5f0b0f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%53:\l53:                                               \l  %54 = phi i32 [ %52, %49 ], [ %43, %47 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %48, label %58, label %55\l|{<s0>T|<s1>F}}"];
	Node0x5f0b0f0:s0 -> Node0x5f0b6f0;
	Node0x5f0b0f0:s1 -> Node0x5f0b740;
	Node0x5f0b740 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%55:\l55:                                               \l  %56 = load i32, i32 addrspace(3)* %28, align 4, !tbaa !5\l  %57 = add nsw i32 %56, %54\l  store i32 %57, i32 addrspace(3)* %28, align 4, !tbaa !5\l  br label %58\l}"];
	Node0x5f0b740 -> Node0x5f0b6f0;
	Node0x5f0b6f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%58:\l58:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %59 = icmp ult i32 %4, 4\l  br i1 %59, label %64, label %60\l|{<s0>T|<s1>F}}"];
	Node0x5f0b6f0:s0 -> Node0x5f0bc40;
	Node0x5f0b6f0:s1 -> Node0x5f0bc90;
	Node0x5f0bc90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%60:\l60:                                               \l  %61 = add nsw i32 %4, -4\l  %62 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ31hierarchical_scan_kernel_phase1PiS_S_E3AUS, i32 0, i32 %61\l  %63 = load i32, i32 addrspace(3)* %62, align 4, !tbaa !5\l  br label %64\l}"];
	Node0x5f0bc90 -> Node0x5f0bc40;
	Node0x5f0bc40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%64:\l64:                                               \l  %65 = phi i32 [ %63, %60 ], [ %54, %58 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %59, label %69, label %66\l|{<s0>T|<s1>F}}"];
	Node0x5f0bc40:s0 -> Node0x5f0c490;
	Node0x5f0bc40:s1 -> Node0x5f0c4e0;
	Node0x5f0c4e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%66:\l66:                                               \l  %67 = load i32, i32 addrspace(3)* %28, align 4, !tbaa !5\l  %68 = add nsw i32 %67, %65\l  store i32 %68, i32 addrspace(3)* %28, align 4, !tbaa !5\l  br label %69\l}"];
	Node0x5f0c4e0 -> Node0x5f0c490;
	Node0x5f0c490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%69:\l69:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %70 = icmp ult i32 %4, 8\l  br i1 %70, label %75, label %71\l|{<s0>T|<s1>F}}"];
	Node0x5f0c490:s0 -> Node0x5f0c9e0;
	Node0x5f0c490:s1 -> Node0x5f0ca30;
	Node0x5f0ca30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%71:\l71:                                               \l  %72 = add nsw i32 %4, -8\l  %73 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ31hierarchical_scan_kernel_phase1PiS_S_E3AUS, i32 0, i32 %72\l  %74 = load i32, i32 addrspace(3)* %73, align 4, !tbaa !5\l  br label %75\l}"];
	Node0x5f0ca30 -> Node0x5f0c9e0;
	Node0x5f0c9e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%75:\l75:                                               \l  %76 = phi i32 [ %74, %71 ], [ %65, %69 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %70, label %80, label %77\l|{<s0>T|<s1>F}}"];
	Node0x5f0c9e0:s0 -> Node0x5f0cfb0;
	Node0x5f0c9e0:s1 -> Node0x5f0d000;
	Node0x5f0d000 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%77:\l77:                                               \l  %78 = load i32, i32 addrspace(3)* %28, align 4, !tbaa !5\l  %79 = add nsw i32 %78, %76\l  store i32 %79, i32 addrspace(3)* %28, align 4, !tbaa !5\l  br label %80\l}"];
	Node0x5f0d000 -> Node0x5f0cfb0;
	Node0x5f0cfb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%80:\l80:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %81 = icmp ult i32 %4, 16\l  br i1 %81, label %86, label %82\l|{<s0>T|<s1>F}}"];
	Node0x5f0cfb0:s0 -> Node0x5f0d500;
	Node0x5f0cfb0:s1 -> Node0x5f0d550;
	Node0x5f0d550 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%82:\l82:                                               \l  %83 = add nsw i32 %4, -16\l  %84 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ31hierarchical_scan_kernel_phase1PiS_S_E3AUS, i32 0, i32 %83\l  %85 = load i32, i32 addrspace(3)* %84, align 4, !tbaa !5\l  br label %86\l}"];
	Node0x5f0d550 -> Node0x5f0d500;
	Node0x5f0d500 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%86:\l86:                                               \l  %87 = phi i32 [ %85, %82 ], [ %76, %80 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %81, label %91, label %88\l|{<s0>T|<s1>F}}"];
	Node0x5f0d500:s0 -> Node0x5f0db00;
	Node0x5f0d500:s1 -> Node0x5f0db50;
	Node0x5f0db50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%88:\l88:                                               \l  %89 = load i32, i32 addrspace(3)* %28, align 4, !tbaa !5\l  %90 = add nsw i32 %89, %87\l  store i32 %90, i32 addrspace(3)* %28, align 4, !tbaa !5\l  br label %91\l}"];
	Node0x5f0db50 -> Node0x5f0db00;
	Node0x5f0db00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%91:\l91:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %92 = icmp ult i32 %4, 32\l  br i1 %92, label %97, label %93\l|{<s0>T|<s1>F}}"];
	Node0x5f0db00:s0 -> Node0x5f0e050;
	Node0x5f0db00:s1 -> Node0x5f0e0a0;
	Node0x5f0e0a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%93:\l93:                                               \l  %94 = add nsw i32 %4, -32\l  %95 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ31hierarchical_scan_kernel_phase1PiS_S_E3AUS, i32 0, i32 %94\l  %96 = load i32, i32 addrspace(3)* %95, align 4, !tbaa !5\l  br label %97\l}"];
	Node0x5f0e0a0 -> Node0x5f0e050;
	Node0x5f0e050 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%97:\l97:                                               \l  %98 = phi i32 [ %96, %93 ], [ %87, %91 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %92, label %102, label %99\l|{<s0>T|<s1>F}}"];
	Node0x5f0e050:s0 -> Node0x5f0e650;
	Node0x5f0e050:s1 -> Node0x5f0e6a0;
	Node0x5f0e6a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%99:\l99:                                               \l  %100 = load i32, i32 addrspace(3)* %28, align 4, !tbaa !5\l  %101 = add nsw i32 %100, %98\l  store i32 %101, i32 addrspace(3)* %28, align 4, !tbaa !5\l  br label %102\l}"];
	Node0x5f0e6a0 -> Node0x5f0e650;
	Node0x5f0e650 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%102:\l102:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %103 = icmp ult i32 %4, 64\l  br i1 %103, label %108, label %104\l|{<s0>T|<s1>F}}"];
	Node0x5f0e650:s0 -> Node0x5f0eba0;
	Node0x5f0e650:s1 -> Node0x5f0ebf0;
	Node0x5f0ebf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%104:\l104:                                              \l  %105 = add nsw i32 %4, -64\l  %106 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ31hierarchical_scan_kernel_phase1PiS_S_E3AUS, i32 0, i32 %105\l  %107 = load i32, i32 addrspace(3)* %106, align 4, !tbaa !5\l  br label %108\l}"];
	Node0x5f0ebf0 -> Node0x5f0eba0;
	Node0x5f0eba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%108:\l108:                                              \l  %109 = phi i32 [ %107, %104 ], [ %98, %102 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %103, label %113, label %110\l|{<s0>T|<s1>F}}"];
	Node0x5f0eba0:s0 -> Node0x5f0f1a0;
	Node0x5f0eba0:s1 -> Node0x5f0f1f0;
	Node0x5f0f1f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%110:\l110:                                              \l  %111 = load i32, i32 addrspace(3)* %28, align 4, !tbaa !5\l  %112 = add nsw i32 %111, %109\l  store i32 %112, i32 addrspace(3)* %28, align 4, !tbaa !5\l  br label %113\l}"];
	Node0x5f0f1f0 -> Node0x5f0f1a0;
	Node0x5f0f1a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%113:\l113:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %114 = icmp ult i32 %4, 128\l  br i1 %114, label %119, label %115\l|{<s0>T|<s1>F}}"];
	Node0x5f0f1a0:s0 -> Node0x5f0f6f0;
	Node0x5f0f1a0:s1 -> Node0x5f0f740;
	Node0x5f0f740 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%115:\l115:                                              \l  %116 = add nsw i32 %4, -128\l  %117 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ31hierarchical_scan_kernel_phase1PiS_S_E3AUS, i32 0, i32 %116\l  %118 = load i32, i32 addrspace(3)* %117, align 4, !tbaa !5\l  br label %119\l}"];
	Node0x5f0f740 -> Node0x5f0f6f0;
	Node0x5f0f6f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%119:\l119:                                              \l  %120 = phi i32 [ %118, %115 ], [ %109, %113 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %114, label %124, label %121\l|{<s0>T|<s1>F}}"];
	Node0x5f0f6f0:s0 -> Node0x5f0fcf0;
	Node0x5f0f6f0:s1 -> Node0x5f0fd40;
	Node0x5f0fd40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%121:\l121:                                              \l  %122 = load i32, i32 addrspace(3)* %28, align 4, !tbaa !5\l  %123 = add nsw i32 %122, %120\l  store i32 %123, i32 addrspace(3)* %28, align 4, !tbaa !5\l  br label %124\l}"];
	Node0x5f0fd40 -> Node0x5f0fcf0;
	Node0x5f0fcf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%124:\l124:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %125 = icmp ult i32 %4, 256\l  br i1 %125, label %130, label %126\l|{<s0>T|<s1>F}}"];
	Node0x5f0fcf0:s0 -> Node0x5f10240;
	Node0x5f0fcf0:s1 -> Node0x5f10290;
	Node0x5f10290 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%126:\l126:                                              \l  %127 = add nsw i32 %4, -256\l  %128 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ31hierarchical_scan_kernel_phase1PiS_S_E3AUS, i32 0, i32 %127\l  %129 = load i32, i32 addrspace(3)* %128, align 4, !tbaa !5\l  br label %130\l}"];
	Node0x5f10290 -> Node0x5f10240;
	Node0x5f10240 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%130:\l130:                                              \l  %131 = phi i32 [ %129, %126 ], [ %120, %124 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %125, label %135, label %132\l|{<s0>T|<s1>F}}"];
	Node0x5f10240:s0 -> Node0x5f0c350;
	Node0x5f10240:s1 -> Node0x5f0c3a0;
	Node0x5f0c3a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%132:\l132:                                              \l  %133 = load i32, i32 addrspace(3)* %28, align 4, !tbaa !5\l  %134 = add nsw i32 %133, %131\l  store i32 %134, i32 addrspace(3)* %28, align 4, !tbaa !5\l  br label %135\l}"];
	Node0x5f0c3a0 -> Node0x5f0c350;
	Node0x5f0c350 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%135:\l135:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %136 = icmp ult i32 %4, 512\l  br i1 %136, label %141, label %137\l|{<s0>T|<s1>F}}"];
	Node0x5f0c350:s0 -> Node0x5f111c0;
	Node0x5f0c350:s1 -> Node0x5f11210;
	Node0x5f11210 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%137:\l137:                                              \l  %138 = add nsw i32 %4, -512\l  %139 = getelementptr inbounds [1024 x i32], [1024 x i32] addrspace(3)*\l... @_ZZ31hierarchical_scan_kernel_phase1PiS_S_E3AUS, i32 0, i32 %138\l  %140 = load i32, i32 addrspace(3)* %139, align 4, !tbaa !5\l  br label %141\l}"];
	Node0x5f11210 -> Node0x5f111c0;
	Node0x5f111c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%141:\l141:                                              \l  %142 = phi i32 [ %140, %137 ], [ %131, %135 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %136, label %146, label %143\l|{<s0>T|<s1>F}}"];
	Node0x5f111c0:s0 -> Node0x5f11790;
	Node0x5f111c0:s1 -> Node0x5f117e0;
	Node0x5f117e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%143:\l143:                                              \l  %144 = load i32, i32 addrspace(3)* %28, align 4, !tbaa !5\l  %145 = add nsw i32 %144, %142\l  store i32 %145, i32 addrspace(3)* %28, align 4, !tbaa !5\l  br label %146\l}"];
	Node0x5f117e0 -> Node0x5f11790;
	Node0x5f11790 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%146:\l146:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %147 = icmp eq i32 %4, 0\l  br i1 %147, label %148, label %30\l|{<s0>T|<s1>F}}"];
	Node0x5f11790:s0 -> Node0x5f0a6f0;
	Node0x5f11790:s1 -> Node0x5f0a050;
	Node0x5f0a6f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%148:\l148:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %149 = load i32, i32 addrspace(3)* %13, align 4, !tbaa !5\l  %150 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %10\l  store i32 %149, i32 addrspace(1)* %150, align 4, !tbaa !5\l  %151 = load i32, i32 addrspace(3)* %19, align 4, !tbaa !5\l  %152 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %15\l  store i32 %151, i32 addrspace(1)* %152, align 4, !tbaa !5\l  %153 = icmp eq i32 %4, 1023\l  br i1 %153, label %154, label %158\l|{<s0>T|<s1>F}}"];
	Node0x5f0a6f0:s0 -> Node0x5f081e0;
	Node0x5f0a6f0:s1 -> Node0x5f07850;
	Node0x5f081e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%154:\l154:                                              \l  %155 = load i32, i32 addrspace(3)* getelementptr inbounds ([2048 x i32],\l... [2048 x i32] addrspace(3)* @_ZZ31hierarchical_scan_kernel_phase1PiS_S_E2XY,\l... i32 0, i32 2047), align 4, !tbaa !5\l  %156 = sext i32 %5 to i64\l  %157 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %156\l  store i32 %155, i32 addrspace(1)* %157, align 4, !tbaa !5\l  br label %158\l}"];
	Node0x5f081e0 -> Node0x5f07850;
	Node0x5f07850 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%158:\l158:                                              \l  ret void\l}"];
}
