INFO: [VRFC 10-163] Analyzing VHDL file "G:/projectsv02/fpga-logic-analyzer/logicjunalayser/logicjunalayser.srcs/sim_1/new/tb_capture_to_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_capture_to_buffer'
