// Seed: 4132049262
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output supply1 id_2,
    output tri0 id_3,
    input uwire id_4,
    input wor id_5
    , id_17,
    input uwire id_6,
    output wire id_7,
    input uwire id_8,
    output tri1 id_9,
    output wire id_10,
    input supply1 id_11,
    input wor id_12,
    input wor id_13
    , id_18,
    output supply1 id_14,
    output tri0 id_15
);
  module_0 modCall_1 (
      id_18,
      id_17
  );
  logic [-1 : -1] id_19;
  ;
endmodule
