(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param12 = ((&(~|(((8'ha1) <= (8'ha5)) ? {(8'h9e)} : ((8'ha5) | (8'hb0))))) ? ((-(((8'h9f) * (8'hac)) ? ((8'hb7) ? (8'hac) : (8'ha9)) : {(8'had)})) <= (+(^~(8'had)))) : ((+({(8'hab), (8'hbb)} != (~^(8'h9f)))) ? {{(!(8'hb9))}} : (^~({(8'hb0)} != ((8'hb4) < (8'hbb)))))), 
parameter param13 = ((param12 << (|param12)) ? param12 : (param12 * {((+param12) && (param12 ? param12 : param12)), (&(param12 ^~ (8'hb3)))})))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h58):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h12):(1'h0)] wire4;
  input wire signed [(2'h2):(1'h0)] wire3;
  input wire signed [(2'h2):(1'h0)] wire2;
  input wire [(5'h12):(1'h0)] wire1;
  input wire [(5'h11):(1'h0)] wire0;
  wire [(5'h14):(1'h0)] wire11;
  wire signed [(4'hb):(1'h0)] wire10;
  wire [(4'hd):(1'h0)] wire9;
  wire signed [(3'h6):(1'h0)] wire8;
  wire [(4'hd):(1'h0)] wire7;
  wire [(3'h6):(1'h0)] wire6;
  wire signed [(5'h12):(1'h0)] wire5;
  assign y = {wire11, wire10, wire9, wire8, wire7, wire6, wire5, (1'h0)};
  assign wire5 = wire2;
  assign wire6 = ({wire0} && wire4[(4'hf):(2'h2)]);
  assign wire7 = (((((8'hbb) ? wire2 : ((8'ha4) & wire0)) ?
                         ($signed(wire1) ?
                             (wire4 <<< wire0) : wire4[(1'h0):(1'h0)]) : wire2) || wire2[(2'h2):(2'h2)]) ?
                     $signed($signed((&$unsigned(wire1)))) : (wire2 ?
                         (8'hb0) : $signed(({wire5,
                             wire3} ^~ $signed(wire1)))));
  assign wire8 = wire5;
  assign wire9 = wire8[(2'h2):(1'h0)];
  assign wire10 = $signed(wire0[(4'he):(4'h9)]);
  assign wire11 = wire0[(4'ha):(2'h2)];
endmodule