# [doc = "Register `DCGC2` reader"] pub struct R (crate :: R < DCGC2_SPEC >) ; impl core :: ops :: Deref for R { type Target = crate :: R < DCGC2_SPEC > ; # [inline (always)] fn deref (& self) -> & Self :: Target { & self . 0 } } impl From < crate :: R < DCGC2_SPEC > > for R { # [inline (always)] fn from (reader : crate :: R < DCGC2_SPEC >) -> Self { R (reader) } } # [doc = "Register `DCGC2` writer"] pub struct W (crate :: W < DCGC2_SPEC >) ; impl core :: ops :: Deref for W { type Target = crate :: W < DCGC2_SPEC > ; # [inline (always)] fn deref (& self) -> & Self :: Target { & self . 0 } } impl core :: ops :: DerefMut for W { # [inline (always)] fn deref_mut (& mut self) -> & mut Self :: Target { & mut self . 0 } } impl From < crate :: W < DCGC2_SPEC > > for W { # [inline (always)] fn from (writer : crate :: W < DCGC2_SPEC >) -> Self { W (writer) } } # [doc = "Field `SYSCTL_DCGC2_GPIOA` reader - Port A Clock Gating Control"] pub type SYSCTL_DCGC2_GPIOA_R = crate :: BitReader < bool > ; # [doc = "Field `SYSCTL_DCGC2_GPIOA` writer - Port A Clock Gating Control"] pub type SYSCTL_DCGC2_GPIOA_W < 'a , const O : u8 > = crate :: BitWriter < 'a , u32 , DCGC2_SPEC , bool , O > ; # [doc = "Field `SYSCTL_DCGC2_GPIOB` reader - Port B Clock Gating Control"] pub type SYSCTL_DCGC2_GPIOB_R = crate :: BitReader < bool > ; # [doc = "Field `SYSCTL_DCGC2_GPIOB` writer - Port B Clock Gating Control"] pub type SYSCTL_DCGC2_GPIOB_W < 'a , const O : u8 > = crate :: BitWriter < 'a , u32 , DCGC2_SPEC , bool , O > ; # [doc = "Field `SYSCTL_DCGC2_GPIOC` reader - Port C Clock Gating Control"] pub type SYSCTL_DCGC2_GPIOC_R = crate :: BitReader < bool > ; # [doc = "Field `SYSCTL_DCGC2_GPIOC` writer - Port C Clock Gating Control"] pub type SYSCTL_DCGC2_GPIOC_W < 'a , const O : u8 > = crate :: BitWriter < 'a , u32 , DCGC2_SPEC , bool , O > ; # [doc = "Field `SYSCTL_DCGC2_GPIOD` reader - Port D Clock Gating Control"] pub type SYSCTL_DCGC2_GPIOD_R = crate :: BitReader < bool > ; # [doc = "Field `SYSCTL_DCGC2_GPIOD` writer - Port D Clock Gating Control"] pub type SYSCTL_DCGC2_GPIOD_W < 'a , const O : u8 > = crate :: BitWriter < 'a , u32 , DCGC2_SPEC , bool , O > ; # [doc = "Field `SYSCTL_DCGC2_GPIOE` reader - Port E Clock Gating Control"] pub type SYSCTL_DCGC2_GPIOE_R = crate :: BitReader < bool > ; # [doc = "Field `SYSCTL_DCGC2_GPIOE` writer - Port E Clock Gating Control"] pub type SYSCTL_DCGC2_GPIOE_W < 'a , const O : u8 > = crate :: BitWriter < 'a , u32 , DCGC2_SPEC , bool , O > ; # [doc = "Field `SYSCTL_DCGC2_GPIOF` reader - Port F Clock Gating Control"] pub type SYSCTL_DCGC2_GPIOF_R = crate :: BitReader < bool > ; # [doc = "Field `SYSCTL_DCGC2_GPIOF` writer - Port F Clock Gating Control"] pub type SYSCTL_DCGC2_GPIOF_W < 'a , const O : u8 > = crate :: BitWriter < 'a , u32 , DCGC2_SPEC , bool , O > ; # [doc = "Field `SYSCTL_DCGC2_UDMA` reader - Micro-DMA Clock Gating Control"] pub type SYSCTL_DCGC2_UDMA_R = crate :: BitReader < bool > ; # [doc = "Field `SYSCTL_DCGC2_UDMA` writer - Micro-DMA Clock Gating Control"] pub type SYSCTL_DCGC2_UDMA_W < 'a , const O : u8 > = crate :: BitWriter < 'a , u32 , DCGC2_SPEC , bool , O > ; # [doc = "Field `SYSCTL_DCGC2_USB0` reader - USB0 Clock Gating Control"] pub type SYSCTL_DCGC2_USB0_R = crate :: BitReader < bool > ; # [doc = "Field `SYSCTL_DCGC2_USB0` writer - USB0 Clock Gating Control"] pub type SYSCTL_DCGC2_USB0_W < 'a , const O : u8 > = crate :: BitWriter < 'a , u32 , DCGC2_SPEC , bool , O > ; impl R { # [doc = "Bit 0 - Port A Clock Gating Control"] # [inline (always)] pub fn sysctl_dcgc2_gpioa (& self) -> SYSCTL_DCGC2_GPIOA_R { SYSCTL_DCGC2_GPIOA_R :: new ((self . bits & 1) != 0) } # [doc = "Bit 1 - Port B Clock Gating Control"] # [inline (always)] pub fn sysctl_dcgc2_gpiob (& self) -> SYSCTL_DCGC2_GPIOB_R { SYSCTL_DCGC2_GPIOB_R :: new (((self . bits >> 1) & 1) != 0) } # [doc = "Bit 2 - Port C Clock Gating Control"] # [inline (always)] pub fn sysctl_dcgc2_gpioc (& self) -> SYSCTL_DCGC2_GPIOC_R { SYSCTL_DCGC2_GPIOC_R :: new (((self . bits >> 2) & 1) != 0) } # [doc = "Bit 3 - Port D Clock Gating Control"] # [inline (always)] pub fn sysctl_dcgc2_gpiod (& self) -> SYSCTL_DCGC2_GPIOD_R { SYSCTL_DCGC2_GPIOD_R :: new (((self . bits >> 3) & 1) != 0) } # [doc = "Bit 4 - Port E Clock Gating Control"] # [inline (always)] pub fn sysctl_dcgc2_gpioe (& self) -> SYSCTL_DCGC2_GPIOE_R { SYSCTL_DCGC2_GPIOE_R :: new (((self . bits >> 4) & 1) != 0) } # [doc = "Bit 5 - Port F Clock Gating Control"] # [inline (always)] pub fn sysctl_dcgc2_gpiof (& self) -> SYSCTL_DCGC2_GPIOF_R { SYSCTL_DCGC2_GPIOF_R :: new (((self . bits >> 5) & 1) != 0) } # [doc = "Bit 13 - Micro-DMA Clock Gating Control"] # [inline (always)] pub fn sysctl_dcgc2_udma (& self) -> SYSCTL_DCGC2_UDMA_R { SYSCTL_DCGC2_UDMA_R :: new (((self . bits >> 13) & 1) != 0) } # [doc = "Bit 16 - USB0 Clock Gating Control"] # [inline (always)] pub fn sysctl_dcgc2_usb0 (& self) -> SYSCTL_DCGC2_USB0_R { SYSCTL_DCGC2_USB0_R :: new (((self . bits >> 16) & 1) != 0) } } impl W { # [doc = "Bit 0 - Port A Clock Gating Control"] # [inline (always)] # [must_use] pub fn sysctl_dcgc2_gpioa (& mut self) -> SYSCTL_DCGC2_GPIOA_W < 0 > { SYSCTL_DCGC2_GPIOA_W :: new (self) } # [doc = "Bit 1 - Port B Clock Gating Control"] # [inline (always)] # [must_use] pub fn sysctl_dcgc2_gpiob (& mut self) -> SYSCTL_DCGC2_GPIOB_W < 1 > { SYSCTL_DCGC2_GPIOB_W :: new (self) } # [doc = "Bit 2 - Port C Clock Gating Control"] # [inline (always)] # [must_use] pub fn sysctl_dcgc2_gpioc (& mut self) -> SYSCTL_DCGC2_GPIOC_W < 2 > { SYSCTL_DCGC2_GPIOC_W :: new (self) } # [doc = "Bit 3 - Port D Clock Gating Control"] # [inline (always)] # [must_use] pub fn sysctl_dcgc2_gpiod (& mut self) -> SYSCTL_DCGC2_GPIOD_W < 3 > { SYSCTL_DCGC2_GPIOD_W :: new (self) } # [doc = "Bit 4 - Port E Clock Gating Control"] # [inline (always)] # [must_use] pub fn sysctl_dcgc2_gpioe (& mut self) -> SYSCTL_DCGC2_GPIOE_W < 4 > { SYSCTL_DCGC2_GPIOE_W :: new (self) } # [doc = "Bit 5 - Port F Clock Gating Control"] # [inline (always)] # [must_use] pub fn sysctl_dcgc2_gpiof (& mut self) -> SYSCTL_DCGC2_GPIOF_W < 5 > { SYSCTL_DCGC2_GPIOF_W :: new (self) } # [doc = "Bit 13 - Micro-DMA Clock Gating Control"] # [inline (always)] # [must_use] pub fn sysctl_dcgc2_udma (& mut self) -> SYSCTL_DCGC2_UDMA_W < 13 > { SYSCTL_DCGC2_UDMA_W :: new (self) } # [doc = "Bit 16 - USB0 Clock Gating Control"] # [inline (always)] # [must_use] pub fn sysctl_dcgc2_usb0 (& mut self) -> SYSCTL_DCGC2_USB0_W < 16 > { SYSCTL_DCGC2_USB0_W :: new (self) } # [doc = "Writes raw bits to the register."] # [inline (always)] pub unsafe fn bits (& mut self , bits : u32) -> & mut Self { self . 0 . bits (bits) ; self } } # [doc = "Deep Sleep Mode Clock Gating Control Register 2\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dcgc2](index.html) module"] pub struct DCGC2_SPEC ; impl crate :: RegisterSpec for DCGC2_SPEC { type Ux = u32 ; } # [doc = "`read()` method returns [dcgc2::R](R) reader structure"] impl crate :: Readable for DCGC2_SPEC { type Reader = R ; } # [doc = "`write(|w| ..)` method takes [dcgc2::W](W) writer structure"] impl crate :: Writable for DCGC2_SPEC { type Writer = W ; const ZERO_TO_MODIFY_FIELDS_BITMAP : Self :: Ux = 0 ; const ONE_TO_MODIFY_FIELDS_BITMAP : Self :: Ux = 0 ; } # [doc = "`reset()` method sets DCGC2 to value 0"] impl crate :: Resettable for DCGC2_SPEC { const RESET_VALUE : Self :: Ux = 0 ; }