

================================================================
== Vivado HLS Report for 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s'
================================================================
* Date:           Mon Aug 12 13:52:20 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.347 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      773|      773| 2.147 us | 2.147 us |  773|  773|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      771|      771|         5|          1|          1|   768|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      0|        0|      379|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      102|     -|
|Register             |        0|      -|      166|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      166|      513|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_17_fu_217_p2           |     *    |      0|  0|  40|           5|           8|
    |mul_ln1118_fu_214_p2              |     *    |      0|  0|  40|           6|           8|
    |acc_0_V_fu_512_p2                 |     +    |      0|  0|  17|          14|          14|
    |add_ln106_fu_271_p2               |     +    |      0|  0|  10|          10|           1|
    |add_ln1192_37_fu_473_p2           |     +    |      0|  0|  14|          14|          14|
    |add_ln1192_38_fu_479_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1192_39_fu_485_p2           |     +    |      0|  0|   3|           2|           2|
    |add_ln1192_40_fu_495_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1192_41_fu_507_p2           |     +    |      0|  0|  17|          14|          14|
    |add_ln1192_fu_463_p2              |     +    |      0|  0|  11|           9|          11|
    |add_ln415_fu_457_p2               |     +    |      0|  0|  13|          13|          13|
    |p_Val2_2_fu_556_p2                |     +    |      0|  0|   8|           8|           8|
    |sub_ln1118_10_fu_313_p2           |     -    |      0|  0|  17|          12|          12|
    |sub_ln1118_11_fu_359_p2           |     -    |      0|  0|  17|           1|          11|
    |sub_ln1118_12_fu_365_p2           |     -    |      0|  0|  17|          11|          11|
    |sub_ln1118_fu_307_p2              |     -    |      0|  0|  17|           1|          12|
    |and_ln779_fu_642_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_656_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_686_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |carry_2_fu_576_p2                 |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op18          |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_680_p2                |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_704_p2               |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_608_p2         |   icmp   |      0|  0|   8|           2|           2|
    |Range1_all_zeros_fu_614_p2        |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln106_fu_265_p2              |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln340_25_fu_720_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_710_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_716_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln785_4_fu_668_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_692_p2                |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_fu_648_p3            |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_620_p3           |  select  |      0|  0|   2|           1|           1|
    |res_V_data_V_din                  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_fu_725_p3            |  select  |      0|  0|   8|           1|           7|
    |select_ln388_fu_731_p3            |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_fu_570_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_636_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_7_fu_662_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_8_fu_674_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_698_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 379|         183|         227|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |indvar_flatten_reg_203   |   9|          2|   10|         20|
    |res_V_data_V_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 102|         22|   19|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln1192_37_reg_782    |  14|   0|   14|          0|
    |add_ln1192_40_reg_787    |  10|   0|   10|          0|
    |add_ln415_reg_777        |  13|   0|   13|          0|
    |and_ln781_reg_798        |   1|   0|    1|          0|
    |and_ln786_reg_808        |   1|   0|    1|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |icmp_ln106_reg_746       |   1|   0|    1|          0|
    |indvar_flatten_reg_203   |  10|   0|   10|          0|
    |or_ln340_4_reg_818       |   1|   0|    1|          0|
    |p_Val2_2_reg_792         |   8|   0|    8|          0|
    |tmp_data_0_V_reg_755     |   8|   0|    8|          0|
    |tmp_data_1_V_reg_761     |   8|   0|    8|          0|
    |tmp_data_2_V_reg_767     |   8|   0|    8|          0|
    |tmp_data_3_V_reg_772     |   8|   0|    8|          0|
    |underflow_reg_813        |   1|   0|    1|          0|
    |xor_ln785_8_reg_803      |   1|   0|    1|          0|
    |icmp_ln106_reg_746       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 166|  32|  103|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> | return value |
|data_V_data_0_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_0_V                          |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_0_V                          |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                           data_V_data_0_V                          |    pointer   |
|data_V_data_1_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_1_V                          |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_1_V                          |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                           data_V_data_1_V                          |    pointer   |
|data_V_data_2_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_2_V                          |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_2_V                          |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                           data_V_data_2_V                          |    pointer   |
|data_V_data_3_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_3_V                          |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_3_V                          |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                           data_V_data_3_V                          |    pointer   |
|res_V_data_V_din         | out |    8|   ap_fifo  |                            res_V_data_V                            |    pointer   |
|res_V_data_V_full_n      |  in |    1|   ap_fifo  |                            res_V_data_V                            |    pointer   |
|res_V_data_V_write       | out |    1|   ap_fifo  |                            res_V_data_V                            |    pointer   |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str843, i32 0, i32 0, [1 x i8]* @p_str844, [1 x i8]* @p_str845, [1 x i8]* @p_str846, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str847, [1 x i8]* @p_str848)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str808, i32 0, i32 0, [1 x i8]* @p_str809, [1 x i8]* @p_str810, [1 x i8]* @p_str811, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str812, [1 x i8]* @p_str813)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str801, i32 0, i32 0, [1 x i8]* @p_str802, [1 x i8]* @p_str803, [1 x i8]* @p_str804, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str805, [1 x i8]* @p_str806)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str794, i32 0, i32 0, [1 x i8]* @p_str795, [1 x i8]* @p_str796, [1 x i8]* @p_str797, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str798, [1 x i8]* @p_str799)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str787, i32 0, i32 0, [1 x i8]* @p_str788, [1 x i8]* @p_str789, [1 x i8]* @p_str790, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str791, [1 x i8]* @p_str792)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "br label %1" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.60>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln106, %ReadInputWidth_begin ]" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 14 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.60ns)   --->   "%icmp_ln106 = icmp eq i10 %indvar_flatten, -256" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 15 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.54ns)   --->   "%add_ln106 = add i10 %indvar_flatten, 1" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 16 'add' 'add_ln106' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %2, label %ReadInputWidth_begin" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 18 [1/1] (1.21ns)   --->   "%empty_137 = call { i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P(i8* %data_V_data_0_V, i8* %data_V_data_1_V, i8* %data_V_data_2_V, i8* %data_V_data_3_V)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 18 'read' 'empty_137' <Predicate = (!icmp_ln106)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i8, i8, i8, i8 } %empty_137, 0" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 19 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i8, i8, i8, i8 } %empty_137, 1" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 20 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i8, i8, i8, i8 } %empty_137, 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 21 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i8, i8, i8, i8 } %empty_137, 3" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 22 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i8 %tmp_data_0_V to i12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 23 'sext' 'sext_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_data_0_V, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i11 %shl_ln to i12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 25 'sext' 'sext_ln1118_36' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i12 0, %sext_ln1118_36" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 26 'sub' 'sub_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 27 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%sub_ln1118_10 = sub i12 %sub_ln1118, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 27 'sub' 'sub_ln1118_10' <Predicate = (!icmp_ln106)> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %sub_ln1118_10, i32 2, i32 11)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 28 'partselect' 'trunc_ln' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln415 = sext i10 %trunc_ln to i11" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 29 'sext' 'sext_ln415' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sub_ln1118_10, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 30 'bitselect' 'tmp_99' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i1 %tmp_99 to i2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 31 'zext' 'zext_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i8 %tmp_data_1_V to i11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 32 'sext' 'sext_ln1118_37' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_data_1_V, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 33 'bitconcatenate' 'shl_ln1118_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i10 %shl_ln1118_s to i11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 34 'sext' 'sext_ln1118_38' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_11 = sub i11 0, %sext_ln1118_38" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 35 'sub' 'sub_ln1118_11' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 36 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln1118_12 = sub i11 %sub_ln1118_11, %sext_ln1118_37" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 36 'sub' 'sub_ln1118_12' <Predicate = (!icmp_ln106)> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %sub_ln1118_12, i32 2, i32 10)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 37 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln415_35 = sext i9 %trunc_ln708_s to i10" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 38 'sext' 'sext_ln415_35' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %sub_ln1118_12, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 39 'bitselect' 'tmp_100' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i1 %tmp_100 to i2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 40 'zext' 'zext_ln1118_8' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i8 %tmp_data_2_V to i15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 41 'sext' 'sext_ln1118_39' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.55ns)   --->   "%mul_ln1118 = mul i15 35, %sext_ln1118_39" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 42 'mul' 'mul_ln1118' <Predicate = (!icmp_ln106)> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln708_37 = call i13 @_ssdm_op_PartSelect.i13.i15.i32.i32(i15 %mul_ln1118, i32 2, i32 14)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 43 'partselect' 'trunc_ln708_37' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln415_36 = sext i13 %trunc_ln708_37 to i14" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 44 'sext' 'sext_ln415_36' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %mul_ln1118, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 45 'bitselect' 'tmp_101' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i1 %tmp_101 to i10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 46 'zext' 'zext_ln1118_9' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i8 %tmp_data_3_V to i14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 47 'sext' 'sext_ln1118_40' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.55ns)   --->   "%mul_ln1118_17 = mul i14 22, %sext_ln1118_40" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 48 'mul' 'mul_ln1118_17' <Predicate = (!icmp_ln106)> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln708_38 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %mul_ln1118_17, i32 2, i32 13)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 49 'partselect' 'trunc_ln708_38' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln415_37 = sext i12 %trunc_ln708_38 to i13" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 50 'sext' 'sext_ln415_37' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %mul_ln1118_17, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 51 'bitselect' 'tmp_102' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_102 to i13" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 52 'zext' 'zext_ln415' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.52ns)   --->   "%add_ln415 = add i13 %zext_ln415, %sext_ln415_37" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 53 'add' 'add_ln415' <Predicate = (!icmp_ln106)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.54ns)   --->   "%add_ln1192 = add i11 256, %sext_ln415" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 54 'add' 'add_ln1192' <Predicate = (!icmp_ln106)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i11 %add_ln1192 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 55 'sext' 'sext_ln1192' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.54ns)   --->   "%add_ln1192_37 = add i14 %sext_ln415_36, %sext_ln1192" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 56 'add' 'add_ln1192_37' <Predicate = (!icmp_ln106)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_38 = add i10 %zext_ln1118_9, %sext_ln415_35" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 57 'add' 'add_ln1192_38' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.13ns)   --->   "%add_ln1192_39 = add i2 %zext_ln1118_8, %zext_ln1118" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 58 'add' 'add_ln1192_39' <Predicate = (!icmp_ln106)> <Delay = 0.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i2 %add_ln1192_39 to i10" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 59 'zext' 'zext_ln1192' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln1192_40 = add i10 %add_ln1192_38, %zext_ln1192" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 60 'add' 'add_ln1192_40' <Predicate = (!icmp_ln106)> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.99>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i13 %add_ln415 to i14" [firmware/nnet_utils/nnet_dense_latency.h:48->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 61 'sext' 'sext_ln48' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i10 %add_ln1192_40 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 62 'sext' 'sext_ln1192_11' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_41 = add i14 %add_ln1192_37, %sext_ln1192_11" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 63 'add' 'add_ln1192_41' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%acc_0_V = add i14 %add_ln1192_41, %sext_ln48" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 64 'add' 'acc_0_V' <Predicate = (!icmp_ln106)> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %acc_0_V, i32 13)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 65 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%p_Val2_s = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %acc_0_V, i32 4, i32 11)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 66 'partselect' 'p_Val2_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %acc_0_V, i32 11)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 67 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %acc_0_V, i32 3)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 68 'bitselect' 'tmp_105' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln415_23 = zext i1 %tmp_105 to i8" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 69 'zext' 'zext_ln415_23' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.48ns)   --->   "%p_Val2_2 = add i8 %zext_ln415_23, %p_Val2_s" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 70 'add' 'p_Val2_2' <Predicate = (!icmp_ln106)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 71 'bitselect' 'tmp_106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%xor_ln416 = xor i1 %tmp_106, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 72 'xor' 'xor_ln416' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2 = and i1 %p_Result_3, %xor_ln416" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 73 'and' 'carry_2' <Predicate = (!icmp_ln106)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 74 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%Range2_all_ones = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %acc_0_V, i32 13)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 75 'bitselect' 'Range2_all_ones' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i14.i32.i32(i14 %acc_0_V, i32 12, i32 13)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 76 'partselect' 'tmp' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.34ns)   --->   "%Range1_all_ones = icmp eq i2 %tmp, -1" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 77 'icmp' 'Range1_all_ones' <Predicate = (!icmp_ln106)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.34ns)   --->   "%Range1_all_zeros = icmp eq i2 %tmp, 0" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 78 'icmp' 'Range1_all_zeros' <Predicate = (!icmp_ln106)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%deleted_zeros = select i1 %carry_2, i1 %Range1_all_ones, i1 %Range1_all_zeros" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 79 'select' 'deleted_zeros' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %acc_0_V, i32 12)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 80 'bitselect' 'tmp_109' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_109, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 81 'xor' 'xor_ln779' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 82 'and' 'and_ln779' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_2, i1 %and_ln779, i1 %Range1_all_ones" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 83 'select' 'deleted_ones' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.12ns)   --->   "%and_ln781 = and i1 %carry_2, %Range1_all_ones" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 84 'and' 'and_ln781' <Predicate = (!icmp_ln106)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%xor_ln785_7 = xor i1 %deleted_zeros, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 85 'xor' 'xor_ln785_7' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%or_ln785_4 = or i1 %p_Result_4, %xor_ln785_7" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 86 'or' 'or_ln785_4' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.12ns)   --->   "%xor_ln785_8 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 87 'xor' 'xor_ln785_8' <Predicate = (!icmp_ln106)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%overflow = and i1 %or_ln785_4, %xor_ln785_8" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 88 'and' 'overflow' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_4, %deleted_ones" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 89 'and' 'and_ln786' <Predicate = (!icmp_ln106)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 90 'or' 'or_ln786' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 91 'xor' 'xor_ln786' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 92 'and' 'underflow' <Predicate = (!icmp_ln106)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_4 = or i1 %underflow, %overflow" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 93 'or' 'or_ln340_4' <Predicate = (!icmp_ln106)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.82>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 94 'specloopname' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 95 'speclooptripcount' 'empty' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str77) nounwind" [firmware/nnet_utils/nnet_sepconv2d_stream.h:108]   --->   Operation 96 'specloopname' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str77)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:108]   --->   Operation 97 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str139)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:109]   --->   Operation 98 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_sepconv2d_stream.h:110]   --->   Operation 99 'specpipeline' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str139, i32 %tmp_4)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:111]   --->   Operation 100 'specregionend' 'empty_136' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 4, [4 x i8]* @p_str81, [1 x i8]* @p_str38, [1 x i8]* @p_str38, [1 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 101 'specresourcelimit' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str84) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:48->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 102 'specloopname' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str87) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:64->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 103 'specloopname' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_V)   --->   "%or_ln340 = or i1 %and_ln786, %xor_ln785_8" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 104 'or' 'or_ln340' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_V)   --->   "%or_ln340_25 = or i1 %or_ln340, %and_ln781" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 105 'or' 'or_ln340_25' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340_4, i8 127, i8 %p_Val2_2" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 106 'select' 'select_ln340' <Predicate = (!icmp_ln106)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_V)   --->   "%select_ln388 = select i1 %underflow, i8 -128, i8 %p_Val2_2" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 107 'select' 'select_ln388' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.30ns) (out node of the LUT)   --->   "%res_pack_data_V = select i1 %or_ln340_25, i8 %select_ln340, i8 %select_ln388" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 108 'select' 'res_pack_data_V' <Predicate = (!icmp_ln106)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %res_V_data_V, i8 %res_pack_data_V)" [firmware/nnet_utils/nnet_sepconv_stream.h:171->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 109 'write' <Predicate = (!icmp_ln106)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str77, i32 %tmp_s)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:117]   --->   Operation 110 'specregionend' 'empty_138' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 111 'br' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_sepconv2d_stream.h:119]   --->   Operation 112 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
br_ln106               (br               ) [ 01111110]
indvar_flatten         (phi              ) [ 00100000]
icmp_ln106             (icmp             ) [ 00111110]
add_ln106              (add              ) [ 01111110]
br_ln106               (br               ) [ 00000000]
empty_137              (read             ) [ 00000000]
tmp_data_0_V           (extractvalue     ) [ 00101000]
tmp_data_1_V           (extractvalue     ) [ 00101000]
tmp_data_2_V           (extractvalue     ) [ 00101000]
tmp_data_3_V           (extractvalue     ) [ 00101000]
sext_ln1118            (sext             ) [ 00000000]
shl_ln                 (bitconcatenate   ) [ 00000000]
sext_ln1118_36         (sext             ) [ 00000000]
sub_ln1118             (sub              ) [ 00000000]
sub_ln1118_10          (sub              ) [ 00000000]
trunc_ln               (partselect       ) [ 00000000]
sext_ln415             (sext             ) [ 00000000]
tmp_99                 (bitselect        ) [ 00000000]
zext_ln1118            (zext             ) [ 00000000]
sext_ln1118_37         (sext             ) [ 00000000]
shl_ln1118_s           (bitconcatenate   ) [ 00000000]
sext_ln1118_38         (sext             ) [ 00000000]
sub_ln1118_11          (sub              ) [ 00000000]
sub_ln1118_12          (sub              ) [ 00000000]
trunc_ln708_s          (partselect       ) [ 00000000]
sext_ln415_35          (sext             ) [ 00000000]
tmp_100                (bitselect        ) [ 00000000]
zext_ln1118_8          (zext             ) [ 00000000]
sext_ln1118_39         (sext             ) [ 00000000]
mul_ln1118             (mul              ) [ 00000000]
trunc_ln708_37         (partselect       ) [ 00000000]
sext_ln415_36          (sext             ) [ 00000000]
tmp_101                (bitselect        ) [ 00000000]
zext_ln1118_9          (zext             ) [ 00000000]
sext_ln1118_40         (sext             ) [ 00000000]
mul_ln1118_17          (mul              ) [ 00000000]
trunc_ln708_38         (partselect       ) [ 00000000]
sext_ln415_37          (sext             ) [ 00000000]
tmp_102                (bitselect        ) [ 00000000]
zext_ln415             (zext             ) [ 00000000]
add_ln415              (add              ) [ 00100100]
add_ln1192             (add              ) [ 00000000]
sext_ln1192            (sext             ) [ 00000000]
add_ln1192_37          (add              ) [ 00100100]
add_ln1192_38          (add              ) [ 00000000]
add_ln1192_39          (add              ) [ 00000000]
zext_ln1192            (zext             ) [ 00000000]
add_ln1192_40          (add              ) [ 00100100]
sext_ln48              (sext             ) [ 00000000]
sext_ln1192_11         (sext             ) [ 00000000]
add_ln1192_41          (add              ) [ 00000000]
acc_0_V                (add              ) [ 00000000]
p_Result_s             (bitselect        ) [ 00000000]
p_Val2_s               (partselect       ) [ 00000000]
p_Result_3             (bitselect        ) [ 00000000]
tmp_105                (bitselect        ) [ 00000000]
zext_ln415_23          (zext             ) [ 00000000]
p_Val2_2               (add              ) [ 00100010]
tmp_106                (bitselect        ) [ 00000000]
xor_ln416              (xor              ) [ 00000000]
carry_2                (and              ) [ 00000000]
p_Result_4             (bitselect        ) [ 00000000]
Range2_all_ones        (bitselect        ) [ 00000000]
tmp                    (partselect       ) [ 00000000]
Range1_all_ones        (icmp             ) [ 00000000]
Range1_all_zeros       (icmp             ) [ 00000000]
deleted_zeros          (select           ) [ 00000000]
tmp_109                (bitselect        ) [ 00000000]
xor_ln779              (xor              ) [ 00000000]
and_ln779              (and              ) [ 00000000]
deleted_ones           (select           ) [ 00000000]
and_ln781              (and              ) [ 00100010]
xor_ln785_7            (xor              ) [ 00000000]
or_ln785_4             (or               ) [ 00000000]
xor_ln785_8            (xor              ) [ 00100010]
overflow               (and              ) [ 00000000]
and_ln786              (and              ) [ 00100010]
or_ln786               (or               ) [ 00000000]
xor_ln786              (xor              ) [ 00000000]
underflow              (and              ) [ 00100010]
or_ln340_4             (or               ) [ 00100010]
specloopname_ln0       (specloopname     ) [ 00000000]
empty                  (speclooptripcount) [ 00000000]
specloopname_ln108     (specloopname     ) [ 00000000]
tmp_s                  (specregionbegin  ) [ 00000000]
tmp_4                  (specregionbegin  ) [ 00000000]
specpipeline_ln110     (specpipeline     ) [ 00000000]
empty_136              (specregionend    ) [ 00000000]
specresourcelimit_ln33 (specresourcelimit) [ 00000000]
specloopname_ln48      (specloopname     ) [ 00000000]
specloopname_ln64      (specloopname     ) [ 00000000]
or_ln340               (or               ) [ 00000000]
or_ln340_25            (or               ) [ 00000000]
select_ln340           (select           ) [ 00000000]
select_ln388           (select           ) [ 00000000]
res_pack_data_V        (select           ) [ 00000000]
write_ln171            (write            ) [ 00000000]
empty_138              (specregionend    ) [ 00000000]
br_ln0                 (br               ) [ 01111110]
ret_ln119              (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str843"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str844"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str845"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str846"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str847"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str848"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str808"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str809"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str810"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str811"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str812"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str813"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str801"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str802"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str803"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str804"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str805"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str806"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str794"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str795"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str796"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str797"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str798"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str799"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str787"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str788"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str789"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str790"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str791"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str792"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="184" class="1004" name="empty_137_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="0" index="3" bw="8" slack="0"/>
<pin id="189" dir="0" index="4" bw="8" slack="0"/>
<pin id="190" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_137/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln171_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln171/6 "/>
</bind>
</comp>

<comp id="203" class="1005" name="indvar_flatten_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="1"/>
<pin id="205" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="indvar_flatten_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="10" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="mul_ln1118_fu_214">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="mul_ln1118_17_fu_217">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_17/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln106_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="10" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln106_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_data_0_V_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_data_1_V_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_data_2_V_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_data_3_V_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sext_ln1118_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="1"/>
<pin id="295" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="shl_ln_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="1"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sext_ln1118_36_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="0"/>
<pin id="305" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_36/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sub_ln1118_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="11" slack="0"/>
<pin id="310" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sub_ln1118_10_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="12" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_10/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="0"/>
<pin id="321" dir="0" index="1" bw="12" slack="0"/>
<pin id="322" dir="0" index="2" bw="3" slack="0"/>
<pin id="323" dir="0" index="3" bw="5" slack="0"/>
<pin id="324" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sext_ln415_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_99_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="12" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_99/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln1118_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sext_ln1118_37_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="1"/>
<pin id="347" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_37/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="shl_ln1118_s_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="1"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_s/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sext_ln1118_38_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_38/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sub_ln1118_11_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="10" slack="0"/>
<pin id="362" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_11/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sub_ln1118_12_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_12/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln708_s_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="0" index="1" bw="11" slack="0"/>
<pin id="374" dir="0" index="2" bw="3" slack="0"/>
<pin id="375" dir="0" index="3" bw="5" slack="0"/>
<pin id="376" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln415_35_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="0"/>
<pin id="383" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415_35/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_100_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="11" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_100/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln1118_8_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_8/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sext_ln1118_39_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="1"/>
<pin id="399" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_39/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln708_37_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="13" slack="0"/>
<pin id="403" dir="0" index="1" bw="15" slack="0"/>
<pin id="404" dir="0" index="2" bw="3" slack="0"/>
<pin id="405" dir="0" index="3" bw="5" slack="0"/>
<pin id="406" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_37/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sext_ln415_36_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="13" slack="0"/>
<pin id="413" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415_36/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_101_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="15" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_101/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln1118_9_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_9/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sext_ln1118_40_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="1"/>
<pin id="429" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_40/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln708_38_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="12" slack="0"/>
<pin id="433" dir="0" index="1" bw="14" slack="0"/>
<pin id="434" dir="0" index="2" bw="3" slack="0"/>
<pin id="435" dir="0" index="3" bw="5" slack="0"/>
<pin id="436" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_38/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sext_ln415_37_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="12" slack="0"/>
<pin id="443" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415_37/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_102_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="14" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_102/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln415_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln415_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="12" slack="0"/>
<pin id="460" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln1192_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="10" slack="0"/>
<pin id="465" dir="0" index="1" bw="10" slack="0"/>
<pin id="466" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sext_ln1192_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="11" slack="0"/>
<pin id="471" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln1192_37_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="13" slack="0"/>
<pin id="475" dir="0" index="1" bw="11" slack="0"/>
<pin id="476" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_37/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln1192_38_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="9" slack="0"/>
<pin id="482" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_38/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln1192_39_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_39/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln1192_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1192/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln1192_40_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="10" slack="0"/>
<pin id="497" dir="0" index="1" bw="2" slack="0"/>
<pin id="498" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_40/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln48_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="13" slack="1"/>
<pin id="503" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sext_ln1192_11_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="10" slack="1"/>
<pin id="506" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln1192_41_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="14" slack="1"/>
<pin id="509" dir="0" index="1" bw="10" slack="0"/>
<pin id="510" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_41/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="acc_0_V_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="14" slack="0"/>
<pin id="514" dir="0" index="1" bw="13" slack="0"/>
<pin id="515" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_Result_s_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="14" slack="0"/>
<pin id="521" dir="0" index="2" bw="5" slack="0"/>
<pin id="522" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_Val2_s_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="14" slack="0"/>
<pin id="529" dir="0" index="2" bw="4" slack="0"/>
<pin id="530" dir="0" index="3" bw="5" slack="0"/>
<pin id="531" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_Result_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="14" slack="0"/>
<pin id="539" dir="0" index="2" bw="5" slack="0"/>
<pin id="540" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_105_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="14" slack="0"/>
<pin id="547" dir="0" index="2" bw="3" slack="0"/>
<pin id="548" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_105/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln415_23_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_23/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="p_Val2_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="8" slack="0"/>
<pin id="559" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_106_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="8" slack="0"/>
<pin id="565" dir="0" index="2" bw="4" slack="0"/>
<pin id="566" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_106/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="xor_ln416_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="carry_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_2/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="p_Result_4_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="8" slack="0"/>
<pin id="585" dir="0" index="2" bw="4" slack="0"/>
<pin id="586" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="Range2_all_ones_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="14" slack="0"/>
<pin id="593" dir="0" index="2" bw="5" slack="0"/>
<pin id="594" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="Range2_all_ones/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="0"/>
<pin id="600" dir="0" index="1" bw="14" slack="0"/>
<pin id="601" dir="0" index="2" bw="5" slack="0"/>
<pin id="602" dir="0" index="3" bw="5" slack="0"/>
<pin id="603" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="Range1_all_ones_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="2" slack="0"/>
<pin id="610" dir="0" index="1" bw="2" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="Range1_all_zeros_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="0"/>
<pin id="616" dir="0" index="1" bw="2" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="deleted_zeros_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="0" index="2" bw="1" slack="0"/>
<pin id="624" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_109_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="14" slack="0"/>
<pin id="631" dir="0" index="2" bw="5" slack="0"/>
<pin id="632" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_109/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="xor_ln779_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="and_ln779_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="deleted_ones_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="0" index="2" bw="1" slack="0"/>
<pin id="652" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="and_ln781_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="xor_ln785_7_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_7/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="or_ln785_4_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_4/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="xor_ln785_8_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_8/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="overflow_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="and_ln786_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="or_ln786_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="xor_ln786_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="underflow_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="or_ln340_4_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="or_ln340_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="0" index="1" bw="1" slack="1"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/6 "/>
</bind>
</comp>

<comp id="720" class="1004" name="or_ln340_25_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="1"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_25/6 "/>
</bind>
</comp>

<comp id="725" class="1004" name="select_ln340_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="1"/>
<pin id="727" dir="0" index="1" bw="8" slack="0"/>
<pin id="728" dir="0" index="2" bw="8" slack="1"/>
<pin id="729" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/6 "/>
</bind>
</comp>

<comp id="731" class="1004" name="select_ln388_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="1"/>
<pin id="733" dir="0" index="1" bw="8" slack="0"/>
<pin id="734" dir="0" index="2" bw="8" slack="1"/>
<pin id="735" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/6 "/>
</bind>
</comp>

<comp id="737" class="1004" name="res_pack_data_V_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="8" slack="0"/>
<pin id="740" dir="0" index="2" bw="8" slack="0"/>
<pin id="741" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_pack_data_V/6 "/>
</bind>
</comp>

<comp id="746" class="1005" name="icmp_ln106_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="1"/>
<pin id="748" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln106 "/>
</bind>
</comp>

<comp id="750" class="1005" name="add_ln106_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="10" slack="0"/>
<pin id="752" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln106 "/>
</bind>
</comp>

<comp id="755" class="1005" name="tmp_data_0_V_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="1"/>
<pin id="757" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="761" class="1005" name="tmp_data_1_V_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="1"/>
<pin id="763" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_data_2_V_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="1"/>
<pin id="769" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="772" class="1005" name="tmp_data_3_V_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="1"/>
<pin id="774" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="777" class="1005" name="add_ln415_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="13" slack="1"/>
<pin id="779" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln415 "/>
</bind>
</comp>

<comp id="782" class="1005" name="add_ln1192_37_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="14" slack="1"/>
<pin id="784" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_37 "/>
</bind>
</comp>

<comp id="787" class="1005" name="add_ln1192_40_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="10" slack="1"/>
<pin id="789" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_40 "/>
</bind>
</comp>

<comp id="792" class="1005" name="p_Val2_2_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="1"/>
<pin id="794" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="798" class="1005" name="and_ln781_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="1"/>
<pin id="800" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781 "/>
</bind>
</comp>

<comp id="803" class="1005" name="xor_ln785_8_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="1"/>
<pin id="805" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_8 "/>
</bind>
</comp>

<comp id="808" class="1005" name="and_ln786_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786 "/>
</bind>
</comp>

<comp id="813" class="1005" name="underflow_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="1"/>
<pin id="815" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="818" class="1005" name="or_ln340_4_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="1"/>
<pin id="820" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln340_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="191"><net_src comp="86" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="201"><net_src comp="182" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="8" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="80" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="253"><net_src comp="114" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="257"><net_src comp="122" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="269"><net_src comp="207" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="82" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="207" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="84" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="184" pin="5"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="184" pin="5"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="184" pin="5"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="184" pin="5"/><net_sink comp="289" pin=0"/></net>

<net id="301"><net_src comp="88" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="90" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="306"><net_src comp="296" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="92" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="303" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="293" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="94" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="313" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="24" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="96" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="332"><net_src comp="319" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="98" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="313" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="100" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="344"><net_src comp="333" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="353"><net_src comp="102" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="104" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="358"><net_src comp="348" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="106" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="345" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="108" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="365" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="24" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="110" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="384"><net_src comp="371" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="112" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="365" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="100" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="397" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="407"><net_src comp="116" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="214" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="24" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="118" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="414"><net_src comp="401" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="120" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="214" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="100" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="427" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="437"><net_src comp="124" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="217" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="24" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="126" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="444"><net_src comp="431" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="128" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="217" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="100" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="441" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="130" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="329" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="411" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="469" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="423" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="381" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="393" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="341" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="479" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="491" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="511"><net_src comp="504" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="507" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="501" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="128" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="126" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="532"><net_src comp="132" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="512" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="134" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="96" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="541"><net_src comp="128" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="512" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="96" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="549"><net_src comp="128" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="512" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="136" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="526" pin="4"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="138" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="556" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="140" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="562" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="142" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="536" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="570" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="138" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="556" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="140" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="595"><net_src comp="128" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="512" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="126" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="604"><net_src comp="144" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="512" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="146" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="607"><net_src comp="126" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="612"><net_src comp="598" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="148" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="598" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="104" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="625"><net_src comp="576" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="608" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="614" pin="2"/><net_sink comp="620" pin=2"/></net>

<net id="633"><net_src comp="128" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="512" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="146" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="628" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="142" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="590" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="636" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="653"><net_src comp="576" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="642" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="608" pin="2"/><net_sink comp="648" pin=2"/></net>

<net id="660"><net_src comp="576" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="608" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="620" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="142" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="582" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="662" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="518" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="142" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="668" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="674" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="582" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="648" pin="3"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="656" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="686" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="692" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="142" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="518" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="698" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="704" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="680" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="724"><net_src comp="716" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="730"><net_src comp="178" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="736"><net_src comp="180" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="742"><net_src comp="720" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="725" pin="3"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="731" pin="3"/><net_sink comp="737" pin=2"/></net>

<net id="745"><net_src comp="737" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="749"><net_src comp="265" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="271" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="758"><net_src comp="277" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="764"><net_src comp="281" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="770"><net_src comp="285" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="775"><net_src comp="289" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="780"><net_src comp="457" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="785"><net_src comp="473" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="790"><net_src comp="495" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="795"><net_src comp="556" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="725" pin=2"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="731" pin=2"/></net>

<net id="801"><net_src comp="656" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="806"><net_src comp="674" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="811"><net_src comp="686" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="816"><net_src comp="704" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="821"><net_src comp="710" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="725" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_V | {6 }
 - Input state : 
	Port: pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> : data_V_data_0_V | {3 }
	Port: pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> : data_V_data_1_V | {3 }
	Port: pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> : data_V_data_2_V | {3 }
	Port: pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> : data_V_data_3_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln106 : 1
		add_ln106 : 1
		br_ln106 : 2
	State 3
	State 4
		sext_ln1118_36 : 1
		sub_ln1118 : 2
		sub_ln1118_10 : 3
		trunc_ln : 4
		sext_ln415 : 5
		tmp_99 : 4
		zext_ln1118 : 5
		sext_ln1118_38 : 1
		sub_ln1118_11 : 2
		sub_ln1118_12 : 3
		trunc_ln708_s : 4
		sext_ln415_35 : 5
		tmp_100 : 4
		zext_ln1118_8 : 5
		mul_ln1118 : 1
		trunc_ln708_37 : 2
		sext_ln415_36 : 3
		tmp_101 : 2
		zext_ln1118_9 : 3
		mul_ln1118_17 : 1
		trunc_ln708_38 : 2
		sext_ln415_37 : 3
		tmp_102 : 2
		zext_ln415 : 3
		add_ln415 : 4
		add_ln1192 : 6
		sext_ln1192 : 7
		add_ln1192_37 : 8
		add_ln1192_38 : 6
		add_ln1192_39 : 6
		zext_ln1192 : 7
		add_ln1192_40 : 8
	State 5
		add_ln1192_41 : 1
		acc_0_V : 2
		p_Result_s : 3
		p_Val2_s : 3
		p_Result_3 : 3
		tmp_105 : 3
		zext_ln415_23 : 4
		p_Val2_2 : 5
		tmp_106 : 6
		xor_ln416 : 7
		carry_2 : 7
		p_Result_4 : 6
		Range2_all_ones : 3
		tmp : 3
		Range1_all_ones : 4
		Range1_all_zeros : 4
		deleted_zeros : 7
		tmp_109 : 3
		xor_ln779 : 4
		and_ln779 : 4
		deleted_ones : 7
		and_ln781 : 7
		xor_ln785_7 : 8
		or_ln785_4 : 8
		xor_ln785_8 : 4
		overflow : 8
		and_ln786 : 8
		or_ln786 : 8
		xor_ln786 : 8
		underflow : 8
		or_ln340_4 : 8
	State 6
		empty_136 : 1
		write_ln171 : 1
		empty_138 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln106_fu_271     |    0    |    0    |    10   |
|          |     add_ln415_fu_457     |    0    |    0    |    12   |
|          |     add_ln1192_fu_463    |    0    |    0    |    10   |
|          |   add_ln1192_37_fu_473   |    0    |    0    |    13   |
|    add   |   add_ln1192_38_fu_479   |    0    |    0    |    17   |
|          |   add_ln1192_39_fu_485   |    0    |    0    |    2    |
|          |   add_ln1192_40_fu_495   |    0    |    0    |    17   |
|          |   add_ln1192_41_fu_507   |    0    |    0    |    17   |
|          |      acc_0_V_fu_512      |    0    |    0    |    17   |
|          |      p_Val2_2_fu_556     |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|    mul   |     mul_ln1118_fu_214    |    0    |    0    |    40   |
|          |   mul_ln1118_17_fu_217   |    0    |    0    |    40   |
|----------|--------------------------|---------|---------|---------|
|          |     sub_ln1118_fu_307    |    0    |    0    |    17   |
|    sub   |   sub_ln1118_10_fu_313   |    0    |    0    |    17   |
|          |   sub_ln1118_11_fu_359   |    0    |    0    |    17   |
|          |   sub_ln1118_12_fu_365   |    0    |    0    |    17   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln106_fu_265    |    0    |    0    |    13   |
|   icmp   |  Range1_all_ones_fu_608  |    0    |    0    |    8    |
|          |  Range1_all_zeros_fu_614 |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|          |   deleted_zeros_fu_620   |    0    |    0    |    2    |
|          |    deleted_ones_fu_648   |    0    |    0    |    2    |
|  select  |    select_ln340_fu_725   |    0    |    0    |    8    |
|          |    select_ln388_fu_731   |    0    |    0    |    8    |
|          |  res_pack_data_V_fu_737  |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|          |      carry_2_fu_576      |    0    |    0    |    2    |
|          |     and_ln779_fu_642     |    0    |    0    |    2    |
|    and   |     and_ln781_fu_656     |    0    |    0    |    2    |
|          |      overflow_fu_680     |    0    |    0    |    2    |
|          |     and_ln786_fu_686     |    0    |    0    |    2    |
|          |     underflow_fu_704     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     xor_ln416_fu_570     |    0    |    0    |    2    |
|          |     xor_ln779_fu_636     |    0    |    0    |    2    |
|    xor   |    xor_ln785_7_fu_662    |    0    |    0    |    2    |
|          |    xor_ln785_8_fu_674    |    0    |    0    |    2    |
|          |     xor_ln786_fu_698     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     or_ln785_4_fu_668    |    0    |    0    |    2    |
|          |      or_ln786_fu_692     |    0    |    0    |    2    |
|    or    |     or_ln340_4_fu_710    |    0    |    0    |    2    |
|          |      or_ln340_fu_716     |    0    |    0    |    2    |
|          |    or_ln340_25_fu_720    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   read   |   empty_137_read_fu_184  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln171_write_fu_196 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    tmp_data_0_V_fu_277   |    0    |    0    |    0    |
|extractvalue|    tmp_data_1_V_fu_281   |    0    |    0    |    0    |
|          |    tmp_data_2_V_fu_285   |    0    |    0    |    0    |
|          |    tmp_data_3_V_fu_289   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    sext_ln1118_fu_293    |    0    |    0    |    0    |
|          |   sext_ln1118_36_fu_303  |    0    |    0    |    0    |
|          |     sext_ln415_fu_329    |    0    |    0    |    0    |
|          |   sext_ln1118_37_fu_345  |    0    |    0    |    0    |
|          |   sext_ln1118_38_fu_355  |    0    |    0    |    0    |
|          |   sext_ln415_35_fu_381   |    0    |    0    |    0    |
|   sext   |   sext_ln1118_39_fu_397  |    0    |    0    |    0    |
|          |   sext_ln415_36_fu_411   |    0    |    0    |    0    |
|          |   sext_ln1118_40_fu_427  |    0    |    0    |    0    |
|          |   sext_ln415_37_fu_441   |    0    |    0    |    0    |
|          |    sext_ln1192_fu_469    |    0    |    0    |    0    |
|          |     sext_ln48_fu_501     |    0    |    0    |    0    |
|          |   sext_ln1192_11_fu_504  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln_fu_296      |    0    |    0    |    0    |
|          |    shl_ln1118_s_fu_348   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      trunc_ln_fu_319     |    0    |    0    |    0    |
|          |   trunc_ln708_s_fu_371   |    0    |    0    |    0    |
|partselect|   trunc_ln708_37_fu_401  |    0    |    0    |    0    |
|          |   trunc_ln708_38_fu_431  |    0    |    0    |    0    |
|          |      p_Val2_s_fu_526     |    0    |    0    |    0    |
|          |        tmp_fu_598        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_99_fu_333      |    0    |    0    |    0    |
|          |      tmp_100_fu_385      |    0    |    0    |    0    |
|          |      tmp_101_fu_415      |    0    |    0    |    0    |
|          |      tmp_102_fu_445      |    0    |    0    |    0    |
|          |     p_Result_s_fu_518    |    0    |    0    |    0    |
| bitselect|     p_Result_3_fu_536    |    0    |    0    |    0    |
|          |      tmp_105_fu_544      |    0    |    0    |    0    |
|          |      tmp_106_fu_562      |    0    |    0    |    0    |
|          |     p_Result_4_fu_582    |    0    |    0    |    0    |
|          |  Range2_all_ones_fu_590  |    0    |    0    |    0    |
|          |      tmp_109_fu_628      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    zext_ln1118_fu_341    |    0    |    0    |    0    |
|          |   zext_ln1118_8_fu_393   |    0    |    0    |    0    |
|   zext   |   zext_ln1118_9_fu_423   |    0    |    0    |    0    |
|          |     zext_ln415_fu_453    |    0    |    0    |    0    |
|          |    zext_ln1192_fu_491    |    0    |    0    |    0    |
|          |   zext_ln415_23_fu_552   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    0    |    0    |   360   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln106_reg_750  |   10   |
| add_ln1192_37_reg_782|   14   |
| add_ln1192_40_reg_787|   10   |
|   add_ln415_reg_777  |   13   |
|   and_ln781_reg_798  |    1   |
|   and_ln786_reg_808  |    1   |
|  icmp_ln106_reg_746  |    1   |
|indvar_flatten_reg_203|   10   |
|  or_ln340_4_reg_818  |    1   |
|   p_Val2_2_reg_792   |    8   |
| tmp_data_0_V_reg_755 |    8   |
| tmp_data_1_V_reg_761 |    8   |
| tmp_data_2_V_reg_767 |    8   |
| tmp_data_3_V_reg_772 |    8   |
|   underflow_reg_813  |    1   |
|  xor_ln785_8_reg_803 |    1   |
+----------------------+--------+
|         Total        |   103  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   360  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   103  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   103  |   360  |
+-----------+--------+--------+--------+
