// Seed: 882283178
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input  wand id_0,
    output wand id_1,
    input  tri0 id_2,
    input  tri1 id_3,
    output tri0 id_4,
    input  tri1 id_5
);
  parameter id_7 = -1;
  wire id_8;
  module_0 modCall_1 ();
  assign id_4 = id_7;
  assign id_1 = id_7;
  localparam id_9 = (id_7);
endmodule
module module_2 (
    output tri1 id_0
    , id_18,
    output logic id_1,
    output tri id_2,
    input tri0 id_3,
    input wor id_4,
    input wand id_5
    , id_19,
    input tri0 id_6,
    input supply1 id_7,
    output uwire id_8,
    output wor id_9,
    input wire id_10,
    input supply1 id_11,
    output tri1 id_12,
    output uwire id_13
    , id_20,
    output tri1 id_14
    , id_21,
    output wire id_15,
    output wire void id_16
);
  always id_1 <= -1'b0;
  module_0 modCall_1 ();
endmodule
