
---------- Begin Simulation Statistics ----------
final_tick                                 8691503000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  20268                       # Simulator instruction rate (inst/s)
host_mem_usage                                 875656                       # Number of bytes of host memory used
host_op_rate                                    22982                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   493.38                       # Real time elapsed on the host
host_tick_rate                               17616231                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11338771                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008692                       # Number of seconds simulated
sim_ticks                                  8691503000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.895021                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  915412                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               916374                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               949                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1791930                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           30564                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              267                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2230271                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  109364                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           76                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4683774                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4440579                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               691                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2221351                       # Number of branches committed
system.cpu.commit.bw_lim_events                364871                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           12142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           39416                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10006066                       # Number of instructions committed
system.cpu.commit.committedOps               11344837                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     15655085                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.724674                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.695391                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11621031     74.23%     74.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1721442     11.00%     85.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       786221      5.02%     90.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       423027      2.70%     92.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       286150      1.83%     94.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       138115      0.88%     95.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       171867      1.10%     96.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       142361      0.91%     97.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       364871      2.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     15655085                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109017                       # Number of function calls committed.
system.cpu.commit.int_insts                   9861989                       # Number of committed integer instructions.
system.cpu.commit.loads                       1710889                       # Number of loads committed
system.cpu.commit.membars                       12120                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8314      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7690808     67.79%     67.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           60460      0.53%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           18890      0.17%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18886      0.17%     68.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           16638      0.15%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          22677      0.20%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1710889     15.08%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1797272     15.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11344837                       # Class of committed instruction
system.cpu.commit.refs                        3508161                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    198825                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11338771                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.738301                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.738301                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               2812060                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   260                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               914664                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11390070                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 10619098                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2196852                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1357                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   939                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 31290                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2230271                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1485221                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4596872                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   856                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10062788                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    3230                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.128302                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           11062132                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1055073                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.578886                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           15660657                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.728553                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.023825                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13403695     85.59%     85.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   236858      1.51%     87.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   203823      1.30%     88.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   291183      1.86%     90.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   375567      2.40%     92.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   199787      1.28%     93.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    55123      0.35%     94.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    97349      0.62%     94.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   797272      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15660657                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued      2686277                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit     19347320                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified     25656823                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull      2014151                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage     165333655                       # number of prefetches that crossed the page
system.cpu.idleCycles                         1722350                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  801                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2224523                       # Number of branches executed
system.cpu.iew.exec_nop                          6094                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.662111                       # Inst execution rate
system.cpu.iew.exec_refs                      3660104                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1809039                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    4549                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1715786                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              12171                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               368                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1810421                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11384923                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1851065                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               825                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11509478                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                435056                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1357                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                435068                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         13296                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            72562                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        72563                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4896                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        13148                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             48                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          678                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            123                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10157693                       # num instructions consuming a value
system.cpu.iew.wb_count                      11369524                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.529548                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5378983                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.654060                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11372681                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13091832                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7574832                       # number of integer regfile writes
system.cpu.ipc                               0.575274                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.575274                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              8328      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7703786     66.93%     67.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                60466      0.53%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18933      0.16%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18930      0.16%     67.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                16666      0.14%     68.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               22718      0.20%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1851260     16.08%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1809219     15.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11510309                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      217593                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018904                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   29988     13.78%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  52265     24.02%     37.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                135336     62.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11504577                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           38476486                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11170469                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11218857                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11366658                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11510309                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               12171                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           40045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               114                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             29                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        15787                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15660657                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.734983                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.523053                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11527555     73.61%     73.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1275436      8.14%     81.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              934901      5.97%     87.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              658955      4.21%     91.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              529625      3.38%     95.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              299324      1.91%     97.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              320464      2.05%     99.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               64874      0.41%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               49523      0.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15660657                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.662159                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 214997                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             422490                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       199055                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            200065                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             48616                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            36323                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1715786                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1810421                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7786618                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  48481                       # number of misc regfile writes
system.cpu.numCycles                         17383007                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  439654                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12114552                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     77                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 10637998                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      9                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18372166                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11386830                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12147258                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2209244                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 109106                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1357                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                157679                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    32679                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12964557                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        2214725                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              36791                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    239527                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          12171                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           242067                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     26666407                       # The number of ROB reads
system.cpu.rob.rob_writes                    22774096                       # The number of ROB writes
system.cpu.timesIdled                          325017                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   241453                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   99969                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    21                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5836                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         44485                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           95                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1298448                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           43                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2597985                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             43                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5381                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5448                       # Transaction distribution
system.membus.trans_dist::CleanEvict              388                       # Transaction distribution
system.membus.trans_dist::ReadExReq             33253                       # Transaction distribution
system.membus.trans_dist::ReadExResp            33253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5381                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        83119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  83119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2821248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2821248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38649                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38649    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38649                       # Request fanout histogram
system.membus.reqLayer0.occupancy            70025500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          199866500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8691503000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1266266                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        42464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1260118                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1745                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33256                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33256                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1260183                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6083                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3780484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       117038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3897522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    161299264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4886720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              166185984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5879                       # Total snoops (count)
system.tol2bus.snoopTraffic                    348672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1305416                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000106                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010281                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1305278     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    138      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1305416                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2840919562                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             32.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          59238055                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1890274500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            21.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8691503000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               381447                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1225                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       878216                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1260888                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              381447                       # number of overall hits
system.l2.overall_hits::.cpu.data                1225                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       878216                       # number of overall hits
system.l2.overall_hits::total                 1260888                       # number of overall hits
system.l2.demand_misses::.cpu.inst                520                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38114                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38634                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               520                       # number of overall misses
system.l2.overall_misses::.cpu.data             38114                       # number of overall misses
system.l2.overall_misses::total                 38634                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40159500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2991825000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3031984500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40159500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2991825000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3031984500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           381967                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            39339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       878216                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1299522                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          381967                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           39339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       878216                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1299522                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001361                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.968860                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.029729                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001361                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.968860                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.029729                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77229.807692                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78496.746602                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78479.694052                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77229.807692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78496.746602                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78479.694052                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5448                       # number of writebacks
system.l2.writebacks::total                      5448                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38634                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38634                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34959500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2610685000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2645644500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34959500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2610685000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2645644500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.968860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.029729                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.968860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.029729                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67229.807692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68496.746602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68479.694052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67229.807692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68496.746602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68479.694052                       # average overall mshr miss latency
system.l2.replacements                           5879                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        37016                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37016                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        37016                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37016                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1260023                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1260023                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1260023                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1260023                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           33253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               33253                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2639018500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2639018500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         33256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79361.816979                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79361.816979                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        33253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          33253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2306488500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2306488500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69361.816979                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69361.816979                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         381447                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       878216                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1259663                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40159500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40159500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       381967                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       878216                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1260183                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001361                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77229.807692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77229.807692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34959500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34959500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001361                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67229.807692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67229.807692                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    352806500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    352806500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         6083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.799112                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.799112                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 72578.996091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 72578.996091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4861                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4861                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    304196500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    304196500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.799112                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.799112                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62578.996091                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 62578.996091                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8691503000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 19226.393350                       # Cycle average of tags in use
system.l2.tags.total_refs                     2597875                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38647                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     67.220612                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.902918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       451.216605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     18764.273827                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.572640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.586743                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          381                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3844                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        28499                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20821767                       # Number of tag accesses
system.l2.tags.data_accesses                 20821767                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8691503000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2439296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2472576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       348672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          348672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           38114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               38634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5448                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5448                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3829027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         280652955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             284481982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3829027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3829027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       40116422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40116422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       40116422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3829027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        280652955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            324598404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000921306750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          326                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          326                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               83680                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5099                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38634                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5448                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38634                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              386                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       7.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    327114000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  193170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1051501500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8467.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27217.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34358                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4852                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38634                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5448                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    582.225527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   449.083945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.610725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          369      7.62%      7.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          610     12.60%     20.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          452      9.33%     29.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          499     10.31%     39.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          720     14.87%     54.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          493     10.18%     64.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          317      6.55%     71.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          218      4.50%     75.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1164     24.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4842                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     118.484663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.230248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1586.573071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          324     99.39%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           326                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.628834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.603233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.938229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              224     68.71%     68.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.31%     69.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               99     30.37%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           326                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2472576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  346944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2472576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               348672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       284.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    284.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8690434500                       # Total gap between requests
system.mem_ctrls.avgGap                     197142.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2439296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       346944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3829027.039396983571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 280652954.960724294186                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 39917606.885713554919                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5448                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13566250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1037935250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  54879595750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26088.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27232.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10073347.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             17885700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              9506475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           138494580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           14908320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     685938240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2343594330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1363984320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4574311965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        526.297001                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3525324250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    290160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4876018750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             16707600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8868915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           137352180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           13389300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     685938240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2195059740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1489066080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4546382055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        523.083528                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3851612500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    290160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4549730500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8691503000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1018064                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1018064                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1018064                       # number of overall hits
system.cpu.icache.overall_hits::total         1018064                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       467157                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         467157                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       467157                       # number of overall misses
system.cpu.icache.overall_misses::total        467157                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   6142148999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6142148999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   6142148999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6142148999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1485221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1485221                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1485221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1485221                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.314537                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.314537                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.314537                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.314537                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13147.933134                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13147.933134                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13147.933134                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13147.933134                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          946                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                58                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.310345                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            536732                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks      1260118                       # number of writebacks
system.cpu.icache.writebacks::total           1260118                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        85190                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        85190                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        85190                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        85190                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       381967                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       381967                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       381967                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       878216                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1260183                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5098193999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5098193999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5098193999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher  10756626933                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15854820932                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.257179                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.257179                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.257179                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.848482                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13347.210620                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13347.210620                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13347.210620                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12248.270281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12581.363923                       # average overall mshr miss latency
system.cpu.icache.replacements                1260118                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1018064                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1018064                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       467157                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        467157                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   6142148999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6142148999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1485221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1485221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.314537                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.314537                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13147.933134                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13147.933134                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        85190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        85190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       381967                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       381967                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5098193999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5098193999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.257179                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.257179                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13347.210620                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13347.210620                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       878216                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       878216                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher  10756626933                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total  10756626933                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12248.270281                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12248.270281                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   8691503000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8691503000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.978127                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2278246                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1260182                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.807871                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    20.334545                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    43.643582                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.317727                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.681931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999658                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4230624                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4230624                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8691503000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8691503000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8691503000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8691503000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8691503000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3353854                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3353854                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3360586                       # number of overall hits
system.cpu.dcache.overall_hits::total         3360586                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        75288                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          75288                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        75373                       # number of overall misses
system.cpu.dcache.overall_misses::total         75373                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5109873159                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5109873159                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5109873159                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5109873159                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3429142                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3429142                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3435959                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3435959                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021955                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021955                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021937                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021937                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67871.017413                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67871.017413                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67794.477585                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67794.477585                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       858284                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             13315                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.459932                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37016                       # number of writebacks
system.cpu.dcache.writebacks::total             37016                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35937                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35937                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35937                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35937                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        39351                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        39351                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        39353                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        39353                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3078898122                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3078898122                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3079082622                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3079082622                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011475                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011453                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011453                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78241.928337                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78241.928337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78242.640256                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78242.640256                       # average overall mshr miss latency
system.cpu.dcache.replacements                  38330                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1624795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1624795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19191                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19191                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    962885500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    962885500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1643986                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1643986                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011673                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011673                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50173.805430                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50173.805430                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        13053                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13053                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    380612500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    380612500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62009.204953                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62009.204953                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1729059                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1729059                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56084                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56084                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4146573664                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4146573664                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1785143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1785143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73935.055702                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73935.055702                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22884                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22884                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        33200                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        33200                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2697884627                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2697884627                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81261.585151                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81261.585151                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6732                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6732                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           85                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           85                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6817                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6817                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000293                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000293                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       413995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       413995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31845.769231                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31845.769231                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       400995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       400995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30845.769231                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30845.769231                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        12135                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        12135                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000165                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000165                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000082                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8691503000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1010.690528                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3424195                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             39354                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.010088                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1010.690528                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          391                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          547                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6959786                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6959786                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8691503000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   8691503000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
