$date
	Sun Oct 23 05:37:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#782281
b101 !
1"
#782282
b101 &
b101 %
1$
#782283
0"
#782286
b10000 &
b10000 %
#782290
b1000 &
b1000 %
#782294
b100 &
b100 %
#782298
b10 &
b10 %
#782302
b1 &
1#
b1 %
#782306
b0 &
b0 %
0#
0$
#1762120
b11010 !
1"
#1762122
b11010 &
b11010 %
1$
#1762123
0"
#1762126
b1101 &
b1101 %
#1762130
b101000 &
b101000 %
#1762134
b10100 &
b10100 %
#1762138
b1010 &
b1010 %
#1762142
b101 &
b101 %
#1762146
b10000 &
b10000 %
#1762150
b1000 &
b1000 %
#1762154
b100 &
b100 %
#1762158
b10 &
b10 %
#1762162
b1 &
b1 %
1#
#1762166
b0 &
0#
b0 %
0$
#2759745
b1 !
1"
#2759746
b1 &
b1 %
1$
#2759747
0"
#2759750
1#
#2759754
b0 &
b0 %
0#
0$
#4500012
