<html><head><title>Icestorm: FMLA (vector, 8H) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>FMLA (vector, 8H)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  fmla v0.8h, v1.8h, v2.8h</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 1.000</p><p>Issues: 1.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 0.000</p><p>SIMD/FP unit issues: 1.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch simd uop (57)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map simd uop (7e)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td></tr></thead><tr><td>1004</td><td>4033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>101557</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>4033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>101557</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>4033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>101557</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>4033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>101557</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>4033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>101557</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>4033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>101557</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>4033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>101557</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>4033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>101557</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>4033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>101557</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>4033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>101557</td><td>1000</td><td>1000</td><td>3000</td><td>1</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->1</h2><div style="margin-left: 40px"><p>Code:</p><pre>  fmla v0.8h, v1.8h, v2.8h</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 4.0033</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028904</td><td>10130</td><td>200</td><td>10042</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 4.0033</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10006</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10025</td><td>40066</td><td>10025</td><td>21</td><td>10004</td><td>20</td><td>10030</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10004</td><td>20</td><td>30012</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr></table></div></div></div></div><h2>Test 3: Latency 1->2</h2><div style="margin-left: 40px"><p>Code:</p><pre>  fmla v0.8h, v0.8h, v1.8h</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 4.0033</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10006</td><td>200</td><td>30018</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10205</td><td>40066</td><td>10105</td><td>101</td><td>10004</td><td>100</td><td>10030</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 4.0033</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>0</td><td>70</td><td>0</td><td>1028557</td><td>10020</td><td>20</td><td>0</td><td>10000</td><td>20</td><td>30456</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>0</td><td>70</td><td>0</td><td>1028557</td><td>10020</td><td>20</td><td>0</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>0</td><td>70</td><td>0</td><td>1028557</td><td>10020</td><td>20</td><td>0</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>0</td><td>70</td><td>0</td><td>1028557</td><td>10020</td><td>20</td><td>0</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>0</td><td>70</td><td>0</td><td>1028904</td><td>10050</td><td>20</td><td>0</td><td>10044</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>0</td><td>70</td><td>0</td><td>1028557</td><td>10020</td><td>20</td><td>0</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>4244</td><td>119297</td><td>51427</td><td>1029211</td><td>21101</td><td>9378</td><td>4888</td><td>10085</td><td>20</td><td>30138</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10026</td><td>40304</td><td>10053</td><td>21</td><td>10032</td><td>20</td><td>10184</td><td>0</td><td>70</td><td>0</td><td>1028557</td><td>10020</td><td>20</td><td>0</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>0</td><td>70</td><td>0</td><td>1028557</td><td>10020</td><td>20</td><td>0</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>0</td><td>70</td><td>0</td><td>1028557</td><td>10020</td><td>20</td><td>0</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr></table></div></div></div></div><h2>Test 4: Latency 1->3</h2><div style="margin-left: 40px"><p>Code:</p><pre>  fmla v0.8h, v1.8h, v0.8h</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 4.0033</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10006</td><td>200</td><td>30018</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10205</td><td>40066</td><td>10105</td><td>101</td><td>10004</td><td>100</td><td>10030</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10006</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>40033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>1028557</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>30012</td><td>1</td><td>10000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 4.0033</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10006</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30132</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>40033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>1028557</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>30000</td><td>11</td><td>10000</td><td>10</td></tr></table></div></div></div></div><h2>Test 5: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  movi v0.16b, 0
  fmla v0.8h, v8.8h, v9.8h
  movi v1.16b, 0
  fmla v1.8h, v8.8h, v9.8h
  movi v2.16b, 0
  fmla v2.8h, v8.8h, v9.8h
  movi v3.16b, 0
  fmla v3.8h, v8.8h, v9.8h
  movi v4.16b, 0
  fmla v4.8h, v8.8h, v9.8h
  movi v5.16b, 0
  fmla v5.8h, v8.8h, v9.8h
  movi v6.16b, 0
  fmla v6.8h, v8.8h, v9.8h
  movi v7.16b, 0
  fmla v7.8h, v8.8h, v9.8h</pre><div><input type="checkbox" id="checkbox-11" checked="checked"><label for="checkbox-11"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v8.16b, 9
  movi v9.16b, 10</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5011</p><div><input type="checkbox" id="checkbox-12" checked="checked"><label for="checkbox-12"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160204</td><td>40496</td><td>80110</td><td>101</td><td>80009</td><td>100</td><td>80013</td><td>300</td><td>320056</td><td>80113</td><td>200</td><td>80013</td><td>200</td><td>240039</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40119</td><td>80110</td><td>101</td><td>80009</td><td>100</td><td>80013</td><td>300</td><td>320056</td><td>80113</td><td>200</td><td>80013</td><td>200</td><td>240036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>240036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>240036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>240036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>240036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>240036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>240036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>240036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>240036</td><td>1</td><td>160000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5053</p><div><input type="checkbox" id="checkbox-13" checked="checked"><label for="checkbox-13"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160024</td><td>43814</td><td>80020</td><td>11</td><td>80009</td><td>10</td><td>80013</td><td>0</td><td>30</td><td>0</td><td>320200</td><td>80059</td><td>20</td><td>0</td><td>80049</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>44010</td><td>80020</td><td>11</td><td>80009</td><td>10</td><td>80013</td><td>0</td><td>30</td><td>0</td><td>320000</td><td>80010</td><td>20</td><td>0</td><td>80000</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40449</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>0</td><td>30</td><td>0</td><td>320000</td><td>80010</td><td>20</td><td>0</td><td>80000</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40398</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>0</td><td>30</td><td>0</td><td>320000</td><td>80010</td><td>20</td><td>0</td><td>80000</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40430</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>0</td><td>30</td><td>0</td><td>320000</td><td>80010</td><td>20</td><td>0</td><td>80000</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40438</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>0</td><td>30</td><td>0</td><td>320000</td><td>80010</td><td>20</td><td>0</td><td>80000</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40406</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>0</td><td>30</td><td>0</td><td>320000</td><td>80010</td><td>20</td><td>0</td><td>80000</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40409</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>0</td><td>30</td><td>0</td><td>320000</td><td>80010</td><td>20</td><td>0</td><td>80000</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40418</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>0</td><td>30</td><td>0</td><td>320000</td><td>80010</td><td>20</td><td>0</td><td>80000</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40394</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>0</td><td>30</td><td>0</td><td>320000</td><td>80010</td><td>20</td><td>0</td><td>80000</td><td>20</td><td>240000</td><td>1</td><td>160000</td><td>10</td></tr></table></div></div></div></div><h2>Test 6: throughput</h2><div style="margin-left: 40px"><p>Count: 16</p><p>Code:</p><pre>  fmla v0.8h, v16.8h, v17.8h
  fmla v1.8h, v16.8h, v17.8h
  fmla v2.8h, v16.8h, v17.8h
  fmla v3.8h, v16.8h, v17.8h
  fmla v4.8h, v16.8h, v17.8h
  fmla v5.8h, v16.8h, v17.8h
  fmla v6.8h, v16.8h, v17.8h
  fmla v7.8h, v16.8h, v17.8h
  fmla v8.8h, v16.8h, v17.8h
  fmla v9.8h, v16.8h, v17.8h
  fmla v10.8h, v16.8h, v17.8h
  fmla v11.8h, v16.8h, v17.8h
  fmla v12.8h, v16.8h, v17.8h
  fmla v13.8h, v16.8h, v17.8h
  fmla v14.8h, v16.8h, v17.8h
  fmla v15.8h, v16.8h, v17.8h</pre><div><input type="checkbox" id="checkbox-14" checked="checked"><label for="checkbox-14"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v16.16b, 17
  movi v17.16b, 18</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5002</p><div><input type="checkbox" id="checkbox-15" checked="checked"><label for="checkbox-15"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160204</td><td>80055</td><td>160107</td><td>101</td><td>160006</td><td>100</td><td>160010</td><td>300</td><td>640044</td><td>160110</td><td>200</td><td>160014</td><td>200</td><td>480039</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80036</td><td>160107</td><td>101</td><td>160006</td><td>100</td><td>160010</td><td>300</td><td>640044</td><td>160110</td><td>200</td><td>160013</td><td>200</td><td>480042</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80036</td><td>160105</td><td>101</td><td>160004</td><td>100</td><td>160008</td><td>300</td><td>640036</td><td>160108</td><td>200</td><td>160012</td><td>200</td><td>480036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80036</td><td>160105</td><td>101</td><td>160004</td><td>100</td><td>160008</td><td>300</td><td>640036</td><td>160108</td><td>200</td><td>160012</td><td>200</td><td>480036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80036</td><td>160105</td><td>101</td><td>160004</td><td>100</td><td>160008</td><td>300</td><td>640036</td><td>160108</td><td>200</td><td>160012</td><td>200</td><td>480036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80036</td><td>160105</td><td>101</td><td>160004</td><td>100</td><td>160008</td><td>300</td><td>640036</td><td>160108</td><td>200</td><td>160012</td><td>200</td><td>480204</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80036</td><td>160105</td><td>101</td><td>160004</td><td>100</td><td>160008</td><td>300</td><td>640036</td><td>160108</td><td>200</td><td>160012</td><td>200</td><td>480036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160205</td><td>80073</td><td>160145</td><td>101</td><td>160044</td><td>100</td><td>160056</td><td>300</td><td>640036</td><td>160108</td><td>200</td><td>160012</td><td>200</td><td>480036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80036</td><td>160105</td><td>101</td><td>160004</td><td>100</td><td>160008</td><td>300</td><td>640036</td><td>160108</td><td>200</td><td>160012</td><td>200</td><td>480036</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80036</td><td>160105</td><td>101</td><td>160004</td><td>100</td><td>160008</td><td>300</td><td>640036</td><td>160108</td><td>200</td><td>160012</td><td>200</td><td>480036</td><td>1</td><td>160000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5002</p><div><input type="checkbox" id="checkbox-16" checked="checked"><label for="checkbox-16"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160024</td><td>80182</td><td>160015</td><td>11</td><td>160004</td><td>10</td><td>160008</td><td>30</td><td>640000</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>480000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80054</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>640000</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>480000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80036</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>640000</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>480000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80036</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>640000</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>480000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80036</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>640000</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>480000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160025</td><td>80072</td><td>160057</td><td>11</td><td>160046</td><td>10</td><td>160058</td><td>30</td><td>640000</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>480000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80036</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>640000</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>480000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80036</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>640000</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>480000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80036</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>640000</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>480000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80036</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>640000</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>480000</td><td>1</td><td>160000</td><td>10</td></tr></table></div></div></div></div></body></html>