

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Wed Apr 20 16:08:27 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.40|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  392|  392|  392|  392|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_dct_1d_fu_359  |dct_1d  |   14|   14|   14|   14|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  128|  128|        16|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  128|  128|        16|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    241|    157|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      8|    876|    248|
|Memory           |        2|      -|    256|     16|
|Multiplexer      |        -|      -|      -|    739|
|Register         |        -|      -|     99|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      8|   1472|   1160|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|     10|      4|      6|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+--------+---------+-------+-----+-----+
    |grp_dct_1d_fu_359  |dct_1d  |        0|      8|  876|  248|
    +-------------------+--------+---------+-------+-----+-----+
    |Total              |        |        0|      8|  876|  248|
    +-------------------+--------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |col_inbuf_0_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_1_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_2_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_3_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_4_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_5_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_6_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_7_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |row_outbuf_U   |dct_2d_row_outbuf   |        1|   0|   0|    64|   16|     1|         1024|
    |col_outbuf_U   |dct_2d_row_outbuf   |        1|   0|   0|    64|   16|     1|         1024|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                    |        2| 256|  16|   192|  160|    10|         3072|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |i_4_fu_408_p2                   |     +    |      0|  17|   9|           4|           1|
    |i_5_fu_505_p2                   |     +    |      0|  17|   9|           4|           1|
    |i_6_fu_483_p2                   |     +    |      0|  17|   9|           4|           1|
    |i_7_fu_576_p2                   |     +    |      0|  17|   9|           4|           1|
    |indvar_flatten_next1_fu_517_p2  |     +    |      0|  26|  12|           7|           1|
    |indvar_flatten_next_fu_420_p2   |     +    |      0|  26|  12|           7|           1|
    |j_2_fu_426_p2                   |     +    |      0|  17|   9|           1|           4|
    |j_3_fu_523_p2                   |     +    |      0|  17|   9|           4|           1|
    |tmp_11_fu_565_p2                |     +    |      0|  29|  13|           8|           8|
    |tmp_5_fu_472_p2                 |     +    |      0|  29|  13|           8|           8|
    |tmp_8_fu_595_p2                 |     +    |      0|  29|  13|           8|           8|
    |exitcond_flatten1_fu_511_p2     |   icmp   |      0|   0|   4|           7|           8|
    |exitcond_flatten_fu_414_p2      |   icmp   |      0|   0|   4|           7|           8|
    |tmp_4_fu_529_p2                 |   icmp   |      0|   0|   2|           4|           5|
    |tmp_9_fu_499_p2                 |   icmp   |      0|   0|   2|           4|           5|
    |tmp_fu_402_p2                   |   icmp   |      0|   0|   2|           4|           5|
    |tmp_s_fu_432_p2                 |   icmp   |      0|   0|   2|           4|           5|
    |i_1_mid2_fu_438_p3              |  select  |      0|   0|   4|           1|           1|
    |i_3_mid2_fu_535_p3              |  select  |      0|   0|   4|           1|           1|
    |j_1_cast2_mid2_v_fu_543_p3      |  select  |      0|   0|   4|           1|           4|
    |j_cast5_mid2_v_fu_446_p3        |  select  |      0|   0|   4|           1|           4|
    |ap_enable_pp0                   |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_pp1                   |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1         |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 241| 157|          97|          89|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  55|         10|    1|         10|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2    |   9|          2|    1|          2|
    |col_inbuf_0_address0       |  15|          3|    3|          9|
    |col_inbuf_0_ce0            |  15|          3|    1|          3|
    |col_inbuf_1_address0       |  15|          3|    3|          9|
    |col_inbuf_1_ce0            |  15|          3|    1|          3|
    |col_inbuf_2_address0       |  15|          3|    3|          9|
    |col_inbuf_2_ce0            |  15|          3|    1|          3|
    |col_inbuf_3_address0       |  15|          3|    3|          9|
    |col_inbuf_3_ce0            |  15|          3|    1|          3|
    |col_inbuf_4_address0       |  15|          3|    3|          9|
    |col_inbuf_4_ce0            |  15|          3|    1|          3|
    |col_inbuf_5_address0       |  15|          3|    3|          9|
    |col_inbuf_5_ce0            |  15|          3|    1|          3|
    |col_inbuf_6_address0       |  15|          3|    3|          9|
    |col_inbuf_6_ce0            |  15|          3|    1|          3|
    |col_inbuf_7_address0       |  15|          3|    3|          9|
    |col_inbuf_7_ce0            |  15|          3|    1|          3|
    |col_outbuf_address0        |  15|          3|    6|         18|
    |col_outbuf_ce0             |  15|          3|    1|          3|
    |col_outbuf_we0             |   9|          2|    1|          2|
    |grp_dct_1d_fu_359_i_2      |  15|          3|    4|         12|
    |grp_dct_1d_fu_359_i_21     |  15|          3|    4|         12|
    |grp_dct_1d_fu_359_src1_q0  |  15|          3|   16|         48|
    |grp_dct_1d_fu_359_src2_q0  |  15|          3|   16|         48|
    |grp_dct_1d_fu_359_src3_q0  |  15|          3|   16|         48|
    |grp_dct_1d_fu_359_src4_q0  |  15|          3|   16|         48|
    |grp_dct_1d_fu_359_src5_q0  |  15|          3|   16|         48|
    |grp_dct_1d_fu_359_src6_q0  |  15|          3|   16|         48|
    |grp_dct_1d_fu_359_src7_q0  |  15|          3|   16|         48|
    |grp_dct_1d_fu_359_src_q0   |  15|          3|   16|         48|
    |i_1_phi_fu_307_p4          |   9|          2|    4|          8|
    |i_1_reg_303                |   9|          2|    4|          8|
    |i_2_reg_314                |   9|          2|    4|          8|
    |i_3_phi_fu_352_p4          |   9|          2|    4|          8|
    |i_3_reg_348                |   9|          2|    4|          8|
    |i_reg_269                  |   9|          2|    4|          8|
    |in_block_0_ce0             |   9|          2|    1|          2|
    |in_block_1_ce0             |   9|          2|    1|          2|
    |in_block_2_ce0             |   9|          2|    1|          2|
    |in_block_3_ce0             |   9|          2|    1|          2|
    |in_block_4_ce0             |   9|          2|    1|          2|
    |in_block_5_ce0             |   9|          2|    1|          2|
    |in_block_6_ce0             |   9|          2|    1|          2|
    |in_block_7_ce0             |   9|          2|    1|          2|
    |indvar_flatten1_reg_326    |   9|          2|    7|         14|
    |indvar_flatten_reg_281     |   9|          2|    7|         14|
    |j_1_phi_fu_341_p4          |   9|          2|    4|          8|
    |j_1_reg_337                |   9|          2|    4|          8|
    |j_phi_fu_296_p4            |   9|          2|    4|          8|
    |j_reg_292                  |   9|          2|    4|          8|
    |row_outbuf_address0        |  15|          3|    6|         18|
    |row_outbuf_ce0             |  15|          3|    1|          3|
    |row_outbuf_we0             |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 739|        152|  251|        692|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                   |  9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0                     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                     |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                     |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                     |  1|   0|    1|          0|
    |ap_reg_grp_dct_1d_fu_359_ap_start           |  1|   0|    1|          0|
    |ap_reg_pp0_iter1_j_cast5_mid2_v_reg_630     |  4|   0|    4|          0|
    |ap_reg_pp0_iter1_tmp_2_reg_637              |  3|   0|    3|          0|
    |ap_reg_pp1_iter1_exitcond_flatten1_reg_660  |  1|   0|    1|          0|
    |ap_reg_pp1_iter1_i_3_mid2_reg_669           |  4|   0|    4|          0|
    |ap_reg_pp1_iter1_j_1_cast2_mid2_v_reg_676   |  4|   0|    4|          0|
    |exitcond_flatten1_reg_660                   |  1|   0|    1|          0|
    |exitcond_flatten_reg_615                    |  1|   0|    1|          0|
    |i_1_mid2_reg_624                            |  4|   0|    4|          0|
    |i_1_reg_303                                 |  4|   0|    4|          0|
    |i_2_reg_314                                 |  4|   0|    4|          0|
    |i_3_mid2_reg_669                            |  4|   0|    4|          0|
    |i_3_reg_348                                 |  4|   0|    4|          0|
    |i_4_reg_610                                 |  4|   0|    4|          0|
    |i_5_reg_655                                 |  4|   0|    4|          0|
    |i_reg_269                                   |  4|   0|    4|          0|
    |indvar_flatten1_reg_326                     |  7|   0|    7|          0|
    |indvar_flatten_reg_281                      |  7|   0|    7|          0|
    |j_1_cast2_mid2_v_reg_676                    |  4|   0|    4|          0|
    |j_1_reg_337                                 |  4|   0|    4|          0|
    |j_cast5_mid2_v_reg_630                      |  4|   0|    4|          0|
    |j_reg_292                                   |  4|   0|    4|          0|
    |tmp_2_reg_637                               |  3|   0|    3|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       | 99|   0|   99|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|in_block_0_address0  | out |    3|  ap_memory |  in_block_0  |     array    |
|in_block_0_ce0       | out |    1|  ap_memory |  in_block_0  |     array    |
|in_block_0_q0        |  in |   16|  ap_memory |  in_block_0  |     array    |
|in_block_1_address0  | out |    3|  ap_memory |  in_block_1  |     array    |
|in_block_1_ce0       | out |    1|  ap_memory |  in_block_1  |     array    |
|in_block_1_q0        |  in |   16|  ap_memory |  in_block_1  |     array    |
|in_block_2_address0  | out |    3|  ap_memory |  in_block_2  |     array    |
|in_block_2_ce0       | out |    1|  ap_memory |  in_block_2  |     array    |
|in_block_2_q0        |  in |   16|  ap_memory |  in_block_2  |     array    |
|in_block_3_address0  | out |    3|  ap_memory |  in_block_3  |     array    |
|in_block_3_ce0       | out |    1|  ap_memory |  in_block_3  |     array    |
|in_block_3_q0        |  in |   16|  ap_memory |  in_block_3  |     array    |
|in_block_4_address0  | out |    3|  ap_memory |  in_block_4  |     array    |
|in_block_4_ce0       | out |    1|  ap_memory |  in_block_4  |     array    |
|in_block_4_q0        |  in |   16|  ap_memory |  in_block_4  |     array    |
|in_block_5_address0  | out |    3|  ap_memory |  in_block_5  |     array    |
|in_block_5_ce0       | out |    1|  ap_memory |  in_block_5  |     array    |
|in_block_5_q0        |  in |   16|  ap_memory |  in_block_5  |     array    |
|in_block_6_address0  | out |    3|  ap_memory |  in_block_6  |     array    |
|in_block_6_ce0       | out |    1|  ap_memory |  in_block_6  |     array    |
|in_block_6_q0        |  in |   16|  ap_memory |  in_block_6  |     array    |
|in_block_7_address0  | out |    3|  ap_memory |  in_block_7  |     array    |
|in_block_7_ce0       | out |    1|  ap_memory |  in_block_7  |     array    |
|in_block_7_q0        |  in |   16|  ap_memory |  in_block_7  |     array    |
|out_block_address0   | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0        | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0        | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0         | out |   16|  ap_memory |   out_block  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 4 5 6 }
  Pipeline-1: II = 1, D = 3, States = { 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	2  / true
4 --> 
	7  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_9)
	10  / (tmp_9)
9 --> 
	8  / true
10 --> 
	13  / (exitcond_flatten1)
	11  / (!exitcond_flatten1)
11 --> 
	12  / true
12 --> 
	10  / true
13 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: row_outbuf (18)  [1/1] 3.25ns
:0  %row_outbuf = alloca [64 x i16], align 2

ST_1: col_outbuf (19)  [1/1] 3.25ns
:1  %col_outbuf = alloca [64 x i16], align 2

ST_1: col_inbuf_0 (20)  [1/1] 2.32ns  loc: dct.c:27
:2  %col_inbuf_0 = alloca [8 x i16], align 2

ST_1: col_inbuf_1 (21)  [1/1] 2.32ns  loc: dct.c:27
:3  %col_inbuf_1 = alloca [8 x i16], align 2

ST_1: col_inbuf_2 (22)  [1/1] 2.32ns  loc: dct.c:27
:4  %col_inbuf_2 = alloca [8 x i16], align 2

ST_1: col_inbuf_3 (23)  [1/1] 2.32ns  loc: dct.c:27
:5  %col_inbuf_3 = alloca [8 x i16], align 2

ST_1: col_inbuf_4 (24)  [1/1] 2.32ns  loc: dct.c:27
:6  %col_inbuf_4 = alloca [8 x i16], align 2

ST_1: col_inbuf_5 (25)  [1/1] 2.32ns  loc: dct.c:27
:7  %col_inbuf_5 = alloca [8 x i16], align 2

ST_1: col_inbuf_6 (26)  [1/1] 2.32ns  loc: dct.c:27
:8  %col_inbuf_6 = alloca [8 x i16], align 2

ST_1: col_inbuf_7 (27)  [1/1] 2.32ns  loc: dct.c:27
:9  %col_inbuf_7 = alloca [8 x i16], align 2

ST_1: StgValue_24 (28)  [1/1] 1.59ns  loc: dct.c:32
:10  br label %1


 <State 2>: 5.17ns
ST_2: i (30)  [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_4, %2 ]

ST_2: tmp (31)  [1/1] 3.10ns  loc: dct.c:32
:1  %tmp = icmp eq i4 %i, -8

ST_2: empty (32)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_4 (33)  [1/1] 2.35ns  loc: dct.c:32
:3  %i_4 = add i4 %i, 1

ST_2: StgValue_29 (34)  [1/1] 0.00ns  loc: dct.c:32
:4  br i1 %tmp, label %.preheader2.preheader.preheader, label %2

ST_2: StgValue_30 (37)  [2/2] 1.59ns  loc: dct.c:33
:1  call fastcc void @dct_1d([8 x i16]* %in_block_0, [8 x i16]* %in_block_1, [8 x i16]* %in_block_2, [8 x i16]* %in_block_3, [8 x i16]* %in_block_4, [8 x i16]* %in_block_5, [8 x i16]* %in_block_6, [8 x i16]* %in_block_7, i4 %i, [64 x i16]* %row_outbuf, i4 %i)

ST_2: StgValue_31 (40)  [1/1] 1.59ns
.preheader2.preheader.preheader:0  br label %.preheader2.preheader


 <State 3>: 0.00ns
ST_3: StgValue_32 (36)  [1/1] 0.00ns  loc: dct.c:32
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind

ST_3: StgValue_33 (37)  [1/2] 0.00ns  loc: dct.c:33
:1  call fastcc void @dct_1d([8 x i16]* %in_block_0, [8 x i16]* %in_block_1, [8 x i16]* %in_block_2, [8 x i16]* %in_block_3, [8 x i16]* %in_block_4, [8 x i16]* %in_block_5, [8 x i16]* %in_block_6, [8 x i16]* %in_block_7, i4 %i, [64 x i16]* %row_outbuf, i4 %i)

ST_3: StgValue_34 (38)  [1/1] 0.00ns  loc: dct.c:32
:2  br label %1


 <State 4>: 5.17ns
ST_4: indvar_flatten (42)  [1/1] 0.00ns
.preheader2.preheader:0  %indvar_flatten = phi i7 [ %indvar_flatten_next, %ifBlock ], [ 0, %.preheader2.preheader.preheader ]

ST_4: j (43)  [1/1] 0.00ns  loc: dct.c:37
.preheader2.preheader:1  %j = phi i4 [ %j_cast5_mid2_v, %ifBlock ], [ 0, %.preheader2.preheader.preheader ]

ST_4: i_1 (44)  [1/1] 0.00ns
.preheader2.preheader:2  %i_1 = phi i4 [ %i_6, %ifBlock ], [ 0, %.preheader2.preheader.preheader ]

ST_4: exitcond_flatten (45)  [1/1] 2.91ns
.preheader2.preheader:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_4: indvar_flatten_next (46)  [1/1] 2.32ns
.preheader2.preheader:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_4: StgValue_40 (47)  [1/1] 0.00ns
.preheader2.preheader:5  br i1 %exitcond_flatten, label %.preheader1.preheader, label %.preheader2

ST_4: j_2 (49)  [1/1] 2.35ns  loc: dct.c:37
.preheader2:0  %j_2 = add i4 1, %j

ST_4: tmp_s (52)  [1/1] 3.10ns  loc: dct.c:39
.preheader2:3  %tmp_s = icmp eq i4 %i_1, -8

ST_4: i_1_mid2 (53)  [1/1] 2.07ns  loc: dct.c:39
.preheader2:4  %i_1_mid2 = select i1 %tmp_s, i4 0, i4 %i_1

ST_4: j_cast5_mid2_v (54)  [1/1] 2.07ns  loc: dct.c:37
.preheader2:5  %j_cast5_mid2_v = select i1 %tmp_s, i4 %j_2, i4 %j

ST_4: tmp_2 (66)  [1/1] 0.00ns  loc: dct.c:39
.preheader2:17  %tmp_2 = trunc i4 %i_1_mid2 to i3

ST_4: StgValue_46 (71)  [1/1] 0.00ns  loc: dct.c:40
branch6:2  br label %ifBlock

ST_4: StgValue_47 (75)  [1/1] 0.00ns  loc: dct.c:40
branch5:2  br label %ifBlock

ST_4: StgValue_48 (79)  [1/1] 0.00ns  loc: dct.c:40
branch4:2  br label %ifBlock

ST_4: StgValue_49 (83)  [1/1] 0.00ns  loc: dct.c:40
branch3:2  br label %ifBlock

ST_4: StgValue_50 (87)  [1/1] 0.00ns  loc: dct.c:40
branch2:2  br label %ifBlock

ST_4: StgValue_51 (91)  [1/1] 0.00ns  loc: dct.c:40
branch1:2  br label %ifBlock

ST_4: StgValue_52 (95)  [1/1] 0.00ns  loc: dct.c:40
branch0:2  br label %ifBlock

ST_4: StgValue_53 (99)  [1/1] 0.00ns  loc: dct.c:40
branch7:2  br label %ifBlock


 <State 5>: 5.57ns
ST_5: j_cast5_mid2_cast (56)  [1/1] 0.00ns  loc: dct.c:37
.preheader2:7  %j_cast5_mid2_cast = zext i4 %j_cast5_mid2_v to i8

ST_5: tmp_1 (57)  [1/1] 0.00ns  loc: dct.c:39
.preheader2:8  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_mid2, i3 0)

ST_5: tmp_4_cast (58)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:9  %tmp_4_cast = zext i7 %tmp_1 to i8

ST_5: tmp_5 (59)  [1/1] 2.32ns  loc: dct.c:40
.preheader2:10  %tmp_5 = add i8 %tmp_4_cast, %j_cast5_mid2_cast

ST_5: tmp_5_cast (60)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:11  %tmp_5_cast = zext i8 %tmp_5 to i32

ST_5: row_outbuf_addr (61)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:12  %row_outbuf_addr = getelementptr [64 x i16]* %row_outbuf, i32 0, i32 %tmp_5_cast

ST_5: row_outbuf_load (65)  [2/2] 3.25ns  loc: dct.c:40
.preheader2:16  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_5: StgValue_61 (67)  [1/1] 3.31ns  loc: dct.c:40
.preheader2:18  switch i3 %tmp_2, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

ST_5: i_6 (102)  [1/1] 2.35ns  loc: dct.c:39
ifBlock:1  %i_6 = add i4 %i_1_mid2, 1


 <State 6>: 5.58ns
ST_6: StgValue_63 (50)  [1/1] 0.00ns
.preheader2:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Row_Outer_Loop)

ST_6: empty_7 (51)  [1/1] 0.00ns
.preheader2:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_6: j_cast5_mid2 (55)  [1/1] 0.00ns  loc: dct.c:37
.preheader2:6  %j_cast5_mid2 = zext i4 %j_cast5_mid2_v to i32

ST_6: StgValue_66 (62)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:13  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str6) nounwind

ST_6: tmp_7 (63)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:14  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str6)

ST_6: StgValue_68 (64)  [1/1] 0.00ns  loc: dct.c:41
.preheader2:15  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: row_outbuf_load (65)  [1/2] 3.25ns  loc: dct.c:40
.preheader2:16  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_6: col_inbuf_6_addr (69)  [1/1] 0.00ns  loc: dct.c:40
branch6:0  %col_inbuf_6_addr = getelementptr [8 x i16]* %col_inbuf_6, i32 0, i32 %j_cast5_mid2

ST_6: StgValue_71 (70)  [1/1] 2.32ns  loc: dct.c:40
branch6:1  store i16 %row_outbuf_load, i16* %col_inbuf_6_addr, align 2

ST_6: col_inbuf_5_addr (73)  [1/1] 0.00ns  loc: dct.c:40
branch5:0  %col_inbuf_5_addr = getelementptr [8 x i16]* %col_inbuf_5, i32 0, i32 %j_cast5_mid2

ST_6: StgValue_73 (74)  [1/1] 2.32ns  loc: dct.c:40
branch5:1  store i16 %row_outbuf_load, i16* %col_inbuf_5_addr, align 2

ST_6: col_inbuf_4_addr (77)  [1/1] 0.00ns  loc: dct.c:40
branch4:0  %col_inbuf_4_addr = getelementptr [8 x i16]* %col_inbuf_4, i32 0, i32 %j_cast5_mid2

ST_6: StgValue_75 (78)  [1/1] 2.32ns  loc: dct.c:40
branch4:1  store i16 %row_outbuf_load, i16* %col_inbuf_4_addr, align 2

ST_6: col_inbuf_3_addr (81)  [1/1] 0.00ns  loc: dct.c:40
branch3:0  %col_inbuf_3_addr = getelementptr [8 x i16]* %col_inbuf_3, i32 0, i32 %j_cast5_mid2

ST_6: StgValue_77 (82)  [1/1] 2.32ns  loc: dct.c:40
branch3:1  store i16 %row_outbuf_load, i16* %col_inbuf_3_addr, align 2

ST_6: col_inbuf_2_addr (85)  [1/1] 0.00ns  loc: dct.c:40
branch2:0  %col_inbuf_2_addr = getelementptr [8 x i16]* %col_inbuf_2, i32 0, i32 %j_cast5_mid2

ST_6: StgValue_79 (86)  [1/1] 2.32ns  loc: dct.c:40
branch2:1  store i16 %row_outbuf_load, i16* %col_inbuf_2_addr, align 2

ST_6: col_inbuf_1_addr (89)  [1/1] 0.00ns  loc: dct.c:40
branch1:0  %col_inbuf_1_addr = getelementptr [8 x i16]* %col_inbuf_1, i32 0, i32 %j_cast5_mid2

ST_6: StgValue_81 (90)  [1/1] 2.32ns  loc: dct.c:40
branch1:1  store i16 %row_outbuf_load, i16* %col_inbuf_1_addr, align 2

ST_6: col_inbuf_0_addr (93)  [1/1] 0.00ns  loc: dct.c:40
branch0:0  %col_inbuf_0_addr = getelementptr [8 x i16]* %col_inbuf_0, i32 0, i32 %j_cast5_mid2

ST_6: StgValue_83 (94)  [1/1] 2.32ns  loc: dct.c:40
branch0:1  store i16 %row_outbuf_load, i16* %col_inbuf_0_addr, align 2

ST_6: col_inbuf_7_addr (97)  [1/1] 0.00ns  loc: dct.c:40
branch7:0  %col_inbuf_7_addr = getelementptr [8 x i16]* %col_inbuf_7, i32 0, i32 %j_cast5_mid2

ST_6: StgValue_85 (98)  [1/1] 2.32ns  loc: dct.c:40
branch7:1  store i16 %row_outbuf_load, i16* %col_inbuf_7_addr, align 2

ST_6: empty_6 (101)  [1/1] 0.00ns  loc: dct.c:40
ifBlock:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str6, i32 %tmp_7)

ST_6: StgValue_87 (103)  [1/1] 0.00ns
ifBlock:2  br label %.preheader2.preheader


 <State 7>: 1.59ns
ST_7: StgValue_88 (105)  [1/1] 1.59ns  loc: dct.c:43
.preheader1.preheader:0  br label %.preheader1


 <State 8>: 5.17ns
ST_8: i_2 (107)  [1/1] 0.00ns
.preheader1:0  %i_2 = phi i4 [ %i_5, %3 ], [ 0, %.preheader1.preheader ]

ST_8: tmp_9 (108)  [1/1] 3.10ns  loc: dct.c:43
.preheader1:1  %tmp_9 = icmp eq i4 %i_2, -8

ST_8: empty_8 (109)  [1/1] 0.00ns
.preheader1:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_8: i_5 (110)  [1/1] 2.35ns  loc: dct.c:43
.preheader1:3  %i_5 = add i4 %i_2, 1

ST_8: StgValue_93 (111)  [1/1] 0.00ns  loc: dct.c:43
.preheader1:4  br i1 %tmp_9, label %.preheader.preheader.preheader, label %3

ST_8: StgValue_94 (114)  [2/2] 1.59ns  loc: dct.c:44
:1  call fastcc void @dct_1d([8 x i16]* %col_inbuf_0, [8 x i16]* %col_inbuf_1, [8 x i16]* %col_inbuf_2, [8 x i16]* %col_inbuf_3, [8 x i16]* %col_inbuf_4, [8 x i16]* %col_inbuf_5, [8 x i16]* %col_inbuf_6, [8 x i16]* %col_inbuf_7, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)

ST_8: StgValue_95 (117)  [1/1] 1.59ns
.preheader.preheader.preheader:0  br label %.preheader.preheader


 <State 9>: 0.00ns
ST_9: StgValue_96 (113)  [1/1] 0.00ns  loc: dct.c:43
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind

ST_9: StgValue_97 (114)  [1/2] 0.00ns  loc: dct.c:44
:1  call fastcc void @dct_1d([8 x i16]* %col_inbuf_0, [8 x i16]* %col_inbuf_1, [8 x i16]* %col_inbuf_2, [8 x i16]* %col_inbuf_3, [8 x i16]* %col_inbuf_4, [8 x i16]* %col_inbuf_5, [8 x i16]* %col_inbuf_6, [8 x i16]* %col_inbuf_7, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)

ST_9: StgValue_98 (115)  [1/1] 0.00ns  loc: dct.c:43
:2  br label %.preheader1


 <State 10>: 5.17ns
ST_10: indvar_flatten1 (119)  [1/1] 0.00ns
.preheader.preheader:0  %indvar_flatten1 = phi i7 [ %indvar_flatten_next1, %.preheader ], [ 0, %.preheader.preheader.preheader ]

ST_10: j_1 (120)  [1/1] 0.00ns  loc: dct.c:48
.preheader.preheader:1  %j_1 = phi i4 [ %j_1_cast2_mid2_v, %.preheader ], [ 0, %.preheader.preheader.preheader ]

ST_10: i_3 (121)  [1/1] 0.00ns
.preheader.preheader:2  %i_3 = phi i4 [ %i_7, %.preheader ], [ 0, %.preheader.preheader.preheader ]

ST_10: exitcond_flatten1 (122)  [1/1] 2.91ns
.preheader.preheader:3  %exitcond_flatten1 = icmp eq i7 %indvar_flatten1, -64

ST_10: indvar_flatten_next1 (123)  [1/1] 2.32ns
.preheader.preheader:4  %indvar_flatten_next1 = add i7 %indvar_flatten1, 1

ST_10: StgValue_104 (124)  [1/1] 0.00ns
.preheader.preheader:5  br i1 %exitcond_flatten1, label %4, label %.preheader

ST_10: j_3 (126)  [1/1] 2.35ns  loc: dct.c:48
.preheader:0  %j_3 = add i4 %j_1, 1

ST_10: tmp_4 (129)  [1/1] 3.10ns  loc: dct.c:50
.preheader:3  %tmp_4 = icmp eq i4 %i_3, -8

ST_10: i_3_mid2 (130)  [1/1] 2.07ns  loc: dct.c:50
.preheader:4  %i_3_mid2 = select i1 %tmp_4, i4 0, i4 %i_3

ST_10: j_1_cast2_mid2_v (131)  [1/1] 2.07ns  loc: dct.c:48
.preheader:5  %j_1_cast2_mid2_v = select i1 %tmp_4, i4 %j_3, i4 %j_1


 <State 11>: 5.57ns
ST_11: j_1_cast2_mid2_cast (132)  [1/1] 0.00ns  loc: dct.c:48
.preheader:6  %j_1_cast2_mid2_cast = zext i4 %j_1_cast2_mid2_v to i8

ST_11: tmp_10 (139)  [1/1] 0.00ns  loc: dct.c:50
.preheader:13  %tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3_mid2, i3 0)

ST_11: tmp_12_cast (140)  [1/1] 0.00ns  loc: dct.c:51
.preheader:14  %tmp_12_cast = zext i7 %tmp_10 to i8

ST_11: tmp_11 (141)  [1/1] 2.32ns  loc: dct.c:51
.preheader:15  %tmp_11 = add i8 %j_1_cast2_mid2_cast, %tmp_12_cast

ST_11: tmp_13_cast (142)  [1/1] 0.00ns  loc: dct.c:51
.preheader:16  %tmp_13_cast = zext i8 %tmp_11 to i32

ST_11: col_outbuf_addr (143)  [1/1] 0.00ns  loc: dct.c:51
.preheader:17  %col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i32 0, i32 %tmp_13_cast

ST_11: col_outbuf_load (147)  [2/2] 3.25ns  loc: dct.c:51
.preheader:21  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_11: i_7 (150)  [1/1] 2.35ns  loc: dct.c:50
.preheader:24  %i_7 = add i4 %i_3_mid2, 1


 <State 12>: 6.51ns
ST_12: StgValue_117 (127)  [1/1] 0.00ns
.preheader:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Col_Outer_Loop)

ST_12: empty_9 (128)  [1/1] 0.00ns
.preheader:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_12: tmp_6 (133)  [1/1] 0.00ns  loc: dct.c:48
.preheader:7  %tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_1_cast2_mid2_v, i3 0)

ST_12: tmp_8_cast (134)  [1/1] 0.00ns  loc: dct.c:50
.preheader:8  %tmp_8_cast = zext i7 %tmp_6 to i8

ST_12: i_3_cast1_cast (135)  [1/1] 0.00ns  loc: dct.c:51
.preheader:9  %i_3_cast1_cast = zext i4 %i_3_mid2 to i8

ST_12: tmp_8 (136)  [1/1] 2.32ns  loc: dct.c:51
.preheader:10  %tmp_8 = add i8 %i_3_cast1_cast, %tmp_8_cast

ST_12: tmp_10_cast (137)  [1/1] 0.00ns  loc: dct.c:51
.preheader:11  %tmp_10_cast = zext i8 %tmp_8 to i32

ST_12: out_block_addr (138)  [1/1] 0.00ns  loc: dct.c:51
.preheader:12  %out_block_addr = getelementptr [64 x i16]* %out_block, i32 0, i32 %tmp_10_cast

ST_12: StgValue_125 (144)  [1/1] 0.00ns  loc: dct.c:51
.preheader:18  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str9) nounwind

ST_12: tmp_3 (145)  [1/1] 0.00ns  loc: dct.c:51
.preheader:19  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str9)

ST_12: StgValue_127 (146)  [1/1] 0.00ns  loc: dct.c:52
.preheader:20  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_12: col_outbuf_load (147)  [1/2] 3.25ns  loc: dct.c:51
.preheader:21  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_12: StgValue_129 (148)  [1/1] 3.25ns  loc: dct.c:51
.preheader:22  store i16 %col_outbuf_load, i16* %out_block_addr, align 2

ST_12: empty_10 (149)  [1/1] 0.00ns  loc: dct.c:51
.preheader:23  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str9, i32 %tmp_3)

ST_12: StgValue_131 (151)  [1/1] 0.00ns
.preheader:25  br label %.preheader.preheader


 <State 13>: 0.00ns
ST_13: StgValue_132 (153)  [1/1] 0.00ns  loc: dct.c:52
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_block_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf           (alloca           ) [ 00111110000000]
col_outbuf           (alloca           ) [ 00111111111110]
col_inbuf_0          (alloca           ) [ 00111111110000]
col_inbuf_1          (alloca           ) [ 00111111110000]
col_inbuf_2          (alloca           ) [ 00111111110000]
col_inbuf_3          (alloca           ) [ 00111111110000]
col_inbuf_4          (alloca           ) [ 00111111110000]
col_inbuf_5          (alloca           ) [ 00111111110000]
col_inbuf_6          (alloca           ) [ 00111111110000]
col_inbuf_7          (alloca           ) [ 00111111110000]
StgValue_24          (br               ) [ 01110000000000]
i                    (phi              ) [ 00110000000000]
tmp                  (icmp             ) [ 00111110000000]
empty                (speclooptripcount) [ 00000000000000]
i_4                  (add              ) [ 01110000000000]
StgValue_29          (br               ) [ 00000000000000]
StgValue_31          (br               ) [ 00111110000000]
StgValue_32          (specloopname     ) [ 00000000000000]
StgValue_33          (call             ) [ 00000000000000]
StgValue_34          (br               ) [ 01110000000000]
indvar_flatten       (phi              ) [ 00001000000000]
j                    (phi              ) [ 00001000000000]
i_1                  (phi              ) [ 00001000000000]
exitcond_flatten     (icmp             ) [ 00001110000000]
indvar_flatten_next  (add              ) [ 00101110000000]
StgValue_40          (br               ) [ 00000000000000]
j_2                  (add              ) [ 00000000000000]
tmp_s                (icmp             ) [ 00000000000000]
i_1_mid2             (select           ) [ 00001100000000]
j_cast5_mid2_v       (select           ) [ 00101110000000]
tmp_2                (trunc            ) [ 00001110000000]
StgValue_46          (br               ) [ 00000000000000]
StgValue_47          (br               ) [ 00000000000000]
StgValue_48          (br               ) [ 00000000000000]
StgValue_49          (br               ) [ 00000000000000]
StgValue_50          (br               ) [ 00000000000000]
StgValue_51          (br               ) [ 00000000000000]
StgValue_52          (br               ) [ 00000000000000]
StgValue_53          (br               ) [ 00000000000000]
j_cast5_mid2_cast    (zext             ) [ 00000000000000]
tmp_1                (bitconcatenate   ) [ 00000000000000]
tmp_4_cast           (zext             ) [ 00000000000000]
tmp_5                (add              ) [ 00000000000000]
tmp_5_cast           (zext             ) [ 00000000000000]
row_outbuf_addr      (getelementptr    ) [ 00001010000000]
StgValue_61          (switch           ) [ 00000000000000]
i_6                  (add              ) [ 00101010000000]
StgValue_63          (specloopname     ) [ 00000000000000]
empty_7              (speclooptripcount) [ 00000000000000]
j_cast5_mid2         (zext             ) [ 00000000000000]
StgValue_66          (specloopname     ) [ 00000000000000]
tmp_7                (specregionbegin  ) [ 00000000000000]
StgValue_68          (specpipeline     ) [ 00000000000000]
row_outbuf_load      (load             ) [ 00000000000000]
col_inbuf_6_addr     (getelementptr    ) [ 00000000000000]
StgValue_71          (store            ) [ 00000000000000]
col_inbuf_5_addr     (getelementptr    ) [ 00000000000000]
StgValue_73          (store            ) [ 00000000000000]
col_inbuf_4_addr     (getelementptr    ) [ 00000000000000]
StgValue_75          (store            ) [ 00000000000000]
col_inbuf_3_addr     (getelementptr    ) [ 00000000000000]
StgValue_77          (store            ) [ 00000000000000]
col_inbuf_2_addr     (getelementptr    ) [ 00000000000000]
StgValue_79          (store            ) [ 00000000000000]
col_inbuf_1_addr     (getelementptr    ) [ 00000000000000]
StgValue_81          (store            ) [ 00000000000000]
col_inbuf_0_addr     (getelementptr    ) [ 00000000000000]
StgValue_83          (store            ) [ 00000000000000]
col_inbuf_7_addr     (getelementptr    ) [ 00000000000000]
StgValue_85          (store            ) [ 00000000000000]
empty_6              (specregionend    ) [ 00000000000000]
StgValue_87          (br               ) [ 00101110000000]
StgValue_88          (br               ) [ 00000001110000]
i_2                  (phi              ) [ 00000000110000]
tmp_9                (icmp             ) [ 00000000111110]
empty_8              (speclooptripcount) [ 00000000000000]
i_5                  (add              ) [ 00000001110000]
StgValue_93          (br               ) [ 00000000000000]
StgValue_95          (br               ) [ 00000000111110]
StgValue_96          (specloopname     ) [ 00000000000000]
StgValue_97          (call             ) [ 00000000000000]
StgValue_98          (br               ) [ 00000001110000]
indvar_flatten1      (phi              ) [ 00000000001000]
j_1                  (phi              ) [ 00000000001000]
i_3                  (phi              ) [ 00000000001000]
exitcond_flatten1    (icmp             ) [ 00000000001110]
indvar_flatten_next1 (add              ) [ 00000000101110]
StgValue_104         (br               ) [ 00000000000000]
j_3                  (add              ) [ 00000000000000]
tmp_4                (icmp             ) [ 00000000000000]
i_3_mid2             (select           ) [ 00000000001110]
j_1_cast2_mid2_v     (select           ) [ 00000000101110]
j_1_cast2_mid2_cast  (zext             ) [ 00000000000000]
tmp_10               (bitconcatenate   ) [ 00000000000000]
tmp_12_cast          (zext             ) [ 00000000000000]
tmp_11               (add              ) [ 00000000000000]
tmp_13_cast          (zext             ) [ 00000000000000]
col_outbuf_addr      (getelementptr    ) [ 00000000001010]
i_7                  (add              ) [ 00000000101010]
StgValue_117         (specloopname     ) [ 00000000000000]
empty_9              (speclooptripcount) [ 00000000000000]
tmp_6                (bitconcatenate   ) [ 00000000000000]
tmp_8_cast           (zext             ) [ 00000000000000]
i_3_cast1_cast       (zext             ) [ 00000000000000]
tmp_8                (add              ) [ 00000000000000]
tmp_10_cast          (zext             ) [ 00000000000000]
out_block_addr       (getelementptr    ) [ 00000000000000]
StgValue_125         (specloopname     ) [ 00000000000000]
tmp_3                (specregionbegin  ) [ 00000000000000]
StgValue_127         (specpipeline     ) [ 00000000000000]
col_outbuf_load      (load             ) [ 00000000000000]
StgValue_129         (store            ) [ 00000000000000]
empty_10             (specregionend    ) [ 00000000000000]
StgValue_131         (br               ) [ 00000000101110]
StgValue_132         (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_block_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_block_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_block_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_block_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_block_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_block_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_block_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_block_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_block">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_block"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Row_Outer_Loop"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Col_Outer_Loop"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="row_outbuf_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="col_outbuf_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="col_inbuf_0_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="col_inbuf_1_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="col_inbuf_2_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="col_inbuf_3_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="col_inbuf_4_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_4/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="col_inbuf_5_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_5/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="col_inbuf_6_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_6/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="col_inbuf_7_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_7/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="row_outbuf_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="147" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_load/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="col_inbuf_6_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_6_addr/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="StgValue_71_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="16" slack="0"/>
<pin id="158" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_71/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="col_inbuf_5_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_5_addr/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="StgValue_73_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/6 "/>
</bind>
</comp>

<comp id="173" class="1004" name="col_inbuf_4_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_4_addr/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="StgValue_75_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="col_inbuf_3_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_3_addr/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="StgValue_77_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="0"/>
<pin id="194" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="col_inbuf_2_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_2_addr/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="StgValue_79_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="0"/>
<pin id="206" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="col_inbuf_1_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_1_addr/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="StgValue_81_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="0" index="1" bw="16" slack="0"/>
<pin id="218" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/6 "/>
</bind>
</comp>

<comp id="221" class="1004" name="col_inbuf_0_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_0_addr/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="StgValue_83_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="col_inbuf_7_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="4" slack="0"/>
<pin id="237" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_7_addr/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="StgValue_85_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="0" index="1" bw="16" slack="0"/>
<pin id="242" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="col_outbuf_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="8" slack="0"/>
<pin id="249" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/11 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="254" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_outbuf_load/11 "/>
</bind>
</comp>

<comp id="256" class="1004" name="out_block_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_block_addr/12 "/>
</bind>
</comp>

<comp id="263" class="1004" name="StgValue_129_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="0"/>
<pin id="266" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/12 "/>
</bind>
</comp>

<comp id="269" class="1005" name="i_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="1"/>
<pin id="271" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="i_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="4" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="indvar_flatten_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="1"/>
<pin id="283" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="indvar_flatten_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="0"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="1" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="292" class="1005" name="j_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="1"/>
<pin id="294" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="j_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="303" class="1005" name="i_1_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="1"/>
<pin id="305" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="i_1_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="1" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="314" class="1005" name="i_2_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="1"/>
<pin id="316" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="i_2_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="1" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="326" class="1005" name="indvar_flatten1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="1"/>
<pin id="328" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="indvar_flatten1_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="1" slack="1"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/10 "/>
</bind>
</comp>

<comp id="337" class="1005" name="j_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="1"/>
<pin id="339" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="j_1_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="1" slack="1"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/10 "/>
</bind>
</comp>

<comp id="348" class="1005" name="i_3_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="1"/>
<pin id="350" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="i_3_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="1" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_dct_1d_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="0" slack="0"/>
<pin id="361" dir="0" index="1" bw="16" slack="0"/>
<pin id="362" dir="0" index="2" bw="16" slack="0"/>
<pin id="363" dir="0" index="3" bw="16" slack="0"/>
<pin id="364" dir="0" index="4" bw="16" slack="0"/>
<pin id="365" dir="0" index="5" bw="16" slack="0"/>
<pin id="366" dir="0" index="6" bw="16" slack="0"/>
<pin id="367" dir="0" index="7" bw="16" slack="0"/>
<pin id="368" dir="0" index="8" bw="16" slack="0"/>
<pin id="369" dir="0" index="9" bw="4" slack="0"/>
<pin id="370" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="371" dir="0" index="11" bw="4" slack="0"/>
<pin id="372" dir="0" index="12" bw="14" slack="0"/>
<pin id="373" dir="0" index="13" bw="15" slack="0"/>
<pin id="374" dir="0" index="14" bw="15" slack="0"/>
<pin id="375" dir="0" index="15" bw="15" slack="0"/>
<pin id="376" dir="0" index="16" bw="15" slack="0"/>
<pin id="377" dir="0" index="17" bw="15" slack="0"/>
<pin id="378" dir="0" index="18" bw="15" slack="0"/>
<pin id="379" dir="0" index="19" bw="15" slack="0"/>
<pin id="380" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_30/2 StgValue_94/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="0" index="1" bw="4" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="i_4_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="exitcond_flatten_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="0"/>
<pin id="416" dir="0" index="1" bw="7" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="indvar_flatten_next_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="7" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="j_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_s_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="0" index="1" bw="4" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="i_1_mid2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="4" slack="0"/>
<pin id="441" dir="0" index="2" bw="4" slack="0"/>
<pin id="442" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_mid2/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="j_cast5_mid2_v_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="4" slack="0"/>
<pin id="449" dir="0" index="2" bw="4" slack="0"/>
<pin id="450" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_cast5_mid2_v/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="j_cast5_mid2_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="1"/>
<pin id="460" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast5_mid2_cast/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="7" slack="0"/>
<pin id="463" dir="0" index="1" bw="4" slack="1"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_4_cast_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="0"/>
<pin id="470" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_5_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="0"/>
<pin id="474" dir="0" index="1" bw="4" slack="0"/>
<pin id="475" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_5_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="i_6_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="1"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="j_cast5_mid2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="2"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast5_mid2/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_9_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="0"/>
<pin id="501" dir="0" index="1" bw="4" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="i_5_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="exitcond_flatten1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="0"/>
<pin id="513" dir="0" index="1" bw="7" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/10 "/>
</bind>
</comp>

<comp id="517" class="1004" name="indvar_flatten_next1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="7" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/10 "/>
</bind>
</comp>

<comp id="523" class="1004" name="j_3_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="4" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/10 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_4_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="4" slack="0"/>
<pin id="531" dir="0" index="1" bw="4" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="535" class="1004" name="i_3_mid2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="4" slack="0"/>
<pin id="538" dir="0" index="2" bw="4" slack="0"/>
<pin id="539" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_3_mid2/10 "/>
</bind>
</comp>

<comp id="543" class="1004" name="j_1_cast2_mid2_v_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="4" slack="0"/>
<pin id="546" dir="0" index="2" bw="4" slack="0"/>
<pin id="547" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1_cast2_mid2_v/10 "/>
</bind>
</comp>

<comp id="551" class="1004" name="j_1_cast2_mid2_cast_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="4" slack="1"/>
<pin id="553" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast2_mid2_cast/11 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_10_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="0"/>
<pin id="556" dir="0" index="1" bw="4" slack="1"/>
<pin id="557" dir="0" index="2" bw="1" slack="0"/>
<pin id="558" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_12_cast_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="0"/>
<pin id="563" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/11 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_11_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="0"/>
<pin id="567" dir="0" index="1" bw="7" slack="0"/>
<pin id="568" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_13_cast_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/11 "/>
</bind>
</comp>

<comp id="576" class="1004" name="i_7_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="1"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/11 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_6_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="0"/>
<pin id="583" dir="0" index="1" bw="4" slack="2"/>
<pin id="584" dir="0" index="2" bw="1" slack="0"/>
<pin id="585" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_8_cast_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="7" slack="0"/>
<pin id="590" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/12 "/>
</bind>
</comp>

<comp id="592" class="1004" name="i_3_cast1_cast_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="2"/>
<pin id="594" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast1_cast/12 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_8_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="0"/>
<pin id="597" dir="0" index="1" bw="7" slack="0"/>
<pin id="598" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_10_cast_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/12 "/>
</bind>
</comp>

<comp id="606" class="1005" name="tmp_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="610" class="1005" name="i_4_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="615" class="1005" name="exitcond_flatten_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="619" class="1005" name="indvar_flatten_next_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="7" slack="0"/>
<pin id="621" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="624" class="1005" name="i_1_mid2_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="1"/>
<pin id="626" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1_mid2 "/>
</bind>
</comp>

<comp id="630" class="1005" name="j_cast5_mid2_v_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="0"/>
<pin id="632" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_cast5_mid2_v "/>
</bind>
</comp>

<comp id="637" class="1005" name="tmp_2_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="3" slack="1"/>
<pin id="639" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="641" class="1005" name="row_outbuf_addr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="6" slack="1"/>
<pin id="643" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_addr "/>
</bind>
</comp>

<comp id="646" class="1005" name="i_6_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="4" slack="1"/>
<pin id="648" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="651" class="1005" name="tmp_9_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="655" class="1005" name="i_5_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="0"/>
<pin id="657" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="660" class="1005" name="exitcond_flatten1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="indvar_flatten_next1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="0"/>
<pin id="666" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="i_3_mid2_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="4" slack="1"/>
<pin id="671" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3_mid2 "/>
</bind>
</comp>

<comp id="676" class="1005" name="j_1_cast2_mid2_v_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="0"/>
<pin id="678" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1_cast2_mid2_v "/>
</bind>
</comp>

<comp id="683" class="1005" name="col_outbuf_addr_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="6" slack="1"/>
<pin id="685" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_addr "/>
</bind>
</comp>

<comp id="688" class="1005" name="i_7_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="1"/>
<pin id="690" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="62" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="138" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="62" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="144" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="62" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="144" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="172"><net_src comp="161" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="62" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="144" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="184"><net_src comp="173" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="62" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="144" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="62" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="144" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="62" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="144" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="62" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="144" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="232"><net_src comp="221" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="144" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="62" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="245" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="62" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="251" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="268"><net_src comp="256" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="273" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="295"><net_src comp="36" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="325"><net_src comp="318" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="381"><net_src comp="46" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="382"><net_src comp="0" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="383"><net_src comp="2" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="384"><net_src comp="4" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="385"><net_src comp="6" pin="0"/><net_sink comp="359" pin=4"/></net>

<net id="386"><net_src comp="8" pin="0"/><net_sink comp="359" pin=5"/></net>

<net id="387"><net_src comp="10" pin="0"/><net_sink comp="359" pin=6"/></net>

<net id="388"><net_src comp="12" pin="0"/><net_sink comp="359" pin=7"/></net>

<net id="389"><net_src comp="14" pin="0"/><net_sink comp="359" pin=8"/></net>

<net id="390"><net_src comp="273" pin="4"/><net_sink comp="359" pin=9"/></net>

<net id="391"><net_src comp="273" pin="4"/><net_sink comp="359" pin=11"/></net>

<net id="392"><net_src comp="18" pin="0"/><net_sink comp="359" pin=12"/></net>

<net id="393"><net_src comp="20" pin="0"/><net_sink comp="359" pin=13"/></net>

<net id="394"><net_src comp="22" pin="0"/><net_sink comp="359" pin=14"/></net>

<net id="395"><net_src comp="24" pin="0"/><net_sink comp="359" pin=15"/></net>

<net id="396"><net_src comp="26" pin="0"/><net_sink comp="359" pin=16"/></net>

<net id="397"><net_src comp="28" pin="0"/><net_sink comp="359" pin=17"/></net>

<net id="398"><net_src comp="30" pin="0"/><net_sink comp="359" pin=18"/></net>

<net id="399"><net_src comp="32" pin="0"/><net_sink comp="359" pin=19"/></net>

<net id="400"><net_src comp="318" pin="4"/><net_sink comp="359" pin=9"/></net>

<net id="401"><net_src comp="318" pin="4"/><net_sink comp="359" pin=11"/></net>

<net id="406"><net_src comp="273" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="273" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="44" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="285" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="54" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="285" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="56" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="44" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="296" pin="4"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="307" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="38" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="36" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="307" pin="4"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="432" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="426" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="296" pin="4"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="438" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="466"><net_src comp="58" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="60" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="471"><net_src comp="461" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="458" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="487"><net_src comp="44" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="488" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="494"><net_src comp="488" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="495"><net_src comp="488" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="497"><net_src comp="488" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="498"><net_src comp="488" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="503"><net_src comp="318" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="38" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="318" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="44" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="330" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="54" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="330" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="56" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="341" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="44" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="352" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="38" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="36" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="352" pin="4"/><net_sink comp="535" pin=2"/></net>

<net id="548"><net_src comp="529" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="523" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="341" pin="4"/><net_sink comp="543" pin=2"/></net>

<net id="559"><net_src comp="58" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="60" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="564"><net_src comp="554" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="551" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="561" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="580"><net_src comp="44" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="58" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="60" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="591"><net_src comp="581" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="588" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="595" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="609"><net_src comp="402" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="408" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="618"><net_src comp="414" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="420" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="627"><net_src comp="438" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="633"><net_src comp="446" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="636"><net_src comp="630" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="640"><net_src comp="454" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="138" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="649"><net_src comp="483" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="654"><net_src comp="499" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="505" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="663"><net_src comp="511" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="517" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="672"><net_src comp="535" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="675"><net_src comp="669" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="679"><net_src comp="543" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="682"><net_src comp="676" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="686"><net_src comp="245" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="691"><net_src comp="576" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="352" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_block | {12 }
	Port: dct_coeff_table_0 | {}
	Port: dct_coeff_table_1 | {}
	Port: dct_coeff_table_2 | {}
	Port: dct_coeff_table_3 | {}
	Port: dct_coeff_table_4 | {}
	Port: dct_coeff_table_5 | {}
	Port: dct_coeff_table_6 | {}
	Port: dct_coeff_table_7 | {}
 - Input state : 
	Port: dct_2d : in_block_0 | {2 3 }
	Port: dct_2d : in_block_1 | {2 3 }
	Port: dct_2d : in_block_2 | {2 3 }
	Port: dct_2d : in_block_3 | {2 3 }
	Port: dct_2d : in_block_4 | {2 3 }
	Port: dct_2d : in_block_5 | {2 3 }
	Port: dct_2d : in_block_6 | {2 3 }
	Port: dct_2d : in_block_7 | {2 3 }
	Port: dct_2d : dct_coeff_table_0 | {2 3 8 9 }
	Port: dct_2d : dct_coeff_table_1 | {2 3 8 9 }
	Port: dct_2d : dct_coeff_table_2 | {2 3 8 9 }
	Port: dct_2d : dct_coeff_table_3 | {2 3 8 9 }
	Port: dct_2d : dct_coeff_table_4 | {2 3 8 9 }
	Port: dct_2d : dct_coeff_table_5 | {2 3 8 9 }
	Port: dct_2d : dct_coeff_table_6 | {2 3 8 9 }
	Port: dct_2d : dct_coeff_table_7 | {2 3 8 9 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_4 : 1
		StgValue_29 : 2
		StgValue_30 : 1
	State 3
	State 4
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_40 : 2
		j_2 : 1
		tmp_s : 1
		i_1_mid2 : 2
		j_cast5_mid2_v : 2
		tmp_2 : 3
	State 5
		tmp_4_cast : 1
		tmp_5 : 2
		tmp_5_cast : 3
		row_outbuf_addr : 4
		row_outbuf_load : 5
	State 6
		col_inbuf_6_addr : 1
		StgValue_71 : 2
		col_inbuf_5_addr : 1
		StgValue_73 : 2
		col_inbuf_4_addr : 1
		StgValue_75 : 2
		col_inbuf_3_addr : 1
		StgValue_77 : 2
		col_inbuf_2_addr : 1
		StgValue_79 : 2
		col_inbuf_1_addr : 1
		StgValue_81 : 2
		col_inbuf_0_addr : 1
		StgValue_83 : 2
		col_inbuf_7_addr : 1
		StgValue_85 : 2
		empty_6 : 1
	State 7
	State 8
		tmp_9 : 1
		i_5 : 1
		StgValue_93 : 2
		StgValue_94 : 1
	State 9
	State 10
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		StgValue_104 : 2
		j_3 : 1
		tmp_4 : 1
		i_3_mid2 : 2
		j_1_cast2_mid2_v : 2
	State 11
		tmp_12_cast : 1
		tmp_11 : 2
		tmp_13_cast : 3
		col_outbuf_addr : 4
		col_outbuf_load : 5
	State 12
		tmp_8_cast : 1
		tmp_8 : 2
		tmp_10_cast : 3
		out_block_addr : 4
		StgValue_129 : 5
		empty_10 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |      grp_dct_1d_fu_359      |    8    |  19.056 |   677   |   223   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          i_4_fu_408         |    0    |    0    |    17   |    9    |
|          |  indvar_flatten_next_fu_420 |    0    |    0    |    26   |    12   |
|          |          j_2_fu_426         |    0    |    0    |    17   |    9    |
|          |         tmp_5_fu_472        |    0    |    0    |    26   |    12   |
|          |          i_6_fu_483         |    0    |    0    |    17   |    9    |
|    add   |          i_5_fu_505         |    0    |    0    |    17   |    9    |
|          | indvar_flatten_next1_fu_517 |    0    |    0    |    26   |    12   |
|          |          j_3_fu_523         |    0    |    0    |    17   |    9    |
|          |        tmp_11_fu_565        |    0    |    0    |    26   |    12   |
|          |          i_7_fu_576         |    0    |    0    |    17   |    9    |
|          |         tmp_8_fu_595        |    0    |    0    |    26   |    12   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          tmp_fu_402         |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten_fu_414   |    0    |    0    |    0    |    4    |
|   icmp   |         tmp_s_fu_432        |    0    |    0    |    0    |    2    |
|          |         tmp_9_fu_499        |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten1_fu_511  |    0    |    0    |    0    |    4    |
|          |         tmp_4_fu_529        |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       i_1_mid2_fu_438       |    0    |    0    |    0    |    4    |
|  select  |    j_cast5_mid2_v_fu_446    |    0    |    0    |    0    |    4    |
|          |       i_3_mid2_fu_535       |    0    |    0    |    0    |    4    |
|          |   j_1_cast2_mid2_v_fu_543   |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|
|   trunc  |         tmp_2_fu_454        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |   j_cast5_mid2_cast_fu_458  |    0    |    0    |    0    |    0    |
|          |      tmp_4_cast_fu_468      |    0    |    0    |    0    |    0    |
|          |      tmp_5_cast_fu_478      |    0    |    0    |    0    |    0    |
|          |     j_cast5_mid2_fu_488     |    0    |    0    |    0    |    0    |
|   zext   |  j_1_cast2_mid2_cast_fu_551 |    0    |    0    |    0    |    0    |
|          |      tmp_12_cast_fu_561     |    0    |    0    |    0    |    0    |
|          |      tmp_13_cast_fu_571     |    0    |    0    |    0    |    0    |
|          |      tmp_8_cast_fu_588      |    0    |    0    |    0    |    0    |
|          |    i_3_cast1_cast_fu_592    |    0    |    0    |    0    |    0    |
|          |      tmp_10_cast_fu_601     |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |         tmp_1_fu_461        |    0    |    0    |    0    |    0    |
|bitconcatenate|        tmp_10_fu_554        |    0    |    0    |    0    |    0    |
|          |         tmp_6_fu_581        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    8    |  19.056 |   909   |   369   |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|col_inbuf_0|    0   |   32   |    2   |
|col_inbuf_1|    0   |   32   |    2   |
|col_inbuf_2|    0   |   32   |    2   |
|col_inbuf_3|    0   |   32   |    2   |
|col_inbuf_4|    0   |   32   |    2   |
|col_inbuf_5|    0   |   32   |    2   |
|col_inbuf_6|    0   |   32   |    2   |
|col_inbuf_7|    0   |   32   |    2   |
| col_outbuf|    1   |    0   |    0   |
| row_outbuf|    1   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    2   |   256  |   16   |
+-----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   col_outbuf_addr_reg_683  |    6   |
|  exitcond_flatten1_reg_660 |    1   |
|  exitcond_flatten_reg_615  |    1   |
|      i_1_mid2_reg_624      |    4   |
|         i_1_reg_303        |    4   |
|         i_2_reg_314        |    4   |
|      i_3_mid2_reg_669      |    4   |
|         i_3_reg_348        |    4   |
|         i_4_reg_610        |    4   |
|         i_5_reg_655        |    4   |
|         i_6_reg_646        |    4   |
|         i_7_reg_688        |    4   |
|          i_reg_269         |    4   |
|   indvar_flatten1_reg_326  |    7   |
|indvar_flatten_next1_reg_664|    7   |
| indvar_flatten_next_reg_619|    7   |
|   indvar_flatten_reg_281   |    7   |
|  j_1_cast2_mid2_v_reg_676  |    4   |
|         j_1_reg_337        |    4   |
|   j_cast5_mid2_v_reg_630   |    4   |
|          j_reg_292         |    4   |
|   row_outbuf_addr_reg_641  |    6   |
|        tmp_2_reg_637       |    3   |
|        tmp_9_reg_651       |    1   |
|         tmp_reg_606        |    1   |
+----------------------------+--------+
|            Total           |   103  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_144 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_251 |  p0  |   2  |   6  |   12   ||    9    |
|     i_reg_269     |  p0  |   2  |   4  |    8   ||    9    |
|    i_2_reg_314    |  p0  |   2  |   4  |    8   ||    9    |
| grp_dct_1d_fu_359 |  p9  |   2  |   4  |    8   ||    9    |
| grp_dct_1d_fu_359 |  p11 |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  9.528  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   19   |   909  |   369  |
|   Memory  |    2   |    -   |    -   |   256  |   16   |
|Multiplexer|    -   |    -   |    9   |    -   |   54   |
|  Register |    -   |    -   |    -   |   103  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   28   |  1268  |   439  |
+-----------+--------+--------+--------+--------+--------+
