INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Handong/2024.01/Vivado/Anigma/Anigma.srcs/sources_1/new/MainBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Handong/2024.01/Vivado/Anigma/Anigma.srcs/sources_1/new/Turntable1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Handong/2024.01/Vivado/Anigma/Anigma.srcs/sources_1/new/Turntable2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Handong/2024.01/Vivado/Anigma/Anigma.srcs/sources_1/new/Turntable3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Turntable3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Handong/2024.01/Vivado/Anigma/Anigma.srcs/sources_1/new/reflextable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reflextable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Handong/2024.01/Vivado/Anigma/Anigma.srcs/sources_1/new/reverse1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Handong/2024.01/Vivado/Anigma/Anigma.srcs/sources_1/new/reverse2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Handong/2024.01/Vivado/Anigma/Anigma.srcs/sources_1/new/reverse3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reverse3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Handong/2024.01/Vivado/Anigma/Anigma.srcs/sim_1/new/tb_Anigma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Anigma
