Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Dec  2 03:34:00 2017
| Host         : samsung running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Computer_timing_summary_routed.rpt -rpx Computer_timing_summary_routed.rpx
| Design       : Computer
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/memoryRead_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_branch_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_branch_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_branch_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_x_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_x_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_x_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_y_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_y_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_y_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_z_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_z_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_r_z_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_rx_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_select_goal_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_select_goal_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe/s_select_goal_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_exe_mem/t_regwrite_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: local_id/s_instruction_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u17/insOut_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u17/insOut_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u17/insOut_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u17/insOut_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u17/insOut_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u17/insOut_reg[9]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: u18/clk1_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u18/clk2_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 519 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.869        0.000                      0                  136        0.240        0.000                      0                  136        9.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_in  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in             16.869        0.000                      0                  136        0.240        0.000                      0                  136        9.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack       16.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.869ns  (required time - arrival time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram1_data_retimed_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.589ns (20.815%)  route 2.241ns (79.185%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 25.932 - 20.000 ) 
    Source Clock Delay      (SCD):    6.682ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.001     4.466    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.105     4.571 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.586     5.157    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.238 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.444     6.682    u17/CLK
    SLICE_X0Y100         FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.379     7.061 r  u17/state_reg[0]/Q
                         net (fo=29, routed)          0.986     8.047    u17/state[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.105     8.152 r  u17/ram1_data_retimed[7]_i_2/O
                         net (fo=2, routed)           0.356     8.508    local_exe_mem/state_reg[1]
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.105     8.613 r  local_exe_mem/ram1_data_retimed[7]_i_1/O
                         net (fo=9, routed)           0.899     9.512    u17/t_memwrite_out_reg_0[0]
    SLICE_X0Y96          FDRE                                         r  u17/ram1_data_retimed_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.506    23.904    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.084    23.988 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.520    24.509    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.586 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.347    25.932    u17/CLK
    SLICE_X0Y96          FDRE                                         r  u17/ram1_data_retimed_reg[4]/C
                         clock pessimism              0.652    26.585    
                         clock uncertainty           -0.035    26.549    
    SLICE_X0Y96          FDRE (Setup_fdre_C_CE)      -0.168    26.381    u17/ram1_data_retimed_reg[4]
  -------------------------------------------------------------------
                         required time                         26.381    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                 16.869    

Slack (MET) :             16.869ns  (required time - arrival time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram1_data_retimed_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.589ns (20.815%)  route 2.241ns (79.185%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 25.932 - 20.000 ) 
    Source Clock Delay      (SCD):    6.682ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.001     4.466    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.105     4.571 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.586     5.157    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.238 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.444     6.682    u17/CLK
    SLICE_X0Y100         FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.379     7.061 r  u17/state_reg[0]/Q
                         net (fo=29, routed)          0.986     8.047    u17/state[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.105     8.152 r  u17/ram1_data_retimed[7]_i_2/O
                         net (fo=2, routed)           0.356     8.508    local_exe_mem/state_reg[1]
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.105     8.613 r  local_exe_mem/ram1_data_retimed[7]_i_1/O
                         net (fo=9, routed)           0.899     9.512    u17/t_memwrite_out_reg_0[0]
    SLICE_X0Y96          FDRE                                         r  u17/ram1_data_retimed_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.506    23.904    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.084    23.988 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.520    24.509    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.586 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.347    25.932    u17/CLK
    SLICE_X0Y96          FDRE                                         r  u17/ram1_data_retimed_reg[6]/C
                         clock pessimism              0.652    26.585    
                         clock uncertainty           -0.035    26.549    
    SLICE_X0Y96          FDRE (Setup_fdre_C_CE)      -0.168    26.381    u17/ram1_data_retimed_reg[6]
  -------------------------------------------------------------------
                         required time                         26.381    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                 16.869    

Slack (MET) :             17.123ns  (required time - arrival time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram1_data_retimed_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.589ns (22.868%)  route 1.987ns (77.132%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 25.932 - 20.000 ) 
    Source Clock Delay      (SCD):    6.682ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.001     4.466    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.105     4.571 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.586     5.157    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.238 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.444     6.682    u17/CLK
    SLICE_X0Y100         FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.379     7.061 r  u17/state_reg[0]/Q
                         net (fo=29, routed)          0.986     8.047    u17/state[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.105     8.152 r  u17/ram1_data_retimed[7]_i_2/O
                         net (fo=2, routed)           0.356     8.508    local_exe_mem/state_reg[1]
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.105     8.613 r  local_exe_mem/ram1_data_retimed[7]_i_1/O
                         net (fo=9, routed)           0.645     9.258    u17/t_memwrite_out_reg_0[0]
    SLICE_X1Y95          FDRE                                         r  u17/ram1_data_retimed_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.506    23.904    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.084    23.988 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.520    24.509    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.586 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.347    25.932    u17/CLK
    SLICE_X1Y95          FDRE                                         r  u17/ram1_data_retimed_reg[0]/C
                         clock pessimism              0.652    26.585    
                         clock uncertainty           -0.035    26.549    
    SLICE_X1Y95          FDRE (Setup_fdre_C_CE)      -0.168    26.381    u17/ram1_data_retimed_reg[0]
  -------------------------------------------------------------------
                         required time                         26.381    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                 17.123    

Slack (MET) :             17.123ns  (required time - arrival time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram1_data_retimed_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.589ns (22.868%)  route 1.987ns (77.132%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 25.932 - 20.000 ) 
    Source Clock Delay      (SCD):    6.682ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.001     4.466    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.105     4.571 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.586     5.157    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.238 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.444     6.682    u17/CLK
    SLICE_X0Y100         FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.379     7.061 r  u17/state_reg[0]/Q
                         net (fo=29, routed)          0.986     8.047    u17/state[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.105     8.152 r  u17/ram1_data_retimed[7]_i_2/O
                         net (fo=2, routed)           0.356     8.508    local_exe_mem/state_reg[1]
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.105     8.613 r  local_exe_mem/ram1_data_retimed[7]_i_1/O
                         net (fo=9, routed)           0.645     9.258    u17/t_memwrite_out_reg_0[0]
    SLICE_X1Y95          FDRE                                         r  u17/ram1_data_retimed_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.506    23.904    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.084    23.988 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.520    24.509    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.586 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.347    25.932    u17/CLK
    SLICE_X1Y95          FDRE                                         r  u17/ram1_data_retimed_reg[1]/C
                         clock pessimism              0.652    26.585    
                         clock uncertainty           -0.035    26.549    
    SLICE_X1Y95          FDRE (Setup_fdre_C_CE)      -0.168    26.381    u17/ram1_data_retimed_reg[1]
  -------------------------------------------------------------------
                         required time                         26.381    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                 17.123    

Slack (MET) :             17.123ns  (required time - arrival time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram1_data_retimed_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.589ns (22.868%)  route 1.987ns (77.132%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 25.932 - 20.000 ) 
    Source Clock Delay      (SCD):    6.682ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.001     4.466    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.105     4.571 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.586     5.157    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.238 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.444     6.682    u17/CLK
    SLICE_X0Y100         FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.379     7.061 r  u17/state_reg[0]/Q
                         net (fo=29, routed)          0.986     8.047    u17/state[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.105     8.152 r  u17/ram1_data_retimed[7]_i_2/O
                         net (fo=2, routed)           0.356     8.508    local_exe_mem/state_reg[1]
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.105     8.613 r  local_exe_mem/ram1_data_retimed[7]_i_1/O
                         net (fo=9, routed)           0.645     9.258    u17/t_memwrite_out_reg_0[0]
    SLICE_X0Y95          FDRE                                         r  u17/ram1_data_retimed_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.506    23.904    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.084    23.988 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.520    24.509    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.586 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.347    25.932    u17/CLK
    SLICE_X0Y95          FDRE                                         r  u17/ram1_data_retimed_reg[2]/C
                         clock pessimism              0.652    26.585    
                         clock uncertainty           -0.035    26.549    
    SLICE_X0Y95          FDRE (Setup_fdre_C_CE)      -0.168    26.381    u17/ram1_data_retimed_reg[2]
  -------------------------------------------------------------------
                         required time                         26.381    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                 17.123    

Slack (MET) :             17.123ns  (required time - arrival time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram1_data_retimed_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.589ns (22.868%)  route 1.987ns (77.132%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 25.932 - 20.000 ) 
    Source Clock Delay      (SCD):    6.682ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.001     4.466    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.105     4.571 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.586     5.157    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.238 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.444     6.682    u17/CLK
    SLICE_X0Y100         FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.379     7.061 r  u17/state_reg[0]/Q
                         net (fo=29, routed)          0.986     8.047    u17/state[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.105     8.152 r  u17/ram1_data_retimed[7]_i_2/O
                         net (fo=2, routed)           0.356     8.508    local_exe_mem/state_reg[1]
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.105     8.613 r  local_exe_mem/ram1_data_retimed[7]_i_1/O
                         net (fo=9, routed)           0.645     9.258    u17/t_memwrite_out_reg_0[0]
    SLICE_X0Y95          FDRE                                         r  u17/ram1_data_retimed_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.506    23.904    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.084    23.988 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.520    24.509    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.586 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.347    25.932    u17/CLK
    SLICE_X0Y95          FDRE                                         r  u17/ram1_data_retimed_reg[3]/C
                         clock pessimism              0.652    26.585    
                         clock uncertainty           -0.035    26.549    
    SLICE_X0Y95          FDRE (Setup_fdre_C_CE)      -0.168    26.381    u17/ram1_data_retimed_reg[3]
  -------------------------------------------------------------------
                         required time                         26.381    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                 17.123    

Slack (MET) :             17.123ns  (required time - arrival time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram1_data_retimed_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.589ns (22.868%)  route 1.987ns (77.132%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 25.932 - 20.000 ) 
    Source Clock Delay      (SCD):    6.682ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.001     4.466    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.105     4.571 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.586     5.157    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.238 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.444     6.682    u17/CLK
    SLICE_X0Y100         FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.379     7.061 r  u17/state_reg[0]/Q
                         net (fo=29, routed)          0.986     8.047    u17/state[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.105     8.152 r  u17/ram1_data_retimed[7]_i_2/O
                         net (fo=2, routed)           0.356     8.508    local_exe_mem/state_reg[1]
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.105     8.613 r  local_exe_mem/ram1_data_retimed[7]_i_1/O
                         net (fo=9, routed)           0.645     9.258    u17/t_memwrite_out_reg_0[0]
    SLICE_X0Y95          FDRE                                         r  u17/ram1_data_retimed_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.506    23.904    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.084    23.988 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.520    24.509    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.586 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.347    25.932    u17/CLK
    SLICE_X0Y95          FDRE                                         r  u17/ram1_data_retimed_reg[5]/C
                         clock pessimism              0.652    26.585    
                         clock uncertainty           -0.035    26.549    
    SLICE_X0Y95          FDRE (Setup_fdre_C_CE)      -0.168    26.381    u17/ram1_data_retimed_reg[5]
  -------------------------------------------------------------------
                         required time                         26.381    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                 17.123    

Slack (MET) :             17.123ns  (required time - arrival time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram1_data_retimed_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.589ns (22.868%)  route 1.987ns (77.132%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 25.932 - 20.000 ) 
    Source Clock Delay      (SCD):    6.682ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.001     4.466    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.105     4.571 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.586     5.157    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.238 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.444     6.682    u17/CLK
    SLICE_X0Y100         FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.379     7.061 r  u17/state_reg[0]/Q
                         net (fo=29, routed)          0.986     8.047    u17/state[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.105     8.152 r  u17/ram1_data_retimed[7]_i_2/O
                         net (fo=2, routed)           0.356     8.508    local_exe_mem/state_reg[1]
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.105     8.613 r  local_exe_mem/ram1_data_retimed[7]_i_1/O
                         net (fo=9, routed)           0.645     9.258    u17/t_memwrite_out_reg_0[0]
    SLICE_X0Y95          FDRE                                         r  u17/ram1_data_retimed_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.506    23.904    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.084    23.988 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.520    24.509    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.586 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.347    25.932    u17/CLK
    SLICE_X0Y95          FDRE                                         r  u17/ram1_data_retimed_reg[7]/C
                         clock pessimism              0.652    26.585    
                         clock uncertainty           -0.035    26.549    
    SLICE_X0Y95          FDRE (Setup_fdre_C_CE)      -0.168    26.381    u17/ram1_data_retimed_reg[7]
  -------------------------------------------------------------------
                         required time                         26.381    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                 17.123    

Slack (MET) :             17.185ns  (required time - arrival time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram2_data_retimed_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.589ns (23.425%)  route 1.925ns (76.575%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 25.932 - 20.000 ) 
    Source Clock Delay      (SCD):    6.682ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.001     4.466    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.105     4.571 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.586     5.157    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.238 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.444     6.682    u17/CLK
    SLICE_X0Y100         FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.379     7.061 f  u17/state_reg[0]/Q
                         net (fo=29, routed)          0.741     7.802    local_exe_mem/state[0]
    SLICE_X0Y100         LUT6 (Prop_lut6_I5_O)        0.105     7.907 r  local_exe_mem/ram2_addr[15]_i_1/O
                         net (fo=17, routed)          0.357     8.264    local_exe_mem/ram2_addr_reg[0][0]
    SLICE_X0Y100         LUT2 (Prop_lut2_I0_O)        0.105     8.369 r  local_exe_mem/ram2_data_retimed[15]_i_1/O
                         net (fo=17, routed)          0.828     9.197    u17/E[0]
    SLICE_X1Y94          FDRE                                         r  u17/ram2_data_retimed_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.506    23.904    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.084    23.988 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.520    24.509    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.586 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.347    25.932    u17/CLK
    SLICE_X1Y94          FDRE                                         r  u17/ram2_data_retimed_reg[0]/C
                         clock pessimism              0.652    26.585    
                         clock uncertainty           -0.035    26.549    
    SLICE_X1Y94          FDRE (Setup_fdre_C_CE)      -0.168    26.381    u17/ram2_data_retimed_reg[0]
  -------------------------------------------------------------------
                         required time                         26.381    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                 17.185    

Slack (MET) :             17.185ns  (required time - arrival time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram2_data_retimed_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.589ns (23.425%)  route 1.925ns (76.575%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 25.932 - 20.000 ) 
    Source Clock Delay      (SCD):    6.682ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           3.001     4.466    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.105     4.571 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.586     5.157    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     5.238 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.444     6.682    u17/CLK
    SLICE_X0Y100         FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.379     7.061 f  u17/state_reg[0]/Q
                         net (fo=29, routed)          0.741     7.802    local_exe_mem/state[0]
    SLICE_X0Y100         LUT6 (Prop_lut6_I5_O)        0.105     7.907 r  local_exe_mem/ram2_addr[15]_i_1/O
                         net (fo=17, routed)          0.357     8.264    local_exe_mem/ram2_addr_reg[0][0]
    SLICE_X0Y100         LUT2 (Prop_lut2_I0_O)        0.105     8.369 r  local_exe_mem/ram2_data_retimed[15]_i_1/O
                         net (fo=17, routed)          0.828     9.197    u17/E[0]
    SLICE_X0Y94          FDRE                                         r  u17/ram2_data_retimed_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.506    23.904    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.084    23.988 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.520    24.509    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.586 r  clk_BUFG_inst/O
                         net (fo=99, routed)          1.347    25.932    u17/CLK
    SLICE_X0Y94          FDRE                                         r  u17/ram2_data_retimed_reg[1]/C
                         clock pessimism              0.652    26.585    
                         clock uncertainty           -0.035    26.549    
    SLICE_X0Y94          FDRE (Setup_fdre_C_CE)      -0.168    26.381    u17/ram2_data_retimed_reg[1]
  -------------------------------------------------------------------
                         required time                         26.381    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                 17.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u18/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u18/clk2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.128%)  route 0.151ns (41.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.305    u18/clk_in_IBUF
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.045     1.350 r  u18/count[1]_i_2/O
                         net (fo=4, routed)           0.253     1.603    u18/count[1]_i_2_n_0
    SLICE_X6Y101         FDCE                                         r  u18/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDCE (Prop_fdce_C_Q)         0.164     1.767 f  u18/count_reg[1]/Q
                         net (fo=3, routed)           0.151     1.917    u18/count[1]
    SLICE_X6Y101         LUT2 (Prop_lut2_I1_O)        0.045     1.962 r  u18/clk2_i_1/O
                         net (fo=1, routed)           0.000     1.962    u18/clk2_i_1_n_0
    SLICE_X6Y101         FDCE                                         r  u18/clk2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.202     1.691    u18/clk_in_IBUF
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.056     1.747 r  u18/count[1]_i_2/O
                         net (fo=4, routed)           0.296     2.043    u18/count[1]_i_2_n_0
    SLICE_X6Y101         FDCE                                         r  u18/clk2_reg/C
                         clock pessimism             -0.440     1.603    
    SLICE_X6Y101         FDCE (Hold_fdce_C_D)         0.120     1.723    u18/clk2_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u18/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u18/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.212ns (57.836%)  route 0.155ns (42.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.305    u18/clk_in_IBUF
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.045     1.350 r  u18/count[1]_i_2/O
                         net (fo=4, routed)           0.253     1.603    u18/count[1]_i_2_n_0
    SLICE_X6Y101         FDCE                                         r  u18/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDCE (Prop_fdce_C_Q)         0.164     1.767 f  u18/count_reg[1]/Q
                         net (fo=3, routed)           0.155     1.921    u18/count[1]
    SLICE_X6Y101         LUT2 (Prop_lut2_I0_O)        0.048     1.969 r  u18/count[0]_i_1/O
                         net (fo=2, routed)           0.000     1.969    u18/count[0]_i_1_n_0
    SLICE_X6Y101         FDCE                                         r  u18/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.202     1.691    u18/clk_in_IBUF
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.056     1.747 r  u18/count[1]_i_2/O
                         net (fo=4, routed)           0.296     2.043    u18/count[1]_i_2_n_0
    SLICE_X6Y101         FDCE                                         r  u18/count_reg[0]/C
                         clock pessimism             -0.440     1.603    
    SLICE_X6Y101         FDCE (Hold_fdce_C_D)         0.123     1.726    u18/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u17/rflag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_ram_data_OBUFT[15]_inst_i_1/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.329%)  route 0.169ns (47.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.413     1.714    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.045     1.759 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.257     2.016    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.042 r  clk_BUFG_inst/O
                         net (fo=99, routed)          0.601     2.643    u17/CLK
    SLICE_X0Y102         FDCE                                         r  u17/rflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     2.784 f  u17/rflag_reg/Q
                         net (fo=3, routed)           0.169     2.953    local_exe_mem/rflag_reg_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I2_O)        0.045     2.998 r  local_exe_mem/base_ram_data_OBUFT[15]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.998    local_exe_mem_n_2
    SLICE_X0Y103         FDRE                                         r  base_ram_data_OBUFT[15]_inst_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.680     2.169    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.056     2.225 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.291     2.517    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.546 r  clk_BUFG_inst/O
                         net (fo=99, routed)          0.872     3.418    clk_BUFG
    SLICE_X0Y103         FDRE                                         r  base_ram_data_OBUFT[15]_inst_i_1/C
                         clock pessimism             -0.760     2.658    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.091     2.749    base_ram_data_OBUFT[15]_inst_i_1
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u17/rflag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/rflag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.413     1.714    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.045     1.759 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.257     2.016    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.042 r  clk_BUFG_inst/O
                         net (fo=99, routed)          0.601     2.643    u17/CLK
    SLICE_X0Y102         FDCE                                         r  u17/rflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     2.784 r  u17/rflag_reg/Q
                         net (fo=3, routed)           0.178     2.962    local_exe_mem/rflag_reg_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I2_O)        0.045     3.007 r  local_exe_mem/rflag_i_1/O
                         net (fo=1, routed)           0.000     3.007    u17/state_reg[1]_0
    SLICE_X0Y102         FDCE                                         r  u17/rflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.680     2.169    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.056     2.225 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.291     2.517    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.546 r  clk_BUFG_inst/O
                         net (fo=99, routed)          0.873     3.419    u17/CLK
    SLICE_X0Y102         FDCE                                         r  u17/rflag_reg/C
                         clock pessimism             -0.776     2.643    
    SLICE_X0Y102         FDCE (Hold_fdce_C_D)         0.091     2.734    u17/rflag_reg
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/ram2_oe_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.714%)  route 0.196ns (51.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.413     1.714    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.045     1.759 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.257     2.016    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.042 r  clk_BUFG_inst/O
                         net (fo=99, routed)          0.601     2.643    u17/CLK
    SLICE_X0Y100         FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     2.784 r  u17/state_reg[0]/Q
                         net (fo=29, routed)          0.196     2.980    local_exe_mem/state[0]
    SLICE_X0Y100         LUT6 (Prop_lut6_I0_O)        0.045     3.025 r  local_exe_mem/ram2_oe_i_1/O
                         net (fo=1, routed)           0.000     3.025    u17/state_reg[0]_0
    SLICE_X0Y100         FDPE                                         r  u17/ram2_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.680     2.169    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.056     2.225 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.291     2.517    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.546 r  clk_BUFG_inst/O
                         net (fo=99, routed)          0.873     3.419    u17/CLK
    SLICE_X0Y100         FDPE                                         r  u17/ram2_oe_reg/C
                         clock pessimism             -0.776     2.643    
    SLICE_X0Y100         FDPE (Hold_fdpe_C_D)         0.091     2.734    u17/ram2_oe_reg
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data_IOBUF[15]_inst_i_1/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.815%)  route 0.259ns (58.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.763ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.413     1.714    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.045     1.759 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.257     2.016    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.042 r  clk_BUFG_inst/O
                         net (fo=99, routed)          0.601     2.643    u17/CLK
    SLICE_X0Y100         FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     2.784 f  u17/state_reg[0]/Q
                         net (fo=29, routed)          0.259     3.043    local_exe_mem/state[0]
    SLICE_X1Y100         LUT5 (Prop_lut5_I2_O)        0.045     3.088 r  local_exe_mem/ext_ram_data_IOBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.088    local_exe_mem_n_44
    SLICE_X1Y100         FDRE                                         r  ext_ram_data_IOBUF[15]_inst_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.680     2.169    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.056     2.225 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.291     2.517    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.546 r  clk_BUFG_inst/O
                         net (fo=99, routed)          0.873     3.419    clk_BUFG
    SLICE_X1Y100         FDRE                                         r  ext_ram_data_IOBUF[15]_inst_i_1/C
                         clock pessimism             -0.763     2.656    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.091     2.747    ext_ram_data_IOBUF[15]_inst_i_1
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 u17/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.819%)  route 0.248ns (57.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.413     1.714    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.045     1.759 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.257     2.016    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.042 r  clk_BUFG_inst/O
                         net (fo=99, routed)          0.601     2.643    u17/CLK
    SLICE_X0Y100         FDCE                                         r  u17/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     2.784 f  u17/state_reg[0]/Q
                         net (fo=29, routed)          0.248     3.032    u17/state[0]
    SLICE_X0Y100         LUT2 (Prop_lut2_I0_O)        0.045     3.077 r  u17/state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.077    u17/state[0]_i_1_n_0
    SLICE_X0Y100         FDCE                                         r  u17/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.680     2.169    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.056     2.225 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.291     2.517    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.546 r  clk_BUFG_inst/O
                         net (fo=99, routed)          0.873     3.419    u17/CLK
    SLICE_X0Y100         FDCE                                         r  u17/state_reg[0]/C
                         clock pessimism             -0.776     2.643    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.092     2.735    u17/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 u17/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/dataOut_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.228ns (47.987%)  route 0.247ns (52.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.413     1.714    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.045     1.759 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.257     2.016    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.042 r  clk_BUFG_inst/O
                         net (fo=99, routed)          0.601     2.643    u17/CLK
    SLICE_X0Y102         FDCE                                         r  u17/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.128     2.771 r  u17/state_reg[1]/Q
                         net (fo=29, routed)          0.247     3.018    u17/state[1]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.100     3.118 r  u17/dataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     3.118    u17/dataOut[2]_i_1_n_0
    SLICE_X1Y103         FDCE                                         r  u17/dataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.680     2.169    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.056     2.225 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.291     2.517    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.546 r  clk_BUFG_inst/O
                         net (fo=99, routed)          0.872     3.418    u17/CLK
    SLICE_X1Y103         FDCE                                         r  u17/dataOut_reg[2]/C
                         clock pessimism             -0.760     2.658    
    SLICE_X1Y103         FDCE (Hold_fdce_C_D)         0.107     2.765    u17/dataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 u17/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/dataOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.227ns (47.877%)  route 0.247ns (52.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.413     1.714    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.045     1.759 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.257     2.016    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.042 r  clk_BUFG_inst/O
                         net (fo=99, routed)          0.601     2.643    u17/CLK
    SLICE_X0Y102         FDCE                                         r  u17/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.128     2.771 r  u17/state_reg[1]/Q
                         net (fo=29, routed)          0.247     3.018    u17/state[1]
    SLICE_X1Y103         LUT6 (Prop_lut6_I0_O)        0.099     3.117 r  u17/dataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     3.117    u17/dataOut[0]_i_1_n_0
    SLICE_X1Y103         FDCE                                         r  u17/dataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.680     2.169    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.056     2.225 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.291     2.517    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.546 r  clk_BUFG_inst/O
                         net (fo=99, routed)          0.872     3.418    u17/CLK
    SLICE_X1Y103         FDCE                                         r  u17/dataOut_reg[0]/C
                         clock pessimism             -0.760     2.658    
    SLICE_X1Y103         FDCE (Hold_fdce_C_D)         0.092     2.750    u17/dataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.750    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 u17/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/dataOut_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.227ns (47.877%)  route 0.247ns (52.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.413     1.714    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.045     1.759 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.257     2.016    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.042 r  clk_BUFG_inst/O
                         net (fo=99, routed)          0.601     2.643    u17/CLK
    SLICE_X0Y102         FDCE                                         r  u17/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.128     2.771 r  u17/state_reg[1]/Q
                         net (fo=29, routed)          0.247     3.018    u17/state[1]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.099     3.117 r  u17/dataOut[11]_i_1/O
                         net (fo=1, routed)           0.000     3.117    u17/dataOut[11]_i_1_n_0
    SLICE_X1Y103         FDCE                                         r  u17/dataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.680     2.169    clk_in_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.056     2.225 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.291     2.517    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.546 r  clk_BUFG_inst/O
                         net (fo=99, routed)          0.872     3.418    u17/CLK
    SLICE_X1Y103         FDCE                                         r  u17/dataOut_reg[11]/C
                         clock pessimism             -0.760     2.658    
    SLICE_X1Y103         FDCE (Hold_fdce_C_D)         0.091     2.749    u17/dataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  0.368    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1  clk_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y108   u17/insOut_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y111   u17/insOut_reg[10]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y111   u17/insOut_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y111   u17/insOut_reg[11]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y111   u17/insOut_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y113   u17/insOut_reg[12]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y111   u17/insOut_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y111   u17/insOut_reg[13]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y107   u17/insOut_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y108   u17/insOut_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y111   u17/insOut_reg[10]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y111   u17/insOut_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y111   u17/insOut_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y111   u17/insOut_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y113   u17/insOut_reg[12]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y111   u17/insOut_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y111   u17/insOut_reg[13]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y107   u17/insOut_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y107   u17/insOut_reg[14]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y94    u17/ram2_data_retimed_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y97    u17/ram2_data_retimed_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y99    u17/ram2_data_retimed_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y97    u17/ram2_data_retimed_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y97    u17/ram2_data_retimed_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y97    u17/ram2_data_retimed_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y97    u17/ram2_data_retimed_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y94    u17/ram2_data_retimed_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y94    u17/ram2_data_retimed_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y94    u17/ram2_data_retimed_reg[3]/C



