/**
  * Copyright (c) 2024 Fuzhou Rockchip Electronics Co., Ltd
  *
  * SPDX-License-Identifier: Apache-2.0
  ******************************************************************************
  * @file    qv068y0q_n10_panel_cfg.h
  * @version V0.1
  * @brief   display panel config for ili9881d panel
  *
  * Change Logs:
  * Date           Author          Notes
  * 2024-09-23     tony.zheng   first implementation
  *
  ******************************************************************************
  */

#ifndef __QV068Y0Q_N10_PANEL_CFG_H__
#define __QV068Y0Q_N10_PANEL_CFG_H__

#define RT_HW_LCD_XRES                600     /* LCD PIXEL WIDTH             */
#define RT_HW_LCD_YRES                1280    /* LCD PIXEL HEIGHT            */
#define RT_HW_LCD_PIXEL_CLOCK         62500   /* Bit per pixel               */
#define RT_HW_LCD_LANE_MBPS           1050    /* DSI per lane Mbps           */
#define RT_HW_LCD_LEFT_MARGIN         110     /* Horizontal back porch       */
#define RT_HW_LCD_RIGHT_MARGIN        110     /* Horizontal front porch      */
#define RT_HW_LCD_UPPER_MARGIN        16      /* Vertical back porch         */
#define RT_HW_LCD_LOWER_MARGIN        16      /* Vertical front porch        */
#define RT_HW_LCD_HSYNC_LEN           92      /* Horizontal synchronization  */
#define RT_HW_LCD_VSYNC_LEN           4       /* Vertical synchronization    */

#define RT_HW_LCD_CONN_TYPE           RK_DISPLAY_CONNECTOR_DSI
#define RT_HW_LCD_BUS_FORMAT          MEDIA_BUS_FMT_RGB888_1X24
#define RT_HW_LCD_DSI_LANES           2
#define RT_HW_LCD_DSI_CHANNEL         0
#define RT_HW_LCD_VMODE_FLAG          DSI_MODE_VIDEO | VIDEO_MODE_FLAG_NHSYNC | VIDEO_MODE_FLAG_NVSYNC | DSI_MODE_VIDEO_BURST | DSI_MODE_EOT_PACKET | DSI_MODE_LPM
#define RT_HW_LCD_INIT_CMD_TYPE       CMD_TYPE_DEFAULT
#define RT_HW_LCD_DISPLAY_MODE        DISPLAY_VIDEO_MODE
#define RT_HW_LCD_AREA_DISPLAY        DISABLE_AREA_DISPLAY
#define RT_HW_LCD_RESET_DELAY_MS      1
#define RT_HW_LCD_INIT_DELAY_MS       80
#define RT_HW_LCD_PREPARE_DELAY_MS    5
#define RT_HW_LCD_UNPREPARE_DELAY_MS  5
#define RT_HW_LCD_DISABLE_DELAY_MS    10

#define RT_HW_LCD_XACT_ALIGN          1
#define RT_HW_LCD_YACT_ALIGN          1
#define RT_HW_LCD_XPOS_ALIGN          1
#define RT_HW_LCD_YPOS_ALIGN          1

const static struct rockchip_cmd cmd_on[] =
{
    {0x39, 0x00, 0x04, {0xb9, 0xf1, 0x12, 0x87}},
    {0x39, 0x00, 0x04, {0xb2, 0x40, 0x05, 0x78}},
    {0x39, 0x00, 0x0B, {0xB3, 0x10, 0x10, 0x28, 0x28, 0x03, 0xFF, 0x00, 0x00, 0x00, 0x00}},
    {0x15, 0x00, 0x02, {0xB4, 0x80}},
    {0x39, 0x00, 0x03, {0xB5, 0x0A, 0x0A}},
    {0x39, 0x00, 0x03, {0xB6, 0x91, 0x91}},
    {0x39, 0x00, 0x05, {0xB8, 0x26, 0x22, 0xF0, 0x13}},
    {0x39, 0x00, 0x1C, {0xBA, 0x31, 0x81, 0x05, 0xF9, 0x0E, 0x0E, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x44, 0x25, 0x00, 0x91, 0x0A, 0x00, 0x00, 0x01, 0x4F, 0x01, 0x00, 0x00, 0x37}},
    {0x15, 0x00, 0x02, {0xBC, 0x47}},
    {0x39, 0x00, 0x06, {0xBF, 0x02, 0x10, 0x00, 0x80, 0x04}},
    {0x39, 0x00, 0x0A, {0xC0, 0x73, 0x73, 0x50, 0x50, 0x00, 0x00, 0x12, 0x73, 0x00}},
    {0x39, 0x00, 0x12, {0xC1, 0x57, 0x00, 0x32, 0x32, 0x77, 0xF4, 0x77, 0x77, 0xCC, 0xCC, 0xFF, 0xFF, 0x11, 0x11, 0x00, 0x00, 0x32}},
    {0x39, 0x00, 0x0D, {0xC7, 0x10, 0x00, 0x0A, 0x00, 0x00, 0x00, 0x00, 0x00, 0xED, 0xC5, 0x00, 0xA5}},
    {0x39, 0x00, 0x05, {0xC8, 0x10, 0x40, 0x1E, 0x03}},
    {0x15, 0x00, 0x02, {0xCC, 0x0B}},
    {0x39, 0x00, 0x23, {0xE0, 0x00, 0x01, 0x01, 0x1E, 0x38, 0x3F, 0x27, 0x1F, 0x04, 0x08, 0x0C, 0x0E, 0x11, 0x0E, 0x10, 0x11, 0x19, 0x00, 0x01, 0x01, 0x1E, 0x38, 0x3F, 0x27, 0x1F, 0x04, 0x08, 0x0C, 0x0E, 0x11, 0x0E, 0x10, 0x11, 0x19}},
    {0x39, 0x00, 0x08, {0xE1, 0x11, 0x11, 0x91, 0x00, 0x00, 0x00, 0x00}},
    {0x39, 0x00, 0x0F, {0xE3, 0x07, 0x07, 0x0B, 0x0B, 0x0B, 0x0B, 0x00, 0x00, 0x00, 0x00, 0xFF, 0x04, 0xC0, 0x10}},
    {0x39, 0x00, 0x40, {0xE9, 0xC8, 0x10, 0x07, 0x00, 0x00, 0x80, 0x81, 0x12, 0x31, 0x23, 0x4F, 0x86, 0x80, 0x28, 0x47, 0x08, 0x00, 0x00, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x04, 0x00, 0x00, 0x00, 0x98, 0x18, 0xFA, 0xB3, 0x17, 0x58, 0x88, 0x88, 0x88, 0x88, 0x88, 0x98, 0x08, 0xFA, 0xB2, 0x06, 0x48, 0x88, 0x88, 0x88, 0x88, 0x88, 0x00, 0x00, 0x00, 0x01, 0x00, 0x80, 0x28, 0x47, 0x00, 0x00, 0x00, 0x00, 0x00}},
    {0x39, 0x00, 0x3E, {0xEA, 0x97, 0x0C, 0x07, 0x07, 0x08, 0xB4, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x9F, 0x08, 0x8A, 0xB4, 0x60, 0x28, 0x88, 0x88, 0x88, 0x88, 0x88, 0x9F, 0x18, 0x8A, 0xB5, 0x71, 0x38, 0x88, 0x88, 0x88, 0x88, 0x88, 0x23, 0x10, 0x00, 0x01, 0x1B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x44, 0x80, 0x81, 0x80, 0x81, 0x00, 0x00}},
    {0x39, 0x00, 0x04, {0xEF, 0xFF, 0xFF, 0x01}},
    {0x05, 0xfa, 0x01, {0x11}},
    {0x05, 0x36, 0x01, {0x29}},
};

const static struct rockchip_cmd cmd_off[] =
{
};

#endif /* __QV068Y0Q_N10_PANEL_CFG_H__ */
