ARM GAS  /tmp/ccRth84L.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"register_interface.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.RI_MovString,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	RI_MovString:
  26              	.LVL0:
  27              	.LFB1441:
  28              		.file 1 "Src/register_interface.c"
   1:Src/register_interface.c **** /**
   2:Src/register_interface.c ****   ******************************************************************************
   3:Src/register_interface.c ****   * @file    register_interface.c
   4:Src/register_interface.c ****   * @author  Motor Control SDK Team, ST Microelectronics
   5:Src/register_interface.c ****   * @brief   This file provides firmware functions that implement the register access for the MCP p
   6:Src/register_interface.c ****   *
   7:Src/register_interface.c ****   *
   8:Src/register_interface.c ****   ******************************************************************************
   9:Src/register_interface.c ****   * @attention
  10:Src/register_interface.c ****   *
  11:Src/register_interface.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  12:Src/register_interface.c ****   * All rights reserved.</center></h2>
  13:Src/register_interface.c ****   *
  14:Src/register_interface.c ****   * This software component is licensed by ST under Ultimate Liberty license
  15:Src/register_interface.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  16:Src/register_interface.c ****   * the License. You may obtain a copy of the License at:
  17:Src/register_interface.c ****   *                             www.st.com/SLA0044
  18:Src/register_interface.c ****   *
  19:Src/register_interface.c ****   ******************************************************************************
  20:Src/register_interface.c ****   */
  21:Src/register_interface.c **** 
  22:Src/register_interface.c **** #include "mc_type.h"
  23:Src/register_interface.c **** #include "string.h"
  24:Src/register_interface.c **** #include "register_interface.h"
  25:Src/register_interface.c **** #include "mc_config.h"
  26:Src/register_interface.c **** #include "mcp.h"
  27:Src/register_interface.c **** #include "mcp_config.h"
  28:Src/register_interface.c **** #include "mcpa.h"
  29:Src/register_interface.c **** #include "mc_configuration_registers.h"
  30:Src/register_interface.c **** #include "debug_scope.h"
ARM GAS  /tmp/ccRth84L.s 			page 2


  31:Src/register_interface.c **** 
  32:Src/register_interface.c **** static RevUpCtrl_Handle_t *RevUpControl[NBR_OF_MOTORS] = { &RevUpControlM1 };
  33:Src/register_interface.c **** static STO_PLL_Handle_t * stoPLLSensor [NBR_OF_MOTORS] = { &STO_PLL_M1 };
  34:Src/register_interface.c **** static PID_Handle_t *pPIDSpeed[NBR_OF_MOTORS] = { &PIDSpeedHandle_M1 };
  35:Src/register_interface.c **** static ENCODER_Handle_t *pEncoder[NBR_OF_MOTORS] = {&ENCODER_M1};
  36:Src/register_interface.c **** 
  37:Src/register_interface.c **** static uint8_t RI_SetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t dataAvailable);
  38:Src/register_interface.c **** static uint8_t RI_GetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t maxSize);
  39:Src/register_interface.c **** static uint8_t RI_MovString(const char_t * srcString, char_t * destString, uint16_t *size, int16_t 
  40:Src/register_interface.c **** 
  41:Src/register_interface.c **** extern DebugScope_Handle_t debugScopeM1;
  42:Src/register_interface.c **** __weak uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
  43:Src/register_interface.c **** {
  44:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
  45:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
  46:Src/register_interface.c ****   if (MC_NULL == pHandle)
  47:Src/register_interface.c ****   {
  48:Src/register_interface.c ****     retVal = MCP_CMD_NOK;
  49:Src/register_interface.c ****   }
  50:Src/register_interface.c ****   else
  51:Src/register_interface.c ****   {
  52:Src/register_interface.c **** #endif
  53:Src/register_interface.c ****     uint16_t * dataElementID;
  54:Src/register_interface.c ****     uint8_t * rxData = pHandle->rxBuffer;
  55:Src/register_interface.c ****     uint8_t * txData = pHandle->txBuffer;
  56:Src/register_interface.c ****     int16_t rxLength = pHandle->rxLength;
  57:Src/register_interface.c ****     uint16_t size = 0U;
  58:Src/register_interface.c ****     uint8_t number_of_item =0;
  59:Src/register_interface.c ****     pHandle->txLength = 0;
  60:Src/register_interface.c ****     uint8_t accessResult;
  61:Src/register_interface.c ****     while (rxLength > 0)
  62:Src/register_interface.c ****     {
  63:Src/register_interface.c ****        number_of_item++;
  64:Src/register_interface.c ****       dataElementID = (uint16_t *) rxData;
  65:Src/register_interface.c ****       rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
  66:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
  67:Src/register_interface.c ****       accessResult = RI_SetReg (*dataElementID,rxData,&size,rxLength);
  68:Src/register_interface.c **** 
  69:Src/register_interface.c ****       /* Prepare next data*/
  70:Src/register_interface.c ****       rxLength = (int16_t) (rxLength - size);
  71:Src/register_interface.c ****       rxData = rxData+size;
  72:Src/register_interface.c ****       /* If there is only one CMD in the buffer, we do not store the result */
  73:Src/register_interface.c ****         if ((1U == number_of_item) && (0 == rxLength))
  74:Src/register_interface.c ****       {
  75:Src/register_interface.c ****         retVal = accessResult;
  76:Src/register_interface.c ****       }
  77:Src/register_interface.c ****       else
  78:Src/register_interface.c ****       {/* Store the result for each access to be able to report failling access */
  79:Src/register_interface.c ****         if (txSyncFreeSpace !=0 )
  80:Src/register_interface.c ****         {
  81:Src/register_interface.c ****           *txData = accessResult;
  82:Src/register_interface.c ****           txData = txData+1;
  83:Src/register_interface.c ****           pHandle->txLength++;
  84:Src/register_interface.c ****           txSyncFreeSpace--; /* decrement one by one no wraparound possible */
  85:Src/register_interface.c ****           retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
  86:Src/register_interface.c ****           if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMA
  87:Src/register_interface.c ****           { /* From this point we are not able to continue to decode CMD buffer*/
ARM GAS  /tmp/ccRth84L.s 			page 3


  88:Src/register_interface.c ****             /* We stop the parsing */
  89:Src/register_interface.c ****             rxLength = 0;
  90:Src/register_interface.c ****           }
  91:Src/register_interface.c ****         }
  92:Src/register_interface.c ****         else
  93:Src/register_interface.c ****         {
  94:Src/register_interface.c ****           /* Stop parsing the cmd buffer as no space to answer */
  95:Src/register_interface.c ****           /* If we reach this state, chances are high the command was badly formated or received */
  96:Src/register_interface.c ****           rxLength = 0;
  97:Src/register_interface.c ****           retVal = MCP_ERROR_NO_TXSYNC_SPACE;
  98:Src/register_interface.c ****         }
  99:Src/register_interface.c ****       }
 100:Src/register_interface.c ****     }
 101:Src/register_interface.c ****     /* If all accesses are fine, just one global MCP_CMD_OK is required*/
 102:Src/register_interface.c ****       if (MCP_CMD_OK == retVal)
 103:Src/register_interface.c ****     {
 104:Src/register_interface.c ****       pHandle->txLength = 0;
 105:Src/register_interface.c ****     }
 106:Src/register_interface.c ****     else
 107:Src/register_interface.c ****     {
 108:Src/register_interface.c ****       /* Nothing to do */
 109:Src/register_interface.c ****     }
 110:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 111:Src/register_interface.c ****   }
 112:Src/register_interface.c **** #endif
 113:Src/register_interface.c ****   return (retVal);
 114:Src/register_interface.c **** }
 115:Src/register_interface.c **** 
 116:Src/register_interface.c **** __weak uint8_t RI_GetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
 117:Src/register_interface.c **** {
 118:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_NOK;
 119:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 120:Src/register_interface.c ****   if (MC_NULL == pHandle)
 121:Src/register_interface.c ****   {
 122:Src/register_interface.c ****     /* Nothing to do */
 123:Src/register_interface.c ****   }
 124:Src/register_interface.c ****   else
 125:Src/register_interface.c ****   {
 126:Src/register_interface.c **** #endif
 127:Src/register_interface.c ****     uint16_t * dataElementID;
 128:Src/register_interface.c ****     uint8_t * rxData = pHandle->rxBuffer;
 129:Src/register_interface.c ****     uint8_t * txData = pHandle->txBuffer;
 130:Src/register_interface.c ****     uint16_t size = 0;
 131:Src/register_interface.c ****     uint16_t rxLength = pHandle->rxLength;
 132:Src/register_interface.c ****     int16_t freeSpaceS16 = (int16_t) txSyncFreeSpace;
 133:Src/register_interface.c **** 
 134:Src/register_interface.c ****     pHandle->txLength = 0;
 135:Src/register_interface.c **** 
 136:Src/register_interface.c ****     while (rxLength > 0U)
 137:Src/register_interface.c ****     {
 138:Src/register_interface.c ****       dataElementID = (uint16_t *) rxData;
 139:Src/register_interface.c ****       rxLength = rxLength-MCP_ID_SIZE;
 140:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next MCP_ID
 141:Src/register_interface.c ****       retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 142:Src/register_interface.c ****       if (retVal == MCP_CMD_OK )
 143:Src/register_interface.c ****       {
 144:Src/register_interface.c ****         txData = txData+size;
ARM GAS  /tmp/ccRth84L.s 			page 4


 145:Src/register_interface.c ****         pHandle->txLength += size;
 146:Src/register_interface.c ****         freeSpaceS16 = freeSpaceS16-size;
 147:Src/register_interface.c ****       }
 148:Src/register_interface.c ****       else
 149:Src/register_interface.c ****       {
 150:Src/register_interface.c ****         rxLength = 0;
 151:Src/register_interface.c ****       }
 152:Src/register_interface.c ****     }
 153:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 154:Src/register_interface.c ****   }
 155:Src/register_interface.c **** #endif
 156:Src/register_interface.c ****   return (retVal);
 157:Src/register_interface.c **** }
 158:Src/register_interface.c **** 
 159:Src/register_interface.c **** uint8_t RI_SetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t dataAvailable)
 160:Src/register_interface.c **** {
 161:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 162:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 163:Src/register_interface.c ****   if ((MC_NULL == data) || (MC_NULL == size))
 164:Src/register_interface.c ****   {
 165:Src/register_interface.c ****     retVal = MCP_CMD_NOK;
 166:Src/register_interface.c ****   }
 167:Src/register_interface.c ****   else
 168:Src/register_interface.c ****   {
 169:Src/register_interface.c **** #endif
 170:Src/register_interface.c ****     uint16_t regID = dataID & REG_MASK;
 171:Src/register_interface.c ****     uint8_t motorID;
 172:Src/register_interface.c ****     uint8_t typeID;
 173:Src/register_interface.c **** 
 174:Src/register_interface.c ****     typeID = (uint8_t)dataID & TYPE_MASK;
 175:Src/register_interface.c ****     motorID = 0U;
 176:Src/register_interface.c ****     MCI_Handle_t *pMCIN = &Mci[motorID];
 177:Src/register_interface.c **** 
 178:Src/register_interface.c ****     switch (typeID)
 179:Src/register_interface.c ****     { //cstat !MISRAC2012-Rule-16.1
 180:Src/register_interface.c ****       case TYPE_DATA_8BIT:
 181:Src/register_interface.c ****       {
 182:Src/register_interface.c ****         switch (regID)
 183:Src/register_interface.c ****         {
 184:Src/register_interface.c ****           case MC_REG_STATUS:
 185:Src/register_interface.c ****           {
 186:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 187:Src/register_interface.c ****             break;
 188:Src/register_interface.c ****           }
 189:Src/register_interface.c **** 
 190:Src/register_interface.c ****           case MC_REG_CONTROL_MODE:
 191:Src/register_interface.c ****           {
 192:Src/register_interface.c ****             uint8_t regdata8 = *data;
 193:Src/register_interface.c ****             if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 194:Src/register_interface.c ****             {
 195:Src/register_interface.c ****               MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 196:Src/register_interface.c ****             }
 197:Src/register_interface.c ****             else
 198:Src/register_interface.c ****             {
 199:Src/register_interface.c ****               /* Nothing to do */
 200:Src/register_interface.c ****             }
 201:Src/register_interface.c **** 
ARM GAS  /tmp/ccRth84L.s 			page 5


 202:Src/register_interface.c ****             if ((uint8_t)MCM_SPEED_MODE == regdata8)
 203:Src/register_interface.c ****             {
 204:Src/register_interface.c ****               MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 205:Src/register_interface.c ****             }
 206:Src/register_interface.c ****             else
 207:Src/register_interface.c ****             {
 208:Src/register_interface.c ****               /* Nothing to do */
 209:Src/register_interface.c ****             }
 210:Src/register_interface.c **** 
 211:Src/register_interface.c ****             break;
 212:Src/register_interface.c ****           }
 213:Src/register_interface.c **** 
 214:Src/register_interface.c ****           case MC_REG_RUC_STAGE_NBR:
 215:Src/register_interface.c ****           {
 216:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 217:Src/register_interface.c ****             break;
 218:Src/register_interface.c ****           }
 219:Src/register_interface.c ****           case MC_REG_DBG_START_WRITE:
 220:Src/register_interface.c ****           {
 221:Src/register_interface.c ****             DebugScopeStartWrite(&debugScopeM1);
 222:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 223:Src/register_interface.c ****             break;
 224:Src/register_interface.c ****           }
 225:Src/register_interface.c ****           default:
 226:Src/register_interface.c ****           {
 227:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
 228:Src/register_interface.c ****             break;
 229:Src/register_interface.c ****           }
 230:Src/register_interface.c ****         }
 231:Src/register_interface.c ****         *size = 1;
 232:Src/register_interface.c ****         break;
 233:Src/register_interface.c ****       }
 234:Src/register_interface.c **** 
 235:Src/register_interface.c ****       case TYPE_DATA_16BIT:
 236:Src/register_interface.c ****       {
 237:Src/register_interface.c ****         uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 238:Src/register_interface.c ****         switch (regID)
 239:Src/register_interface.c ****         {
 240:Src/register_interface.c ****           case MC_REG_SPEED_KP:
 241:Src/register_interface.c ****           {
 242:Src/register_interface.c ****             PID_SetKP(pPIDSpeed[motorID], (int16_t)regdata16);
 243:Src/register_interface.c ****             break;
 244:Src/register_interface.c ****           }
 245:Src/register_interface.c **** 
 246:Src/register_interface.c ****           case MC_REG_SPEED_KI:
 247:Src/register_interface.c ****           {
 248:Src/register_interface.c ****             PID_SetKI(pPIDSpeed[motorID], (int16_t)regdata16);
 249:Src/register_interface.c ****             break;
 250:Src/register_interface.c ****           }
 251:Src/register_interface.c **** 
 252:Src/register_interface.c ****           case MC_REG_SPEED_KD:
 253:Src/register_interface.c ****           {
 254:Src/register_interface.c ****             PID_SetKD(pPIDSpeed[motorID], (int16_t)regdata16);
 255:Src/register_interface.c ****             break;
 256:Src/register_interface.c ****           }
 257:Src/register_interface.c ****           case MC_REG_I_Q_KP:
 258:Src/register_interface.c ****           {
ARM GAS  /tmp/ccRth84L.s 			page 6


 259:Src/register_interface.c ****             PID_SetKP(pPIDIq[motorID], (int16_t)regdata16);
 260:Src/register_interface.c ****             break;
 261:Src/register_interface.c ****           }
 262:Src/register_interface.c **** 
 263:Src/register_interface.c ****           case MC_REG_I_Q_KI:
 264:Src/register_interface.c ****           {
 265:Src/register_interface.c ****             PID_SetKI(pPIDIq[motorID], (int16_t)regdata16);
 266:Src/register_interface.c ****             break;
 267:Src/register_interface.c ****           }
 268:Src/register_interface.c **** 
 269:Src/register_interface.c ****           case MC_REG_I_Q_KD:
 270:Src/register_interface.c ****           {
 271:Src/register_interface.c ****             PID_SetKD(pPIDIq[motorID], (int16_t)regdata16);
 272:Src/register_interface.c ****             break;
 273:Src/register_interface.c ****           }
 274:Src/register_interface.c **** 
 275:Src/register_interface.c ****           case MC_REG_I_D_KP:
 276:Src/register_interface.c ****           {
 277:Src/register_interface.c ****             PID_SetKP(pPIDId[motorID], (int16_t)regdata16);
 278:Src/register_interface.c ****             break;
 279:Src/register_interface.c ****           }
 280:Src/register_interface.c **** 
 281:Src/register_interface.c ****           case MC_REG_I_D_KI:
 282:Src/register_interface.c ****           {
 283:Src/register_interface.c ****             PID_SetKI(pPIDId[motorID], (int16_t)regdata16);
 284:Src/register_interface.c ****             break;
 285:Src/register_interface.c ****           }
 286:Src/register_interface.c **** 
 287:Src/register_interface.c ****           case MC_REG_I_D_KD:
 288:Src/register_interface.c ****           {
 289:Src/register_interface.c ****             PID_SetKD(pPIDId[motorID], (int16_t)regdata16);
 290:Src/register_interface.c ****             break;
 291:Src/register_interface.c ****           }
 292:Src/register_interface.c **** 
 293:Src/register_interface.c ****           case MC_REG_BUS_VOLTAGE:
 294:Src/register_interface.c ****           case MC_REG_HEATS_TEMP:
 295:Src/register_interface.c ****           case MC_REG_MOTOR_POWER:
 296:Src/register_interface.c ****           {
 297:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 298:Src/register_interface.c ****             break;
 299:Src/register_interface.c ****           }
 300:Src/register_interface.c ****           case MC_REG_I_A:
 301:Src/register_interface.c ****           case MC_REG_I_B:
 302:Src/register_interface.c ****           case MC_REG_I_ALPHA_MEAS:
 303:Src/register_interface.c ****           case MC_REG_I_BETA_MEAS:
 304:Src/register_interface.c ****           case MC_REG_I_Q_MEAS:
 305:Src/register_interface.c ****           case MC_REG_I_D_MEAS:
 306:Src/register_interface.c **** 
 307:Src/register_interface.c ****           case MC_REG_FLUXWK_BUS_MEAS:
 308:Src/register_interface.c ****           {
 309:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 310:Src/register_interface.c ****             break;
 311:Src/register_interface.c ****           }
 312:Src/register_interface.c ****           case MC_REG_I_Q_REF:
 313:Src/register_interface.c ****           {
 314:Src/register_interface.c ****             qd_t currComp;
 315:Src/register_interface.c ****             currComp = MCI_GetIqdref(pMCIN);
ARM GAS  /tmp/ccRth84L.s 			page 7


 316:Src/register_interface.c ****             currComp.q = (int16_t)regdata16;
 317:Src/register_interface.c ****             MCI_SetCurrentReferences(pMCIN,currComp);
 318:Src/register_interface.c ****             break;
 319:Src/register_interface.c ****           }
 320:Src/register_interface.c **** 
 321:Src/register_interface.c ****           case MC_REG_I_D_REF:
 322:Src/register_interface.c ****           {
 323:Src/register_interface.c ****             qd_t currComp;
 324:Src/register_interface.c ****             currComp = MCI_GetIqdref(pMCIN);
 325:Src/register_interface.c ****             currComp.d = (int16_t)regdata16;
 326:Src/register_interface.c ****             MCI_SetCurrentReferences(pMCIN,currComp);
 327:Src/register_interface.c ****             break;
 328:Src/register_interface.c ****           }
 329:Src/register_interface.c ****           case MC_REG_V_Q:
 330:Src/register_interface.c ****           case MC_REG_V_D:
 331:Src/register_interface.c ****           case MC_REG_V_ALPHA:
 332:Src/register_interface.c ****           case MC_REG_V_BETA:
 333:Src/register_interface.c ****           case MC_REG_ENCODER_EL_ANGLE:
 334:Src/register_interface.c ****           case MC_REG_ENCODER_SPEED:
 335:Src/register_interface.c ****           {
 336:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 337:Src/register_interface.c ****             break;
 338:Src/register_interface.c ****           }
 339:Src/register_interface.c **** 
 340:Src/register_interface.c ****           case MC_REG_STOPLL_C1:
 341:Src/register_interface.c ****           {
 342:Src/register_interface.c ****             int16_t hC1;
 343:Src/register_interface.c ****             int16_t hC2;
 344:Src/register_interface.c ****             STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 345:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], (int16_t)regdata16, hC2);
 346:Src/register_interface.c ****             break;
 347:Src/register_interface.c ****           }
 348:Src/register_interface.c **** 
 349:Src/register_interface.c ****           case MC_REG_STOPLL_C2:
 350:Src/register_interface.c ****           {
 351:Src/register_interface.c ****             int16_t hC1;
 352:Src/register_interface.c ****             int16_t hC2;
 353:Src/register_interface.c ****             STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 354:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], hC1, (int16_t)regdata16);
 355:Src/register_interface.c ****             break;
 356:Src/register_interface.c ****           }
 357:Src/register_interface.c **** 
 358:Src/register_interface.c ****           case MC_REG_STOPLL_KI:
 359:Src/register_interface.c ****           {
 360:Src/register_interface.c ****             PID_SetKI (&stoPLLSensor[motorID]->PIRegulator, (int16_t)regdata16);
 361:Src/register_interface.c ****             break;
 362:Src/register_interface.c ****           }
 363:Src/register_interface.c **** 
 364:Src/register_interface.c ****           case MC_REG_STOPLL_KP:
 365:Src/register_interface.c ****           {
 366:Src/register_interface.c ****             PID_SetKP (&stoPLLSensor[motorID]->PIRegulator, (int16_t)regdata16);
 367:Src/register_interface.c ****             break;
 368:Src/register_interface.c ****           }
 369:Src/register_interface.c ****           case MC_REG_STOPLL_EL_ANGLE:
 370:Src/register_interface.c ****           case MC_REG_STOPLL_ROT_SPEED:
 371:Src/register_interface.c ****           case MC_REG_STOPLL_I_ALPHA:
 372:Src/register_interface.c ****           case MC_REG_STOPLL_I_BETA:
ARM GAS  /tmp/ccRth84L.s 			page 8


 373:Src/register_interface.c ****           case MC_REG_STOPLL_BEMF_ALPHA:
 374:Src/register_interface.c ****           case MC_REG_STOPLL_BEMF_BETA:
 375:Src/register_interface.c ****           {
 376:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 377:Src/register_interface.c ****             break;
 378:Src/register_interface.c ****           }
 379:Src/register_interface.c ****           case MC_REG_DAC_USER1:
 380:Src/register_interface.c ****           case MC_REG_DAC_USER2:
 381:Src/register_interface.c ****             break;
 382:Src/register_interface.c **** 
 383:Src/register_interface.c ****           case MC_REG_FF_VQ:
 384:Src/register_interface.c ****           case MC_REG_FF_VD:
 385:Src/register_interface.c ****           case MC_REG_FF_VQ_PIOUT:
 386:Src/register_interface.c ****           case MC_REG_FF_VD_PIOUT:
 387:Src/register_interface.c ****           {
 388:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 389:Src/register_interface.c ****             break;
 390:Src/register_interface.c ****           }
 391:Src/register_interface.c **** 
 392:Src/register_interface.c ****           case MC_REG_SPEED_KP_DIV:
 393:Src/register_interface.c ****           {
 394:Src/register_interface.c ****             PID_SetKPDivisorPOW2(pPIDSpeed[motorID], regdata16);
 395:Src/register_interface.c ****             break;
 396:Src/register_interface.c ****           }
 397:Src/register_interface.c **** 
 398:Src/register_interface.c ****           case MC_REG_SPEED_KI_DIV:
 399:Src/register_interface.c ****           {
 400:Src/register_interface.c ****             PID_SetKIDivisorPOW2(pPIDSpeed[motorID], regdata16);
 401:Src/register_interface.c ****             break;
 402:Src/register_interface.c ****           }
 403:Src/register_interface.c **** 
 404:Src/register_interface.c ****           case MC_REG_SPEED_KD_DIV:
 405:Src/register_interface.c ****           {
 406:Src/register_interface.c ****             PID_SetKDDivisorPOW2(pPIDSpeed[motorID], regdata16);
 407:Src/register_interface.c ****             break;
 408:Src/register_interface.c ****           }
 409:Src/register_interface.c **** 
 410:Src/register_interface.c ****           case MC_REG_I_D_KP_DIV:
 411:Src/register_interface.c ****           {
 412:Src/register_interface.c ****             PID_SetKPDivisorPOW2(pPIDId[motorID], regdata16);
 413:Src/register_interface.c ****             break;
 414:Src/register_interface.c ****           }
 415:Src/register_interface.c **** 
 416:Src/register_interface.c ****           case MC_REG_I_D_KI_DIV:
 417:Src/register_interface.c ****           {
 418:Src/register_interface.c ****             PID_SetKIDivisorPOW2(pPIDId[motorID], regdata16);
 419:Src/register_interface.c ****             break;
 420:Src/register_interface.c ****           }
 421:Src/register_interface.c **** 
 422:Src/register_interface.c ****           case MC_REG_I_D_KD_DIV:
 423:Src/register_interface.c ****           {
 424:Src/register_interface.c ****             PID_SetKDDivisorPOW2(pPIDId[motorID], regdata16);
 425:Src/register_interface.c ****             break;
 426:Src/register_interface.c ****           }
 427:Src/register_interface.c **** 
 428:Src/register_interface.c ****           case MC_REG_I_Q_KP_DIV:
 429:Src/register_interface.c ****           {
ARM GAS  /tmp/ccRth84L.s 			page 9


 430:Src/register_interface.c ****             PID_SetKPDivisorPOW2(pPIDIq[motorID], regdata16);
 431:Src/register_interface.c ****             break;
 432:Src/register_interface.c ****           }
 433:Src/register_interface.c **** 
 434:Src/register_interface.c ****           case MC_REG_I_Q_KI_DIV:
 435:Src/register_interface.c ****           {
 436:Src/register_interface.c ****             PID_SetKIDivisorPOW2(pPIDIq[motorID], regdata16);
 437:Src/register_interface.c ****             break;
 438:Src/register_interface.c ****           }
 439:Src/register_interface.c **** 
 440:Src/register_interface.c ****           case MC_REG_I_Q_KD_DIV:
 441:Src/register_interface.c ****           {
 442:Src/register_interface.c ****             PID_SetKDDivisorPOW2(pPIDIq[motorID], regdata16);
 443:Src/register_interface.c ****             break;
 444:Src/register_interface.c ****           }
 445:Src/register_interface.c ****           case MC_REG_STOPLL_KI_DIV:
 446:Src/register_interface.c ****           {
 447:Src/register_interface.c ****             PID_SetKIDivisorPOW2 (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 448:Src/register_interface.c ****             break;
 449:Src/register_interface.c ****           }
 450:Src/register_interface.c **** 
 451:Src/register_interface.c ****           case MC_REG_STOPLL_KP_DIV:
 452:Src/register_interface.c ****           {
 453:Src/register_interface.c ****             PID_SetKPDivisorPOW2 (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 454:Src/register_interface.c ****             break;
 455:Src/register_interface.c ****           }
 456:Src/register_interface.c **** 
 457:Src/register_interface.c ****           default:
 458:Src/register_interface.c ****           {
 459:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
 460:Src/register_interface.c ****             break;
 461:Src/register_interface.c ****           }
 462:Src/register_interface.c ****         }
 463:Src/register_interface.c ****         *size = 2;
 464:Src/register_interface.c ****         break;
 465:Src/register_interface.c ****       }
 466:Src/register_interface.c **** 
 467:Src/register_interface.c ****       case TYPE_DATA_32BIT:
 468:Src/register_interface.c ****       {
 469:Src/register_interface.c ****         uint32_t regdata32 = *(uint32_t *)data; //cstat !MISRAC2012-Rule-11.3
 470:Src/register_interface.c **** 
 471:Src/register_interface.c ****         switch (regID)
 472:Src/register_interface.c ****         {
 473:Src/register_interface.c **** 
 474:Src/register_interface.c ****           case MC_REG_FAULTS_FLAGS:
 475:Src/register_interface.c ****           case MC_REG_SPEED_MEAS:
 476:Src/register_interface.c ****           {
 477:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 478:Src/register_interface.c ****             break;
 479:Src/register_interface.c ****           }
 480:Src/register_interface.c **** 
 481:Src/register_interface.c ****           case MC_REG_SPEED_REF:
 482:Src/register_interface.c ****           {
 483:Src/register_interface.c ****             MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RP
 484:Src/register_interface.c ****             break;
 485:Src/register_interface.c ****           }
 486:Src/register_interface.c ****           case MC_REG_STOPLL_EST_BEMF:
ARM GAS  /tmp/ccRth84L.s 			page 10


 487:Src/register_interface.c ****           case MC_REG_STOPLL_OBS_BEMF:
 488:Src/register_interface.c ****           {
 489:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 490:Src/register_interface.c ****             break;
 491:Src/register_interface.c ****           }
 492:Src/register_interface.c ****           case MC_REG_FF_1Q:
 493:Src/register_interface.c ****           {
 494:Src/register_interface.c ****             pFF[motorID]->wConstant_1Q = (int32_t)regdata32;
 495:Src/register_interface.c ****             break;
 496:Src/register_interface.c ****           }
 497:Src/register_interface.c **** 
 498:Src/register_interface.c ****           case MC_REG_FF_1D:
 499:Src/register_interface.c ****           {
 500:Src/register_interface.c ****             pFF[motorID]->wConstant_1D = (int32_t)regdata32;
 501:Src/register_interface.c ****             break;
 502:Src/register_interface.c ****           }
 503:Src/register_interface.c **** 
 504:Src/register_interface.c ****           case MC_REG_FF_2:
 505:Src/register_interface.c ****           {
 506:Src/register_interface.c ****             pFF[motorID]->wConstant_2 = (int32_t)regdata32;
 507:Src/register_interface.c ****             break;
 508:Src/register_interface.c ****           }
 509:Src/register_interface.c **** 
 510:Src/register_interface.c ****           default:
 511:Src/register_interface.c ****           {
 512:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
 513:Src/register_interface.c ****             break;
 514:Src/register_interface.c ****           }
 515:Src/register_interface.c ****         }
 516:Src/register_interface.c ****         *size = 4;
 517:Src/register_interface.c ****         break;
 518:Src/register_interface.c ****       }
 519:Src/register_interface.c ****       case TYPE_DATA_STRING:
 520:Src/register_interface.c ****       {
 521:Src/register_interface.c ****         const char_t *charData = (const char_t *)data;
 522:Src/register_interface.c ****         char_t *dummy = (char_t *)data ;
 523:Src/register_interface.c ****         retVal = MCP_ERROR_RO_REG;
 524:Src/register_interface.c ****         /* Used to compute String length stored in RXBUFF even if Reg does not exist*/
 525:Src/register_interface.c ****         /* It allows to jump to the next command in the buffer */
 526:Src/register_interface.c ****         (void)RI_MovString (charData, dummy, size, dataAvailable);
 527:Src/register_interface.c ****         break;
 528:Src/register_interface.c ****       }
 529:Src/register_interface.c **** 
 530:Src/register_interface.c ****       case TYPE_DATA_RAW:
 531:Src/register_interface.c ****       {
 532:Src/register_interface.c ****         uint16_t rawSize = *(uint16_t *) data; //cstat !MISRAC2012-Rule-11.3
 533:Src/register_interface.c ****         /* The size consumed by the structure is the structure size + 2 bytes used to store the siz
 534:Src/register_interface.c ****         *size = rawSize + 2U;
 535:Src/register_interface.c ****         uint8_t *rawData = data; /* rawData points to the first data (after size extraction) */
 536:Src/register_interface.c ****         rawData++;
 537:Src/register_interface.c ****         rawData++;
 538:Src/register_interface.c **** 
 539:Src/register_interface.c ****         if (*size > dataAvailable )
 540:Src/register_interface.c ****         { /* The decoded size of the raw structure can not match with transmitted buffer, error in 
 541:Src/register_interface.c ****           *size = 0;
 542:Src/register_interface.c ****           retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
 543:Src/register_interface.c ****         }
ARM GAS  /tmp/ccRth84L.s 			page 11


 544:Src/register_interface.c ****         else
 545:Src/register_interface.c ****         {
 546:Src/register_interface.c ****           switch (regID)
 547:Src/register_interface.c ****           {
 548:Src/register_interface.c ****             case MC_REG_GLOBAL_CONFIG:
 549:Src/register_interface.c ****             case MC_REG_MOTOR_CONFIG:
 550:Src/register_interface.c ****             case MC_REG_APPLICATION_CONFIG:
 551:Src/register_interface.c ****             case MC_REG_FOCFW_CONFIG:
 552:Src/register_interface.c ****             {
 553:Src/register_interface.c ****               retVal = MCP_ERROR_RO_REG;
 554:Src/register_interface.c ****               break;
 555:Src/register_interface.c ****             }
 556:Src/register_interface.c ****             case MC_REG_SPEED_RAMP:
 557:Src/register_interface.c ****             {
 558:Src/register_interface.c ****               int32_t rpm;
 559:Src/register_interface.c ****               uint16_t duration;
 560:Src/register_interface.c **** 
 561:Src/register_interface.c ****               rpm = *(int32_t *)rawData; //cstat !MISRAC2012-Rule-11.3
 562:Src/register_interface.c ****               duration = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 563:Src/register_interface.c ****               MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 564:Src/register_interface.c ****               break;
 565:Src/register_interface.c ****             }
 566:Src/register_interface.c ****             case MC_REG_SPEED_SIN:
 567:Src/register_interface.c ****             {
 568:Src/register_interface.c ****               int32_t meanrpm = *(int32_t *)rawData;     // cstat !MISRAC2012-Rule-11.3
 569:Src/register_interface.c ****               int16_t amprpm = *(uint16_t *)&rawData[4]; // cstat !MISRAC2012-Rule-11.3
 570:Src/register_interface.c ****               int16_t phase = *(uint16_t *)&rawData[6];  // cstat !MISRAC2012-Rule-11.3
 571:Src/register_interface.c ****               int16_t meanfreq = (int16_t)((meanrpm * SPEED_UNIT) / U_RPM);
 572:Src/register_interface.c ****               int16_t ampfreq = (int16_t)((amprpm * SPEED_UNIT) / U_RPM);
 573:Src/register_interface.c ****               MCI_ExecSpeedSin(pMCIN, meanfreq, ampfreq, phase);
 574:Src/register_interface.c ****               break;
 575:Src/register_interface.c ****             }
 576:Src/register_interface.c ****             case MC_REG_TORQUE_SIN:
 577:Src/register_interface.c ****             {
 578:Src/register_interface.c ****               int32_t meanTorque = *(int32_t *)rawData;     // cstat !MISRAC2012-Rule-11.3
 579:Src/register_interface.c ****               int16_t ampTorque = *(uint16_t *)&rawData[4]; // cstat !MISRAC2012-Rule-11.3
 580:Src/register_interface.c ****               int16_t phase = *(uint16_t *)&rawData[6];  // cstat !MISRAC2012-Rule-11.3
 581:Src/register_interface.c ****               MCI_ExecTorqueSin(pMCIN, meanTorque, ampTorque, phase);
 582:Src/register_interface.c ****               break;
 583:Src/register_interface.c ****             }
 584:Src/register_interface.c ****             case MC_REG_TORQUE_RAMP:
 585:Src/register_interface.c ****             {
 586:Src/register_interface.c ****               uint32_t torque;
 587:Src/register_interface.c ****               uint16_t duration;
 588:Src/register_interface.c **** 
 589:Src/register_interface.c ****               torque = *(uint32_t *)rawData; //cstat !MISRAC2012-Rule-11.3
 590:Src/register_interface.c ****               duration = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 591:Src/register_interface.c ****               MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 592:Src/register_interface.c ****               break;
 593:Src/register_interface.c ****             }
 594:Src/register_interface.c **** 
 595:Src/register_interface.c ****             case MC_REG_REVUP_DATA:
 596:Src/register_interface.c ****             {
 597:Src/register_interface.c ****               int32_t rpm;
 598:Src/register_interface.c ****               RevUpCtrl_PhaseParams_t revUpPhase;
 599:Src/register_interface.c ****               uint8_t i;
 600:Src/register_interface.c ****               uint8_t nbrOfPhase = (((uint8_t)rawSize) / 8U);
ARM GAS  /tmp/ccRth84L.s 			page 12


 601:Src/register_interface.c **** 
 602:Src/register_interface.c ****               if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 603:Src/register_interface.c ****               {
 604:Src/register_interface.c ****                 retVal = MCP_ERROR_BAD_RAW_FORMAT;
 605:Src/register_interface.c ****               }
 606:Src/register_interface.c ****               else
 607:Src/register_interface.c ****               {
 608:Src/register_interface.c ****                 for (i = 0; i <nbrOfPhase; i++)
 609:Src/register_interface.c ****                 {
 610:Src/register_interface.c ****                 rpm = *(int32_t *) &rawData[i * 8U]; //cstat !MISRAC2012-Rule-11.3
 611:Src/register_interface.c ****                 revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_
 612:Src/register_interface.c ****                 revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC20
 613:Src/register_interface.c ****                 revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC20
 614:Src/register_interface.c ****                 (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 615:Src/register_interface.c ****                 }
 616:Src/register_interface.c ****               }
 617:Src/register_interface.c ****               break;
 618:Src/register_interface.c ****             }
 619:Src/register_interface.c **** 
 620:Src/register_interface.c ****             case MC_REG_ASYNC_UARTA:
 621:Src/register_interface.c ****             {
 622:Src/register_interface.c ****               retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 623:Src/register_interface.c ****               break;
 624:Src/register_interface.c ****             }
 625:Src/register_interface.c **** 
 626:Src/register_interface.c ****             case MC_REG_CURRENT_REF:
 627:Src/register_interface.c ****             {
 628:Src/register_interface.c ****               qd_t currComp;
 629:Src/register_interface.c ****               currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 630:Src/register_interface.c ****               currComp.d = *((int16_t *) &rawData[2]); //cstat !MISRAC2012-Rule-11.3
 631:Src/register_interface.c ****               MCI_SetCurrentReferences(pMCIN, currComp);
 632:Src/register_interface.c ****               break;
 633:Src/register_interface.c ****             }
 634:Src/register_interface.c **** 
 635:Src/register_interface.c ****             default:
 636:Src/register_interface.c ****             {
 637:Src/register_interface.c ****               retVal = MCP_ERROR_UNKNOWN_REG;
 638:Src/register_interface.c ****               break;
 639:Src/register_interface.c ****             }
 640:Src/register_interface.c ****           }
 641:Src/register_interface.c ****         }
 642:Src/register_interface.c ****         break;
 643:Src/register_interface.c ****       }
 644:Src/register_interface.c **** 
 645:Src/register_interface.c ****       default:
 646:Src/register_interface.c ****       {
 647:Src/register_interface.c ****         retVal = MCP_ERROR_BAD_DATA_TYPE;
 648:Src/register_interface.c ****         *size =0; /* From this point we are not able anymore to decode the RX buffer*/
 649:Src/register_interface.c ****         break;
 650:Src/register_interface.c ****       }
 651:Src/register_interface.c ****     }
 652:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 653:Src/register_interface.c ****   }
 654:Src/register_interface.c **** #endif
 655:Src/register_interface.c ****   return (retVal);
 656:Src/register_interface.c **** }
 657:Src/register_interface.c **** 
ARM GAS  /tmp/ccRth84L.s 			page 13


 658:Src/register_interface.c **** uint8_t RI_GetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t freeSpace)
 659:Src/register_interface.c **** {
 660:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 661:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 662:Src/register_interface.c ****   if ((MC_NULL == data) || (MC_NULL == size))
 663:Src/register_interface.c ****   {
 664:Src/register_interface.c ****     retVal = MCP_CMD_NOK;
 665:Src/register_interface.c ****   }
 666:Src/register_interface.c ****   else
 667:Src/register_interface.c ****   {
 668:Src/register_interface.c **** #endif
 669:Src/register_interface.c ****     uint16_t regID = dataID & REG_MASK;
 670:Src/register_interface.c ****     uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 671:Src/register_interface.c ****     BusVoltageSensor_Handle_t* BusVoltageSensor[NBR_OF_MOTORS]={ &BusVoltageSensor_M1._Super};
 672:Src/register_interface.c ****     uint8_t motorID = 0U;
 673:Src/register_interface.c **** 
 674:Src/register_interface.c ****     MCI_Handle_t *pMCIN = &Mci[motorID];
 675:Src/register_interface.c ****     switch (typeID)
 676:Src/register_interface.c ****     {
 677:Src/register_interface.c ****       case TYPE_DATA_8BIT:
 678:Src/register_interface.c ****       {
 679:Src/register_interface.c ****         if (freeSpace > 0U)
 680:Src/register_interface.c ****         {
 681:Src/register_interface.c ****           switch (regID)
 682:Src/register_interface.c ****           {
 683:Src/register_interface.c ****             case MC_REG_STATUS:
 684:Src/register_interface.c ****             {
 685:Src/register_interface.c ****               *data = (uint8_t)MCI_GetSTMState(pMCIN);
 686:Src/register_interface.c ****               break;
 687:Src/register_interface.c ****             }
 688:Src/register_interface.c **** 
 689:Src/register_interface.c ****             case MC_REG_CONTROL_MODE:
 690:Src/register_interface.c ****             {
 691:Src/register_interface.c ****               *data = (uint8_t)MCI_GetControlMode(pMCIN);
 692:Src/register_interface.c ****               break;
 693:Src/register_interface.c ****             }
 694:Src/register_interface.c **** 
 695:Src/register_interface.c ****             case MC_REG_RUC_STAGE_NBR:
 696:Src/register_interface.c ****             {
 697:Src/register_interface.c ****               *data = (RevUpControl[motorID] != MC_NULL) ? (uint8_t)RUC_GetNumberOfPhases(RevUpCont
 698:Src/register_interface.c ****               break;
 699:Src/register_interface.c ****             }
 700:Src/register_interface.c **** 
 701:Src/register_interface.c ****             default:
 702:Src/register_interface.c ****             {
 703:Src/register_interface.c ****               retVal = MCP_ERROR_UNKNOWN_REG;
 704:Src/register_interface.c ****               break;
 705:Src/register_interface.c ****             }
 706:Src/register_interface.c ****           }
 707:Src/register_interface.c ****           *size = 1;
 708:Src/register_interface.c ****         }
 709:Src/register_interface.c ****         else
 710:Src/register_interface.c ****         {
 711:Src/register_interface.c ****           retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 712:Src/register_interface.c ****         }
 713:Src/register_interface.c ****         break;
 714:Src/register_interface.c ****       }
ARM GAS  /tmp/ccRth84L.s 			page 14


 715:Src/register_interface.c ****       case TYPE_DATA_16BIT:
 716:Src/register_interface.c ****       {
 717:Src/register_interface.c ****         uint16_t *regdataU16 = (uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 718:Src/register_interface.c ****         int16_t *regdata16 = (int16_t *) data; //cstat !MISRAC2012-Rule-11.3
 719:Src/register_interface.c **** 
 720:Src/register_interface.c ****         if (freeSpace >= 2U)
 721:Src/register_interface.c ****         {
 722:Src/register_interface.c ****           switch (regID)
 723:Src/register_interface.c ****           {
 724:Src/register_interface.c ****             case MC_REG_SPEED_KP:
 725:Src/register_interface.c ****             {
 726:Src/register_interface.c ****               *regdata16 = PID_GetKP(pPIDSpeed[motorID]);
 727:Src/register_interface.c ****               break;
 728:Src/register_interface.c ****             }
 729:Src/register_interface.c **** 
 730:Src/register_interface.c ****             case MC_REG_SPEED_KI:
 731:Src/register_interface.c ****             {
 732:Src/register_interface.c ****               *regdata16 = PID_GetKI(pPIDSpeed[motorID]);
 733:Src/register_interface.c ****               break;
 734:Src/register_interface.c ****             }
 735:Src/register_interface.c **** 
 736:Src/register_interface.c ****             case MC_REG_SPEED_KD:
 737:Src/register_interface.c ****             {
 738:Src/register_interface.c ****               *regdata16 = PID_GetKD(pPIDSpeed[motorID]);
 739:Src/register_interface.c ****               break;
 740:Src/register_interface.c ****             }
 741:Src/register_interface.c **** 
 742:Src/register_interface.c ****         case MC_REG_I_Q_KP:
 743:Src/register_interface.c ****             {
 744:Src/register_interface.c ****               *regdata16 = PID_GetKP(pPIDIq[motorID]);
 745:Src/register_interface.c ****               break;
 746:Src/register_interface.c ****             }
 747:Src/register_interface.c **** 
 748:Src/register_interface.c ****         case MC_REG_I_Q_KI:
 749:Src/register_interface.c ****             {
 750:Src/register_interface.c ****               *regdata16 = PID_GetKI(pPIDIq[motorID]);
 751:Src/register_interface.c ****               break;
 752:Src/register_interface.c ****             }
 753:Src/register_interface.c **** 
 754:Src/register_interface.c ****         case MC_REG_I_Q_KD:
 755:Src/register_interface.c ****             {
 756:Src/register_interface.c ****               *regdata16 = PID_GetKD(pPIDIq[motorID]);
 757:Src/register_interface.c ****               break;
 758:Src/register_interface.c ****             }
 759:Src/register_interface.c **** 
 760:Src/register_interface.c ****         case MC_REG_I_D_KP:
 761:Src/register_interface.c ****             {
 762:Src/register_interface.c ****               *regdata16 = PID_GetKP(pPIDId[motorID]);
 763:Src/register_interface.c ****               break;
 764:Src/register_interface.c ****             }
 765:Src/register_interface.c **** 
 766:Src/register_interface.c ****         case MC_REG_I_D_KI:
 767:Src/register_interface.c ****             {
 768:Src/register_interface.c ****               *regdata16 = PID_GetKI(pPIDId[motorID]);
 769:Src/register_interface.c ****               break;
 770:Src/register_interface.c ****             }
 771:Src/register_interface.c **** 
ARM GAS  /tmp/ccRth84L.s 			page 15


 772:Src/register_interface.c ****         case MC_REG_I_D_KD:
 773:Src/register_interface.c ****             {
 774:Src/register_interface.c ****               *regdata16 = PID_GetKD(pPIDId[motorID]);
 775:Src/register_interface.c ****               break;
 776:Src/register_interface.c ****             }
 777:Src/register_interface.c ****             case MC_REG_BUS_VOLTAGE:
 778:Src/register_interface.c ****             {
 779:Src/register_interface.c ****               *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor[motorID]);
 780:Src/register_interface.c ****               break;
 781:Src/register_interface.c ****             }
 782:Src/register_interface.c **** 
 783:Src/register_interface.c ****             case MC_REG_HEATS_TEMP:
 784:Src/register_interface.c ****             {
 785:Src/register_interface.c ****               *regdata16 = NTC_GetAvTemp_C(pTemperatureSensor[motorID]);
 786:Src/register_interface.c ****               break;
 787:Src/register_interface.c ****             }
 788:Src/register_interface.c **** 
 789:Src/register_interface.c ****             case MC_REG_I_A:
 790:Src/register_interface.c ****             {
 791:Src/register_interface.c ****               *regdata16 = MCI_GetIab(pMCIN).a;
 792:Src/register_interface.c ****               break;
 793:Src/register_interface.c ****             }
 794:Src/register_interface.c **** 
 795:Src/register_interface.c ****             case MC_REG_I_B:
 796:Src/register_interface.c ****             {
 797:Src/register_interface.c ****               *regdata16 = MCI_GetIab(pMCIN).b;
 798:Src/register_interface.c ****               break;
 799:Src/register_interface.c ****             }
 800:Src/register_interface.c **** 
 801:Src/register_interface.c ****             case MC_REG_I_ALPHA_MEAS:
 802:Src/register_interface.c ****             {
 803:Src/register_interface.c ****               *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 804:Src/register_interface.c ****               break;
 805:Src/register_interface.c ****             }
 806:Src/register_interface.c **** 
 807:Src/register_interface.c ****             case MC_REG_I_BETA_MEAS:
 808:Src/register_interface.c ****             {
 809:Src/register_interface.c ****               *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 810:Src/register_interface.c ****               break;
 811:Src/register_interface.c ****             }
 812:Src/register_interface.c **** 
 813:Src/register_interface.c ****             case MC_REG_I_Q_MEAS:
 814:Src/register_interface.c ****             {
 815:Src/register_interface.c ****               *regdata16 = MCI_GetIqd(pMCIN).q;
 816:Src/register_interface.c ****               break;
 817:Src/register_interface.c ****             }
 818:Src/register_interface.c **** 
 819:Src/register_interface.c ****             case MC_REG_I_D_MEAS:
 820:Src/register_interface.c ****             {
 821:Src/register_interface.c ****               *regdata16 = MCI_GetIqd(pMCIN).d;
 822:Src/register_interface.c ****               break;
 823:Src/register_interface.c ****             }
 824:Src/register_interface.c **** 
 825:Src/register_interface.c ****             case MC_REG_I_Q_REF:
 826:Src/register_interface.c ****             {
 827:Src/register_interface.c ****               *regdata16 = MCI_GetIqdref(pMCIN).q;
 828:Src/register_interface.c ****               break;
ARM GAS  /tmp/ccRth84L.s 			page 16


 829:Src/register_interface.c ****             }
 830:Src/register_interface.c **** 
 831:Src/register_interface.c ****             case MC_REG_I_D_REF:
 832:Src/register_interface.c ****             {
 833:Src/register_interface.c ****               *regdata16 = MCI_GetIqdref(pMCIN).d;
 834:Src/register_interface.c ****               break;
 835:Src/register_interface.c ****             }
 836:Src/register_interface.c ****             case MC_REG_V_Q:
 837:Src/register_interface.c ****             {
 838:Src/register_interface.c ****               *regdata16 = MCI_GetVqd(pMCIN).q;
 839:Src/register_interface.c ****               break;
 840:Src/register_interface.c ****             }
 841:Src/register_interface.c **** 
 842:Src/register_interface.c ****             case MC_REG_V_D:
 843:Src/register_interface.c ****             {
 844:Src/register_interface.c ****               *regdata16 = MCI_GetVqd(pMCIN).d;
 845:Src/register_interface.c ****               break;
 846:Src/register_interface.c ****             }
 847:Src/register_interface.c **** 
 848:Src/register_interface.c ****             case MC_REG_V_ALPHA:
 849:Src/register_interface.c ****             {
 850:Src/register_interface.c ****               *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 851:Src/register_interface.c ****               break;
 852:Src/register_interface.c ****             }
 853:Src/register_interface.c **** 
 854:Src/register_interface.c ****             case MC_REG_V_BETA:
 855:Src/register_interface.c ****             {
 856:Src/register_interface.c ****               *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 857:Src/register_interface.c ****               break;
 858:Src/register_interface.c ****             }
 859:Src/register_interface.c **** 
 860:Src/register_interface.c ****             case MC_REG_ENCODER_EL_ANGLE:
 861:Src/register_interface.c ****             {
 862:Src/register_interface.c ****               *regdata16 = SPD_GetElAngle ((SpeednPosFdbk_Handle_t*) pEncoder[motorID]); //cstat !M
 863:Src/register_interface.c ****               break;
 864:Src/register_interface.c ****             }
 865:Src/register_interface.c **** 
 866:Src/register_interface.c ****             case MC_REG_ENCODER_SPEED:
 867:Src/register_interface.c ****             {
 868:Src/register_interface.c ****               *regdata16 = SPD_GetS16Speed ((SpeednPosFdbk_Handle_t*) pEncoder[motorID]); //cstat !
 869:Src/register_interface.c ****               break;
 870:Src/register_interface.c ****             }
 871:Src/register_interface.c **** 
 872:Src/register_interface.c ****             case MC_REG_STOPLL_EL_ANGLE:
 873:Src/register_interface.c ****             {
 874:Src/register_interface.c ****               //cstat !MISRAC2012-Rule-11.3
 875:Src/register_interface.c ****               *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)stoPLLSensor[motorID]);
 876:Src/register_interface.c ****               break;
 877:Src/register_interface.c ****             }
 878:Src/register_interface.c **** 
 879:Src/register_interface.c ****             case MC_REG_STOPLL_ROT_SPEED:
 880:Src/register_interface.c ****             {
 881:Src/register_interface.c ****               //cstat !MISRAC2012-Rule-11.3
 882:Src/register_interface.c ****               *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t *)stoPLLSensor[motorID]);
 883:Src/register_interface.c ****               break;
 884:Src/register_interface.c ****             }
 885:Src/register_interface.c ****             case MC_REG_STOPLL_I_ALPHA:
ARM GAS  /tmp/ccRth84L.s 			page 17


 886:Src/register_interface.c ****             {
 887:Src/register_interface.c ****               *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).alpha;
 888:Src/register_interface.c ****               break;
 889:Src/register_interface.c ****             }
 890:Src/register_interface.c **** 
 891:Src/register_interface.c ****             case MC_REG_STOPLL_I_BETA:
 892:Src/register_interface.c ****             {
 893:Src/register_interface.c ****               *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).beta;
 894:Src/register_interface.c ****               break;
 895:Src/register_interface.c ****             }
 896:Src/register_interface.c ****             case MC_REG_STOPLL_BEMF_ALPHA:
 897:Src/register_interface.c ****             {
 898:Src/register_interface.c ****               *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).alpha;
 899:Src/register_interface.c ****               break;
 900:Src/register_interface.c ****             }
 901:Src/register_interface.c **** 
 902:Src/register_interface.c ****             case MC_REG_STOPLL_BEMF_BETA:
 903:Src/register_interface.c ****             {
 904:Src/register_interface.c ****               *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).beta;
 905:Src/register_interface.c ****               break;
 906:Src/register_interface.c ****             }
 907:Src/register_interface.c **** 
 908:Src/register_interface.c ****             case MC_REG_STOPLL_C1:
 909:Src/register_interface.c ****             {
 910:Src/register_interface.c ****               int16_t hC1;
 911:Src/register_interface.c ****               int16_t hC2;
 912:Src/register_interface.c ****               STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 913:Src/register_interface.c ****               *regdata16 = hC1;
 914:Src/register_interface.c ****               break;
 915:Src/register_interface.c ****             }
 916:Src/register_interface.c **** 
 917:Src/register_interface.c ****             case MC_REG_STOPLL_C2:
 918:Src/register_interface.c ****             {
 919:Src/register_interface.c ****               int16_t hC1;
 920:Src/register_interface.c ****               int16_t hC2;
 921:Src/register_interface.c ****               STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 922:Src/register_interface.c ****               *regdata16 = hC2;
 923:Src/register_interface.c ****               break;
 924:Src/register_interface.c ****             }
 925:Src/register_interface.c **** 
 926:Src/register_interface.c ****             case MC_REG_STOPLL_KI:
 927:Src/register_interface.c ****             {
 928:Src/register_interface.c ****               *regdata16 = PID_GetKI (&stoPLLSensor[motorID]->PIRegulator);
 929:Src/register_interface.c ****               break;
 930:Src/register_interface.c ****             }
 931:Src/register_interface.c **** 
 932:Src/register_interface.c ****             case MC_REG_STOPLL_KP:
 933:Src/register_interface.c ****             {
 934:Src/register_interface.c ****               *regdata16 = PID_GetKP (&stoPLLSensor[motorID]->PIRegulator);
 935:Src/register_interface.c ****               break;
 936:Src/register_interface.c ****             }
 937:Src/register_interface.c **** 
 938:Src/register_interface.c ****             case MC_REG_DAC_USER1:
 939:Src/register_interface.c ****             case MC_REG_DAC_USER2:
 940:Src/register_interface.c ****               break;
 941:Src/register_interface.c **** 
 942:Src/register_interface.c ****             case MC_REG_FF_VQ:
ARM GAS  /tmp/ccRth84L.s 			page 18


 943:Src/register_interface.c ****             {
 944:Src/register_interface.c ****               *regdata16 = FF_GetVqdff(pFF[motorID]).q;
 945:Src/register_interface.c ****               break;
 946:Src/register_interface.c ****             }
 947:Src/register_interface.c **** 
 948:Src/register_interface.c ****             case MC_REG_FF_VD:
 949:Src/register_interface.c ****             {
 950:Src/register_interface.c ****               *regdata16 = FF_GetVqdff(pFF[motorID]).d;
 951:Src/register_interface.c ****               break;
 952:Src/register_interface.c ****             }
 953:Src/register_interface.c **** 
 954:Src/register_interface.c ****             case MC_REG_FF_VQ_PIOUT:
 955:Src/register_interface.c ****             {
 956:Src/register_interface.c ****               *regdata16 = FF_GetVqdAvPIout(pFF[motorID]).q;
 957:Src/register_interface.c ****               break;
 958:Src/register_interface.c ****             }
 959:Src/register_interface.c **** 
 960:Src/register_interface.c ****             case MC_REG_FF_VD_PIOUT:
 961:Src/register_interface.c ****             {
 962:Src/register_interface.c ****               *regdata16 = FF_GetVqdAvPIout(pFF[motorID]).d;
 963:Src/register_interface.c ****               break;
 964:Src/register_interface.c ****             }
 965:Src/register_interface.c **** 
 966:Src/register_interface.c ****             case MC_REG_SPEED_KP_DIV:
 967:Src/register_interface.c ****             {
 968:Src/register_interface.c ****               *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(pPIDSpeed[motorID]);
 969:Src/register_interface.c ****               break;
 970:Src/register_interface.c ****             }
 971:Src/register_interface.c **** 
 972:Src/register_interface.c ****             case MC_REG_SPEED_KI_DIV:
 973:Src/register_interface.c ****             {
 974:Src/register_interface.c ****               *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(pPIDSpeed[motorID]);
 975:Src/register_interface.c ****               break;
 976:Src/register_interface.c ****             }
 977:Src/register_interface.c **** 
 978:Src/register_interface.c ****             case MC_REG_SPEED_KD_DIV:
 979:Src/register_interface.c ****             {
 980:Src/register_interface.c ****               *regdataU16 = PID_GetKDDivisorPOW2(pPIDSpeed[motorID]);
 981:Src/register_interface.c ****               break;
 982:Src/register_interface.c ****             }
 983:Src/register_interface.c ****             case MC_REG_I_D_KP_DIV:
 984:Src/register_interface.c ****             {
 985:Src/register_interface.c ****               *regdataU16 = PID_GetKPDivisorPOW2(pPIDId[motorID]);
 986:Src/register_interface.c ****               break;
 987:Src/register_interface.c ****             }
 988:Src/register_interface.c **** 
 989:Src/register_interface.c ****             case MC_REG_I_D_KI_DIV:
 990:Src/register_interface.c ****             {
 991:Src/register_interface.c ****               *regdataU16 = PID_GetKIDivisorPOW2(pPIDId[motorID]);
 992:Src/register_interface.c ****               break;
 993:Src/register_interface.c ****             }
 994:Src/register_interface.c **** 
 995:Src/register_interface.c ****             case MC_REG_I_D_KD_DIV:
 996:Src/register_interface.c ****             {
 997:Src/register_interface.c ****               *regdataU16 = PID_GetKDDivisorPOW2(pPIDId[motorID]);
 998:Src/register_interface.c ****               break;
 999:Src/register_interface.c ****             }
ARM GAS  /tmp/ccRth84L.s 			page 19


1000:Src/register_interface.c **** 
1001:Src/register_interface.c ****             case MC_REG_I_Q_KP_DIV:
1002:Src/register_interface.c ****             {
1003:Src/register_interface.c ****               *regdataU16 = PID_GetKPDivisorPOW2(pPIDIq[motorID]);
1004:Src/register_interface.c ****               break;
1005:Src/register_interface.c ****             }
1006:Src/register_interface.c **** 
1007:Src/register_interface.c ****             case MC_REG_I_Q_KI_DIV:
1008:Src/register_interface.c ****             {
1009:Src/register_interface.c ****               *regdataU16 = PID_GetKIDivisorPOW2(pPIDIq[motorID]);
1010:Src/register_interface.c ****               break;
1011:Src/register_interface.c ****             }
1012:Src/register_interface.c **** 
1013:Src/register_interface.c ****             case MC_REG_I_Q_KD_DIV:
1014:Src/register_interface.c ****             {
1015:Src/register_interface.c ****               *regdataU16 = PID_GetKDDivisorPOW2(pPIDIq[motorID]);
1016:Src/register_interface.c ****               break;
1017:Src/register_interface.c ****             }
1018:Src/register_interface.c **** 
1019:Src/register_interface.c ****             case MC_REG_STOPLL_KI_DIV:
1020:Src/register_interface.c ****             {
1021:Src/register_interface.c ****               *regdataU16 = PID_GetKIDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
1022:Src/register_interface.c ****               break;
1023:Src/register_interface.c ****             }
1024:Src/register_interface.c **** 
1025:Src/register_interface.c ****             case MC_REG_STOPLL_KP_DIV:
1026:Src/register_interface.c ****             {
1027:Src/register_interface.c ****               *regdataU16 = PID_GetKPDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
1028:Src/register_interface.c ****               break;
1029:Src/register_interface.c ****             }
1030:Src/register_interface.c ****             default:
1031:Src/register_interface.c ****             {
1032:Src/register_interface.c ****               retVal = MCP_ERROR_UNKNOWN_REG;
1033:Src/register_interface.c ****               break;
1034:Src/register_interface.c ****             }
1035:Src/register_interface.c ****           }
1036:Src/register_interface.c ****           *size = 2;
1037:Src/register_interface.c ****         }
1038:Src/register_interface.c ****         else
1039:Src/register_interface.c ****         {
1040:Src/register_interface.c ****           retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1041:Src/register_interface.c ****         }
1042:Src/register_interface.c ****         break;
1043:Src/register_interface.c ****       }
1044:Src/register_interface.c **** 
1045:Src/register_interface.c ****       case TYPE_DATA_32BIT:
1046:Src/register_interface.c ****       {
1047:Src/register_interface.c ****         uint32_t *regdataU32 = (uint32_t *)data; //cstat !MISRAC2012-Rule-11.3
1048:Src/register_interface.c ****         int32_t *regdata32 = (int32_t *)data; //cstat !MISRAC2012-Rule-11.3
1049:Src/register_interface.c **** 
1050:Src/register_interface.c ****         if (freeSpace >= 4U)
1051:Src/register_interface.c ****         {
1052:Src/register_interface.c ****           switch (regID)
1053:Src/register_interface.c ****           {
1054:Src/register_interface.c **** 
1055:Src/register_interface.c ****             case MC_REG_FAULTS_FLAGS:
1056:Src/register_interface.c ****             {
ARM GAS  /tmp/ccRth84L.s 			page 20


1057:Src/register_interface.c ****               *regdataU32 = MCI_GetFaultState(pMCIN);
1058:Src/register_interface.c ****               break;
1059:Src/register_interface.c ****             }
1060:Src/register_interface.c **** 
1061:Src/register_interface.c ****             case MC_REG_SPEED_MEAS:
1062:Src/register_interface.c ****             {
1063:Src/register_interface.c ****               *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
1064:Src/register_interface.c ****               break;
1065:Src/register_interface.c ****             }
1066:Src/register_interface.c **** 
1067:Src/register_interface.c ****             case MC_REG_SPEED_REF:
1068:Src/register_interface.c ****             {
1069:Src/register_interface.c ****               *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
1070:Src/register_interface.c ****               break;
1071:Src/register_interface.c ****             }
1072:Src/register_interface.c ****             case MC_REG_STOPLL_EST_BEMF:
1073:Src/register_interface.c ****             {
1074:Src/register_interface.c ****               *regdata32 = STO_PLL_GetEstimatedBemfLevel(stoPLLSensor[motorID]);
1075:Src/register_interface.c ****               break;
1076:Src/register_interface.c ****             }
1077:Src/register_interface.c **** 
1078:Src/register_interface.c ****             case MC_REG_STOPLL_OBS_BEMF:
1079:Src/register_interface.c ****             {
1080:Src/register_interface.c ****               *regdata32 = STO_PLL_GetObservedBemfLevel(stoPLLSensor[motorID]);
1081:Src/register_interface.c ****               break;
1082:Src/register_interface.c ****             }
1083:Src/register_interface.c **** 
1084:Src/register_interface.c ****            case MC_REG_FF_1Q:
1085:Src/register_interface.c ****             {
1086:Src/register_interface.c ****               *regdata32 = pFF[motorID]->wConstant_1Q;
1087:Src/register_interface.c ****               break;
1088:Src/register_interface.c ****             }
1089:Src/register_interface.c **** 
1090:Src/register_interface.c ****             case MC_REG_FF_1D:
1091:Src/register_interface.c ****             {
1092:Src/register_interface.c ****               *regdata32 = pFF[motorID]->wConstant_1D;
1093:Src/register_interface.c ****               break;
1094:Src/register_interface.c ****             }
1095:Src/register_interface.c **** 
1096:Src/register_interface.c ****             case MC_REG_FF_2:
1097:Src/register_interface.c ****             {
1098:Src/register_interface.c ****               *regdata32 = pFF[motorID]->wConstant_2;
1099:Src/register_interface.c ****               break;
1100:Src/register_interface.c ****             }
1101:Src/register_interface.c ****             case MC_REG_MOTOR_POWER:
1102:Src/register_interface.c ****             {
1103:Src/register_interface.c ****               FloatToU32 ReadVal;
1104:Src/register_interface.c ****               ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
1105:Src/register_interface.c ****               *regdataU32 = ReadVal.U32_Val;
1106:Src/register_interface.c ****               break;
1107:Src/register_interface.c ****             }
1108:Src/register_interface.c ****             default:
1109:Src/register_interface.c ****             {
1110:Src/register_interface.c ****               retVal = MCP_ERROR_UNKNOWN_REG;
1111:Src/register_interface.c ****               break;
1112:Src/register_interface.c ****             }
1113:Src/register_interface.c ****           }
ARM GAS  /tmp/ccRth84L.s 			page 21


1114:Src/register_interface.c ****           *size = 4;
1115:Src/register_interface.c ****         }
1116:Src/register_interface.c ****         else
1117:Src/register_interface.c ****         {
1118:Src/register_interface.c ****           retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1119:Src/register_interface.c ****         }
1120:Src/register_interface.c ****         break;
1121:Src/register_interface.c ****       }
1122:Src/register_interface.c **** 
1123:Src/register_interface.c ****       case TYPE_DATA_STRING:
1124:Src/register_interface.c ****       {
1125:Src/register_interface.c ****         char_t *charData = (char_t *)data;
1126:Src/register_interface.c ****         switch (regID)
1127:Src/register_interface.c ****         {
1128:Src/register_interface.c ****           case MC_REG_FW_NAME:
1129:Src/register_interface.c ****             retVal = RI_MovString (FIRMWARE_NAME ,charData, size, freeSpace);
1130:Src/register_interface.c ****             break;
1131:Src/register_interface.c **** 
1132:Src/register_interface.c ****           case MC_REG_CTRL_STAGE_NAME:
1133:Src/register_interface.c ****           {
1134:Src/register_interface.c ****             retVal = RI_MovString (CTL_BOARD ,charData, size, freeSpace);
1135:Src/register_interface.c ****             break;
1136:Src/register_interface.c ****           }
1137:Src/register_interface.c **** 
1138:Src/register_interface.c ****           case MC_REG_PWR_STAGE_NAME:
1139:Src/register_interface.c ****           {
1140:Src/register_interface.c ****             retVal = RI_MovString (PWR_BOARD_NAME[motorID] ,charData, size, freeSpace);
1141:Src/register_interface.c ****             break;
1142:Src/register_interface.c ****           }
1143:Src/register_interface.c **** 
1144:Src/register_interface.c ****           case MC_REG_MOTOR_NAME:
1145:Src/register_interface.c ****           {
1146:Src/register_interface.c ****             retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
1147:Src/register_interface.c ****             break;
1148:Src/register_interface.c ****           }
1149:Src/register_interface.c ****           default:
1150:Src/register_interface.c ****           {
1151:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
1152:Src/register_interface.c ****             *size= 0 ; /* */
1153:Src/register_interface.c ****             break;
1154:Src/register_interface.c ****           }
1155:Src/register_interface.c ****         }
1156:Src/register_interface.c ****         break;
1157:Src/register_interface.c ****       }
1158:Src/register_interface.c **** 
1159:Src/register_interface.c ****       case TYPE_DATA_RAW:
1160:Src/register_interface.c ****       {
1161:Src/register_interface.c ****         /* First 2 bytes of the answer is reserved to the size */
1162:Src/register_interface.c ****         uint16_t *rawSize = (uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
1163:Src/register_interface.c ****         uint8_t * rawData = data;
1164:Src/register_interface.c ****         rawData++;
1165:Src/register_interface.c ****         rawData++;
1166:Src/register_interface.c **** 
1167:Src/register_interface.c ****         switch (regID)
1168:Src/register_interface.c ****         {
1169:Src/register_interface.c ****           case MC_REG_GLOBAL_CONFIG:
1170:Src/register_interface.c ****           {
ARM GAS  /tmp/ccRth84L.s 			page 22


1171:Src/register_interface.c ****             *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
1172:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
1173:Src/register_interface.c ****             {
1174:Src/register_interface.c ****               retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1175:Src/register_interface.c ****             }
1176:Src/register_interface.c ****             else
1177:Src/register_interface.c ****             {
1178:Src/register_interface.c ****               (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
1179:Src/register_interface.c ****             }
1180:Src/register_interface.c ****             break;
1181:Src/register_interface.c ****           }
1182:Src/register_interface.c **** 
1183:Src/register_interface.c ****           case MC_REG_MOTOR_CONFIG:
1184:Src/register_interface.c ****           {
1185:Src/register_interface.c ****             *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
1186:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
1187:Src/register_interface.c ****             {
1188:Src/register_interface.c ****               retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1189:Src/register_interface.c ****             }
1190:Src/register_interface.c ****             else
1191:Src/register_interface.c ****             {
1192:Src/register_interface.c ****               MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
1193:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
1194:Src/register_interface.c ****             }
1195:Src/register_interface.c ****             break;
1196:Src/register_interface.c ****           }
1197:Src/register_interface.c ****           case MC_REG_APPLICATION_CONFIG:
1198:Src/register_interface.c ****           {
1199:Src/register_interface.c ****             *rawSize = sizeof(ApplicationConfig_reg_t);
1200:Src/register_interface.c ****             if ((*rawSize) +2  > freeSpace)
1201:Src/register_interface.c ****             {
1202:Src/register_interface.c ****               retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1203:Src/register_interface.c ****             }
1204:Src/register_interface.c ****             else
1205:Src/register_interface.c ****             {
1206:Src/register_interface.c ****               memcpy(rawData, ApplicationConfig_reg[motorID], sizeof(ApplicationConfig_reg_t));
1207:Src/register_interface.c ****             }
1208:Src/register_interface.c ****             break;
1209:Src/register_interface.c ****           }
1210:Src/register_interface.c ****           case MC_REG_FOCFW_CONFIG:
1211:Src/register_interface.c ****           {
1212:Src/register_interface.c ****             *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
1213:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
1214:Src/register_interface.c ****             {
1215:Src/register_interface.c ****               retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1216:Src/register_interface.c ****             }
1217:Src/register_interface.c ****             else
1218:Src/register_interface.c ****             {
1219:Src/register_interface.c ****               FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
1220:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
1221:Src/register_interface.c ****             }
1222:Src/register_interface.c ****             break;
1223:Src/register_interface.c ****           }
1224:Src/register_interface.c ****           case MC_REG_SPEED_RAMP:
1225:Src/register_interface.c ****           {
1226:Src/register_interface.c ****             int32_t *rpm = (int32_t *)rawData; //cstat !MISRAC2012-Rule-11.3
1227:Src/register_interface.c ****             uint16_t *duration = (uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
ARM GAS  /tmp/ccRth84L.s 			page 23


1228:Src/register_interface.c ****             *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
1229:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
1230:Src/register_interface.c ****             *rawSize = 6;
1231:Src/register_interface.c ****             break;
1232:Src/register_interface.c ****           }
1233:Src/register_interface.c ****           case MC_REG_TORQUE_RAMP:
1234:Src/register_interface.c ****           {
1235:Src/register_interface.c ****             int16_t *torque = (int16_t *)rawData; //cstat !MISRAC2012-Rule-11.3
1236:Src/register_interface.c ****             uint16_t *duration = (uint16_t *)&rawData[2]; //cstat !MISRAC2012-Rule-11.3
1237:Src/register_interface.c **** 
1238:Src/register_interface.c ****             *rawSize = 4;
1239:Src/register_interface.c ****             *torque = MCI_GetLastRampFinalTorque(pMCIN);
1240:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
1241:Src/register_interface.c ****             break;
1242:Src/register_interface.c ****           }
1243:Src/register_interface.c **** 
1244:Src/register_interface.c ****           case MC_REG_REVUP_DATA:
1245:Src/register_interface.c ****           {
1246:Src/register_interface.c ****             int32_t *rpm;
1247:Src/register_interface.c ****             uint16_t *finalTorque;
1248:Src/register_interface.c ****             uint16_t *durationms;
1249:Src/register_interface.c ****             RevUpCtrl_PhaseParams_t revUpPhase;
1250:Src/register_interface.c ****             uint8_t i;
1251:Src/register_interface.c **** 
1252:Src/register_interface.c ****             *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
1253:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
1254:Src/register_interface.c ****             {
1255:Src/register_interface.c ****               retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1256:Src/register_interface.c ****             }
1257:Src/register_interface.c ****             else
1258:Src/register_interface.c ****             {
1259:Src/register_interface.c ****               for (i = 0; i <RUC_MAX_PHASE_NUMBER; i++)
1260:Src/register_interface.c ****               {
1261:Src/register_interface.c ****                 (void)RUC_GetPhase( RevUpControl[motorID] ,i, &revUpPhase);
1262:Src/register_interface.c ****                 rpm = (int32_t *) &data[2U + (i*8U)];  //cstat !MISRAC2012-Rule-11.3
1263:Src/register_interface.c ****                 *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MI
1264:Src/register_interface.c ****                 finalTorque = (uint16_t *)&data[6U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
1265:Src/register_interface.c ****                 *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
1266:Src/register_interface.c ****                 durationms  = (uint16_t *)&data[8U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
1267:Src/register_interface.c ****                 *durationms  = revUpPhase.hDurationms;
1268:Src/register_interface.c ****               }
1269:Src/register_interface.c ****             }
1270:Src/register_interface.c ****             break;
1271:Src/register_interface.c ****           }
1272:Src/register_interface.c **** 
1273:Src/register_interface.c ****           case MC_REG_CURRENT_REF:
1274:Src/register_interface.c ****           {
1275:Src/register_interface.c ****             uint16_t *iqref = (uint16_t *)rawData; //cstat !MISRAC2012-Rule-11.3
1276:Src/register_interface.c ****             uint16_t *idref = (uint16_t *)&rawData[2]; //cstat !MISRAC2012-Rule-11.3
1277:Src/register_interface.c **** 
1278:Src/register_interface.c ****             *rawSize = 4;
1279:Src/register_interface.c ****             *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
1280:Src/register_interface.c ****             *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
1281:Src/register_interface.c ****             break;
1282:Src/register_interface.c ****     }
1283:Src/register_interface.c **** 
1284:Src/register_interface.c ****           case MC_REG_ASYNC_UARTA:
ARM GAS  /tmp/ccRth84L.s 			page 24


1285:Src/register_interface.c ****           case MC_REG_ASYNC_UARTB:
1286:Src/register_interface.c ****           case MC_REG_ASYNC_STLNK:
1287:Src/register_interface.c ****           default:
1288:Src/register_interface.c ****           {
1289:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
1290:Src/register_interface.c ****             break;
1291:Src/register_interface.c ****           }
1292:Src/register_interface.c ****         }
1293:Src/register_interface.c **** 
1294:Src/register_interface.c ****         /* Size of the answer is size of the data + 2 bytes containing data size*/
1295:Src/register_interface.c ****         *size = (*rawSize) + 2U;
1296:Src/register_interface.c ****         break;
1297:Src/register_interface.c ****       }
1298:Src/register_interface.c **** 
1299:Src/register_interface.c ****       default:
1300:Src/register_interface.c ****       {
1301:Src/register_interface.c ****         retVal = MCP_ERROR_BAD_DATA_TYPE;
1302:Src/register_interface.c ****         break;
1303:Src/register_interface.c ****       }
1304:Src/register_interface.c ****     }
1305:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
1306:Src/register_interface.c ****   }
1307:Src/register_interface.c **** #endif
1308:Src/register_interface.c ****   return (retVal);
1309:Src/register_interface.c **** }
1310:Src/register_interface.c **** uint8_t RI_MovString(const char_t *srcString, char_t *destString, uint16_t *size, int16_t maxSize)
1311:Src/register_interface.c **** {
  29              		.loc 1 1311 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              		.loc 1 1311 1 is_stmt 0 view .LVU1
  35 0000 30B4     		push	{r4, r5}
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 4, -8
  38              		.cfi_offset 5, -4
1312:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
  39              		.loc 1 1312 3 is_stmt 1 view .LVU2
  40              	.LVL1:
1313:Src/register_interface.c **** 
1314:Src/register_interface.c ****   const char_t *tempsrcString = srcString;
  41              		.loc 1 1314 3 view .LVU3
1315:Src/register_interface.c ****   char_t *tempdestString = destString;
  42              		.loc 1 1315 3 view .LVU4
1316:Src/register_interface.c ****   *size= 1U ; /* /0 is the min String size */
  43              		.loc 1 1316 3 view .LVU5
  44              		.loc 1 1316 8 is_stmt 0 view .LVU6
  45 0002 0124     		movs	r4, #1
  46 0004 1480     		strh	r4, [r2]	@ movhi
1317:Src/register_interface.c **** 
1318:Src/register_interface.c ****   while ((*tempsrcString != (char_t)0) && (*size < maxSize))
  47              		.loc 1 1318 3 is_stmt 1 view .LVU7
  48              	.LVL2:
  49              	.L2:
  50              		.loc 1 1318 9 view .LVU8
  51              		.loc 1 1318 11 is_stmt 0 view .LVU9
ARM GAS  /tmp/ccRth84L.s 			page 25


  52 0006 90F90040 		ldrsb	r4, [r0]
  53              		.loc 1 1318 9 view .LVU10
  54 000a 4CB1     		cbz	r4, .L3
  55              		.loc 1 1318 44 discriminator 1 view .LVU11
  56 000c 1588     		ldrh	r5, [r2]
  57              		.loc 1 1318 40 discriminator 1 view .LVU12
  58 000e 9D42     		cmp	r5, r3
  59 0010 06DA     		bge	.L3
1319:Src/register_interface.c ****   {
1320:Src/register_interface.c ****     *tempdestString = *tempsrcString;
  60              		.loc 1 1320 5 is_stmt 1 view .LVU13
  61              		.loc 1 1320 21 is_stmt 0 view .LVU14
  62 0012 01F8014B 		strb	r4, [r1], #1
  63              	.LVL3:
1321:Src/register_interface.c ****     tempdestString++;
  64              		.loc 1 1321 5 is_stmt 1 view .LVU15
1322:Src/register_interface.c ****     tempsrcString++;
  65              		.loc 1 1322 5 view .LVU16
  66              		.loc 1 1322 18 is_stmt 0 view .LVU17
  67 0016 0130     		adds	r0, r0, #1
  68              	.LVL4:
1323:Src/register_interface.c ****     *size = *size + 1U;
  69              		.loc 1 1323 5 is_stmt 1 view .LVU18
  70              		.loc 1 1323 13 is_stmt 0 view .LVU19
  71 0018 1488     		ldrh	r4, [r2]
  72              		.loc 1 1323 19 view .LVU20
  73 001a 0134     		adds	r4, r4, #1
  74              		.loc 1 1323 11 view .LVU21
  75 001c 1480     		strh	r4, [r2]	@ movhi
  76 001e F2E7     		b	.L2
  77              	.L3:
1324:Src/register_interface.c ****   }
1325:Src/register_interface.c **** 
1326:Src/register_interface.c ****   if (*tempsrcString != (char_t)0)
  78              		.loc 1 1326 3 is_stmt 1 view .LVU22
  79              		.loc 1 1326 6 is_stmt 0 view .LVU23
  80 0020 1CB9     		cbnz	r4, .L6
1327:Src/register_interface.c ****   { /* Last string char must be 0 */
1328:Src/register_interface.c ****     retVal = MCP_ERROR_STRING_FORMAT;
1329:Src/register_interface.c ****   }
1330:Src/register_interface.c ****   else
1331:Src/register_interface.c ****   {
1332:Src/register_interface.c ****     *tempdestString = (int8_t)0;
  81              		.loc 1 1332 5 is_stmt 1 view .LVU24
  82              		.loc 1 1332 21 is_stmt 0 view .LVU25
  83 0022 0020     		movs	r0, #0
  84              	.LVL5:
  85              		.loc 1 1332 21 view .LVU26
  86 0024 0870     		strb	r0, [r1]
  87              	.L5:
  88              	.LVL6:
1333:Src/register_interface.c ****   }
1334:Src/register_interface.c **** 
1335:Src/register_interface.c ****   return (retVal);
  89              		.loc 1 1335 3 is_stmt 1 view .LVU27
1336:Src/register_interface.c **** }
  90              		.loc 1 1336 1 is_stmt 0 view .LVU28
ARM GAS  /tmp/ccRth84L.s 			page 26


  91 0026 30BC     		pop	{r4, r5}
  92              		.cfi_remember_state
  93              		.cfi_restore 5
  94              		.cfi_restore 4
  95              		.cfi_def_cfa_offset 0
  96 0028 7047     		bx	lr
  97              	.LVL7:
  98              	.L6:
  99              		.cfi_restore_state
1328:Src/register_interface.c ****   }
 100              		.loc 1 1328 12 view .LVU29
 101 002a 0620     		movs	r0, #6
 102              	.LVL8:
1328:Src/register_interface.c ****   }
 103              		.loc 1 1328 12 view .LVU30
 104 002c FBE7     		b	.L5
 105              		.cfi_endproc
 106              	.LFE1441:
 108              		.section	.text.RI_SetReg,"ax",%progbits
 109              		.align	1
 110              		.syntax unified
 111              		.thumb
 112              		.thumb_func
 113              		.fpu fpv4-sp-d16
 115              	RI_SetReg:
 116              	.LVL9:
 117              	.LFB1439:
 160:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 118              		.loc 1 160 1 is_stmt 1 view -0
 119              		.cfi_startproc
 120              		@ args = 0, pretend = 0, frame = 16
 121              		@ frame_needed = 0, uses_anonymous_args = 0
 160:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 122              		.loc 1 160 1 is_stmt 0 view .LVU32
 123 0000 70B5     		push	{r4, r5, r6, lr}
 124              		.cfi_def_cfa_offset 16
 125              		.cfi_offset 4, -16
 126              		.cfi_offset 5, -12
 127              		.cfi_offset 6, -8
 128              		.cfi_offset 14, -4
 129 0002 84B0     		sub	sp, sp, #16
 130              		.cfi_def_cfa_offset 32
 131 0004 1646     		mov	r6, r2
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 132              		.loc 1 161 3 is_stmt 1 view .LVU33
 133              	.LVL10:
 170:Src/register_interface.c ****     uint8_t motorID;
 134              		.loc 1 170 5 view .LVU34
 170:Src/register_interface.c ****     uint8_t motorID;
 135              		.loc 1 170 14 is_stmt 0 view .LVU35
 136 0006 20F00704 		bic	r4, r0, #7
 137 000a A4B2     		uxth	r4, r4
 138              	.LVL11:
 171:Src/register_interface.c ****     uint8_t typeID;
 139              		.loc 1 171 5 is_stmt 1 view .LVU36
 172:Src/register_interface.c **** 
 140              		.loc 1 172 5 view .LVU37
ARM GAS  /tmp/ccRth84L.s 			page 27


 174:Src/register_interface.c ****     motorID = 0U;
 141              		.loc 1 174 5 view .LVU38
 174:Src/register_interface.c ****     motorID = 0U;
 142              		.loc 1 174 12 is_stmt 0 view .LVU39
 143 000c 00F03805 		and	r5, r0, #56
 144              	.LVL12:
 175:Src/register_interface.c ****     MCI_Handle_t *pMCIN = &Mci[motorID];
 145              		.loc 1 175 5 is_stmt 1 view .LVU40
 176:Src/register_interface.c **** 
 146              		.loc 1 176 5 view .LVU41
 178:Src/register_interface.c ****     { //cstat !MISRAC2012-Rule-16.1
 147              		.loc 1 178 5 view .LVU42
 148 0010 083D     		subs	r5, r5, #8
 149              	.LVL13:
 178:Src/register_interface.c ****     { //cstat !MISRAC2012-Rule-16.1
 150              		.loc 1 178 5 is_stmt 0 view .LVU43
 151 0012 202D     		cmp	r5, #32
 152 0014 00F28A83 		bhi	.L9
 153 0018 DFE815F0 		tbh	[pc, r5, lsl #1]
 154              	.LVL14:
 155              	.L11:
 156 001c 2100     		.2byte	(.L15-.L11)/2
 157 001e 8803     		.2byte	(.L9-.L11)/2
 158 0020 8803     		.2byte	(.L9-.L11)/2
 159 0022 8803     		.2byte	(.L9-.L11)/2
 160 0024 8803     		.2byte	(.L9-.L11)/2
 161 0026 8803     		.2byte	(.L9-.L11)/2
 162 0028 8803     		.2byte	(.L9-.L11)/2
 163 002a 8803     		.2byte	(.L9-.L11)/2
 164 002c 5700     		.2byte	(.L14-.L11)/2
 165 002e 8803     		.2byte	(.L9-.L11)/2
 166 0030 8803     		.2byte	(.L9-.L11)/2
 167 0032 8803     		.2byte	(.L9-.L11)/2
 168 0034 8803     		.2byte	(.L9-.L11)/2
 169 0036 8803     		.2byte	(.L9-.L11)/2
 170 0038 8803     		.2byte	(.L9-.L11)/2
 171 003a 8803     		.2byte	(.L9-.L11)/2
 172 003c 7A02     		.2byte	(.L13-.L11)/2
 173 003e 8803     		.2byte	(.L9-.L11)/2
 174 0040 8803     		.2byte	(.L9-.L11)/2
 175 0042 8803     		.2byte	(.L9-.L11)/2
 176 0044 8803     		.2byte	(.L9-.L11)/2
 177 0046 8803     		.2byte	(.L9-.L11)/2
 178 0048 8803     		.2byte	(.L9-.L11)/2
 179 004a 8803     		.2byte	(.L9-.L11)/2
 180 004c BE02     		.2byte	(.L12-.L11)/2
 181 004e 8803     		.2byte	(.L9-.L11)/2
 182 0050 8803     		.2byte	(.L9-.L11)/2
 183 0052 8803     		.2byte	(.L9-.L11)/2
 184 0054 8803     		.2byte	(.L9-.L11)/2
 185 0056 8803     		.2byte	(.L9-.L11)/2
 186 0058 8803     		.2byte	(.L9-.L11)/2
 187 005a 8803     		.2byte	(.L9-.L11)/2
 188 005c C402     		.2byte	(.L10-.L11)/2
 189              		.p2align 1
 190              	.L15:
 182:Src/register_interface.c ****         {
ARM GAS  /tmp/ccRth84L.s 			page 28


 191              		.loc 1 182 9 is_stmt 1 view .LVU44
 192 005e C82C     		cmp	r4, #200
 193 0060 2FD0     		beq	.L86
 194 0062 0CD8     		bhi	.L17
 195 0064 482C     		cmp	r4, #72
 196 0066 2ED0     		beq	.L87
 197 0068 882C     		cmp	r4, #136
 198 006a 06D1     		bne	.L131
 199              	.LBB2:
 192:Src/register_interface.c ****             if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 200              		.loc 1 192 13 view .LVU45
 192:Src/register_interface.c ****             if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 201              		.loc 1 192 21 is_stmt 0 view .LVU46
 202 006c 0C78     		ldrb	r4, [r1]	@ zero_extendqisi2
 203              	.LVL15:
 193:Src/register_interface.c ****             {
 204              		.loc 1 193 13 is_stmt 1 view .LVU47
 193:Src/register_interface.c ****             {
 205              		.loc 1 193 16 is_stmt 0 view .LVU48
 206 006e 042C     		cmp	r4, #4
 207 0070 12D0     		beq	.L132
 208              	.LVL16:
 209              	.L20:
 200:Src/register_interface.c **** 
 210              		.loc 1 200 13 is_stmt 1 view .LVU49
 202:Src/register_interface.c ****             {
 211              		.loc 1 202 13 view .LVU50
 202:Src/register_interface.c ****             {
 212              		.loc 1 202 16 is_stmt 0 view .LVU51
 213 0072 032C     		cmp	r4, #3
 214 0074 1AD0     		beq	.L133
 215              	.LBE2:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 216              		.loc 1 161 11 view .LVU52
 217 0076 0020     		movs	r0, #0
 218 0078 0BE0     		b	.L16
 219              	.LVL17:
 220              	.L131:
 227:Src/register_interface.c ****             break;
 221              		.loc 1 227 20 view .LVU53
 222 007a 0520     		movs	r0, #5
 223              	.LVL18:
 227:Src/register_interface.c ****             break;
 224              		.loc 1 227 20 view .LVU54
 225 007c 09E0     		b	.L16
 226              	.LVL19:
 227              	.L17:
 227:Src/register_interface.c ****             break;
 228              		.loc 1 227 20 view .LVU55
 229 007e 41F24823 		movw	r3, #4680
 230              	.LVL20:
 227:Src/register_interface.c ****             break;
 231              		.loc 1 227 20 view .LVU56
 232 0082 9C42     		cmp	r4, r3
 233 0084 04D1     		bne	.L134
 221:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 234              		.loc 1 221 13 is_stmt 1 view .LVU57
ARM GAS  /tmp/ccRth84L.s 			page 29


 235 0086 C748     		ldr	r0, .L177
 236              	.LVL21:
 221:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 237              		.loc 1 221 13 is_stmt 0 view .LVU58
 238 0088 FFF7FEFF 		bl	DebugScopeStartWrite
 239              	.LVL22:
 222:Src/register_interface.c ****             break;
 240              		.loc 1 222 13 is_stmt 1 view .LVU59
 223:Src/register_interface.c ****           }
 241              		.loc 1 223 13 view .LVU60
 222:Src/register_interface.c ****             break;
 242              		.loc 1 222 20 is_stmt 0 view .LVU61
 243 008c 0420     		movs	r0, #4
 223:Src/register_interface.c ****           }
 244              		.loc 1 223 13 view .LVU62
 245 008e 00E0     		b	.L16
 246              	.LVL23:
 247              	.L134:
 227:Src/register_interface.c ****             break;
 248              		.loc 1 227 20 view .LVU63
 249 0090 0520     		movs	r0, #5
 250              	.LVL24:
 251              	.L16:
 231:Src/register_interface.c ****         break;
 252              		.loc 1 231 9 is_stmt 1 view .LVU64
 231:Src/register_interface.c ****         break;
 253              		.loc 1 231 15 is_stmt 0 view .LVU65
 254 0092 0123     		movs	r3, #1
 255 0094 3380     		strh	r3, [r6]	@ movhi
 232:Src/register_interface.c ****       }
 256              		.loc 1 232 9 is_stmt 1 view .LVU66
 257 0096 5CE2     		b	.L21
 258              	.LVL25:
 259              	.L132:
 260              	.LBB3:
 195:Src/register_interface.c ****             }
 261              		.loc 1 195 15 view .LVU67
 262 0098 C34D     		ldr	r5, .L177+4
 263              	.LVL26:
 195:Src/register_interface.c ****             }
 264              		.loc 1 195 15 is_stmt 0 view .LVU68
 265 009a 2846     		mov	r0, r5
 266              	.LVL27:
 195:Src/register_interface.c ****             }
 267              		.loc 1 195 15 view .LVU69
 268 009c FFF7FEFF 		bl	MCI_GetTeref
 269              	.LVL28:
 195:Src/register_interface.c ****             }
 270              		.loc 1 195 15 view .LVU70
 271 00a0 0146     		mov	r1, r0
 272 00a2 0022     		movs	r2, #0
 273 00a4 2846     		mov	r0, r5
 274 00a6 FFF7FEFF 		bl	MCI_ExecTorqueRamp
 275              	.LVL29:
 276 00aa E2E7     		b	.L20
 277              	.L133:
 204:Src/register_interface.c ****             }
ARM GAS  /tmp/ccRth84L.s 			page 30


 278              		.loc 1 204 15 is_stmt 1 view .LVU71
 279 00ac BE4C     		ldr	r4, .L177+4
 280              	.LVL30:
 204:Src/register_interface.c ****             }
 281              		.loc 1 204 15 is_stmt 0 view .LVU72
 282 00ae 2046     		mov	r0, r4
 283 00b0 FFF7FEFF 		bl	MCI_GetMecSpeedRefUnit
 284              	.LVL31:
 285 00b4 0146     		mov	r1, r0
 286 00b6 0022     		movs	r2, #0
 287 00b8 2046     		mov	r0, r4
 288 00ba FFF7FEFF 		bl	MCI_ExecSpeedRamp
 289              	.LVL32:
 290              	.LBE3:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 291              		.loc 1 161 11 view .LVU73
 292 00be 0020     		movs	r0, #0
 293              	.LBB4:
 294 00c0 E7E7     		b	.L16
 295              	.LVL33:
 296              	.L86:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 297              		.loc 1 161 11 view .LVU74
 298              	.LBE4:
 299 00c2 0420     		movs	r0, #4
 300              	.LVL34:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 301              		.loc 1 161 11 view .LVU75
 302 00c4 E5E7     		b	.L16
 303              	.LVL35:
 304              	.L87:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 305              		.loc 1 161 11 view .LVU76
 306 00c6 0420     		movs	r0, #4
 307              	.LVL36:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 308              		.loc 1 161 11 view .LVU77
 309 00c8 E3E7     		b	.L16
 310              	.LVL37:
 311              	.L14:
 312              	.LBB5:
 237:Src/register_interface.c ****         switch (regID)
 313              		.loc 1 237 9 is_stmt 1 view .LVU78
 237:Src/register_interface.c ****         switch (regID)
 314              		.loc 1 237 18 is_stmt 0 view .LVU79
 315 00ca 0D88     		ldrh	r5, [r1]
 316              	.LVL38:
 238:Src/register_interface.c ****         {
 317              		.loc 1 238 9 is_stmt 1 view .LVU80
 318 00cc B4F5196F 		cmp	r4, #2448
 319 00d0 00F0A581 		beq	.L22
 320 00d4 00F2B080 		bhi	.L23
 321 00d8 B4F5347F 		cmp	r4, #720
 322 00dc 00F09881 		beq	.L24
 323 00e0 1AD9     		bls	.L135
 324 00e2 B4F58A6F 		cmp	r4, #1104
 325 00e6 00F0B681 		beq	.L35
ARM GAS  /tmp/ccRth84L.s 			page 31


 326 00ea 4AD9     		bls	.L136
 327 00ec B4F5FA6F 		cmp	r4, #2000
 328 00f0 00F0D881 		beq	.L89
 329 00f4 67D9     		bls	.L137
 330 00f6 B4F5156F 		cmp	r4, #2384
 331 00fa 40F08180 		bne	.L138
 332              	.LBB6:
 314:Src/register_interface.c ****             currComp = MCI_GetIqdref(pMCIN);
 333              		.loc 1 314 13 view .LVU81
 315:Src/register_interface.c ****             currComp.q = (int16_t)regdata16;
 334              		.loc 1 315 13 view .LVU82
 315:Src/register_interface.c ****             currComp.q = (int16_t)regdata16;
 335              		.loc 1 315 24 is_stmt 0 view .LVU83
 336 00fe AA4C     		ldr	r4, .L177+4
 337              	.LVL39:
 315:Src/register_interface.c ****             currComp.q = (int16_t)regdata16;
 338              		.loc 1 315 24 view .LVU84
 339 0100 2046     		mov	r0, r4
 340              	.LVL40:
 315:Src/register_interface.c ****             currComp.q = (int16_t)regdata16;
 341              		.loc 1 315 24 view .LVU85
 342 0102 FFF7FEFF 		bl	MCI_GetIqdref
 343              	.LVL41:
 315:Src/register_interface.c ****             currComp.q = (int16_t)regdata16;
 344              		.loc 1 315 24 view .LVU86
 345 0106 0190     		str	r0, [sp, #4]
 316:Src/register_interface.c ****             MCI_SetCurrentReferences(pMCIN,currComp);
 346              		.loc 1 316 13 is_stmt 1 view .LVU87
 316:Src/register_interface.c ****             MCI_SetCurrentReferences(pMCIN,currComp);
 347              		.loc 1 316 24 is_stmt 0 view .LVU88
 348 0108 ADF80450 		strh	r5, [sp, #4]	@ movhi
 317:Src/register_interface.c ****             break;
 349              		.loc 1 317 13 is_stmt 1 view .LVU89
 350 010c 0199     		ldr	r1, [sp, #4]
 351 010e 2046     		mov	r0, r4
 352 0110 FFF7FEFF 		bl	MCI_SetCurrentReferences
 353              	.LVL42:
 318:Src/register_interface.c ****           }
 354              		.loc 1 318 13 view .LVU90
 355              	.LBE6:
 356              	.LBE5:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 357              		.loc 1 161 11 is_stmt 0 view .LVU91
 358 0114 0020     		movs	r0, #0
 359 0116 70E0     		b	.L31
 360              	.LVL43:
 361              	.L135:
 362              	.LBB10:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 363              		.loc 1 161 11 view .LVU92
 364 0118 B4F5C87F 		cmp	r4, #400
 365 011c 00F06A81 		beq	.L26
 366 0120 0DD9     		bls	.L139
 367 0122 B4F5047F 		cmp	r4, #528
 368 0126 00F06C81 		beq	.L32
 369 012a B4F5247F 		cmp	r4, #656
 370 012e 1CD1     		bne	.L140
ARM GAS  /tmp/ccRth84L.s 			page 32


 277:Src/register_interface.c ****             break;
 371              		.loc 1 277 13 is_stmt 1 view .LVU93
 372 0130 29B2     		sxth	r1, r5
 373              	.LVL44:
 277:Src/register_interface.c ****             break;
 374              		.loc 1 277 13 is_stmt 0 view .LVU94
 375 0132 9E4B     		ldr	r3, .L177+8
 376              	.LVL45:
 277:Src/register_interface.c ****             break;
 377              		.loc 1 277 13 view .LVU95
 378 0134 1868     		ldr	r0, [r3]
 379              	.LVL46:
 277:Src/register_interface.c ****             break;
 380              		.loc 1 277 13 view .LVU96
 381 0136 FFF7FEFF 		bl	PID_SetKP
 382              	.LVL47:
 278:Src/register_interface.c ****           }
 383              		.loc 1 278 13 is_stmt 1 view .LVU97
 384              	.LBE10:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 385              		.loc 1 161 11 is_stmt 0 view .LVU98
 386 013a 0020     		movs	r0, #0
 387              	.LBB11:
 278:Src/register_interface.c ****           }
 388              		.loc 1 278 13 view .LVU99
 389 013c 5DE0     		b	.L31
 390              	.LVL48:
 391              	.L139:
 278:Src/register_interface.c ****           }
 392              		.loc 1 278 13 view .LVU100
 393 013e D02C     		cmp	r4, #208
 394 0140 00F05281 		beq	.L28
 395 0144 B4F5887F 		cmp	r4, #272
 396 0148 05D1     		bne	.L141
 254:Src/register_interface.c ****             break;
 397              		.loc 1 254 13 is_stmt 1 view .LVU101
 398 014a 29B2     		sxth	r1, r5
 399              	.LVL49:
 254:Src/register_interface.c ****             break;
 400              		.loc 1 254 13 is_stmt 0 view .LVU102
 401 014c 9848     		ldr	r0, .L177+12
 402              	.LVL50:
 254:Src/register_interface.c ****             break;
 403              		.loc 1 254 13 view .LVU103
 404 014e FFF7FEFF 		bl	PID_SetKD
 405              	.LVL51:
 255:Src/register_interface.c ****           }
 406              		.loc 1 255 13 is_stmt 1 view .LVU104
 407              	.LBE11:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 408              		.loc 1 161 11 is_stmt 0 view .LVU105
 409 0152 0020     		movs	r0, #0
 410              	.LBB12:
 255:Src/register_interface.c ****           }
 411              		.loc 1 255 13 view .LVU106
 412 0154 51E0     		b	.L31
 413              	.LVL52:
ARM GAS  /tmp/ccRth84L.s 			page 33


 414              	.L141:
 255:Src/register_interface.c ****           }
 415              		.loc 1 255 13 view .LVU107
 416 0156 902C     		cmp	r4, #144
 417 0158 05D1     		bne	.L142
 242:Src/register_interface.c ****             break;
 418              		.loc 1 242 13 is_stmt 1 view .LVU108
 419 015a 29B2     		sxth	r1, r5
 420              	.LVL53:
 242:Src/register_interface.c ****             break;
 421              		.loc 1 242 13 is_stmt 0 view .LVU109
 422 015c 9448     		ldr	r0, .L177+12
 423              	.LVL54:
 242:Src/register_interface.c ****             break;
 424              		.loc 1 242 13 view .LVU110
 425 015e FFF7FEFF 		bl	PID_SetKP
 426              	.LVL55:
 243:Src/register_interface.c ****           }
 427              		.loc 1 243 13 is_stmt 1 view .LVU111
 428              	.LBE12:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 429              		.loc 1 161 11 is_stmt 0 view .LVU112
 430 0162 0020     		movs	r0, #0
 431              	.LBB13:
 243:Src/register_interface.c ****           }
 432              		.loc 1 243 13 view .LVU113
 433 0164 49E0     		b	.L31
 434              	.LVL56:
 435              	.L142:
 459:Src/register_interface.c ****             break;
 436              		.loc 1 459 20 view .LVU114
 437 0166 0520     		movs	r0, #5
 438              	.LVL57:
 459:Src/register_interface.c ****             break;
 439              		.loc 1 459 20 view .LVU115
 440 0168 47E0     		b	.L31
 441              	.LVL58:
 442              	.L140:
 459:Src/register_interface.c ****             break;
 443              		.loc 1 459 20 view .LVU116
 444 016a B4F5E87F 		cmp	r4, #464
 445 016e 06D1     		bne	.L143
 265:Src/register_interface.c ****             break;
 446              		.loc 1 265 13 is_stmt 1 view .LVU117
 447 0170 29B2     		sxth	r1, r5
 448              	.LVL59:
 265:Src/register_interface.c ****             break;
 449              		.loc 1 265 13 is_stmt 0 view .LVU118
 450 0172 904B     		ldr	r3, .L177+16
 451              	.LVL60:
 265:Src/register_interface.c ****             break;
 452              		.loc 1 265 13 view .LVU119
 453 0174 1868     		ldr	r0, [r3]
 454              	.LVL61:
 265:Src/register_interface.c ****             break;
 455              		.loc 1 265 13 view .LVU120
 456 0176 FFF7FEFF 		bl	PID_SetKI
ARM GAS  /tmp/ccRth84L.s 			page 34


 457              	.LVL62:
 266:Src/register_interface.c ****           }
 458              		.loc 1 266 13 is_stmt 1 view .LVU121
 459              	.LBE13:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 460              		.loc 1 161 11 is_stmt 0 view .LVU122
 461 017a 0020     		movs	r0, #0
 462              	.LBB14:
 266:Src/register_interface.c ****           }
 463              		.loc 1 266 13 view .LVU123
 464 017c 3DE0     		b	.L31
 465              	.LVL63:
 466              	.L143:
 459:Src/register_interface.c ****             break;
 467              		.loc 1 459 20 view .LVU124
 468 017e 0520     		movs	r0, #5
 469              	.LVL64:
 459:Src/register_interface.c ****             break;
 470              		.loc 1 459 20 view .LVU125
 471 0180 3BE0     		b	.L31
 472              	.LVL65:
 473              	.L136:
 459:Src/register_interface.c ****             break;
 474              		.loc 1 459 20 view .LVU126
 475 0182 B4F5547F 		cmp	r4, #848
 476 0186 00F05781 		beq	.L37
 477 018a B4F5647F 		cmp	r4, #912
 478 018e 0ED1     		bne	.L144
 479              	.LBB7:
 351:Src/register_interface.c ****             int16_t hC2;
 480              		.loc 1 351 13 is_stmt 1 view .LVU127
 352:Src/register_interface.c ****             STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 481              		.loc 1 352 13 view .LVU128
 353:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], hC1, (int16_t)regdata16);
 482              		.loc 1 353 13 view .LVU129
 483 0190 894C     		ldr	r4, .L177+20
 484              	.LVL66:
 353:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], hC1, (int16_t)regdata16);
 485              		.loc 1 353 13 is_stmt 0 view .LVU130
 486 0192 01AA     		add	r2, sp, #4
 487 0194 0DF10201 		add	r1, sp, #2
 488              	.LVL67:
 353:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], hC1, (int16_t)regdata16);
 489              		.loc 1 353 13 view .LVU131
 490 0198 2046     		mov	r0, r4
 491              	.LVL68:
 353:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], hC1, (int16_t)regdata16);
 492              		.loc 1 353 13 view .LVU132
 493 019a FFF7FEFF 		bl	STO_PLL_GetObserverGains
 494              	.LVL69:
 354:Src/register_interface.c ****             break;
 495              		.loc 1 354 13 is_stmt 1 view .LVU133
 496 019e 2AB2     		sxth	r2, r5
 497 01a0 BDF90210 		ldrsh	r1, [sp, #2]
 498 01a4 2046     		mov	r0, r4
 499 01a6 FFF7FEFF 		bl	STO_PLL_SetObserverGains
 500              	.LVL70:
ARM GAS  /tmp/ccRth84L.s 			page 35


 355:Src/register_interface.c ****           }
 501              		.loc 1 355 13 view .LVU134
 502              	.LBE7:
 503              	.LBE14:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 504              		.loc 1 161 11 is_stmt 0 view .LVU135
 505 01aa 0020     		movs	r0, #0
 506 01ac 25E0     		b	.L31
 507              	.LVL71:
 508              	.L144:
 509              	.LBB15:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 510              		.loc 1 161 11 view .LVU136
 511 01ae B4F5447F 		cmp	r4, #784
 512 01b2 06D1     		bne	.L145
 289:Src/register_interface.c ****             break;
 513              		.loc 1 289 13 is_stmt 1 view .LVU137
 514 01b4 29B2     		sxth	r1, r5
 515              	.LVL72:
 289:Src/register_interface.c ****             break;
 516              		.loc 1 289 13 is_stmt 0 view .LVU138
 517 01b6 7D4B     		ldr	r3, .L177+8
 518              	.LVL73:
 289:Src/register_interface.c ****             break;
 519              		.loc 1 289 13 view .LVU139
 520 01b8 1868     		ldr	r0, [r3]
 521              	.LVL74:
 289:Src/register_interface.c ****             break;
 522              		.loc 1 289 13 view .LVU140
 523 01ba FFF7FEFF 		bl	PID_SetKD
 524              	.LVL75:
 290:Src/register_interface.c ****           }
 525              		.loc 1 290 13 is_stmt 1 view .LVU141
 526              	.LBE15:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 527              		.loc 1 161 11 is_stmt 0 view .LVU142
 528 01be 0020     		movs	r0, #0
 529              	.LBB16:
 290:Src/register_interface.c ****           }
 530              		.loc 1 290 13 view .LVU143
 531 01c0 1BE0     		b	.L31
 532              	.LVL76:
 533              	.L145:
 459:Src/register_interface.c ****             break;
 534              		.loc 1 459 20 view .LVU144
 535 01c2 0520     		movs	r0, #5
 536              	.LVL77:
 459:Src/register_interface.c ****             break;
 537              		.loc 1 459 20 view .LVU145
 538 01c4 19E0     		b	.L31
 539              	.LVL78:
 540              	.L137:
 459:Src/register_interface.c ****             break;
 541              		.loc 1 459 20 view .LVU146
 542 01c6 B4F5926F 		cmp	r4, #1168
 543 01ca 05D1     		bne	.L146
 366:Src/register_interface.c ****             break;
ARM GAS  /tmp/ccRth84L.s 			page 36


 544              		.loc 1 366 13 is_stmt 1 view .LVU147
 545 01cc 29B2     		sxth	r1, r5
 546              	.LVL79:
 366:Src/register_interface.c ****             break;
 547              		.loc 1 366 13 is_stmt 0 view .LVU148
 548 01ce 7B48     		ldr	r0, .L177+24
 549              	.LVL80:
 366:Src/register_interface.c ****             break;
 550              		.loc 1 366 13 view .LVU149
 551 01d0 FFF7FEFF 		bl	PID_SetKP
 552              	.LVL81:
 367:Src/register_interface.c ****           }
 553              		.loc 1 367 13 is_stmt 1 view .LVU150
 554              	.LBE16:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 555              		.loc 1 161 11 is_stmt 0 view .LVU151
 556 01d4 0020     		movs	r0, #0
 557              	.LBB17:
 367:Src/register_interface.c ****           }
 558              		.loc 1 367 13 view .LVU152
 559 01d6 10E0     		b	.L31
 560              	.LVL82:
 561              	.L146:
 367:Src/register_interface.c ****           }
 562              		.loc 1 367 13 view .LVU153
 563 01d8 01D2     		bcs	.L147
 459:Src/register_interface.c ****             break;
 564              		.loc 1 459 20 view .LVU154
 565 01da 0520     		movs	r0, #5
 566              	.LVL83:
 459:Src/register_interface.c ****             break;
 567              		.loc 1 459 20 view .LVU155
 568 01dc 0DE0     		b	.L31
 569              	.LVL84:
 570              	.L147:
 459:Src/register_interface.c ****             break;
 571              		.loc 1 459 20 view .LVU156
 572 01de B4F5BA6F 		cmp	r4, #1488
 573 01e2 00F06181 		beq	.L91
 574 01e6 B4F5F26F 		cmp	r4, #1936
 575 01ea 01D1     		bne	.L148
 309:Src/register_interface.c ****             break;
 576              		.loc 1 309 20 view .LVU157
 577 01ec 0420     		movs	r0, #4
 578              	.LVL85:
 309:Src/register_interface.c ****             break;
 579              		.loc 1 309 20 view .LVU158
 580 01ee 04E0     		b	.L31
 581              	.LVL86:
 582              	.L148:
 309:Src/register_interface.c ****             break;
 583              		.loc 1 309 20 view .LVU159
 584 01f0 B4F5B26F 		cmp	r4, #1424
 585 01f4 40F05A81 		bne	.L93
 297:Src/register_interface.c ****             break;
 586              		.loc 1 297 20 view .LVU160
 587 01f8 0420     		movs	r0, #4
ARM GAS  /tmp/ccRth84L.s 			page 37


 588              	.LVL87:
 589              	.L31:
 463:Src/register_interface.c ****         break;
 590              		.loc 1 463 9 is_stmt 1 view .LVU161
 463:Src/register_interface.c ****         break;
 591              		.loc 1 463 15 is_stmt 0 view .LVU162
 592 01fa 0223     		movs	r3, #2
 593 01fc 3380     		strh	r3, [r6]	@ movhi
 464:Src/register_interface.c ****       }
 594              		.loc 1 464 9 is_stmt 1 view .LVU163
 595 01fe A8E1     		b	.L21
 596              	.LVL88:
 597              	.L138:
 464:Src/register_interface.c ****       }
 598              		.loc 1 464 9 is_stmt 0 view .LVU164
 599 0200 01D9     		bls	.L149
 459:Src/register_interface.c ****             break;
 600              		.loc 1 459 20 view .LVU165
 601 0202 0520     		movs	r0, #5
 602              	.LVL89:
 459:Src/register_interface.c ****             break;
 603              		.loc 1 459 20 view .LVU166
 604 0204 F9E7     		b	.L31
 605              	.LVL90:
 606              	.L149:
 459:Src/register_interface.c ****             break;
 607              		.loc 1 459 20 view .LVU167
 608 0206 B4F5096F 		cmp	r4, #2192
 609 020a 00F05181 		beq	.L95
 610 020e 09D9     		bls	.L150
 611 0210 B4F50D6F 		cmp	r4, #2256
 612 0214 00F05281 		beq	.L98
 613 0218 B4F5116F 		cmp	r4, #2320
 614 021c 40F05081 		bne	.L99
 309:Src/register_interface.c ****             break;
 615              		.loc 1 309 20 view .LVU168
 616 0220 0420     		movs	r0, #4
 617              	.LVL91:
 309:Src/register_interface.c ****             break;
 618              		.loc 1 309 20 view .LVU169
 619 0222 EAE7     		b	.L31
 620              	.LVL92:
 621              	.L150:
 309:Src/register_interface.c ****             break;
 622              		.loc 1 309 20 view .LVU170
 623 0224 B4F5016F 		cmp	r4, #2064
 624 0228 00F04481 		beq	.L96
 625 022c B4F5056F 		cmp	r4, #2128
 626 0230 40F04281 		bne	.L97
 627 0234 0420     		movs	r0, #4
 628              	.LVL93:
 309:Src/register_interface.c ****             break;
 629              		.loc 1 309 20 view .LVU171
 630 0236 E0E7     		b	.L31
 631              	.LVL94:
 632              	.L23:
 309:Src/register_interface.c ****             break;
ARM GAS  /tmp/ccRth84L.s 			page 38


 633              		.loc 1 309 20 view .LVU172
 634 0238 41F21053 		movw	r3, #5392
 635              	.LVL95:
 309:Src/register_interface.c ****             break;
 636              		.loc 1 309 20 view .LVU173
 637 023c 9C42     		cmp	r4, r3
 638 023e 00F01681 		beq	.L44
 639 0242 18D9     		bls	.L151
 640 0244 41F21063 		movw	r3, #5648
 641 0248 9C42     		cmp	r4, r3
 642 024a 00F01E81 		beq	.L56
 643 024e 40F28C80 		bls	.L152
 644 0252 41F6D003 		movw	r3, #6352
 645 0256 9C42     		cmp	r4, r3
 646 0258 00F01E81 		beq	.L61
 647 025c 40F2B080 		bls	.L153
 648 0260 41F61013 		movw	r3, #6416
 649 0264 9C42     		cmp	r4, r3
 650 0266 40F0B880 		bne	.L154
 453:Src/register_interface.c ****             break;
 651              		.loc 1 453 13 is_stmt 1 view .LVU174
 652 026a 2946     		mov	r1, r5
 653              	.LVL96:
 453:Src/register_interface.c ****             break;
 654              		.loc 1 453 13 is_stmt 0 view .LVU175
 655 026c 5348     		ldr	r0, .L177+24
 656              	.LVL97:
 453:Src/register_interface.c ****             break;
 657              		.loc 1 453 13 view .LVU176
 658 026e FFF7FEFF 		bl	PID_SetKPDivisorPOW2
 659              	.LVL98:
 454:Src/register_interface.c ****           }
 660              		.loc 1 454 13 is_stmt 1 view .LVU177
 661              	.LBE17:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 662              		.loc 1 161 11 is_stmt 0 view .LVU178
 663 0272 0020     		movs	r0, #0
 664              	.LBB18:
 454:Src/register_interface.c ****           }
 665              		.loc 1 454 13 view .LVU179
 666 0274 C1E7     		b	.L31
 667              	.LVL99:
 668              	.L151:
 454:Src/register_interface.c ****           }
 669              		.loc 1 454 13 view .LVU180
 670 0276 41F21003 		movw	r3, #4112
 671 027a 9C42     		cmp	r4, r3
 672 027c 00F02281 		beq	.L100
 673 0280 0FD9     		bls	.L155
 674 0282 41F29043 		movw	r3, #5264
 675 0286 9C42     		cmp	r4, r3
 676 0288 00F0EB80 		beq	.L52
 677 028c 5AD9     		bls	.L156
 678 028e 41F2D043 		movw	r3, #5328
 679 0292 9C42     		cmp	r4, r3
 680 0294 67D1     		bne	.L157
 406:Src/register_interface.c ****             break;
ARM GAS  /tmp/ccRth84L.s 			page 39


 681              		.loc 1 406 13 is_stmt 1 view .LVU181
 682 0296 2946     		mov	r1, r5
 683              	.LVL100:
 406:Src/register_interface.c ****             break;
 684              		.loc 1 406 13 is_stmt 0 view .LVU182
 685 0298 4548     		ldr	r0, .L177+12
 686              	.LVL101:
 406:Src/register_interface.c ****             break;
 687              		.loc 1 406 13 view .LVU183
 688 029a FFF7FEFF 		bl	PID_SetKDDivisorPOW2
 689              	.LVL102:
 407:Src/register_interface.c ****           }
 690              		.loc 1 407 13 is_stmt 1 view .LVU184
 691              	.LBE18:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 692              		.loc 1 161 11 is_stmt 0 view .LVU185
 693 029e 0020     		movs	r0, #0
 694              	.LBB19:
 407:Src/register_interface.c ****           }
 695              		.loc 1 407 13 view .LVU186
 696 02a0 ABE7     		b	.L31
 697              	.LVL103:
 698              	.L155:
 407:Src/register_interface.c ****           }
 699              		.loc 1 407 13 view .LVU187
 700 02a2 B4F5456F 		cmp	r4, #3152
 701 02a6 00F00F81 		beq	.L101
 702 02aa 0ED9     		bls	.L158
 703 02ac B4F5696F 		cmp	r4, #3728
 704 02b0 00F02081 		beq	.L112
 705 02b4 3CD9     		bls	.L159
 706 02b6 B4F5796F 		cmp	r4, #3984
 707 02ba 00F02181 		beq	.L115
 708 02be B4F57D6F 		cmp	r4, #4048
 709 02c2 40F01F81 		bne	.L116
 388:Src/register_interface.c ****             break;
 710              		.loc 1 388 20 view .LVU188
 711 02c6 0420     		movs	r0, #4
 712              	.LVL104:
 388:Src/register_interface.c ****             break;
 713              		.loc 1 388 20 view .LVU189
 714 02c8 97E7     		b	.L31
 715              	.LVL105:
 716              	.L158:
 388:Src/register_interface.c ****             break;
 717              		.loc 1 388 20 view .LVU190
 718 02ca B4F5316F 		cmp	r4, #2832
 719 02ce 00F0FD80 		beq	.L102
 720 02d2 0AD9     		bls	.L160
 721 02d4 B4F53D6F 		cmp	r4, #3024
 722 02d8 00F00481 		beq	.L108
 723 02dc 1ED9     		bls	.L161
 724 02de B4F5416F 		cmp	r4, #3088
 725 02e2 40F00581 		bne	.L111
 376:Src/register_interface.c ****             break;
 726              		.loc 1 376 20 view .LVU191
 727 02e6 0420     		movs	r0, #4
ARM GAS  /tmp/ccRth84L.s 			page 40


 728              	.LVL106:
 376:Src/register_interface.c ****             break;
 729              		.loc 1 376 20 view .LVU192
 730 02e8 87E7     		b	.L31
 731              	.LVL107:
 732              	.L160:
 376:Src/register_interface.c ****             break;
 733              		.loc 1 376 20 view .LVU193
 734 02ea B4F5256F 		cmp	r4, #2640
 735 02ee 00F0EF80 		beq	.L103
 736 02f2 09D9     		bls	.L162
 737 02f4 B4F5296F 		cmp	r4, #2704
 738 02f8 00F0F080 		beq	.L106
 739 02fc B4F52D6F 		cmp	r4, #2768
 740 0300 40F0EE80 		bne	.L107
 336:Src/register_interface.c ****             break;
 741              		.loc 1 336 20 view .LVU194
 742 0304 0420     		movs	r0, #4
 743              	.LVL108:
 336:Src/register_interface.c ****             break;
 744              		.loc 1 336 20 view .LVU195
 745 0306 78E7     		b	.L31
 746              	.LVL109:
 747              	.L162:
 336:Src/register_interface.c ****             break;
 748              		.loc 1 336 20 view .LVU196
 749 0308 B4F51D6F 		cmp	r4, #2512
 750 030c 00F0E280 		beq	.L104
 751 0310 B4F5216F 		cmp	r4, #2576
 752 0314 40F0E080 		bne	.L105
 753 0318 0420     		movs	r0, #4
 754              	.LVL110:
 336:Src/register_interface.c ****             break;
 755              		.loc 1 336 20 view .LVU197
 756 031a 6EE7     		b	.L31
 757              	.LVL111:
 758              	.L161:
 336:Src/register_interface.c ****             break;
 759              		.loc 1 336 20 view .LVU198
 760 031c B4F5356F 		cmp	r4, #2896
 761 0320 00F0E280 		beq	.L109
 762 0324 B4F5396F 		cmp	r4, #2960
 763 0328 40F0E080 		bne	.L110
 376:Src/register_interface.c ****             break;
 764              		.loc 1 376 20 view .LVU199
 765 032c 0420     		movs	r0, #4
 766              	.LVL112:
 376:Src/register_interface.c ****             break;
 767              		.loc 1 376 20 view .LVU200
 768 032e 64E7     		b	.L31
 769              	.LVL113:
 770              	.L159:
 376:Src/register_interface.c ****             break;
 771              		.loc 1 376 20 view .LVU201
 772 0330 B4F5496F 		cmp	r4, #3216
 773 0334 00F0E080 		beq	.L113
 774 0338 B4F5656F 		cmp	r4, #3664
ARM GAS  /tmp/ccRth84L.s 			page 41


 775 033c 40F0DE80 		bne	.L114
 776 0340 0020     		movs	r0, #0
 777              	.LVL114:
 376:Src/register_interface.c ****             break;
 778              		.loc 1 376 20 view .LVU202
 779 0342 5AE7     		b	.L31
 780              	.LVL115:
 781              	.L156:
 376:Src/register_interface.c ****             break;
 782              		.loc 1 376 20 view .LVU203
 783 0344 41F25003 		movw	r3, #4176
 784 0348 9C42     		cmp	r4, r3
 785 034a 00F0DD80 		beq	.L117
 786 034e 41F25043 		movw	r3, #5200
 787 0352 9C42     		cmp	r4, r3
 788 0354 05D1     		bne	.L163
 394:Src/register_interface.c ****             break;
 789              		.loc 1 394 13 is_stmt 1 view .LVU204
 790 0356 2946     		mov	r1, r5
 791              	.LVL116:
 394:Src/register_interface.c ****             break;
 792              		.loc 1 394 13 is_stmt 0 view .LVU205
 793 0358 1548     		ldr	r0, .L177+12
 794              	.LVL117:
 394:Src/register_interface.c ****             break;
 795              		.loc 1 394 13 view .LVU206
 796 035a FFF7FEFF 		bl	PID_SetKPDivisorPOW2
 797              	.LVL118:
 395:Src/register_interface.c ****           }
 798              		.loc 1 395 13 is_stmt 1 view .LVU207
 799              	.LBE19:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 800              		.loc 1 161 11 is_stmt 0 view .LVU208
 801 035e 0020     		movs	r0, #0
 802              	.LBB20:
 395:Src/register_interface.c ****           }
 803              		.loc 1 395 13 view .LVU209
 804 0360 4BE7     		b	.L31
 805              	.LVL119:
 806              	.L163:
 459:Src/register_interface.c ****             break;
 807              		.loc 1 459 20 view .LVU210
 808 0362 0520     		movs	r0, #5
 809              	.LVL120:
 459:Src/register_interface.c ****             break;
 810              		.loc 1 459 20 view .LVU211
 811 0364 49E7     		b	.L31
 812              	.LVL121:
 813              	.L157:
 459:Src/register_interface.c ****             break;
 814              		.loc 1 459 20 view .LVU212
 815 0366 0520     		movs	r0, #5
 816              	.LVL122:
 459:Src/register_interface.c ****             break;
 817              		.loc 1 459 20 view .LVU213
 818 0368 47E7     		b	.L31
 819              	.LVL123:
ARM GAS  /tmp/ccRth84L.s 			page 42


 820              	.L152:
 459:Src/register_interface.c ****             break;
 821              		.loc 1 459 20 view .LVU214
 822 036a 41F29053 		movw	r3, #5520
 823 036e 9C42     		cmp	r4, r3
 824 0370 00F08480 		beq	.L58
 825 0374 41F2D053 		movw	r3, #5584
 826 0378 9C42     		cmp	r4, r3
 827 037a 06D1     		bne	.L164
 430:Src/register_interface.c ****             break;
 828              		.loc 1 430 13 is_stmt 1 view .LVU215
 829 037c 2946     		mov	r1, r5
 830              	.LVL124:
 430:Src/register_interface.c ****             break;
 831              		.loc 1 430 13 is_stmt 0 view .LVU216
 832 037e 0D4B     		ldr	r3, .L177+16
 833 0380 1868     		ldr	r0, [r3]
 834              	.LVL125:
 430:Src/register_interface.c ****             break;
 835              		.loc 1 430 13 view .LVU217
 836 0382 FFF7FEFF 		bl	PID_SetKPDivisorPOW2
 837              	.LVL126:
 431:Src/register_interface.c ****           }
 838              		.loc 1 431 13 is_stmt 1 view .LVU218
 839              	.LBE20:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 840              		.loc 1 161 11 is_stmt 0 view .LVU219
 841 0386 0020     		movs	r0, #0
 842              	.LBB21:
 431:Src/register_interface.c ****           }
 843              		.loc 1 431 13 view .LVU220
 844 0388 37E7     		b	.L31
 845              	.LVL127:
 846              	.L164:
 431:Src/register_interface.c ****           }
 847              		.loc 1 431 13 view .LVU221
 848 038a 41F25053 		movw	r3, #5456
 849 038e 9C42     		cmp	r4, r3
 850 0390 06D1     		bne	.L165
 418:Src/register_interface.c ****             break;
 851              		.loc 1 418 13 is_stmt 1 view .LVU222
 852 0392 2946     		mov	r1, r5
 853              	.LVL128:
 418:Src/register_interface.c ****             break;
 854              		.loc 1 418 13 is_stmt 0 view .LVU223
 855 0394 054B     		ldr	r3, .L177+8
 856 0396 1868     		ldr	r0, [r3]
 857              	.LVL129:
 418:Src/register_interface.c ****             break;
 858              		.loc 1 418 13 view .LVU224
 859 0398 FFF7FEFF 		bl	PID_SetKIDivisorPOW2
 860              	.LVL130:
 419:Src/register_interface.c ****           }
 861              		.loc 1 419 13 is_stmt 1 view .LVU225
 862              	.LBE21:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 863              		.loc 1 161 11 is_stmt 0 view .LVU226
ARM GAS  /tmp/ccRth84L.s 			page 43


 864 039c 0020     		movs	r0, #0
 865              	.LBB22:
 419:Src/register_interface.c ****           }
 866              		.loc 1 419 13 view .LVU227
 867 039e 2CE7     		b	.L31
 868              	.LVL131:
 869              	.L165:
 459:Src/register_interface.c ****             break;
 870              		.loc 1 459 20 view .LVU228
 871 03a0 0520     		movs	r0, #5
 872              	.LVL132:
 459:Src/register_interface.c ****             break;
 873              		.loc 1 459 20 view .LVU229
 874 03a2 2AE7     		b	.L31
 875              	.L178:
 876              		.align	2
 877              	.L177:
 878 03a4 00000000 		.word	debugScopeM1
 879 03a8 00000000 		.word	Mci
 880 03ac 00000000 		.word	pPIDId
 881 03b0 00000000 		.word	PIDSpeedHandle_M1
 882 03b4 00000000 		.word	pPIDIq
 883 03b8 00000000 		.word	STO_PLL_M1
 884 03bc 34000000 		.word	STO_PLL_M1+52
 885              	.LVL133:
 886              	.L153:
 459:Src/register_interface.c ****             break;
 887              		.loc 1 459 20 view .LVU230
 888 03c0 41F25063 		movw	r3, #5712
 889 03c4 9C42     		cmp	r4, r3
 890 03c6 06D1     		bne	.L166
 442:Src/register_interface.c ****             break;
 891              		.loc 1 442 13 is_stmt 1 view .LVU231
 892 03c8 2946     		mov	r1, r5
 893              	.LVL134:
 442:Src/register_interface.c ****             break;
 894              		.loc 1 442 13 is_stmt 0 view .LVU232
 895 03ca B44B     		ldr	r3, .L179
 896 03cc 1868     		ldr	r0, [r3]
 897              	.LVL135:
 442:Src/register_interface.c ****             break;
 898              		.loc 1 442 13 view .LVU233
 899 03ce FFF7FEFF 		bl	PID_SetKDDivisorPOW2
 900              	.LVL136:
 443:Src/register_interface.c ****           }
 901              		.loc 1 443 13 is_stmt 1 view .LVU234
 902              	.LBE22:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 903              		.loc 1 161 11 is_stmt 0 view .LVU235
 904 03d2 0020     		movs	r0, #0
 905              	.LBB23:
 443:Src/register_interface.c ****           }
 906              		.loc 1 443 13 view .LVU236
 907 03d4 11E7     		b	.L31
 908              	.LVL137:
 909              	.L166:
 459:Src/register_interface.c ****             break;
ARM GAS  /tmp/ccRth84L.s 			page 44


 910              		.loc 1 459 20 view .LVU237
 911 03d6 0520     		movs	r0, #5
 912              	.LVL138:
 459:Src/register_interface.c ****             break;
 913              		.loc 1 459 20 view .LVU238
 914 03d8 0FE7     		b	.L31
 915              	.LVL139:
 916              	.L154:
 459:Src/register_interface.c ****             break;
 917              		.loc 1 459 20 view .LVU239
 918 03da 41F65833 		movw	r3, #7000
 919 03de 9C42     		cmp	r4, r3
 920 03e0 40F09480 		bne	.L118
 297:Src/register_interface.c ****             break;
 921              		.loc 1 297 20 view .LVU240
 922 03e4 0420     		movs	r0, #4
 923              	.LVL140:
 297:Src/register_interface.c ****             break;
 924              		.loc 1 297 20 view .LVU241
 925 03e6 08E7     		b	.L31
 926              	.LVL141:
 927              	.L28:
 248:Src/register_interface.c ****             break;
 928              		.loc 1 248 13 is_stmt 1 view .LVU242
 929 03e8 29B2     		sxth	r1, r5
 930              	.LVL142:
 248:Src/register_interface.c ****             break;
 931              		.loc 1 248 13 is_stmt 0 view .LVU243
 932 03ea AD48     		ldr	r0, .L179+4
 933              	.LVL143:
 248:Src/register_interface.c ****             break;
 934              		.loc 1 248 13 view .LVU244
 935 03ec FFF7FEFF 		bl	PID_SetKI
 936              	.LVL144:
 249:Src/register_interface.c ****           }
 937              		.loc 1 249 13 is_stmt 1 view .LVU245
 938              	.LBE23:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 939              		.loc 1 161 11 is_stmt 0 view .LVU246
 940 03f0 0020     		movs	r0, #0
 941              	.LBB24:
 249:Src/register_interface.c ****           }
 942              		.loc 1 249 13 view .LVU247
 943 03f2 02E7     		b	.L31
 944              	.LVL145:
 945              	.L26:
 259:Src/register_interface.c ****             break;
 946              		.loc 1 259 13 is_stmt 1 view .LVU248
 947 03f4 29B2     		sxth	r1, r5
 948              	.LVL146:
 259:Src/register_interface.c ****             break;
 949              		.loc 1 259 13 is_stmt 0 view .LVU249
 950 03f6 A94B     		ldr	r3, .L179
 951              	.LVL147:
 259:Src/register_interface.c ****             break;
 952              		.loc 1 259 13 view .LVU250
 953 03f8 1868     		ldr	r0, [r3]
ARM GAS  /tmp/ccRth84L.s 			page 45


 954              	.LVL148:
 259:Src/register_interface.c ****             break;
 955              		.loc 1 259 13 view .LVU251
 956 03fa FFF7FEFF 		bl	PID_SetKP
 957              	.LVL149:
 260:Src/register_interface.c ****           }
 958              		.loc 1 260 13 is_stmt 1 view .LVU252
 959              	.LBE24:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 960              		.loc 1 161 11 is_stmt 0 view .LVU253
 961 03fe 0020     		movs	r0, #0
 962              	.LBB25:
 260:Src/register_interface.c ****           }
 963              		.loc 1 260 13 view .LVU254
 964 0400 FBE6     		b	.L31
 965              	.LVL150:
 966              	.L32:
 271:Src/register_interface.c ****             break;
 967              		.loc 1 271 13 is_stmt 1 view .LVU255
 968 0402 29B2     		sxth	r1, r5
 969              	.LVL151:
 271:Src/register_interface.c ****             break;
 970              		.loc 1 271 13 is_stmt 0 view .LVU256
 971 0404 A54B     		ldr	r3, .L179
 972              	.LVL152:
 271:Src/register_interface.c ****             break;
 973              		.loc 1 271 13 view .LVU257
 974 0406 1868     		ldr	r0, [r3]
 975              	.LVL153:
 271:Src/register_interface.c ****             break;
 976              		.loc 1 271 13 view .LVU258
 977 0408 FFF7FEFF 		bl	PID_SetKD
 978              	.LVL154:
 272:Src/register_interface.c ****           }
 979              		.loc 1 272 13 is_stmt 1 view .LVU259
 980              	.LBE25:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 981              		.loc 1 161 11 is_stmt 0 view .LVU260
 982 040c 0020     		movs	r0, #0
 983              	.LBB26:
 272:Src/register_interface.c ****           }
 984              		.loc 1 272 13 view .LVU261
 985 040e F4E6     		b	.L31
 986              	.LVL155:
 987              	.L24:
 283:Src/register_interface.c ****             break;
 988              		.loc 1 283 13 is_stmt 1 view .LVU262
 989 0410 29B2     		sxth	r1, r5
 990              	.LVL156:
 283:Src/register_interface.c ****             break;
 991              		.loc 1 283 13 is_stmt 0 view .LVU263
 992 0412 A44B     		ldr	r3, .L179+8
 993              	.LVL157:
 283:Src/register_interface.c ****             break;
 994              		.loc 1 283 13 view .LVU264
 995 0414 1868     		ldr	r0, [r3]
 996              	.LVL158:
ARM GAS  /tmp/ccRth84L.s 			page 46


 283:Src/register_interface.c ****             break;
 997              		.loc 1 283 13 view .LVU265
 998 0416 FFF7FEFF 		bl	PID_SetKI
 999              	.LVL159:
 284:Src/register_interface.c ****           }
 1000              		.loc 1 284 13 is_stmt 1 view .LVU266
 1001              	.LBE26:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1002              		.loc 1 161 11 is_stmt 0 view .LVU267
 1003 041a 0020     		movs	r0, #0
 1004              	.LBB27:
 284:Src/register_interface.c ****           }
 1005              		.loc 1 284 13 view .LVU268
 1006 041c EDE6     		b	.L31
 1007              	.LVL160:
 1008              	.L22:
 1009              	.LBB8:
 323:Src/register_interface.c ****             currComp = MCI_GetIqdref(pMCIN);
 1010              		.loc 1 323 13 is_stmt 1 view .LVU269
 324:Src/register_interface.c ****             currComp.d = (int16_t)regdata16;
 1011              		.loc 1 324 13 view .LVU270
 324:Src/register_interface.c ****             currComp.d = (int16_t)regdata16;
 1012              		.loc 1 324 24 is_stmt 0 view .LVU271
 1013 041e A24C     		ldr	r4, .L179+12
 1014              	.LVL161:
 324:Src/register_interface.c ****             currComp.d = (int16_t)regdata16;
 1015              		.loc 1 324 24 view .LVU272
 1016 0420 2046     		mov	r0, r4
 1017              	.LVL162:
 324:Src/register_interface.c ****             currComp.d = (int16_t)regdata16;
 1018              		.loc 1 324 24 view .LVU273
 1019 0422 FFF7FEFF 		bl	MCI_GetIqdref
 1020              	.LVL163:
 324:Src/register_interface.c ****             currComp.d = (int16_t)regdata16;
 1021              		.loc 1 324 24 view .LVU274
 1022 0426 0190     		str	r0, [sp, #4]
 325:Src/register_interface.c ****             MCI_SetCurrentReferences(pMCIN,currComp);
 1023              		.loc 1 325 13 is_stmt 1 view .LVU275
 325:Src/register_interface.c ****             MCI_SetCurrentReferences(pMCIN,currComp);
 1024              		.loc 1 325 24 is_stmt 0 view .LVU276
 1025 0428 ADF80650 		strh	r5, [sp, #6]	@ movhi
 326:Src/register_interface.c ****             break;
 1026              		.loc 1 326 13 is_stmt 1 view .LVU277
 1027 042c 0199     		ldr	r1, [sp, #4]
 1028 042e 2046     		mov	r0, r4
 1029 0430 FFF7FEFF 		bl	MCI_SetCurrentReferences
 1030              	.LVL164:
 327:Src/register_interface.c ****           }
 1031              		.loc 1 327 13 view .LVU278
 1032              	.LBE8:
 1033              	.LBE27:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1034              		.loc 1 161 11 is_stmt 0 view .LVU279
 1035 0434 0020     		movs	r0, #0
 1036 0436 E0E6     		b	.L31
 1037              	.LVL165:
 1038              	.L37:
ARM GAS  /tmp/ccRth84L.s 			page 47


 1039              	.LBB28:
 1040              	.LBB9:
 342:Src/register_interface.c ****             int16_t hC2;
 1041              		.loc 1 342 13 is_stmt 1 view .LVU280
 343:Src/register_interface.c ****             STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 1042              		.loc 1 343 13 view .LVU281
 344:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], (int16_t)regdata16, hC2);
 1043              		.loc 1 344 13 view .LVU282
 1044 0438 9C4C     		ldr	r4, .L179+16
 1045              	.LVL166:
 344:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], (int16_t)regdata16, hC2);
 1046              		.loc 1 344 13 is_stmt 0 view .LVU283
 1047 043a 01AA     		add	r2, sp, #4
 1048 043c 0DF10201 		add	r1, sp, #2
 1049              	.LVL167:
 344:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], (int16_t)regdata16, hC2);
 1050              		.loc 1 344 13 view .LVU284
 1051 0440 2046     		mov	r0, r4
 1052              	.LVL168:
 344:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], (int16_t)regdata16, hC2);
 1053              		.loc 1 344 13 view .LVU285
 1054 0442 FFF7FEFF 		bl	STO_PLL_GetObserverGains
 1055              	.LVL169:
 345:Src/register_interface.c ****             break;
 1056              		.loc 1 345 13 is_stmt 1 view .LVU286
 1057 0446 BDF90420 		ldrsh	r2, [sp, #4]
 1058 044a 29B2     		sxth	r1, r5
 1059 044c 2046     		mov	r0, r4
 1060 044e FFF7FEFF 		bl	STO_PLL_SetObserverGains
 1061              	.LVL170:
 346:Src/register_interface.c ****           }
 1062              		.loc 1 346 13 view .LVU287
 1063              	.LBE9:
 1064              	.LBE28:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1065              		.loc 1 161 11 is_stmt 0 view .LVU288
 1066 0452 0020     		movs	r0, #0
 1067 0454 D1E6     		b	.L31
 1068              	.LVL171:
 1069              	.L35:
 1070              	.LBB29:
 360:Src/register_interface.c ****             break;
 1071              		.loc 1 360 13 is_stmt 1 view .LVU289
 1072 0456 29B2     		sxth	r1, r5
 1073              	.LVL172:
 360:Src/register_interface.c ****             break;
 1074              		.loc 1 360 13 is_stmt 0 view .LVU290
 1075 0458 9548     		ldr	r0, .L179+20
 1076              	.LVL173:
 360:Src/register_interface.c ****             break;
 1077              		.loc 1 360 13 view .LVU291
 1078 045a FFF7FEFF 		bl	PID_SetKI
 1079              	.LVL174:
 361:Src/register_interface.c ****           }
 1080              		.loc 1 361 13 is_stmt 1 view .LVU292
 1081              	.LBE29:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
ARM GAS  /tmp/ccRth84L.s 			page 48


 1082              		.loc 1 161 11 is_stmt 0 view .LVU293
 1083 045e 0020     		movs	r0, #0
 1084              	.LBB30:
 361:Src/register_interface.c ****           }
 1085              		.loc 1 361 13 view .LVU294
 1086 0460 CBE6     		b	.L31
 1087              	.LVL175:
 1088              	.L52:
 400:Src/register_interface.c ****             break;
 1089              		.loc 1 400 13 is_stmt 1 view .LVU295
 1090 0462 2946     		mov	r1, r5
 1091              	.LVL176:
 400:Src/register_interface.c ****             break;
 1092              		.loc 1 400 13 is_stmt 0 view .LVU296
 1093 0464 8E48     		ldr	r0, .L179+4
 1094              	.LVL177:
 400:Src/register_interface.c ****             break;
 1095              		.loc 1 400 13 view .LVU297
 1096 0466 FFF7FEFF 		bl	PID_SetKIDivisorPOW2
 1097              	.LVL178:
 401:Src/register_interface.c ****           }
 1098              		.loc 1 401 13 is_stmt 1 view .LVU298
 1099              	.LBE30:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1100              		.loc 1 161 11 is_stmt 0 view .LVU299
 1101 046a 0020     		movs	r0, #0
 1102              	.LBB31:
 401:Src/register_interface.c ****           }
 1103              		.loc 1 401 13 view .LVU300
 1104 046c C5E6     		b	.L31
 1105              	.LVL179:
 1106              	.L44:
 412:Src/register_interface.c ****             break;
 1107              		.loc 1 412 13 is_stmt 1 view .LVU301
 1108 046e 2946     		mov	r1, r5
 1109              	.LVL180:
 412:Src/register_interface.c ****             break;
 1110              		.loc 1 412 13 is_stmt 0 view .LVU302
 1111 0470 8C4B     		ldr	r3, .L179+8
 1112 0472 1868     		ldr	r0, [r3]
 1113              	.LVL181:
 412:Src/register_interface.c ****             break;
 1114              		.loc 1 412 13 view .LVU303
 1115 0474 FFF7FEFF 		bl	PID_SetKPDivisorPOW2
 1116              	.LVL182:
 413:Src/register_interface.c ****           }
 1117              		.loc 1 413 13 is_stmt 1 view .LVU304
 1118              	.LBE31:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1119              		.loc 1 161 11 is_stmt 0 view .LVU305
 1120 0478 0020     		movs	r0, #0
 1121              	.LBB32:
 413:Src/register_interface.c ****           }
 1122              		.loc 1 413 13 view .LVU306
 1123 047a BEE6     		b	.L31
 1124              	.LVL183:
 1125              	.L58:
ARM GAS  /tmp/ccRth84L.s 			page 49


 424:Src/register_interface.c ****             break;
 1126              		.loc 1 424 13 is_stmt 1 view .LVU307
 1127 047c 2946     		mov	r1, r5
 1128              	.LVL184:
 424:Src/register_interface.c ****             break;
 1129              		.loc 1 424 13 is_stmt 0 view .LVU308
 1130 047e 894B     		ldr	r3, .L179+8
 1131 0480 1868     		ldr	r0, [r3]
 1132              	.LVL185:
 424:Src/register_interface.c ****             break;
 1133              		.loc 1 424 13 view .LVU309
 1134 0482 FFF7FEFF 		bl	PID_SetKDDivisorPOW2
 1135              	.LVL186:
 425:Src/register_interface.c ****           }
 1136              		.loc 1 425 13 is_stmt 1 view .LVU310
 1137              	.LBE32:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1138              		.loc 1 161 11 is_stmt 0 view .LVU311
 1139 0486 0020     		movs	r0, #0
 1140              	.LBB33:
 425:Src/register_interface.c ****           }
 1141              		.loc 1 425 13 view .LVU312
 1142 0488 B7E6     		b	.L31
 1143              	.LVL187:
 1144              	.L56:
 436:Src/register_interface.c ****             break;
 1145              		.loc 1 436 13 is_stmt 1 view .LVU313
 1146 048a 2946     		mov	r1, r5
 1147              	.LVL188:
 436:Src/register_interface.c ****             break;
 1148              		.loc 1 436 13 is_stmt 0 view .LVU314
 1149 048c 834B     		ldr	r3, .L179
 1150 048e 1868     		ldr	r0, [r3]
 1151              	.LVL189:
 436:Src/register_interface.c ****             break;
 1152              		.loc 1 436 13 view .LVU315
 1153 0490 FFF7FEFF 		bl	PID_SetKIDivisorPOW2
 1154              	.LVL190:
 437:Src/register_interface.c ****           }
 1155              		.loc 1 437 13 is_stmt 1 view .LVU316
 1156              	.LBE33:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1157              		.loc 1 161 11 is_stmt 0 view .LVU317
 1158 0494 0020     		movs	r0, #0
 1159              	.LBB34:
 437:Src/register_interface.c ****           }
 1160              		.loc 1 437 13 view .LVU318
 1161 0496 B0E6     		b	.L31
 1162              	.LVL191:
 1163              	.L61:
 447:Src/register_interface.c ****             break;
 1164              		.loc 1 447 13 is_stmt 1 view .LVU319
 1165 0498 2946     		mov	r1, r5
 1166              	.LVL192:
 447:Src/register_interface.c ****             break;
 1167              		.loc 1 447 13 is_stmt 0 view .LVU320
 1168 049a 8548     		ldr	r0, .L179+20
ARM GAS  /tmp/ccRth84L.s 			page 50


 1169              	.LVL193:
 447:Src/register_interface.c ****             break;
 1170              		.loc 1 447 13 view .LVU321
 1171 049c FFF7FEFF 		bl	PID_SetKIDivisorPOW2
 1172              	.LVL194:
 448:Src/register_interface.c ****           }
 1173              		.loc 1 448 13 is_stmt 1 view .LVU322
 1174              	.LBE34:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1175              		.loc 1 161 11 is_stmt 0 view .LVU323
 1176 04a0 0020     		movs	r0, #0
 1177              	.LBB35:
 448:Src/register_interface.c ****           }
 1178              		.loc 1 448 13 view .LVU324
 1179 04a2 AAE6     		b	.L31
 1180              	.LVL195:
 1181              	.L89:
 309:Src/register_interface.c ****             break;
 1182              		.loc 1 309 20 view .LVU325
 1183 04a4 0420     		movs	r0, #4
 1184              	.LVL196:
 309:Src/register_interface.c ****             break;
 1185              		.loc 1 309 20 view .LVU326
 1186 04a6 A8E6     		b	.L31
 1187              	.LVL197:
 1188              	.L91:
 297:Src/register_interface.c ****             break;
 1189              		.loc 1 297 20 view .LVU327
 1190 04a8 0420     		movs	r0, #4
 1191              	.LVL198:
 297:Src/register_interface.c ****             break;
 1192              		.loc 1 297 20 view .LVU328
 1193 04aa A6E6     		b	.L31
 1194              	.LVL199:
 1195              	.L93:
 459:Src/register_interface.c ****             break;
 1196              		.loc 1 459 20 view .LVU329
 1197 04ac 0520     		movs	r0, #5
 1198              	.LVL200:
 459:Src/register_interface.c ****             break;
 1199              		.loc 1 459 20 view .LVU330
 1200 04ae A4E6     		b	.L31
 1201              	.LVL201:
 1202              	.L95:
 309:Src/register_interface.c ****             break;
 1203              		.loc 1 309 20 view .LVU331
 1204 04b0 0420     		movs	r0, #4
 1205              	.LVL202:
 309:Src/register_interface.c ****             break;
 1206              		.loc 1 309 20 view .LVU332
 1207 04b2 A2E6     		b	.L31
 1208              	.LVL203:
 1209              	.L96:
 309:Src/register_interface.c ****             break;
 1210              		.loc 1 309 20 view .LVU333
 1211 04b4 0420     		movs	r0, #4
 1212              	.LVL204:
ARM GAS  /tmp/ccRth84L.s 			page 51


 309:Src/register_interface.c ****             break;
 1213              		.loc 1 309 20 view .LVU334
 1214 04b6 A0E6     		b	.L31
 1215              	.LVL205:
 1216              	.L97:
 459:Src/register_interface.c ****             break;
 1217              		.loc 1 459 20 view .LVU335
 1218 04b8 0520     		movs	r0, #5
 1219              	.LVL206:
 459:Src/register_interface.c ****             break;
 1220              		.loc 1 459 20 view .LVU336
 1221 04ba 9EE6     		b	.L31
 1222              	.LVL207:
 1223              	.L98:
 309:Src/register_interface.c ****             break;
 1224              		.loc 1 309 20 view .LVU337
 1225 04bc 0420     		movs	r0, #4
 1226              	.LVL208:
 309:Src/register_interface.c ****             break;
 1227              		.loc 1 309 20 view .LVU338
 1228 04be 9CE6     		b	.L31
 1229              	.LVL209:
 1230              	.L99:
 459:Src/register_interface.c ****             break;
 1231              		.loc 1 459 20 view .LVU339
 1232 04c0 0520     		movs	r0, #5
 1233              	.LVL210:
 459:Src/register_interface.c ****             break;
 1234              		.loc 1 459 20 view .LVU340
 1235 04c2 9AE6     		b	.L31
 1236              	.LVL211:
 1237              	.L100:
 388:Src/register_interface.c ****             break;
 1238              		.loc 1 388 20 view .LVU341
 1239 04c4 0420     		movs	r0, #4
 1240              	.LVL212:
 388:Src/register_interface.c ****             break;
 1241              		.loc 1 388 20 view .LVU342
 1242 04c6 98E6     		b	.L31
 1243              	.LVL213:
 1244              	.L101:
 376:Src/register_interface.c ****             break;
 1245              		.loc 1 376 20 view .LVU343
 1246 04c8 0420     		movs	r0, #4
 1247              	.LVL214:
 376:Src/register_interface.c ****             break;
 1248              		.loc 1 376 20 view .LVU344
 1249 04ca 96E6     		b	.L31
 1250              	.LVL215:
 1251              	.L102:
 336:Src/register_interface.c ****             break;
 1252              		.loc 1 336 20 view .LVU345
 1253 04cc 0420     		movs	r0, #4
 1254              	.LVL216:
 336:Src/register_interface.c ****             break;
 1255              		.loc 1 336 20 view .LVU346
 1256 04ce 94E6     		b	.L31
ARM GAS  /tmp/ccRth84L.s 			page 52


 1257              	.LVL217:
 1258              	.L103:
 336:Src/register_interface.c ****             break;
 1259              		.loc 1 336 20 view .LVU347
 1260 04d0 0420     		movs	r0, #4
 1261              	.LVL218:
 336:Src/register_interface.c ****             break;
 1262              		.loc 1 336 20 view .LVU348
 1263 04d2 92E6     		b	.L31
 1264              	.LVL219:
 1265              	.L104:
 336:Src/register_interface.c ****             break;
 1266              		.loc 1 336 20 view .LVU349
 1267 04d4 0420     		movs	r0, #4
 1268              	.LVL220:
 336:Src/register_interface.c ****             break;
 1269              		.loc 1 336 20 view .LVU350
 1270 04d6 90E6     		b	.L31
 1271              	.LVL221:
 1272              	.L105:
 459:Src/register_interface.c ****             break;
 1273              		.loc 1 459 20 view .LVU351
 1274 04d8 0520     		movs	r0, #5
 1275              	.LVL222:
 459:Src/register_interface.c ****             break;
 1276              		.loc 1 459 20 view .LVU352
 1277 04da 8EE6     		b	.L31
 1278              	.LVL223:
 1279              	.L106:
 336:Src/register_interface.c ****             break;
 1280              		.loc 1 336 20 view .LVU353
 1281 04dc 0420     		movs	r0, #4
 1282              	.LVL224:
 336:Src/register_interface.c ****             break;
 1283              		.loc 1 336 20 view .LVU354
 1284 04de 8CE6     		b	.L31
 1285              	.LVL225:
 1286              	.L107:
 459:Src/register_interface.c ****             break;
 1287              		.loc 1 459 20 view .LVU355
 1288 04e0 0520     		movs	r0, #5
 1289              	.LVL226:
 459:Src/register_interface.c ****             break;
 1290              		.loc 1 459 20 view .LVU356
 1291 04e2 8AE6     		b	.L31
 1292              	.LVL227:
 1293              	.L108:
 376:Src/register_interface.c ****             break;
 1294              		.loc 1 376 20 view .LVU357
 1295 04e4 0420     		movs	r0, #4
 1296              	.LVL228:
 376:Src/register_interface.c ****             break;
 1297              		.loc 1 376 20 view .LVU358
 1298 04e6 88E6     		b	.L31
 1299              	.LVL229:
 1300              	.L109:
 376:Src/register_interface.c ****             break;
ARM GAS  /tmp/ccRth84L.s 			page 53


 1301              		.loc 1 376 20 view .LVU359
 1302 04e8 0420     		movs	r0, #4
 1303              	.LVL230:
 376:Src/register_interface.c ****             break;
 1304              		.loc 1 376 20 view .LVU360
 1305 04ea 86E6     		b	.L31
 1306              	.LVL231:
 1307              	.L110:
 459:Src/register_interface.c ****             break;
 1308              		.loc 1 459 20 view .LVU361
 1309 04ec 0520     		movs	r0, #5
 1310              	.LVL232:
 459:Src/register_interface.c ****             break;
 1311              		.loc 1 459 20 view .LVU362
 1312 04ee 84E6     		b	.L31
 1313              	.LVL233:
 1314              	.L111:
 459:Src/register_interface.c ****             break;
 1315              		.loc 1 459 20 view .LVU363
 1316 04f0 0520     		movs	r0, #5
 1317              	.LVL234:
 459:Src/register_interface.c ****             break;
 1318              		.loc 1 459 20 view .LVU364
 1319 04f2 82E6     		b	.L31
 1320              	.LVL235:
 1321              	.L112:
 459:Src/register_interface.c ****             break;
 1322              		.loc 1 459 20 view .LVU365
 1323 04f4 0020     		movs	r0, #0
 1324              	.LVL236:
 459:Src/register_interface.c ****             break;
 1325              		.loc 1 459 20 view .LVU366
 1326 04f6 80E6     		b	.L31
 1327              	.LVL237:
 1328              	.L113:
 376:Src/register_interface.c ****             break;
 1329              		.loc 1 376 20 view .LVU367
 1330 04f8 0420     		movs	r0, #4
 1331              	.LVL238:
 376:Src/register_interface.c ****             break;
 1332              		.loc 1 376 20 view .LVU368
 1333 04fa 7EE6     		b	.L31
 1334              	.LVL239:
 1335              	.L114:
 459:Src/register_interface.c ****             break;
 1336              		.loc 1 459 20 view .LVU369
 1337 04fc 0520     		movs	r0, #5
 1338              	.LVL240:
 459:Src/register_interface.c ****             break;
 1339              		.loc 1 459 20 view .LVU370
 1340 04fe 7CE6     		b	.L31
 1341              	.LVL241:
 1342              	.L115:
 388:Src/register_interface.c ****             break;
 1343              		.loc 1 388 20 view .LVU371
 1344 0500 0420     		movs	r0, #4
 1345              	.LVL242:
ARM GAS  /tmp/ccRth84L.s 			page 54


 388:Src/register_interface.c ****             break;
 1346              		.loc 1 388 20 view .LVU372
 1347 0502 7AE6     		b	.L31
 1348              	.LVL243:
 1349              	.L116:
 459:Src/register_interface.c ****             break;
 1350              		.loc 1 459 20 view .LVU373
 1351 0504 0520     		movs	r0, #5
 1352              	.LVL244:
 459:Src/register_interface.c ****             break;
 1353              		.loc 1 459 20 view .LVU374
 1354 0506 78E6     		b	.L31
 1355              	.LVL245:
 1356              	.L117:
 388:Src/register_interface.c ****             break;
 1357              		.loc 1 388 20 view .LVU375
 1358 0508 0420     		movs	r0, #4
 1359              	.LVL246:
 388:Src/register_interface.c ****             break;
 1360              		.loc 1 388 20 view .LVU376
 1361 050a 76E6     		b	.L31
 1362              	.LVL247:
 1363              	.L118:
 459:Src/register_interface.c ****             break;
 1364              		.loc 1 459 20 view .LVU377
 1365 050c 0520     		movs	r0, #5
 1366              	.LVL248:
 459:Src/register_interface.c ****             break;
 1367              		.loc 1 459 20 view .LVU378
 1368 050e 74E6     		b	.L31
 1369              	.LVL249:
 1370              	.L13:
 459:Src/register_interface.c ****             break;
 1371              		.loc 1 459 20 view .LVU379
 1372              	.LBE35:
 1373              	.LBB36:
 469:Src/register_interface.c **** 
 1374              		.loc 1 469 9 is_stmt 1 view .LVU380
 469:Src/register_interface.c **** 
 1375              		.loc 1 469 18 is_stmt 0 view .LVU381
 1376 0510 0B68     		ldr	r3, [r1]
 1377              	.LVL250:
 471:Src/register_interface.c ****         {
 1378              		.loc 1 471 9 is_stmt 1 view .LVU382
 1379 0512 B4F5EC7F 		cmp	r4, #472
 1380 0516 2DD0     		beq	.L65
 1381 0518 0AD9     		bls	.L167
 1382 051a B4F5067F 		cmp	r4, #536
 1383 051e 2ED0     		beq	.L70
 1384 0520 B4F5167F 		cmp	r4, #600
 1385 0524 17D1     		bne	.L168
 506:Src/register_interface.c ****             break;
 1386              		.loc 1 506 13 view .LVU383
 506:Src/register_interface.c ****             break;
 1387              		.loc 1 506 16 is_stmt 0 view .LVU384
 1388 0526 634A     		ldr	r2, .L179+24
 1389 0528 1268     		ldr	r2, [r2]
ARM GAS  /tmp/ccRth84L.s 			page 55


 506:Src/register_interface.c ****             break;
 1390              		.loc 1 506 39 view .LVU385
 1391 052a 5361     		str	r3, [r2, #20]
 507:Src/register_interface.c ****           }
 1392              		.loc 1 507 13 is_stmt 1 view .LVU386
 1393              	.LBE36:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1394              		.loc 1 161 11 is_stmt 0 view .LVU387
 1395 052c 0020     		movs	r0, #0
 1396              	.LVL251:
 1397              	.LBB37:
 507:Src/register_interface.c ****           }
 1398              		.loc 1 507 13 view .LVU388
 1399 052e 0EE0     		b	.L69
 1400              	.LVL252:
 1401              	.L167:
 507:Src/register_interface.c ****           }
 1402              		.loc 1 507 13 view .LVU389
 1403 0530 982C     		cmp	r4, #152
 1404 0532 12D0     		beq	.L67
 1405 0534 06D9     		bls	.L169
 1406 0536 D82C     		cmp	r4, #216
 1407 0538 2AD0     		beq	.L121
 1408 053a B4F58C7F 		cmp	r4, #280
 1409 053e 29D1     		bne	.L122
 1410 0540 0420     		movs	r0, #4
 1411              	.LVL253:
 507:Src/register_interface.c ****           }
 1412              		.loc 1 507 13 view .LVU390
 1413 0542 04E0     		b	.L69
 1414              	.LVL254:
 1415              	.L169:
 507:Src/register_interface.c ****           }
 1416              		.loc 1 507 13 view .LVU391
 1417 0544 182C     		cmp	r4, #24
 1418 0546 1FD0     		beq	.L119
 1419 0548 582C     		cmp	r4, #88
 1420 054a 1FD1     		bne	.L120
 1421 054c 0420     		movs	r0, #4
 1422              	.LVL255:
 1423              	.L69:
 516:Src/register_interface.c ****         break;
 1424              		.loc 1 516 9 is_stmt 1 view .LVU392
 516:Src/register_interface.c ****         break;
 1425              		.loc 1 516 15 is_stmt 0 view .LVU393
 1426 054e 0423     		movs	r3, #4
 1427 0550 3380     		strh	r3, [r6]	@ movhi
 517:Src/register_interface.c ****       }
 1428              		.loc 1 517 9 is_stmt 1 view .LVU394
 1429              	.LVL256:
 1430              	.L21:
 517:Src/register_interface.c ****       }
 1431              		.loc 1 517 9 is_stmt 0 view .LVU395
 1432              	.LBE37:
 655:Src/register_interface.c **** }
 1433              		.loc 1 655 3 is_stmt 1 view .LVU396
 656:Src/register_interface.c **** 
ARM GAS  /tmp/ccRth84L.s 			page 56


 1434              		.loc 1 656 1 is_stmt 0 view .LVU397
 1435 0552 04B0     		add	sp, sp, #16
 1436              		.cfi_remember_state
 1437              		.cfi_def_cfa_offset 16
 1438              		@ sp needed
 1439 0554 70BD     		pop	{r4, r5, r6, pc}
 1440              	.LVL257:
 1441              	.L168:
 1442              		.cfi_restore_state
 1443              	.LBB38:
 512:Src/register_interface.c ****             break;
 1444              		.loc 1 512 20 view .LVU398
 1445 0556 0520     		movs	r0, #5
 1446              	.LVL258:
 512:Src/register_interface.c ****             break;
 1447              		.loc 1 512 20 view .LVU399
 1448 0558 F9E7     		b	.L69
 1449              	.LVL259:
 1450              	.L67:
 483:Src/register_interface.c ****             break;
 1451              		.loc 1 483 13 is_stmt 1 view .LVU400
 483:Src/register_interface.c ****             break;
 1452              		.loc 1 483 40 is_stmt 0 view .LVU401
 1453 055a 1BB2     		sxth	r3, r3
 1454              	.LVL260:
 483:Src/register_interface.c ****             break;
 1455              		.loc 1 483 13 view .LVU402
 1456 055c 5649     		ldr	r1, .L179+28
 1457              	.LVL261:
 483:Src/register_interface.c ****             break;
 1458              		.loc 1 483 13 view .LVU403
 1459 055e 81FB0321 		smull	r2, r1, r1, r3
 1460 0562 A1EBE371 		sub	r1, r1, r3, asr #31
 1461 0566 0022     		movs	r2, #0
 1462 0568 09B2     		sxth	r1, r1
 1463 056a 4F48     		ldr	r0, .L179+12
 1464              	.LVL262:
 483:Src/register_interface.c ****             break;
 1465              		.loc 1 483 13 view .LVU404
 1466 056c FFF7FEFF 		bl	MCI_ExecSpeedRamp
 1467              	.LVL263:
 484:Src/register_interface.c ****           }
 1468              		.loc 1 484 13 is_stmt 1 view .LVU405
 1469              	.LBE38:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1470              		.loc 1 161 11 is_stmt 0 view .LVU406
 1471 0570 0020     		movs	r0, #0
 1472              	.LBB39:
 484:Src/register_interface.c ****           }
 1473              		.loc 1 484 13 view .LVU407
 1474 0572 ECE7     		b	.L69
 1475              	.LVL264:
 1476              	.L65:
 494:Src/register_interface.c ****             break;
 1477              		.loc 1 494 13 is_stmt 1 view .LVU408
 494:Src/register_interface.c ****             break;
 1478              		.loc 1 494 16 is_stmt 0 view .LVU409
ARM GAS  /tmp/ccRth84L.s 			page 57


 1479 0574 4F4A     		ldr	r2, .L179+24
 1480 0576 1268     		ldr	r2, [r2]
 494:Src/register_interface.c ****             break;
 1481              		.loc 1 494 40 view .LVU410
 1482 0578 1361     		str	r3, [r2, #16]
 495:Src/register_interface.c ****           }
 1483              		.loc 1 495 13 is_stmt 1 view .LVU411
 1484              	.LBE39:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1485              		.loc 1 161 11 is_stmt 0 view .LVU412
 1486 057a 0020     		movs	r0, #0
 1487              	.LVL265:
 1488              	.LBB40:
 495:Src/register_interface.c ****           }
 1489              		.loc 1 495 13 view .LVU413
 1490 057c E7E7     		b	.L69
 1491              	.LVL266:
 1492              	.L70:
 500:Src/register_interface.c ****             break;
 1493              		.loc 1 500 13 is_stmt 1 view .LVU414
 500:Src/register_interface.c ****             break;
 1494              		.loc 1 500 16 is_stmt 0 view .LVU415
 1495 057e 4D4A     		ldr	r2, .L179+24
 1496 0580 1268     		ldr	r2, [r2]
 500:Src/register_interface.c ****             break;
 1497              		.loc 1 500 40 view .LVU416
 1498 0582 D360     		str	r3, [r2, #12]
 501:Src/register_interface.c ****           }
 1499              		.loc 1 501 13 is_stmt 1 view .LVU417
 1500              	.LBE40:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1501              		.loc 1 161 11 is_stmt 0 view .LVU418
 1502 0584 0020     		movs	r0, #0
 1503              	.LVL267:
 1504              	.LBB41:
 501:Src/register_interface.c ****           }
 1505              		.loc 1 501 13 view .LVU419
 1506 0586 E2E7     		b	.L69
 1507              	.LVL268:
 1508              	.L119:
 501:Src/register_interface.c ****           }
 1509              		.loc 1 501 13 view .LVU420
 1510 0588 0420     		movs	r0, #4
 1511              	.LVL269:
 501:Src/register_interface.c ****           }
 1512              		.loc 1 501 13 view .LVU421
 1513 058a E0E7     		b	.L69
 1514              	.LVL270:
 1515              	.L120:
 512:Src/register_interface.c ****             break;
 1516              		.loc 1 512 20 view .LVU422
 1517 058c 0520     		movs	r0, #5
 1518              	.LVL271:
 512:Src/register_interface.c ****             break;
 1519              		.loc 1 512 20 view .LVU423
 1520 058e DEE7     		b	.L69
 1521              	.LVL272:
ARM GAS  /tmp/ccRth84L.s 			page 58


 1522              	.L121:
 512:Src/register_interface.c ****             break;
 1523              		.loc 1 512 20 view .LVU424
 1524 0590 0420     		movs	r0, #4
 1525              	.LVL273:
 512:Src/register_interface.c ****             break;
 1526              		.loc 1 512 20 view .LVU425
 1527 0592 DCE7     		b	.L69
 1528              	.LVL274:
 1529              	.L122:
 512:Src/register_interface.c ****             break;
 1530              		.loc 1 512 20 view .LVU426
 1531 0594 0520     		movs	r0, #5
 1532              	.LVL275:
 512:Src/register_interface.c ****             break;
 1533              		.loc 1 512 20 view .LVU427
 1534 0596 DAE7     		b	.L69
 1535              	.LVL276:
 1536              	.L12:
 512:Src/register_interface.c ****             break;
 1537              		.loc 1 512 20 view .LVU428
 1538              	.LBE41:
 1539              	.LBB42:
 521:Src/register_interface.c ****         char_t *dummy = (char_t *)data ;
 1540              		.loc 1 521 9 is_stmt 1 view .LVU429
 522:Src/register_interface.c ****         retVal = MCP_ERROR_RO_REG;
 1541              		.loc 1 522 9 view .LVU430
 523:Src/register_interface.c ****         /* Used to compute String length stored in RXBUFF even if Reg does not exist*/
 1542              		.loc 1 523 9 view .LVU431
 526:Src/register_interface.c ****         break;
 1543              		.loc 1 526 9 view .LVU432
 526:Src/register_interface.c ****         break;
 1544              		.loc 1 526 15 is_stmt 0 view .LVU433
 1545 0598 3246     		mov	r2, r6
 1546 059a 0846     		mov	r0, r1
 1547              	.LVL277:
 526:Src/register_interface.c ****         break;
 1548              		.loc 1 526 15 view .LVU434
 1549 059c FFF7FEFF 		bl	RI_MovString
 1550              	.LVL278:
 527:Src/register_interface.c ****       }
 1551              		.loc 1 527 9 is_stmt 1 view .LVU435
 523:Src/register_interface.c ****         /* Used to compute String length stored in RXBUFF even if Reg does not exist*/
 1552              		.loc 1 523 16 is_stmt 0 view .LVU436
 1553 05a0 0420     		movs	r0, #4
 527:Src/register_interface.c ****       }
 1554              		.loc 1 527 9 view .LVU437
 1555 05a2 D6E7     		b	.L21
 1556              	.LVL279:
 1557              	.L10:
 527:Src/register_interface.c ****       }
 1558              		.loc 1 527 9 view .LVU438
 1559              	.LBE42:
 1560              	.LBB43:
 532:Src/register_interface.c ****         /* The size consumed by the structure is the structure size + 2 bytes used to store the siz
 1561              		.loc 1 532 9 is_stmt 1 view .LVU439
 532:Src/register_interface.c ****         /* The size consumed by the structure is the structure size + 2 bytes used to store the siz
ARM GAS  /tmp/ccRth84L.s 			page 59


 1562              		.loc 1 532 18 is_stmt 0 view .LVU440
 1563 05a4 0D46     		mov	r5, r1
 1564              	.LVL280:
 532:Src/register_interface.c ****         /* The size consumed by the structure is the structure size + 2 bytes used to store the siz
 1565              		.loc 1 532 18 view .LVU441
 1566 05a6 35F8020B 		ldrh	r0, [r5], #2
 1567              	.LVL281:
 534:Src/register_interface.c ****         uint8_t *rawData = data; /* rawData points to the first data (after size extraction) */
 1568              		.loc 1 534 9 is_stmt 1 view .LVU442
 534:Src/register_interface.c ****         uint8_t *rawData = data; /* rawData points to the first data (after size extraction) */
 1569              		.loc 1 534 25 is_stmt 0 view .LVU443
 1570 05aa 821C     		adds	r2, r0, #2
 1571 05ac 92B2     		uxth	r2, r2
 534:Src/register_interface.c ****         uint8_t *rawData = data; /* rawData points to the first data (after size extraction) */
 1572              		.loc 1 534 15 view .LVU444
 1573 05ae 3280     		strh	r2, [r6]	@ movhi
 535:Src/register_interface.c ****         rawData++;
 1574              		.loc 1 535 9 is_stmt 1 view .LVU445
 1575              	.LVL282:
 536:Src/register_interface.c ****         rawData++;
 1576              		.loc 1 536 9 view .LVU446
 537:Src/register_interface.c **** 
 1577              		.loc 1 537 9 view .LVU447
 539:Src/register_interface.c ****         { /* The decoded size of the raw structure can not match with transmitted buffer, error in 
 1578              		.loc 1 539 9 view .LVU448
 539:Src/register_interface.c ****         { /* The decoded size of the raw structure can not match with transmitted buffer, error in 
 1579              		.loc 1 539 12 is_stmt 0 view .LVU449
 1580 05b0 9A42     		cmp	r2, r3
 1581 05b2 17DC     		bgt	.L170
 546:Src/register_interface.c ****           {
 1582              		.loc 1 546 11 is_stmt 1 view .LVU450
 1583 05b4 B4F55A7F 		cmp	r4, #872
 1584 05b8 00F0AB80 		beq	.L73
 1585 05bc 2FD8     		bhi	.L74
 1586 05be B4F5F47F 		cmp	r4, #488
 1587 05c2 7DD0     		beq	.L75
 1588 05c4 12D9     		bls	.L171
 1589 05c6 B4F50A7F 		cmp	r4, #552
 1590 05ca 26D1     		bne	.L172
 1591              	.LBB44:
 597:Src/register_interface.c ****               RevUpCtrl_PhaseParams_t revUpPhase;
 1592              		.loc 1 597 15 view .LVU451
 598:Src/register_interface.c ****               uint8_t i;
 1593              		.loc 1 598 15 view .LVU452
 599:Src/register_interface.c ****               uint8_t nbrOfPhase = (((uint8_t)rawSize) / 8U);
 1594              		.loc 1 599 15 view .LVU453
 600:Src/register_interface.c **** 
 1595              		.loc 1 600 15 view .LVU454
 600:Src/register_interface.c **** 
 1596              		.loc 1 600 38 is_stmt 0 view .LVU455
 1597 05cc C3B2     		uxtb	r3, r0
 1598              	.LVL283:
 600:Src/register_interface.c **** 
 1599              		.loc 1 600 23 view .LVU456
 1600 05ce C0F3C406 		ubfx	r6, r0, #3, #5
 1601              	.LVL284:
 602:Src/register_interface.c ****               {
ARM GAS  /tmp/ccRth84L.s 			page 60


 1602              		.loc 1 602 15 is_stmt 1 view .LVU457
 602:Src/register_interface.c ****               {
 1603              		.loc 1 602 18 is_stmt 0 view .LVU458
 1604 05d2 10F0070F 		tst	r0, #7
 1605 05d6 40F09880 		bne	.L128
 602:Src/register_interface.c ****               {
 1606              		.loc 1 602 46 discriminator 1 view .LVU459
 1607 05da 2F2B     		cmp	r3, #47
 1608 05dc 00F29780 		bhi	.L129
 608:Src/register_interface.c ****                 {
 1609              		.loc 1 608 24 view .LVU460
 1610 05e0 0024     		movs	r4, #0
 1611              	.LVL285:
 608:Src/register_interface.c ****                 {
 1612              		.loc 1 608 24 view .LVU461
 1613 05e2 8EE0     		b	.L84
 1614              	.LVL286:
 1615              	.L170:
 608:Src/register_interface.c ****                 {
 1616              		.loc 1 608 24 view .LVU462
 1617              	.LBE44:
 541:Src/register_interface.c ****           retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
 1618              		.loc 1 541 11 is_stmt 1 view .LVU463
 541:Src/register_interface.c ****           retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
 1619              		.loc 1 541 17 is_stmt 0 view .LVU464
 1620 05e4 0023     		movs	r3, #0
 1621              	.LVL287:
 541:Src/register_interface.c ****           retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
 1622              		.loc 1 541 17 view .LVU465
 1623 05e6 3380     		strh	r3, [r6]	@ movhi
 542:Src/register_interface.c ****         }
 1624              		.loc 1 542 11 is_stmt 1 view .LVU466
 1625              	.LVL288:
 542:Src/register_interface.c ****         }
 1626              		.loc 1 542 18 is_stmt 0 view .LVU467
 1627 05e8 0A20     		movs	r0, #10
 1628              	.LVL289:
 542:Src/register_interface.c ****         }
 1629              		.loc 1 542 18 view .LVU468
 1630 05ea B2E7     		b	.L21
 1631              	.LVL290:
 1632              	.L171:
 542:Src/register_interface.c ****         }
 1633              		.loc 1 542 18 view .LVU469
 1634 05ec B4F5D47F 		cmp	r4, #424
 1635 05f0 2FD0     		beq	.L77
 1636 05f2 01D9     		bls	.L173
 637:Src/register_interface.c ****               break;
 1637              		.loc 1 637 22 view .LVU470
 1638 05f4 0520     		movs	r0, #5
 1639              	.LVL291:
 637:Src/register_interface.c ****               break;
 1640              		.loc 1 637 22 view .LVU471
 1641 05f6 ACE7     		b	.L21
 1642              	.LVL292:
 1643              	.L173:
 637:Src/register_interface.c ****               break;
ARM GAS  /tmp/ccRth84L.s 			page 61


 1644              		.loc 1 637 22 view .LVU472
 1645 05f8 A82C     		cmp	r4, #168
 1646 05fa 00F09B80 		beq	.L124
 1647 05fe 04D9     		bls	.L174
 1648 0600 E82C     		cmp	r4, #232
 1649 0602 40F09D80 		bne	.L127
 1650 0606 0420     		movs	r0, #4
 1651              	.LVL293:
 637:Src/register_interface.c ****               break;
 1652              		.loc 1 637 22 view .LVU473
 1653 0608 A3E7     		b	.L21
 1654              	.LVL294:
 1655              	.L174:
 637:Src/register_interface.c ****               break;
 1656              		.loc 1 637 22 view .LVU474
 1657 060a 282C     		cmp	r4, #40
 1658 060c 00F09480 		beq	.L125
 1659 0610 682C     		cmp	r4, #104
 1660 0612 40F09380 		bne	.L126
 1661 0616 0420     		movs	r0, #4
 1662              	.LVL295:
 637:Src/register_interface.c ****               break;
 1663              		.loc 1 637 22 view .LVU475
 1664 0618 9BE7     		b	.L21
 1665              	.LVL296:
 1666              	.L172:
 637:Src/register_interface.c ****               break;
 1667              		.loc 1 637 22 view .LVU476
 1668 061a 0520     		movs	r0, #5
 1669              	.LVL297:
 637:Src/register_interface.c ****               break;
 1670              		.loc 1 637 22 view .LVU477
 1671 061c 99E7     		b	.L21
 1672              	.LVL298:
 1673              	.L74:
 637:Src/register_interface.c ****               break;
 1674              		.loc 1 637 22 view .LVU478
 1675 061e B4F5BD6F 		cmp	r4, #1512
 1676 0622 24D0     		beq	.L80
 1677 0624 B4F5C56F 		cmp	r4, #1576
 1678 0628 09D1     		bne	.L175
 1679              	.LBB45:
 578:Src/register_interface.c ****               int16_t ampTorque = *(uint16_t *)&rawData[4]; // cstat !MISRAC2012-Rule-11.3
 1680              		.loc 1 578 15 is_stmt 1 view .LVU479
 1681              	.LVL299:
 579:Src/register_interface.c ****               int16_t phase = *(uint16_t *)&rawData[6];  // cstat !MISRAC2012-Rule-11.3
 1682              		.loc 1 579 15 view .LVU480
 580:Src/register_interface.c ****               MCI_ExecTorqueSin(pMCIN, meanTorque, ampTorque, phase);
 1683              		.loc 1 580 15 view .LVU481
 581:Src/register_interface.c ****               break;
 1684              		.loc 1 581 15 view .LVU482
 1685 062a B1F90830 		ldrsh	r3, [r1, #8]
 1686              	.LVL300:
 581:Src/register_interface.c ****               break;
 1687              		.loc 1 581 15 is_stmt 0 view .LVU483
 1688 062e CA88     		ldrh	r2, [r1, #6]
 1689 0630 B1F90210 		ldrsh	r1, [r1, #2]
ARM GAS  /tmp/ccRth84L.s 			page 62


 1690              	.LVL301:
 581:Src/register_interface.c ****               break;
 1691              		.loc 1 581 15 view .LVU484
 1692 0634 1C48     		ldr	r0, .L179+12
 1693              	.LVL302:
 581:Src/register_interface.c ****               break;
 1694              		.loc 1 581 15 view .LVU485
 1695 0636 FFF7FEFF 		bl	MCI_ExecTorqueSin
 1696              	.LVL303:
 582:Src/register_interface.c ****             }
 1697              		.loc 1 582 15 is_stmt 1 view .LVU486
 1698              	.LBE45:
 1699              	.LBE43:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1700              		.loc 1 161 11 is_stmt 0 view .LVU487
 1701 063a 0020     		movs	r0, #0
 1702              	.LBB56:
 1703              	.LBB46:
 582:Src/register_interface.c ****             }
 1704              		.loc 1 582 15 view .LVU488
 1705 063c 89E7     		b	.L21
 1706              	.LVL304:
 1707              	.L175:
 582:Src/register_interface.c ****             }
 1708              		.loc 1 582 15 view .LVU489
 1709              	.LBE46:
 1710 063e B4F5A56F 		cmp	r4, #1320
 1711 0642 04D1     		bne	.L176
 622:Src/register_interface.c ****               break;
 1712              		.loc 1 622 15 is_stmt 1 view .LVU490
 622:Src/register_interface.c ****               break;
 1713              		.loc 1 622 25 is_stmt 0 view .LVU491
 1714 0644 2946     		mov	r1, r5
 1715              	.LVL305:
 622:Src/register_interface.c ****               break;
 1716              		.loc 1 622 25 view .LVU492
 1717 0646 1D48     		ldr	r0, .L179+32
 1718              	.LVL306:
 622:Src/register_interface.c ****               break;
 1719              		.loc 1 622 25 view .LVU493
 1720 0648 FFF7FEFF 		bl	MCPA_cfgLog
 1721              	.LVL307:
 623:Src/register_interface.c ****             }
 1722              		.loc 1 623 15 is_stmt 1 view .LVU494
 1723 064c 81E7     		b	.L21
 1724              	.LVL308:
 1725              	.L176:
 637:Src/register_interface.c ****               break;
 1726              		.loc 1 637 22 is_stmt 0 view .LVU495
 1727 064e 0520     		movs	r0, #5
 1728              	.LVL309:
 637:Src/register_interface.c ****               break;
 1729              		.loc 1 637 22 view .LVU496
 1730 0650 7FE7     		b	.L21
 1731              	.LVL310:
 1732              	.L77:
 1733              	.LBB47:
ARM GAS  /tmp/ccRth84L.s 			page 63


 558:Src/register_interface.c ****               uint16_t duration;
 1734              		.loc 1 558 15 is_stmt 1 view .LVU497
 559:Src/register_interface.c **** 
 1735              		.loc 1 559 15 view .LVU498
 561:Src/register_interface.c ****               duration = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 1736              		.loc 1 561 15 view .LVU499
 561:Src/register_interface.c ****               duration = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 1737              		.loc 1 561 19 is_stmt 0 view .LVU500
 1738 0652 D1F80220 		ldr	r2, [r1, #2]
 1739              	.LVL311:
 562:Src/register_interface.c ****               MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 1740              		.loc 1 562 15 is_stmt 1 view .LVU501
 563:Src/register_interface.c ****               break;
 1741              		.loc 1 563 15 view .LVU502
 563:Src/register_interface.c ****               break;
 1742              		.loc 1 563 69 is_stmt 0 view .LVU503
 1743 0656 184B     		ldr	r3, .L179+28
 1744              	.LVL312:
 563:Src/register_interface.c ****               break;
 1745              		.loc 1 563 69 view .LVU504
 1746 0658 83FB0203 		smull	r0, r3, r3, r2
 1747              	.LVL313:
 563:Src/register_interface.c ****               break;
 1748              		.loc 1 563 69 view .LVU505
 1749 065c A3EBE273 		sub	r3, r3, r2, asr #31
 563:Src/register_interface.c ****               break;
 1750              		.loc 1 563 15 view .LVU506
 1751 0660 CA88     		ldrh	r2, [r1, #6]
 1752              	.LVL314:
 563:Src/register_interface.c ****               break;
 1753              		.loc 1 563 15 view .LVU507
 1754 0662 19B2     		sxth	r1, r3
 1755              	.LVL315:
 563:Src/register_interface.c ****               break;
 1756              		.loc 1 563 15 view .LVU508
 1757 0664 1048     		ldr	r0, .L179+12
 1758 0666 FFF7FEFF 		bl	MCI_ExecSpeedRamp
 1759              	.LVL316:
 564:Src/register_interface.c ****             }
 1760              		.loc 1 564 15 is_stmt 1 view .LVU509
 1761              	.LBE47:
 1762              	.LBE56:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1763              		.loc 1 161 11 is_stmt 0 view .LVU510
 1764 066a 0020     		movs	r0, #0
 1765              	.LBB57:
 1766              	.LBB48:
 564:Src/register_interface.c ****             }
 1767              		.loc 1 564 15 view .LVU511
 1768 066c 71E7     		b	.L21
 1769              	.LVL317:
 1770              	.L80:
 564:Src/register_interface.c ****             }
 1771              		.loc 1 564 15 view .LVU512
 1772              	.LBE48:
 1773              	.LBB49:
 568:Src/register_interface.c ****               int16_t amprpm = *(uint16_t *)&rawData[4]; // cstat !MISRAC2012-Rule-11.3
ARM GAS  /tmp/ccRth84L.s 			page 64


 1774              		.loc 1 568 15 is_stmt 1 view .LVU513
 568:Src/register_interface.c ****               int16_t amprpm = *(uint16_t *)&rawData[4]; // cstat !MISRAC2012-Rule-11.3
 1775              		.loc 1 568 23 is_stmt 0 view .LVU514
 1776 066e D1F80240 		ldr	r4, [r1, #2]
 1777              	.LVL318:
 569:Src/register_interface.c ****               int16_t phase = *(uint16_t *)&rawData[6];  // cstat !MISRAC2012-Rule-11.3
 1778              		.loc 1 569 15 is_stmt 1 view .LVU515
 569:Src/register_interface.c ****               int16_t phase = *(uint16_t *)&rawData[6];  // cstat !MISRAC2012-Rule-11.3
 1779              		.loc 1 569 23 is_stmt 0 view .LVU516
 1780 0672 B1F90620 		ldrsh	r2, [r1, #6]
 1781              	.LVL319:
 570:Src/register_interface.c ****               int16_t meanfreq = (int16_t)((meanrpm * SPEED_UNIT) / U_RPM);
 1782              		.loc 1 570 15 is_stmt 1 view .LVU517
 571:Src/register_interface.c ****               int16_t ampfreq = (int16_t)((amprpm * SPEED_UNIT) / U_RPM);
 1783              		.loc 1 571 15 view .LVU518
 571:Src/register_interface.c ****               int16_t ampfreq = (int16_t)((amprpm * SPEED_UNIT) / U_RPM);
 1784              		.loc 1 571 67 is_stmt 0 view .LVU519
 1785 0676 104B     		ldr	r3, .L179+28
 1786              	.LVL320:
 571:Src/register_interface.c ****               int16_t ampfreq = (int16_t)((amprpm * SPEED_UNIT) / U_RPM);
 1787              		.loc 1 571 67 view .LVU520
 1788 0678 83FB0450 		smull	r5, r0, r3, r4
 1789              	.LVL321:
 571:Src/register_interface.c ****               int16_t ampfreq = (int16_t)((amprpm * SPEED_UNIT) / U_RPM);
 1790              		.loc 1 571 67 view .LVU521
 1791 067c A0EBE470 		sub	r0, r0, r4, asr #31
 1792              	.LVL322:
 572:Src/register_interface.c ****               MCI_ExecSpeedSin(pMCIN, meanfreq, ampfreq, phase);
 1793              		.loc 1 572 15 is_stmt 1 view .LVU522
 572:Src/register_interface.c ****               MCI_ExecSpeedSin(pMCIN, meanfreq, ampfreq, phase);
 1794              		.loc 1 572 65 is_stmt 0 view .LVU523
 1795 0680 83FB0243 		smull	r4, r3, r3, r2
 1796              	.LVL323:
 572:Src/register_interface.c ****               MCI_ExecSpeedSin(pMCIN, meanfreq, ampfreq, phase);
 1797              		.loc 1 572 65 view .LVU524
 1798 0684 A3EBE272 		sub	r2, r3, r2, asr #31
 1799              	.LVL324:
 573:Src/register_interface.c ****               break;
 1800              		.loc 1 573 15 is_stmt 1 view .LVU525
 1801 0688 B1F90830 		ldrsh	r3, [r1, #8]
 1802 068c 92B2     		uxth	r2, r2
 573:Src/register_interface.c ****               break;
 1803              		.loc 1 573 15 is_stmt 0 view .LVU526
 1804 068e 01B2     		sxth	r1, r0
 1805              	.LVL325:
 573:Src/register_interface.c ****               break;
 1806              		.loc 1 573 15 view .LVU527
 1807 0690 0548     		ldr	r0, .L179+12
 1808              	.LVL326:
 573:Src/register_interface.c ****               break;
 1809              		.loc 1 573 15 view .LVU528
 1810 0692 FFF7FEFF 		bl	MCI_ExecSpeedSin
 1811              	.LVL327:
 574:Src/register_interface.c ****             }
 1812              		.loc 1 574 15 is_stmt 1 view .LVU529
 1813              	.LBE49:
 1814              	.LBE57:
ARM GAS  /tmp/ccRth84L.s 			page 65


 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1815              		.loc 1 161 11 is_stmt 0 view .LVU530
 1816 0696 0020     		movs	r0, #0
 1817              	.LBB58:
 1818              	.LBB50:
 574:Src/register_interface.c ****             }
 1819              		.loc 1 574 15 view .LVU531
 1820 0698 5BE7     		b	.L21
 1821              	.L180:
 1822 069a 00BF     		.align	2
 1823              	.L179:
 1824 069c 00000000 		.word	pPIDIq
 1825 06a0 00000000 		.word	PIDSpeedHandle_M1
 1826 06a4 00000000 		.word	pPIDId
 1827 06a8 00000000 		.word	Mci
 1828 06ac 00000000 		.word	STO_PLL_M1
 1829 06b0 34000000 		.word	STO_PLL_M1+52
 1830 06b4 00000000 		.word	pFF
 1831 06b8 ABAAAA2A 		.word	715827883
 1832 06bc 00000000 		.word	MCPA_UART_A
 1833              	.LVL328:
 1834              	.L75:
 574:Src/register_interface.c ****             }
 1835              		.loc 1 574 15 view .LVU532
 1836              	.LBE50:
 1837              	.LBB51:
 586:Src/register_interface.c ****               uint16_t duration;
 1838              		.loc 1 586 15 is_stmt 1 view .LVU533
 587:Src/register_interface.c **** 
 1839              		.loc 1 587 15 view .LVU534
 589:Src/register_interface.c ****               duration = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 1840              		.loc 1 589 15 view .LVU535
 590:Src/register_interface.c ****               MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 1841              		.loc 1 590 15 view .LVU536
 591:Src/register_interface.c ****               break;
 1842              		.loc 1 591 15 view .LVU537
 1843 06c0 CA88     		ldrh	r2, [r1, #6]
 1844 06c2 B1F90210 		ldrsh	r1, [r1, #2]
 1845              	.LVL329:
 591:Src/register_interface.c ****               break;
 1846              		.loc 1 591 15 is_stmt 0 view .LVU538
 1847 06c6 1F48     		ldr	r0, .L181
 1848              	.LVL330:
 591:Src/register_interface.c ****               break;
 1849              		.loc 1 591 15 view .LVU539
 1850 06c8 FFF7FEFF 		bl	MCI_ExecTorqueRamp
 1851              	.LVL331:
 592:Src/register_interface.c ****             }
 1852              		.loc 1 592 15 is_stmt 1 view .LVU540
 1853              	.LBE51:
 1854              	.LBE58:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1855              		.loc 1 161 11 is_stmt 0 view .LVU541
 1856 06cc 0020     		movs	r0, #0
 1857              	.LBB59:
 1858              	.LBB52:
 592:Src/register_interface.c ****             }
ARM GAS  /tmp/ccRth84L.s 			page 66


 1859              		.loc 1 592 15 view .LVU542
 1860 06ce 40E7     		b	.L21
 1861              	.LVL332:
 1862              	.L85:
 592:Src/register_interface.c ****             }
 1863              		.loc 1 592 15 view .LVU543
 1864              	.LBE52:
 1865              	.LBB53:
 610:Src/register_interface.c ****                 revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_
 1866              		.loc 1 610 17 is_stmt 1 discriminator 3 view .LVU544
 610:Src/register_interface.c ****                 revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_
 1867              		.loc 1 610 47 is_stmt 0 discriminator 3 view .LVU545
 1868 06d0 E200     		lsls	r2, r4, #3
 1869              	.LVL333:
 611:Src/register_interface.c ****                 revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC20
 1870              		.loc 1 611 17 is_stmt 1 discriminator 3 view .LVU546
 611:Src/register_interface.c ****                 revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC20
 1871              		.loc 1 611 51 is_stmt 0 discriminator 3 view .LVU547
 1872 06d2 35F93410 		ldrsh	r1, [r5, r4, lsl #3]
 611:Src/register_interface.c ****                 revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC20
 1873              		.loc 1 611 90 discriminator 3 view .LVU548
 1874 06d6 1C4B     		ldr	r3, .L181+4
 1875 06d8 83FB0103 		smull	r0, r3, r3, r1
 1876 06dc A3EBE173 		sub	r3, r3, r1, asr #31
 611:Src/register_interface.c ****                 revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC20
 1877              		.loc 1 611 47 discriminator 3 view .LVU549
 1878 06e0 ADF80630 		strh	r3, [sp, #6]	@ movhi
 1879              	.LVL334:
 612:Src/register_interface.c ****                 revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC20
 1880              		.loc 1 612 17 is_stmt 1 discriminator 3 view .LVU550
 612:Src/register_interface.c ****                 revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC20
 1881              		.loc 1 612 69 is_stmt 0 discriminator 3 view .LVU551
 1882 06e4 131D     		adds	r3, r2, #4
 612:Src/register_interface.c ****                 revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC20
 1883              		.loc 1 612 43 discriminator 3 view .LVU552
 1884 06e6 EB5E     		ldrsh	r3, [r5, r3]
 612:Src/register_interface.c ****                 revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC20
 1885              		.loc 1 612 41 discriminator 3 view .LVU553
 1886 06e8 ADF80830 		strh	r3, [sp, #8]	@ movhi
 613:Src/register_interface.c ****                 (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 1887              		.loc 1 613 17 is_stmt 1 discriminator 3 view .LVU554
 613:Src/register_interface.c ****                 (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 1888              		.loc 1 613 70 is_stmt 0 discriminator 3 view .LVU555
 1889 06ec 0632     		adds	r2, r2, #6
 613:Src/register_interface.c ****                 (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 1890              		.loc 1 613 43 discriminator 3 view .LVU556
 1891 06ee AB5A     		ldrh	r3, [r5, r2]
 613:Src/register_interface.c ****                 (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 1892              		.loc 1 613 41 discriminator 3 view .LVU557
 1893 06f0 ADF80430 		strh	r3, [sp, #4]	@ movhi
 614:Src/register_interface.c ****                 }
 1894              		.loc 1 614 17 is_stmt 1 discriminator 3 view .LVU558
 614:Src/register_interface.c ****                 }
 1895              		.loc 1 614 23 is_stmt 0 discriminator 3 view .LVU559
 1896 06f4 01AA     		add	r2, sp, #4
 1897 06f6 2146     		mov	r1, r4
 1898 06f8 1448     		ldr	r0, .L181+8
ARM GAS  /tmp/ccRth84L.s 			page 67


 1899 06fa FFF7FEFF 		bl	RUC_SetPhase
 1900              	.LVL335:
 608:Src/register_interface.c ****                 {
 1901              		.loc 1 608 44 is_stmt 1 discriminator 3 view .LVU560
 608:Src/register_interface.c ****                 {
 1902              		.loc 1 608 45 is_stmt 0 discriminator 3 view .LVU561
 1903 06fe 0134     		adds	r4, r4, #1
 1904              	.LVL336:
 608:Src/register_interface.c ****                 {
 1905              		.loc 1 608 45 discriminator 3 view .LVU562
 1906 0700 E4B2     		uxtb	r4, r4
 1907              	.LVL337:
 1908              	.L84:
 608:Src/register_interface.c ****                 {
 1909              		.loc 1 608 29 is_stmt 1 discriminator 1 view .LVU563
 608:Src/register_interface.c ****                 {
 1910              		.loc 1 608 17 is_stmt 0 discriminator 1 view .LVU564
 1911 0702 B442     		cmp	r4, r6
 1912 0704 E4D3     		bcc	.L85
 1913              	.LBE53:
 1914              	.LBE59:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1915              		.loc 1 161 11 view .LVU565
 1916 0706 0020     		movs	r0, #0
 1917              	.LBB60:
 1918              	.LBB54:
 1919 0708 23E7     		b	.L21
 1920              	.LVL338:
 1921              	.L128:
 604:Src/register_interface.c ****               }
 1922              		.loc 1 604 24 view .LVU566
 1923 070a 0A20     		movs	r0, #10
 1924              	.LVL339:
 604:Src/register_interface.c ****               }
 1925              		.loc 1 604 24 view .LVU567
 1926 070c 21E7     		b	.L21
 1927              	.LVL340:
 1928              	.L129:
 604:Src/register_interface.c ****               }
 1929              		.loc 1 604 24 view .LVU568
 1930 070e 0A20     		movs	r0, #10
 1931              	.LVL341:
 617:Src/register_interface.c ****             }
 1932              		.loc 1 617 15 is_stmt 1 view .LVU569
 1933 0710 1FE7     		b	.L21
 1934              	.LVL342:
 1935              	.L73:
 617:Src/register_interface.c ****             }
 1936              		.loc 1 617 15 is_stmt 0 view .LVU570
 1937              	.LBE54:
 1938              	.LBB55:
 628:Src/register_interface.c ****               currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 1939              		.loc 1 628 15 is_stmt 1 view .LVU571
 629:Src/register_interface.c ****               currComp.d = *((int16_t *) &rawData[2]); //cstat !MISRAC2012-Rule-11.3
 1940              		.loc 1 629 15 view .LVU572
 629:Src/register_interface.c ****               currComp.d = *((int16_t *) &rawData[2]); //cstat !MISRAC2012-Rule-11.3
 1941              		.loc 1 629 28 is_stmt 0 view .LVU573
ARM GAS  /tmp/ccRth84L.s 			page 68


 1942 0712 B1F90230 		ldrsh	r3, [r1, #2]
 1943              	.LVL343:
 629:Src/register_interface.c ****               currComp.d = *((int16_t *) &rawData[2]); //cstat !MISRAC2012-Rule-11.3
 1944              		.loc 1 629 26 view .LVU574
 1945 0716 ADF80430 		strh	r3, [sp, #4]	@ movhi
 630:Src/register_interface.c ****               MCI_SetCurrentReferences(pMCIN, currComp);
 1946              		.loc 1 630 15 is_stmt 1 view .LVU575
 630:Src/register_interface.c ****               MCI_SetCurrentReferences(pMCIN, currComp);
 1947              		.loc 1 630 26 is_stmt 0 view .LVU576
 1948 071a 8B88     		ldrh	r3, [r1, #4]
 1949 071c ADF80630 		strh	r3, [sp, #6]	@ movhi
 631:Src/register_interface.c ****               break;
 1950              		.loc 1 631 15 is_stmt 1 view .LVU577
 1951 0720 0199     		ldr	r1, [sp, #4]
 1952              	.LVL344:
 631:Src/register_interface.c ****               break;
 1953              		.loc 1 631 15 is_stmt 0 view .LVU578
 1954 0722 0848     		ldr	r0, .L181
 1955              	.LVL345:
 631:Src/register_interface.c ****               break;
 1956              		.loc 1 631 15 view .LVU579
 1957 0724 FFF7FEFF 		bl	MCI_SetCurrentReferences
 1958              	.LVL346:
 632:Src/register_interface.c ****             }
 1959              		.loc 1 632 15 is_stmt 1 view .LVU580
 1960              	.LBE55:
 1961              	.LBE60:
 161:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1962              		.loc 1 161 11 is_stmt 0 view .LVU581
 1963 0728 0020     		movs	r0, #0
 1964 072a 12E7     		b	.L21
 1965              	.LVL347:
 1966              	.L9:
 647:Src/register_interface.c ****         *size =0; /* From this point we are not able anymore to decode the RX buffer*/
 1967              		.loc 1 647 9 is_stmt 1 view .LVU582
 648:Src/register_interface.c ****         break;
 1968              		.loc 1 648 9 view .LVU583
 648:Src/register_interface.c ****         break;
 1969              		.loc 1 648 15 is_stmt 0 view .LVU584
 1970 072c 0023     		movs	r3, #0
 1971              	.LVL348:
 648:Src/register_interface.c ****         break;
 1972              		.loc 1 648 15 view .LVU585
 1973 072e 3380     		strh	r3, [r6]	@ movhi
 649:Src/register_interface.c ****       }
 1974              		.loc 1 649 9 is_stmt 1 view .LVU586
 647:Src/register_interface.c ****         *size =0; /* From this point we are not able anymore to decode the RX buffer*/
 1975              		.loc 1 647 16 is_stmt 0 view .LVU587
 1976 0730 0720     		movs	r0, #7
 1977              	.LVL349:
 649:Src/register_interface.c ****       }
 1978              		.loc 1 649 9 view .LVU588
 1979 0732 0EE7     		b	.L21
 1980              	.LVL350:
 1981              	.L124:
 1982              	.LBB61:
 649:Src/register_interface.c ****       }
ARM GAS  /tmp/ccRth84L.s 			page 69


 1983              		.loc 1 649 9 view .LVU589
 1984 0734 0420     		movs	r0, #4
 1985              	.LVL351:
 649:Src/register_interface.c ****       }
 1986              		.loc 1 649 9 view .LVU590
 1987 0736 0CE7     		b	.L21
 1988              	.LVL352:
 1989              	.L125:
 649:Src/register_interface.c ****       }
 1990              		.loc 1 649 9 view .LVU591
 1991 0738 0420     		movs	r0, #4
 1992              	.LVL353:
 649:Src/register_interface.c ****       }
 1993              		.loc 1 649 9 view .LVU592
 1994 073a 0AE7     		b	.L21
 1995              	.LVL354:
 1996              	.L126:
 637:Src/register_interface.c ****               break;
 1997              		.loc 1 637 22 view .LVU593
 1998 073c 0520     		movs	r0, #5
 1999              	.LVL355:
 637:Src/register_interface.c ****               break;
 2000              		.loc 1 637 22 view .LVU594
 2001 073e 08E7     		b	.L21
 2002              	.LVL356:
 2003              	.L127:
 637:Src/register_interface.c ****               break;
 2004              		.loc 1 637 22 view .LVU595
 2005 0740 0520     		movs	r0, #5
 2006              	.LVL357:
 637:Src/register_interface.c ****               break;
 2007              		.loc 1 637 22 view .LVU596
 2008 0742 06E7     		b	.L21
 2009              	.L182:
 2010              		.align	2
 2011              	.L181:
 2012 0744 00000000 		.word	Mci
 2013 0748 ABAAAA2A 		.word	715827883
 2014 074c 00000000 		.word	RevUpControlM1
 2015              	.LBE61:
 2016              		.cfi_endproc
 2017              	.LFE1439:
 2019              		.section	.text.RI_GetReg,"ax",%progbits
 2020              		.align	1
 2021              		.syntax unified
 2022              		.thumb
 2023              		.thumb_func
 2024              		.fpu fpv4-sp-d16
 2026              	RI_GetReg:
 2027              	.LVL358:
 2028              	.LFB1440:
 659:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 2029              		.loc 1 659 1 is_stmt 1 view -0
 2030              		.cfi_startproc
 2031              		@ args = 0, pretend = 0, frame = 112
 2032              		@ frame_needed = 0, uses_anonymous_args = 0
 659:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
ARM GAS  /tmp/ccRth84L.s 			page 70


 2033              		.loc 1 659 1 is_stmt 0 view .LVU598
 2034 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2035              		.cfi_def_cfa_offset 20
 2036              		.cfi_offset 4, -20
 2037              		.cfi_offset 5, -16
 2038              		.cfi_offset 6, -12
 2039              		.cfi_offset 7, -8
 2040              		.cfi_offset 14, -4
 2041 0002 9DB0     		sub	sp, sp, #116
 2042              		.cfi_def_cfa_offset 136
 2043 0004 0E46     		mov	r6, r1
 2044 0006 1746     		mov	r7, r2
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2045              		.loc 1 660 3 is_stmt 1 view .LVU599
 2046              	.LVL359:
 669:Src/register_interface.c ****     uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 2047              		.loc 1 669 5 view .LVU600
 669:Src/register_interface.c ****     uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 2048              		.loc 1 669 14 is_stmt 0 view .LVU601
 2049 0008 20F00704 		bic	r4, r0, #7
 2050 000c A4B2     		uxth	r4, r4
 2051              	.LVL360:
 670:Src/register_interface.c ****     BusVoltageSensor_Handle_t* BusVoltageSensor[NBR_OF_MOTORS]={ &BusVoltageSensor_M1._Super};
 2052              		.loc 1 670 5 is_stmt 1 view .LVU602
 670:Src/register_interface.c ****     BusVoltageSensor_Handle_t* BusVoltageSensor[NBR_OF_MOTORS]={ &BusVoltageSensor_M1._Super};
 2053              		.loc 1 670 13 is_stmt 0 view .LVU603
 2054 000e 00F03800 		and	r0, r0, #56
 2055              	.LVL361:
 671:Src/register_interface.c ****     uint8_t motorID = 0U;
 2056              		.loc 1 671 5 is_stmt 1 view .LVU604
 672:Src/register_interface.c **** 
 2057              		.loc 1 672 5 view .LVU605
 674:Src/register_interface.c ****     switch (typeID)
 2058              		.loc 1 674 5 view .LVU606
 675:Src/register_interface.c ****     {
 2059              		.loc 1 675 5 view .LVU607
 2060 0012 A0F10805 		sub	r5, r0, #8
 2061 0016 202D     		cmp	r5, #32
 2062 0018 00F21584 		bhi	.L294
 2063 001c DFE815F0 		tbh	[pc, r5, lsl #1]
 2064              	.LVL362:
 2065              	.L186:
 2066 0020 2100     		.2byte	(.L190-.L186)/2
 2067 0022 1304     		.2byte	(.L294-.L186)/2
 2068 0024 1304     		.2byte	(.L294-.L186)/2
 2069 0026 1304     		.2byte	(.L294-.L186)/2
 2070 0028 1304     		.2byte	(.L294-.L186)/2
 2071 002a 1304     		.2byte	(.L294-.L186)/2
 2072 002c 1304     		.2byte	(.L294-.L186)/2
 2073 002e 1304     		.2byte	(.L294-.L186)/2
 2074 0030 4000     		.2byte	(.L189-.L186)/2
 2075 0032 1304     		.2byte	(.L294-.L186)/2
 2076 0034 1304     		.2byte	(.L294-.L186)/2
 2077 0036 1304     		.2byte	(.L294-.L186)/2
 2078 0038 1304     		.2byte	(.L294-.L186)/2
 2079 003a 1304     		.2byte	(.L294-.L186)/2
 2080 003c 1304     		.2byte	(.L294-.L186)/2
ARM GAS  /tmp/ccRth84L.s 			page 71


 2081 003e 1304     		.2byte	(.L294-.L186)/2
 2082 0040 AA02     		.2byte	(.L188-.L186)/2
 2083 0042 1304     		.2byte	(.L294-.L186)/2
 2084 0044 1304     		.2byte	(.L294-.L186)/2
 2085 0046 1304     		.2byte	(.L294-.L186)/2
 2086 0048 1304     		.2byte	(.L294-.L186)/2
 2087 004a 1304     		.2byte	(.L294-.L186)/2
 2088 004c 1304     		.2byte	(.L294-.L186)/2
 2089 004e 1304     		.2byte	(.L294-.L186)/2
 2090 0050 1303     		.2byte	(.L187-.L186)/2
 2091 0052 1304     		.2byte	(.L294-.L186)/2
 2092 0054 1304     		.2byte	(.L294-.L186)/2
 2093 0056 1304     		.2byte	(.L294-.L186)/2
 2094 0058 1304     		.2byte	(.L294-.L186)/2
 2095 005a 1304     		.2byte	(.L294-.L186)/2
 2096 005c 1304     		.2byte	(.L294-.L186)/2
 2097 005e 1304     		.2byte	(.L294-.L186)/2
 2098 0060 4E03     		.2byte	(.L185-.L186)/2
 2099              		.p2align 1
 2100              	.L190:
 679:Src/register_interface.c ****         {
 2101              		.loc 1 679 9 view .LVU608
 679:Src/register_interface.c ****         {
 2102              		.loc 1 679 12 is_stmt 0 view .LVU609
 2103 0062 002B     		cmp	r3, #0
 2104 0064 00F0F083 		beq	.L184
 681:Src/register_interface.c ****           {
 2105              		.loc 1 681 11 is_stmt 1 view .LVU610
 2106 0068 882C     		cmp	r4, #136
 2107 006a 0DD0     		beq	.L191
 2108 006c C82C     		cmp	r4, #200
 2109 006e 11D0     		beq	.L192
 2110 0070 482C     		cmp	r4, #72
 2111 0072 03D0     		beq	.L306
 2112 0074 0520     		movs	r0, #5
 2113              	.LVL363:
 2114              	.L193:
 707:Src/register_interface.c ****         }
 2115              		.loc 1 707 11 view .LVU611
 707:Src/register_interface.c ****         }
 2116              		.loc 1 707 17 is_stmt 0 view .LVU612
 2117 0076 0123     		movs	r3, #1
 2118 0078 3B80     		strh	r3, [r7]	@ movhi
 2119 007a E5E3     		b	.L184
 2120              	.LVL364:
 2121              	.L306:
 685:Src/register_interface.c ****               break;
 2122              		.loc 1 685 15 is_stmt 1 view .LVU613
 685:Src/register_interface.c ****               break;
 2123              		.loc 1 685 32 is_stmt 0 view .LVU614
 2124 007c C148     		ldr	r0, .L357
 2125              	.LVL365:
 685:Src/register_interface.c ****               break;
 2126              		.loc 1 685 32 view .LVU615
 2127 007e FFF7FEFF 		bl	MCI_GetSTMState
 2128              	.LVL366:
 685:Src/register_interface.c ****               break;
ARM GAS  /tmp/ccRth84L.s 			page 72


 2129              		.loc 1 685 21 view .LVU616
 2130 0082 3070     		strb	r0, [r6]
 686:Src/register_interface.c ****             }
 2131              		.loc 1 686 15 is_stmt 1 view .LVU617
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2132              		.loc 1 660 11 is_stmt 0 view .LVU618
 2133 0084 0020     		movs	r0, #0
 686:Src/register_interface.c ****             }
 2134              		.loc 1 686 15 view .LVU619
 2135 0086 F6E7     		b	.L193
 2136              	.LVL367:
 2137              	.L191:
 691:Src/register_interface.c ****               break;
 2138              		.loc 1 691 15 is_stmt 1 view .LVU620
 691:Src/register_interface.c ****               break;
 2139              		.loc 1 691 32 is_stmt 0 view .LVU621
 2140 0088 BE48     		ldr	r0, .L357
 2141              	.LVL368:
 691:Src/register_interface.c ****               break;
 2142              		.loc 1 691 32 view .LVU622
 2143 008a FFF7FEFF 		bl	MCI_GetControlMode
 2144              	.LVL369:
 691:Src/register_interface.c ****               break;
 2145              		.loc 1 691 21 view .LVU623
 2146 008e 3070     		strb	r0, [r6]
 692:Src/register_interface.c ****             }
 2147              		.loc 1 692 15 is_stmt 1 view .LVU624
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2148              		.loc 1 660 11 is_stmt 0 view .LVU625
 2149 0090 0020     		movs	r0, #0
 692:Src/register_interface.c ****             }
 2150              		.loc 1 692 15 view .LVU626
 2151 0092 F0E7     		b	.L193
 2152              	.LVL370:
 2153              	.L192:
 697:Src/register_interface.c ****               break;
 2154              		.loc 1 697 15 is_stmt 1 discriminator 1 view .LVU627
 697:Src/register_interface.c ****               break;
 2155              		.loc 1 697 69 is_stmt 0 discriminator 1 view .LVU628
 2156 0094 BC48     		ldr	r0, .L357+4
 2157              	.LVL371:
 697:Src/register_interface.c ****               break;
 2158              		.loc 1 697 69 discriminator 1 view .LVU629
 2159 0096 FFF7FEFF 		bl	RUC_GetNumberOfPhases
 2160              	.LVL372:
 697:Src/register_interface.c ****               break;
 2161              		.loc 1 697 21 discriminator 1 view .LVU630
 2162 009a 3070     		strb	r0, [r6]
 698:Src/register_interface.c ****             }
 2163              		.loc 1 698 15 is_stmt 1 discriminator 1 view .LVU631
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2164              		.loc 1 660 11 is_stmt 0 discriminator 1 view .LVU632
 2165 009c 0020     		movs	r0, #0
 698:Src/register_interface.c ****             }
 2166              		.loc 1 698 15 discriminator 1 view .LVU633
 2167 009e EAE7     		b	.L193
 2168              	.LVL373:
ARM GAS  /tmp/ccRth84L.s 			page 73


 2169              	.L189:
 2170              	.LBB62:
 717:Src/register_interface.c ****         int16_t *regdata16 = (int16_t *) data; //cstat !MISRAC2012-Rule-11.3
 2171              		.loc 1 717 9 is_stmt 1 view .LVU634
 718:Src/register_interface.c **** 
 2172              		.loc 1 718 9 view .LVU635
 720:Src/register_interface.c ****         {
 2173              		.loc 1 720 9 view .LVU636
 720:Src/register_interface.c ****         {
 2174              		.loc 1 720 23 is_stmt 0 view .LVU637
 2175 00a0 9BB2     		uxth	r3, r3
 720:Src/register_interface.c ****         {
 2176              		.loc 1 720 12 view .LVU638
 2177 00a2 012B     		cmp	r3, #1
 2178 00a4 40F2D283 		bls	.L296
 722:Src/register_interface.c ****           {
 2179              		.loc 1 722 11 is_stmt 1 view .LVU639
 2180 00a8 B4F5256F 		cmp	r4, #2640
 2181 00ac 00F0E281 		beq	.L194
 2182 00b0 00F2B180 		bhi	.L195
 2183 00b4 B4F5926F 		cmp	r4, #1168
 2184 00b8 00F01882 		beq	.L196
 2185 00bc 19D9     		bls	.L307
 2186 00be B4F50D6F 		cmp	r4, #2256
 2187 00c2 00F0BD81 		beq	.L214
 2188 00c6 68D9     		bls	.L308
 2189 00c8 B4F5196F 		cmp	r4, #2448
 2190 00cc 00F0C581 		beq	.L223
 2191 00d0 40F29080 		bls	.L309
 2192 00d4 B4F51D6F 		cmp	r4, #2512
 2193 00d8 00F0C681 		beq	.L227
 2194 00dc B4F5216F 		cmp	r4, #2576
 2195 00e0 40F09780 		bne	.L310
 844:Src/register_interface.c ****               break;
 2196              		.loc 1 844 15 view .LVU640
 844:Src/register_interface.c ****               break;
 2197              		.loc 1 844 28 is_stmt 0 view .LVU641
 2198 00e4 A748     		ldr	r0, .L357
 2199              	.LVL374:
 844:Src/register_interface.c ****               break;
 2200              		.loc 1 844 28 view .LVU642
 2201 00e6 FFF7FEFF 		bl	MCI_GetVqd
 2202              	.LVL375:
 844:Src/register_interface.c ****               break;
 2203              		.loc 1 844 45 view .LVU643
 2204 00ea 0314     		asrs	r3, r0, #16
 844:Src/register_interface.c ****               break;
 2205              		.loc 1 844 26 view .LVU644
 2206 00ec 3380     		strh	r3, [r6]	@ movhi
 845:Src/register_interface.c ****             }
 2207              		.loc 1 845 15 is_stmt 1 view .LVU645
 2208              	.LBE62:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2209              		.loc 1 660 11 is_stmt 0 view .LVU646
 2210 00ee 0020     		movs	r0, #0
 2211              	.LBB65:
 845:Src/register_interface.c ****             }
ARM GAS  /tmp/ccRth84L.s 			page 74


 2212              		.loc 1 845 15 view .LVU647
 2213 00f0 02E1     		b	.L205
 2214              	.LVL376:
 2215              	.L307:
 845:Src/register_interface.c ****             }
 2216              		.loc 1 845 15 view .LVU648
 2217 00f2 B4F5247F 		cmp	r4, #656
 2218 00f6 00F08181 		beq	.L198
 2219 00fa 11D9     		bls	.L311
 2220 00fc B4F5547F 		cmp	r4, #848
 2221 0100 00F0DE81 		beq	.L208
 2222 0104 37D9     		bls	.L312
 2223 0106 B4F5647F 		cmp	r4, #912
 2224 010a 00F0E481 		beq	.L212
 2225 010e B4F58A6F 		cmp	r4, #1104
 2226 0112 40D1     		bne	.L313
 928:Src/register_interface.c ****               break;
 2227              		.loc 1 928 15 is_stmt 1 view .LVU649
 928:Src/register_interface.c ****               break;
 2228              		.loc 1 928 28 is_stmt 0 view .LVU650
 2229 0114 9D48     		ldr	r0, .L357+8
 2230              	.LVL377:
 928:Src/register_interface.c ****               break;
 2231              		.loc 1 928 28 view .LVU651
 2232 0116 FFF7FEFF 		bl	PID_GetKI
 2233              	.LVL378:
 928:Src/register_interface.c ****               break;
 2234              		.loc 1 928 26 view .LVU652
 2235 011a 3080     		strh	r0, [r6]	@ movhi
 929:Src/register_interface.c ****             }
 2236              		.loc 1 929 15 is_stmt 1 view .LVU653
 2237              	.LBE65:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2238              		.loc 1 660 11 is_stmt 0 view .LVU654
 2239 011c 0020     		movs	r0, #0
 2240              	.LBB66:
 929:Src/register_interface.c ****             }
 2241              		.loc 1 929 15 view .LVU655
 2242 011e EBE0     		b	.L205
 2243              	.LVL379:
 2244              	.L311:
 929:Src/register_interface.c ****             }
 2245              		.loc 1 929 15 view .LVU656
 2246 0120 B4F5C87F 		cmp	r4, #400
 2247 0124 00F05C81 		beq	.L200
 2248 0128 0DD9     		bls	.L314
 2249 012a B4F5E87F 		cmp	r4, #464
 2250 012e 00F05E81 		beq	.L206
 2251 0132 B4F5047F 		cmp	r4, #528
 2252 0136 1CD1     		bne	.L315
 756:Src/register_interface.c ****               break;
 2253              		.loc 1 756 15 is_stmt 1 view .LVU657
 756:Src/register_interface.c ****               break;
 2254              		.loc 1 756 28 is_stmt 0 view .LVU658
 2255 0138 954B     		ldr	r3, .L357+12
 2256 013a 1868     		ldr	r0, [r3]
 2257              	.LVL380:
ARM GAS  /tmp/ccRth84L.s 			page 75


 756:Src/register_interface.c ****               break;
 2258              		.loc 1 756 28 view .LVU659
 2259 013c FFF7FEFF 		bl	PID_GetKD
 2260              	.LVL381:
 756:Src/register_interface.c ****               break;
 2261              		.loc 1 756 26 view .LVU660
 2262 0140 3080     		strh	r0, [r6]	@ movhi
 757:Src/register_interface.c ****             }
 2263              		.loc 1 757 15 is_stmt 1 view .LVU661
 2264              	.LBE66:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2265              		.loc 1 660 11 is_stmt 0 view .LVU662
 2266 0142 0020     		movs	r0, #0
 2267              	.LBB67:
 757:Src/register_interface.c ****             }
 2268              		.loc 1 757 15 view .LVU663
 2269 0144 D8E0     		b	.L205
 2270              	.LVL382:
 2271              	.L314:
 757:Src/register_interface.c ****             }
 2272              		.loc 1 757 15 view .LVU664
 2273 0146 D02C     		cmp	r4, #208
 2274 0148 00F04481 		beq	.L202
 2275 014c B4F5887F 		cmp	r4, #272
 2276 0150 05D1     		bne	.L316
 738:Src/register_interface.c ****               break;
 2277              		.loc 1 738 15 is_stmt 1 view .LVU665
 738:Src/register_interface.c ****               break;
 2278              		.loc 1 738 28 is_stmt 0 view .LVU666
 2279 0152 9048     		ldr	r0, .L357+16
 2280              	.LVL383:
 738:Src/register_interface.c ****               break;
 2281              		.loc 1 738 28 view .LVU667
 2282 0154 FFF7FEFF 		bl	PID_GetKD
 2283              	.LVL384:
 738:Src/register_interface.c ****               break;
 2284              		.loc 1 738 26 view .LVU668
 2285 0158 3080     		strh	r0, [r6]	@ movhi
 739:Src/register_interface.c ****             }
 2286              		.loc 1 739 15 is_stmt 1 view .LVU669
 2287              	.LBE67:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2288              		.loc 1 660 11 is_stmt 0 view .LVU670
 2289 015a 0020     		movs	r0, #0
 2290              	.LBB68:
 739:Src/register_interface.c ****             }
 2291              		.loc 1 739 15 view .LVU671
 2292 015c CCE0     		b	.L205
 2293              	.LVL385:
 2294              	.L316:
 739:Src/register_interface.c ****             }
 2295              		.loc 1 739 15 view .LVU672
 2296 015e 902C     		cmp	r4, #144
 2297 0160 05D1     		bne	.L317
 726:Src/register_interface.c ****               break;
 2298              		.loc 1 726 15 is_stmt 1 view .LVU673
 726:Src/register_interface.c ****               break;
ARM GAS  /tmp/ccRth84L.s 			page 76


 2299              		.loc 1 726 28 is_stmt 0 view .LVU674
 2300 0162 8C48     		ldr	r0, .L357+16
 2301              	.LVL386:
 726:Src/register_interface.c ****               break;
 2302              		.loc 1 726 28 view .LVU675
 2303 0164 FFF7FEFF 		bl	PID_GetKP
 2304              	.LVL387:
 726:Src/register_interface.c ****               break;
 2305              		.loc 1 726 26 view .LVU676
 2306 0168 3080     		strh	r0, [r6]	@ movhi
 727:Src/register_interface.c ****             }
 2307              		.loc 1 727 15 is_stmt 1 view .LVU677
 2308              	.LBE68:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2309              		.loc 1 660 11 is_stmt 0 view .LVU678
 2310 016a 0020     		movs	r0, #0
 2311              	.LBB69:
 727:Src/register_interface.c ****             }
 2312              		.loc 1 727 15 view .LVU679
 2313 016c C4E0     		b	.L205
 2314              	.LVL388:
 2315              	.L317:
1032:Src/register_interface.c ****               break;
 2316              		.loc 1 1032 22 view .LVU680
 2317 016e 0520     		movs	r0, #5
 2318              	.LVL389:
1032:Src/register_interface.c ****               break;
 2319              		.loc 1 1032 22 view .LVU681
 2320 0170 C2E0     		b	.L205
 2321              	.LVL390:
 2322              	.L315:
1032:Src/register_interface.c ****               break;
 2323              		.loc 1 1032 22 view .LVU682
 2324 0172 0520     		movs	r0, #5
 2325              	.LVL391:
1032:Src/register_interface.c ****               break;
 2326              		.loc 1 1032 22 view .LVU683
 2327 0174 C0E0     		b	.L205
 2328              	.LVL392:
 2329              	.L312:
1032:Src/register_interface.c ****               break;
 2330              		.loc 1 1032 22 view .LVU684
 2331 0176 B4F5347F 		cmp	r4, #720
 2332 017a 00F04681 		beq	.L210
 2333 017e B4F5447F 		cmp	r4, #784
 2334 0182 06D1     		bne	.L318
 774:Src/register_interface.c ****               break;
 2335              		.loc 1 774 15 is_stmt 1 view .LVU685
 774:Src/register_interface.c ****               break;
 2336              		.loc 1 774 28 is_stmt 0 view .LVU686
 2337 0184 844B     		ldr	r3, .L357+20
 2338 0186 1868     		ldr	r0, [r3]
 2339              	.LVL393:
 774:Src/register_interface.c ****               break;
 2340              		.loc 1 774 28 view .LVU687
 2341 0188 FFF7FEFF 		bl	PID_GetKD
 2342              	.LVL394:
ARM GAS  /tmp/ccRth84L.s 			page 77


 774:Src/register_interface.c ****               break;
 2343              		.loc 1 774 26 view .LVU688
 2344 018c 3080     		strh	r0, [r6]	@ movhi
 775:Src/register_interface.c ****             }
 2345              		.loc 1 775 15 is_stmt 1 view .LVU689
 2346              	.LBE69:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2347              		.loc 1 660 11 is_stmt 0 view .LVU690
 2348 018e 0020     		movs	r0, #0
 2349              	.LBB70:
 775:Src/register_interface.c ****             }
 2350              		.loc 1 775 15 view .LVU691
 2351 0190 B2E0     		b	.L205
 2352              	.LVL395:
 2353              	.L318:
1032:Src/register_interface.c ****               break;
 2354              		.loc 1 1032 22 view .LVU692
 2355 0192 0520     		movs	r0, #5
 2356              	.LVL396:
1032:Src/register_interface.c ****               break;
 2357              		.loc 1 1032 22 view .LVU693
 2358 0194 B0E0     		b	.L205
 2359              	.LVL397:
 2360              	.L313:
1032:Src/register_interface.c ****               break;
 2361              		.loc 1 1032 22 view .LVU694
 2362 0196 0520     		movs	r0, #5
 2363              	.LVL398:
1032:Src/register_interface.c ****               break;
 2364              		.loc 1 1032 22 view .LVU695
 2365 0198 AEE0     		b	.L205
 2366              	.LVL399:
 2367              	.L308:
1032:Src/register_interface.c ****               break;
 2368              		.loc 1 1032 22 view .LVU696
 2369 019a B4F5016F 		cmp	r4, #2064
 2370 019e 00F04281 		beq	.L216
 2371 01a2 0DD9     		bls	.L319
 2372 01a4 B4F5056F 		cmp	r4, #2128
 2373 01a8 00F04481 		beq	.L221
 2374 01ac B4F5096F 		cmp	r4, #2192
 2375 01b0 1ED1     		bne	.L320
 809:Src/register_interface.c ****               break;
 2376              		.loc 1 809 15 is_stmt 1 view .LVU697
 809:Src/register_interface.c ****               break;
 2377              		.loc 1 809 28 is_stmt 0 view .LVU698
 2378 01b2 7448     		ldr	r0, .L357
 2379              	.LVL400:
 809:Src/register_interface.c ****               break;
 2380              		.loc 1 809 28 view .LVU699
 2381 01b4 FFF7FEFF 		bl	MCI_GetIalphabeta
 2382              	.LVL401:
 809:Src/register_interface.c ****               break;
 2383              		.loc 1 809 52 view .LVU700
 2384 01b8 0314     		asrs	r3, r0, #16
 809:Src/register_interface.c ****               break;
 2385              		.loc 1 809 26 view .LVU701
ARM GAS  /tmp/ccRth84L.s 			page 78


 2386 01ba 3380     		strh	r3, [r6]	@ movhi
 810:Src/register_interface.c ****             }
 2387              		.loc 1 810 15 is_stmt 1 view .LVU702
 2388              	.LBE70:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2389              		.loc 1 660 11 is_stmt 0 view .LVU703
 2390 01bc 0020     		movs	r0, #0
 2391              	.LBB71:
 810:Src/register_interface.c ****             }
 2392              		.loc 1 810 15 view .LVU704
 2393 01be 9BE0     		b	.L205
 2394              	.LVL402:
 2395              	.L319:
 810:Src/register_interface.c ****             }
 2396              		.loc 1 810 15 view .LVU705
 2397 01c0 B4F5BA6F 		cmp	r4, #1488
 2398 01c4 00F02881 		beq	.L218
 2399 01c8 B4F5FA6F 		cmp	r4, #2000
 2400 01cc 05D1     		bne	.L321
 791:Src/register_interface.c ****               break;
 2401              		.loc 1 791 15 is_stmt 1 view .LVU706
 791:Src/register_interface.c ****               break;
 2402              		.loc 1 791 28 is_stmt 0 view .LVU707
 2403 01ce 6D48     		ldr	r0, .L357
 2404              	.LVL403:
 791:Src/register_interface.c ****               break;
 2405              		.loc 1 791 28 view .LVU708
 2406 01d0 FFF7FEFF 		bl	MCI_GetIab
 2407              	.LVL404:
 791:Src/register_interface.c ****               break;
 2408              		.loc 1 791 26 view .LVU709
 2409 01d4 3080     		strh	r0, [r6]	@ movhi
 792:Src/register_interface.c ****             }
 2410              		.loc 1 792 15 is_stmt 1 view .LVU710
 2411              	.LBE71:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2412              		.loc 1 660 11 is_stmt 0 view .LVU711
 2413 01d6 0020     		movs	r0, #0
 2414              	.LBB72:
 792:Src/register_interface.c ****             }
 2415              		.loc 1 792 15 view .LVU712
 2416 01d8 8EE0     		b	.L205
 2417              	.LVL405:
 2418              	.L321:
 792:Src/register_interface.c ****             }
 2419              		.loc 1 792 15 view .LVU713
 2420 01da B4F5B26F 		cmp	r4, #1424
 2421 01de 05D1     		bne	.L322
 779:Src/register_interface.c ****               break;
 2422              		.loc 1 779 15 is_stmt 1 view .LVU714
 779:Src/register_interface.c ****               break;
 2423              		.loc 1 779 29 is_stmt 0 view .LVU715
 2424 01e0 6E48     		ldr	r0, .L357+24
 2425              	.LVL406:
 779:Src/register_interface.c ****               break;
 2426              		.loc 1 779 29 view .LVU716
 2427 01e2 FFF7FEFF 		bl	VBS_GetAvBusVoltage_V
ARM GAS  /tmp/ccRth84L.s 			page 79


 2428              	.LVL407:
 779:Src/register_interface.c ****               break;
 2429              		.loc 1 779 27 view .LVU717
 2430 01e6 3080     		strh	r0, [r6]	@ movhi
 780:Src/register_interface.c ****             }
 2431              		.loc 1 780 15 is_stmt 1 view .LVU718
 2432              	.LBE72:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2433              		.loc 1 660 11 is_stmt 0 view .LVU719
 2434 01e8 0020     		movs	r0, #0
 2435              	.LBB73:
 780:Src/register_interface.c ****             }
 2436              		.loc 1 780 15 view .LVU720
 2437 01ea 85E0     		b	.L205
 2438              	.LVL408:
 2439              	.L322:
1032:Src/register_interface.c ****               break;
 2440              		.loc 1 1032 22 view .LVU721
 2441 01ec 0520     		movs	r0, #5
 2442              	.LVL409:
1032:Src/register_interface.c ****               break;
 2443              		.loc 1 1032 22 view .LVU722
 2444 01ee 83E0     		b	.L205
 2445              	.LVL410:
 2446              	.L320:
1032:Src/register_interface.c ****               break;
 2447              		.loc 1 1032 22 view .LVU723
 2448 01f0 0520     		movs	r0, #5
 2449              	.LVL411:
1032:Src/register_interface.c ****               break;
 2450              		.loc 1 1032 22 view .LVU724
 2451 01f2 81E0     		b	.L205
 2452              	.LVL412:
 2453              	.L309:
1032:Src/register_interface.c ****               break;
 2454              		.loc 1 1032 22 view .LVU725
 2455 01f4 B4F5116F 		cmp	r4, #2320
 2456 01f8 00F02881 		beq	.L225
 2457 01fc B4F5156F 		cmp	r4, #2384
 2458 0200 05D1     		bne	.L323
 827:Src/register_interface.c ****               break;
 2459              		.loc 1 827 15 is_stmt 1 view .LVU726
 827:Src/register_interface.c ****               break;
 2460              		.loc 1 827 28 is_stmt 0 view .LVU727
 2461 0202 6048     		ldr	r0, .L357
 2462              	.LVL413:
 827:Src/register_interface.c ****               break;
 2463              		.loc 1 827 28 view .LVU728
 2464 0204 FFF7FEFF 		bl	MCI_GetIqdref
 2465              	.LVL414:
 827:Src/register_interface.c ****               break;
 2466              		.loc 1 827 26 view .LVU729
 2467 0208 3080     		strh	r0, [r6]	@ movhi
 828:Src/register_interface.c ****             }
 2468              		.loc 1 828 15 is_stmt 1 view .LVU730
 2469              	.LBE73:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
ARM GAS  /tmp/ccRth84L.s 			page 80


 2470              		.loc 1 660 11 is_stmt 0 view .LVU731
 2471 020a 0020     		movs	r0, #0
 2472              	.LBB74:
 828:Src/register_interface.c ****             }
 2473              		.loc 1 828 15 view .LVU732
 2474 020c 74E0     		b	.L205
 2475              	.LVL415:
 2476              	.L323:
1032:Src/register_interface.c ****               break;
 2477              		.loc 1 1032 22 view .LVU733
 2478 020e 0520     		movs	r0, #5
 2479              	.LVL416:
1032:Src/register_interface.c ****               break;
 2480              		.loc 1 1032 22 view .LVU734
 2481 0210 72E0     		b	.L205
 2482              	.LVL417:
 2483              	.L310:
1032:Src/register_interface.c ****               break;
 2484              		.loc 1 1032 22 view .LVU735
 2485 0212 0520     		movs	r0, #5
 2486              	.LVL418:
1032:Src/register_interface.c ****               break;
 2487              		.loc 1 1032 22 view .LVU736
 2488 0214 70E0     		b	.L205
 2489              	.LVL419:
 2490              	.L195:
1032:Src/register_interface.c ****               break;
 2491              		.loc 1 1032 22 view .LVU737
 2492 0216 41F21003 		movw	r3, #4112
 2493 021a 9C42     		cmp	r4, r3
 2494 021c 00F07381 		beq	.L229
 2495 0220 1CD9     		bls	.L324
 2496 0222 41F29053 		movw	r3, #5520
 2497 0226 9C42     		cmp	r4, r3
 2498 0228 00F08781 		beq	.L245
 2499 022c 74D9     		bls	.L325
 2500 022e 41F25063 		movw	r3, #5712
 2501 0232 9C42     		cmp	r4, r3
 2502 0234 00F08F81 		beq	.L254
 2503 0238 40F2B880 		bls	.L326
 2504 023c 41F6D003 		movw	r3, #6352
 2505 0240 9C42     		cmp	r4, r3
 2506 0242 00F08F81 		beq	.L258
 2507 0246 41F61013 		movw	r3, #6416
 2508 024a 9C42     		cmp	r4, r3
 2509 024c 40F0C080 		bne	.L327
1027:Src/register_interface.c ****               break;
 2510              		.loc 1 1027 15 is_stmt 1 view .LVU738
1027:Src/register_interface.c ****               break;
 2511              		.loc 1 1027 29 is_stmt 0 view .LVU739
 2512 0250 4E48     		ldr	r0, .L357+8
 2513              	.LVL420:
1027:Src/register_interface.c ****               break;
 2514              		.loc 1 1027 29 view .LVU740
 2515 0252 FFF7FEFF 		bl	PID_GetKPDivisorPOW2
 2516              	.LVL421:
1027:Src/register_interface.c ****               break;
ARM GAS  /tmp/ccRth84L.s 			page 81


 2517              		.loc 1 1027 27 view .LVU741
 2518 0256 3080     		strh	r0, [r6]	@ movhi
1028:Src/register_interface.c ****             }
 2519              		.loc 1 1028 15 is_stmt 1 view .LVU742
 2520              	.LBE74:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2521              		.loc 1 660 11 is_stmt 0 view .LVU743
 2522 0258 0020     		movs	r0, #0
 2523              	.LBB75:
1028:Src/register_interface.c ****             }
 2524              		.loc 1 1028 15 view .LVU744
 2525 025a 4DE0     		b	.L205
 2526              	.LVL422:
 2527              	.L324:
1028:Src/register_interface.c ****             }
 2528              		.loc 1 1028 15 view .LVU745
 2529 025c B4F5416F 		cmp	r4, #3088
 2530 0260 00F02081 		beq	.L231
 2531 0264 13D9     		bls	.L328
 2532 0266 B4F5696F 		cmp	r4, #3728
 2533 026a 00F08181 		beq	.L297
 2534 026e 3BD9     		bls	.L329
 2535 0270 B4F5796F 		cmp	r4, #3984
 2536 0274 00F04081 		beq	.L243
 2537 0278 B4F57D6F 		cmp	r4, #4048
 2538 027c 4AD1     		bne	.L330
 950:Src/register_interface.c ****               break;
 2539              		.loc 1 950 15 is_stmt 1 view .LVU746
 950:Src/register_interface.c ****               break;
 2540              		.loc 1 950 28 is_stmt 0 view .LVU747
 2541 027e 484B     		ldr	r3, .L357+28
 2542 0280 1868     		ldr	r0, [r3]
 2543              	.LVL423:
 950:Src/register_interface.c ****               break;
 2544              		.loc 1 950 28 view .LVU748
 2545 0282 FFF7FEFF 		bl	FF_GetVqdff
 2546              	.LVL424:
 950:Src/register_interface.c ****               break;
 2547              		.loc 1 950 53 view .LVU749
 2548 0286 0314     		asrs	r3, r0, #16
 950:Src/register_interface.c ****               break;
 2549              		.loc 1 950 26 view .LVU750
 2550 0288 3380     		strh	r3, [r6]	@ movhi
 951:Src/register_interface.c ****             }
 2551              		.loc 1 951 15 is_stmt 1 view .LVU751
 2552              	.LBE75:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2553              		.loc 1 660 11 is_stmt 0 view .LVU752
 2554 028a 0020     		movs	r0, #0
 2555              	.LBB76:
 951:Src/register_interface.c ****             }
 2556              		.loc 1 951 15 view .LVU753
 2557 028c 34E0     		b	.L205
 2558              	.LVL425:
 2559              	.L328:
 951:Src/register_interface.c ****             }
 2560              		.loc 1 951 15 view .LVU754
ARM GAS  /tmp/ccRth84L.s 			page 82


 2561 028e B4F5356F 		cmp	r4, #2896
 2562 0292 00F0FB80 		beq	.L233
 2563 0296 0CD9     		bls	.L331
 2564 0298 B4F5396F 		cmp	r4, #2960
 2565 029c 00F0FC80 		beq	.L238
 2566 02a0 B4F53D6F 		cmp	r4, #3024
 2567 02a4 1ED1     		bne	.L332
 887:Src/register_interface.c ****               break;
 2568              		.loc 1 887 15 is_stmt 1 view .LVU755
 887:Src/register_interface.c ****               break;
 2569              		.loc 1 887 28 is_stmt 0 view .LVU756
 2570 02a6 3F48     		ldr	r0, .L357+32
 2571              	.LVL426:
 887:Src/register_interface.c ****               break;
 2572              		.loc 1 887 28 view .LVU757
 2573 02a8 FFF7FEFF 		bl	STO_PLL_GetEstimatedCurrent
 2574              	.LVL427:
 887:Src/register_interface.c ****               break;
 2575              		.loc 1 887 26 view .LVU758
 2576 02ac 3080     		strh	r0, [r6]	@ movhi
 888:Src/register_interface.c ****             }
 2577              		.loc 1 888 15 is_stmt 1 view .LVU759
 2578              	.LBE76:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2579              		.loc 1 660 11 is_stmt 0 view .LVU760
 2580 02ae 0020     		movs	r0, #0
 2581              	.LBB77:
 888:Src/register_interface.c ****             }
 2582              		.loc 1 888 15 view .LVU761
 2583 02b0 22E0     		b	.L205
 2584              	.LVL428:
 2585              	.L331:
 888:Src/register_interface.c ****             }
 2586              		.loc 1 888 15 view .LVU762
 2587 02b2 B4F52D6F 		cmp	r4, #2768
 2588 02b6 00F0E380 		beq	.L235
 2589 02ba B4F5316F 		cmp	r4, #2832
 2590 02be 05D1     		bne	.L333
 868:Src/register_interface.c ****               break;
 2591              		.loc 1 868 15 is_stmt 1 view .LVU763
 868:Src/register_interface.c ****               break;
 2592              		.loc 1 868 28 is_stmt 0 view .LVU764
 2593 02c0 3948     		ldr	r0, .L357+36
 2594              	.LVL429:
 868:Src/register_interface.c ****               break;
 2595              		.loc 1 868 28 view .LVU765
 2596 02c2 FFF7FEFF 		bl	SPD_GetS16Speed
 2597              	.LVL430:
 868:Src/register_interface.c ****               break;
 2598              		.loc 1 868 26 view .LVU766
 2599 02c6 3080     		strh	r0, [r6]	@ movhi
 869:Src/register_interface.c ****             }
 2600              		.loc 1 869 15 is_stmt 1 view .LVU767
 2601              	.LBE77:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2602              		.loc 1 660 11 is_stmt 0 view .LVU768
 2603 02c8 0020     		movs	r0, #0
ARM GAS  /tmp/ccRth84L.s 			page 83


 2604              	.LBB78:
 869:Src/register_interface.c ****             }
 2605              		.loc 1 869 15 view .LVU769
 2606 02ca 15E0     		b	.L205
 2607              	.LVL431:
 2608              	.L333:
 869:Src/register_interface.c ****             }
 2609              		.loc 1 869 15 view .LVU770
 2610 02cc B4F5296F 		cmp	r4, #2704
 2611 02d0 06D1     		bne	.L334
 856:Src/register_interface.c ****               break;
 2612              		.loc 1 856 15 is_stmt 1 view .LVU771
 856:Src/register_interface.c ****               break;
 2613              		.loc 1 856 28 is_stmt 0 view .LVU772
 2614 02d2 2C48     		ldr	r0, .L357
 2615              	.LVL432:
 856:Src/register_interface.c ****               break;
 2616              		.loc 1 856 28 view .LVU773
 2617 02d4 FFF7FEFF 		bl	MCI_GetValphabeta
 2618              	.LVL433:
 856:Src/register_interface.c ****               break;
 2619              		.loc 1 856 52 view .LVU774
 2620 02d8 0314     		asrs	r3, r0, #16
 856:Src/register_interface.c ****               break;
 2621              		.loc 1 856 26 view .LVU775
 2622 02da 3380     		strh	r3, [r6]	@ movhi
 857:Src/register_interface.c ****             }
 2623              		.loc 1 857 15 is_stmt 1 view .LVU776
 2624              	.LBE78:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2625              		.loc 1 660 11 is_stmt 0 view .LVU777
 2626 02dc 0020     		movs	r0, #0
 2627              	.LBB79:
 857:Src/register_interface.c ****             }
 2628              		.loc 1 857 15 view .LVU778
 2629 02de 0BE0     		b	.L205
 2630              	.LVL434:
 2631              	.L334:
1032:Src/register_interface.c ****               break;
 2632              		.loc 1 1032 22 view .LVU779
 2633 02e0 0520     		movs	r0, #5
 2634              	.LVL435:
1032:Src/register_interface.c ****               break;
 2635              		.loc 1 1032 22 view .LVU780
 2636 02e2 09E0     		b	.L205
 2637              	.LVL436:
 2638              	.L332:
1032:Src/register_interface.c ****               break;
 2639              		.loc 1 1032 22 view .LVU781
 2640 02e4 0520     		movs	r0, #5
 2641              	.LVL437:
1032:Src/register_interface.c ****               break;
 2642              		.loc 1 1032 22 view .LVU782
 2643 02e6 07E0     		b	.L205
 2644              	.LVL438:
 2645              	.L329:
1032:Src/register_interface.c ****               break;
ARM GAS  /tmp/ccRth84L.s 			page 84


 2646              		.loc 1 1032 22 view .LVU783
 2647 02e8 B4F5496F 		cmp	r4, #3216
 2648 02ec 00F0E180 		beq	.L241
 2649 02f0 B4F5656F 		cmp	r4, #3664
 2650 02f4 03D1     		bne	.L335
 2651 02f6 0020     		movs	r0, #0
 2652              	.LVL439:
 2653              	.L205:
1036:Src/register_interface.c ****         }
 2654              		.loc 1 1036 11 is_stmt 1 view .LVU784
1036:Src/register_interface.c ****         }
 2655              		.loc 1 1036 17 is_stmt 0 view .LVU785
 2656 02f8 0223     		movs	r3, #2
 2657 02fa 3B80     		strh	r3, [r7]	@ movhi
 2658 02fc A4E2     		b	.L184
 2659              	.LVL440:
 2660              	.L335:
1036:Src/register_interface.c ****         }
 2661              		.loc 1 1036 17 view .LVU786
 2662 02fe B4F5456F 		cmp	r4, #3152
 2663 0302 05D1     		bne	.L336
 898:Src/register_interface.c ****               break;
 2664              		.loc 1 898 15 is_stmt 1 view .LVU787
 898:Src/register_interface.c ****               break;
 2665              		.loc 1 898 28 is_stmt 0 view .LVU788
 2666 0304 2748     		ldr	r0, .L357+32
 2667              	.LVL441:
 898:Src/register_interface.c ****               break;
 2668              		.loc 1 898 28 view .LVU789
 2669 0306 FFF7FEFF 		bl	STO_PLL_GetEstimatedBemf
 2670              	.LVL442:
 898:Src/register_interface.c ****               break;
 2671              		.loc 1 898 26 view .LVU790
 2672 030a 3080     		strh	r0, [r6]	@ movhi
 899:Src/register_interface.c ****             }
 2673              		.loc 1 899 15 is_stmt 1 view .LVU791
 2674              	.LBE79:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2675              		.loc 1 660 11 is_stmt 0 view .LVU792
 2676 030c 0020     		movs	r0, #0
 2677              	.LBB80:
 899:Src/register_interface.c ****             }
 2678              		.loc 1 899 15 view .LVU793
 2679 030e F3E7     		b	.L205
 2680              	.LVL443:
 2681              	.L336:
1032:Src/register_interface.c ****               break;
 2682              		.loc 1 1032 22 view .LVU794
 2683 0310 0520     		movs	r0, #5
 2684              	.LVL444:
1032:Src/register_interface.c ****               break;
 2685              		.loc 1 1032 22 view .LVU795
 2686 0312 F1E7     		b	.L205
 2687              	.LVL445:
 2688              	.L330:
1032:Src/register_interface.c ****               break;
 2689              		.loc 1 1032 22 view .LVU796
ARM GAS  /tmp/ccRth84L.s 			page 85


 2690 0314 0520     		movs	r0, #5
 2691              	.LVL446:
1032:Src/register_interface.c ****               break;
 2692              		.loc 1 1032 22 view .LVU797
 2693 0316 EFE7     		b	.L205
 2694              	.LVL447:
 2695              	.L325:
1032:Src/register_interface.c ****               break;
 2696              		.loc 1 1032 22 view .LVU798
 2697 0318 41F2D043 		movw	r3, #5328
 2698 031c 9C42     		cmp	r4, r3
 2699 031e 00F0FF80 		beq	.L247
 2700 0322 0FD9     		bls	.L337
 2701 0324 41F21053 		movw	r3, #5392
 2702 0328 9C42     		cmp	r4, r3
 2703 032a 00F0FF80 		beq	.L252
 2704 032e 41F25053 		movw	r3, #5456
 2705 0332 9C42     		cmp	r4, r3
 2706 0334 23D1     		bne	.L338
 991:Src/register_interface.c ****               break;
 2707              		.loc 1 991 15 is_stmt 1 view .LVU799
 991:Src/register_interface.c ****               break;
 2708              		.loc 1 991 29 is_stmt 0 view .LVU800
 2709 0336 184B     		ldr	r3, .L357+20
 2710 0338 1868     		ldr	r0, [r3]
 2711              	.LVL448:
 991:Src/register_interface.c ****               break;
 2712              		.loc 1 991 29 view .LVU801
 2713 033a FFF7FEFF 		bl	PID_GetKIDivisorPOW2
 2714              	.LVL449:
 991:Src/register_interface.c ****               break;
 2715              		.loc 1 991 27 view .LVU802
 2716 033e 3080     		strh	r0, [r6]	@ movhi
 992:Src/register_interface.c ****             }
 2717              		.loc 1 992 15 is_stmt 1 view .LVU803
 2718              	.LBE80:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2719              		.loc 1 660 11 is_stmt 0 view .LVU804
 2720 0340 0020     		movs	r0, #0
 2721              	.LBB81:
 992:Src/register_interface.c ****             }
 2722              		.loc 1 992 15 view .LVU805
 2723 0342 D9E7     		b	.L205
 2724              	.LVL450:
 2725              	.L337:
 992:Src/register_interface.c ****             }
 2726              		.loc 1 992 15 view .LVU806
 2727 0344 41F25043 		movw	r3, #5200
 2728 0348 9C42     		cmp	r4, r3
 2729 034a 00F0E380 		beq	.L249
 2730 034e 41F29043 		movw	r3, #5264
 2731 0352 9C42     		cmp	r4, r3
 2732 0354 05D1     		bne	.L339
 974:Src/register_interface.c ****               break;
 2733              		.loc 1 974 15 is_stmt 1 view .LVU807
 974:Src/register_interface.c ****               break;
 2734              		.loc 1 974 39 is_stmt 0 view .LVU808
ARM GAS  /tmp/ccRth84L.s 			page 86


 2735 0356 0F48     		ldr	r0, .L357+16
 2736              	.LVL451:
 974:Src/register_interface.c ****               break;
 2737              		.loc 1 974 39 view .LVU809
 2738 0358 FFF7FEFF 		bl	PID_GetKIDivisorPOW2
 2739              	.LVL452:
 974:Src/register_interface.c ****               break;
 2740              		.loc 1 974 27 view .LVU810
 2741 035c 3080     		strh	r0, [r6]	@ movhi
 975:Src/register_interface.c ****             }
 2742              		.loc 1 975 15 is_stmt 1 view .LVU811
 2743              	.LBE81:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2744              		.loc 1 660 11 is_stmt 0 view .LVU812
 2745 035e 0020     		movs	r0, #0
 2746              	.LBB82:
 975:Src/register_interface.c ****             }
 2747              		.loc 1 975 15 view .LVU813
 2748 0360 CAE7     		b	.L205
 2749              	.LVL453:
 2750              	.L339:
 975:Src/register_interface.c ****             }
 2751              		.loc 1 975 15 view .LVU814
 2752 0362 41F25003 		movw	r3, #4176
 2753 0366 9C42     		cmp	r4, r3
 2754 0368 07D1     		bne	.L340
 962:Src/register_interface.c ****               break;
 2755              		.loc 1 962 15 is_stmt 1 view .LVU815
 962:Src/register_interface.c ****               break;
 2756              		.loc 1 962 28 is_stmt 0 view .LVU816
 2757 036a 0D4B     		ldr	r3, .L357+28
 2758 036c 1868     		ldr	r0, [r3]
 2759              	.LVL454:
 962:Src/register_interface.c ****               break;
 2760              		.loc 1 962 28 view .LVU817
 2761 036e FFF7FEFF 		bl	FF_GetVqdAvPIout
 2762              	.LVL455:
 962:Src/register_interface.c ****               break;
 2763              		.loc 1 962 58 view .LVU818
 2764 0372 0314     		asrs	r3, r0, #16
 962:Src/register_interface.c ****               break;
 2765              		.loc 1 962 26 view .LVU819
 2766 0374 3380     		strh	r3, [r6]	@ movhi
 963:Src/register_interface.c ****             }
 2767              		.loc 1 963 15 is_stmt 1 view .LVU820
 2768              	.LBE82:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2769              		.loc 1 660 11 is_stmt 0 view .LVU821
 2770 0376 0020     		movs	r0, #0
 2771              	.LBB83:
 963:Src/register_interface.c ****             }
 2772              		.loc 1 963 15 view .LVU822
 2773 0378 BEE7     		b	.L205
 2774              	.LVL456:
 2775              	.L340:
1032:Src/register_interface.c ****               break;
 2776              		.loc 1 1032 22 view .LVU823
ARM GAS  /tmp/ccRth84L.s 			page 87


 2777 037a 0520     		movs	r0, #5
 2778              	.LVL457:
1032:Src/register_interface.c ****               break;
 2779              		.loc 1 1032 22 view .LVU824
 2780 037c BCE7     		b	.L205
 2781              	.LVL458:
 2782              	.L338:
1032:Src/register_interface.c ****               break;
 2783              		.loc 1 1032 22 view .LVU825
 2784 037e 0520     		movs	r0, #5
 2785              	.LVL459:
1032:Src/register_interface.c ****               break;
 2786              		.loc 1 1032 22 view .LVU826
 2787 0380 BAE7     		b	.L205
 2788              	.L358:
 2789 0382 00BF     		.align	2
 2790              	.L357:
 2791 0384 00000000 		.word	Mci
 2792 0388 00000000 		.word	RevUpControlM1
 2793 038c 34000000 		.word	STO_PLL_M1+52
 2794 0390 00000000 		.word	pPIDIq
 2795 0394 00000000 		.word	PIDSpeedHandle_M1
 2796 0398 00000000 		.word	pPIDId
 2797 039c 00000000 		.word	BusVoltageSensor_M1
 2798 03a0 00000000 		.word	pFF
 2799 03a4 00000000 		.word	STO_PLL_M1
 2800 03a8 00000000 		.word	ENCODER_M1
 2801              	.LVL460:
 2802              	.L326:
1032:Src/register_interface.c ****               break;
 2803              		.loc 1 1032 22 view .LVU827
 2804 03ac 41F2D053 		movw	r3, #5584
 2805 03b0 9C42     		cmp	r4, r3
 2806 03b2 00F0C980 		beq	.L256
 2807 03b6 41F21063 		movw	r3, #5648
 2808 03ba 9C42     		cmp	r4, r3
 2809 03bc 06D1     		bne	.L341
1009:Src/register_interface.c ****               break;
 2810              		.loc 1 1009 15 is_stmt 1 view .LVU828
1009:Src/register_interface.c ****               break;
 2811              		.loc 1 1009 29 is_stmt 0 view .LVU829
 2812 03be A84B     		ldr	r3, .L359
 2813 03c0 1868     		ldr	r0, [r3]
 2814              	.LVL461:
1009:Src/register_interface.c ****               break;
 2815              		.loc 1 1009 29 view .LVU830
 2816 03c2 FFF7FEFF 		bl	PID_GetKIDivisorPOW2
 2817              	.LVL462:
1009:Src/register_interface.c ****               break;
 2818              		.loc 1 1009 27 view .LVU831
 2819 03c6 3080     		strh	r0, [r6]	@ movhi
1010:Src/register_interface.c ****             }
 2820              		.loc 1 1010 15 is_stmt 1 view .LVU832
 2821              	.LBE83:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2822              		.loc 1 660 11 is_stmt 0 view .LVU833
 2823 03c8 0020     		movs	r0, #0
ARM GAS  /tmp/ccRth84L.s 			page 88


 2824              	.LBB84:
1010:Src/register_interface.c ****             }
 2825              		.loc 1 1010 15 view .LVU834
 2826 03ca 95E7     		b	.L205
 2827              	.LVL463:
 2828              	.L341:
1032:Src/register_interface.c ****               break;
 2829              		.loc 1 1032 22 view .LVU835
 2830 03cc 0520     		movs	r0, #5
 2831              	.LVL464:
1032:Src/register_interface.c ****               break;
 2832              		.loc 1 1032 22 view .LVU836
 2833 03ce 93E7     		b	.L205
 2834              	.LVL465:
 2835              	.L327:
1032:Src/register_interface.c ****               break;
 2836              		.loc 1 1032 22 view .LVU837
 2837 03d0 0520     		movs	r0, #5
 2838              	.LVL466:
1032:Src/register_interface.c ****               break;
 2839              		.loc 1 1032 22 view .LVU838
 2840 03d2 91E7     		b	.L205
 2841              	.LVL467:
 2842              	.L202:
 732:Src/register_interface.c ****               break;
 2843              		.loc 1 732 15 is_stmt 1 view .LVU839
 732:Src/register_interface.c ****               break;
 2844              		.loc 1 732 28 is_stmt 0 view .LVU840
 2845 03d4 A348     		ldr	r0, .L359+4
 2846              	.LVL468:
 732:Src/register_interface.c ****               break;
 2847              		.loc 1 732 28 view .LVU841
 2848 03d6 FFF7FEFF 		bl	PID_GetKI
 2849              	.LVL469:
 732:Src/register_interface.c ****               break;
 2850              		.loc 1 732 26 view .LVU842
 2851 03da 3080     		strh	r0, [r6]	@ movhi
 733:Src/register_interface.c ****             }
 2852              		.loc 1 733 15 is_stmt 1 view .LVU843
 2853              	.LBE84:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2854              		.loc 1 660 11 is_stmt 0 view .LVU844
 2855 03dc 0020     		movs	r0, #0
 2856              	.LBB85:
 733:Src/register_interface.c ****             }
 2857              		.loc 1 733 15 view .LVU845
 2858 03de 8BE7     		b	.L205
 2859              	.LVL470:
 2860              	.L200:
 744:Src/register_interface.c ****               break;
 2861              		.loc 1 744 15 is_stmt 1 view .LVU846
 744:Src/register_interface.c ****               break;
 2862              		.loc 1 744 28 is_stmt 0 view .LVU847
 2863 03e0 9F4B     		ldr	r3, .L359
 2864 03e2 1868     		ldr	r0, [r3]
 2865              	.LVL471:
 744:Src/register_interface.c ****               break;
ARM GAS  /tmp/ccRth84L.s 			page 89


 2866              		.loc 1 744 28 view .LVU848
 2867 03e4 FFF7FEFF 		bl	PID_GetKP
 2868              	.LVL472:
 744:Src/register_interface.c ****               break;
 2869              		.loc 1 744 26 view .LVU849
 2870 03e8 3080     		strh	r0, [r6]	@ movhi
 745:Src/register_interface.c ****             }
 2871              		.loc 1 745 15 is_stmt 1 view .LVU850
 2872              	.LBE85:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2873              		.loc 1 660 11 is_stmt 0 view .LVU851
 2874 03ea 0020     		movs	r0, #0
 2875              	.LBB86:
 745:Src/register_interface.c ****             }
 2876              		.loc 1 745 15 view .LVU852
 2877 03ec 84E7     		b	.L205
 2878              	.LVL473:
 2879              	.L206:
 750:Src/register_interface.c ****               break;
 2880              		.loc 1 750 15 is_stmt 1 view .LVU853
 750:Src/register_interface.c ****               break;
 2881              		.loc 1 750 28 is_stmt 0 view .LVU854
 2882 03ee 9C4B     		ldr	r3, .L359
 2883 03f0 1868     		ldr	r0, [r3]
 2884              	.LVL474:
 750:Src/register_interface.c ****               break;
 2885              		.loc 1 750 28 view .LVU855
 2886 03f2 FFF7FEFF 		bl	PID_GetKI
 2887              	.LVL475:
 750:Src/register_interface.c ****               break;
 2888              		.loc 1 750 26 view .LVU856
 2889 03f6 3080     		strh	r0, [r6]	@ movhi
 751:Src/register_interface.c ****             }
 2890              		.loc 1 751 15 is_stmt 1 view .LVU857
 2891              	.LBE86:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2892              		.loc 1 660 11 is_stmt 0 view .LVU858
 2893 03f8 0020     		movs	r0, #0
 2894              	.LBB87:
 751:Src/register_interface.c ****             }
 2895              		.loc 1 751 15 view .LVU859
 2896 03fa 7DE7     		b	.L205
 2897              	.LVL476:
 2898              	.L198:
 762:Src/register_interface.c ****               break;
 2899              		.loc 1 762 15 is_stmt 1 view .LVU860
 762:Src/register_interface.c ****               break;
 2900              		.loc 1 762 28 is_stmt 0 view .LVU861
 2901 03fc 9A4B     		ldr	r3, .L359+8
 2902 03fe 1868     		ldr	r0, [r3]
 2903              	.LVL477:
 762:Src/register_interface.c ****               break;
 2904              		.loc 1 762 28 view .LVU862
 2905 0400 FFF7FEFF 		bl	PID_GetKP
 2906              	.LVL478:
 762:Src/register_interface.c ****               break;
 2907              		.loc 1 762 26 view .LVU863
ARM GAS  /tmp/ccRth84L.s 			page 90


 2908 0404 3080     		strh	r0, [r6]	@ movhi
 763:Src/register_interface.c ****             }
 2909              		.loc 1 763 15 is_stmt 1 view .LVU864
 2910              	.LBE87:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2911              		.loc 1 660 11 is_stmt 0 view .LVU865
 2912 0406 0020     		movs	r0, #0
 2913              	.LBB88:
 763:Src/register_interface.c ****             }
 2914              		.loc 1 763 15 view .LVU866
 2915 0408 76E7     		b	.L205
 2916              	.LVL479:
 2917              	.L210:
 768:Src/register_interface.c ****               break;
 2918              		.loc 1 768 15 is_stmt 1 view .LVU867
 768:Src/register_interface.c ****               break;
 2919              		.loc 1 768 28 is_stmt 0 view .LVU868
 2920 040a 974B     		ldr	r3, .L359+8
 2921 040c 1868     		ldr	r0, [r3]
 2922              	.LVL480:
 768:Src/register_interface.c ****               break;
 2923              		.loc 1 768 28 view .LVU869
 2924 040e FFF7FEFF 		bl	PID_GetKI
 2925              	.LVL481:
 768:Src/register_interface.c ****               break;
 2926              		.loc 1 768 26 view .LVU870
 2927 0412 3080     		strh	r0, [r6]	@ movhi
 769:Src/register_interface.c ****             }
 2928              		.loc 1 769 15 is_stmt 1 view .LVU871
 2929              	.LBE88:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2930              		.loc 1 660 11 is_stmt 0 view .LVU872
 2931 0414 0020     		movs	r0, #0
 2932              	.LBB89:
 769:Src/register_interface.c ****             }
 2933              		.loc 1 769 15 view .LVU873
 2934 0416 6FE7     		b	.L205
 2935              	.LVL482:
 2936              	.L218:
 785:Src/register_interface.c ****               break;
 2937              		.loc 1 785 15 is_stmt 1 view .LVU874
 785:Src/register_interface.c ****               break;
 2938              		.loc 1 785 28 is_stmt 0 view .LVU875
 2939 0418 944B     		ldr	r3, .L359+12
 2940 041a 1868     		ldr	r0, [r3]
 2941              	.LVL483:
 785:Src/register_interface.c ****               break;
 2942              		.loc 1 785 28 view .LVU876
 2943 041c FFF7FEFF 		bl	NTC_GetAvTemp_C
 2944              	.LVL484:
 785:Src/register_interface.c ****               break;
 2945              		.loc 1 785 26 view .LVU877
 2946 0420 3080     		strh	r0, [r6]	@ movhi
 786:Src/register_interface.c ****             }
 2947              		.loc 1 786 15 is_stmt 1 view .LVU878
 2948              	.LBE89:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
ARM GAS  /tmp/ccRth84L.s 			page 91


 2949              		.loc 1 660 11 is_stmt 0 view .LVU879
 2950 0422 0020     		movs	r0, #0
 2951              	.LBB90:
 786:Src/register_interface.c ****             }
 2952              		.loc 1 786 15 view .LVU880
 2953 0424 68E7     		b	.L205
 2954              	.LVL485:
 2955              	.L216:
 797:Src/register_interface.c ****               break;
 2956              		.loc 1 797 15 is_stmt 1 view .LVU881
 797:Src/register_interface.c ****               break;
 2957              		.loc 1 797 28 is_stmt 0 view .LVU882
 2958 0426 9248     		ldr	r0, .L359+16
 2959              	.LVL486:
 797:Src/register_interface.c ****               break;
 2960              		.loc 1 797 28 view .LVU883
 2961 0428 FFF7FEFF 		bl	MCI_GetIab
 2962              	.LVL487:
 797:Src/register_interface.c ****               break;
 2963              		.loc 1 797 45 view .LVU884
 2964 042c 0314     		asrs	r3, r0, #16
 797:Src/register_interface.c ****               break;
 2965              		.loc 1 797 26 view .LVU885
 2966 042e 3380     		strh	r3, [r6]	@ movhi
 798:Src/register_interface.c ****             }
 2967              		.loc 1 798 15 is_stmt 1 view .LVU886
 2968              	.LBE90:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2969              		.loc 1 660 11 is_stmt 0 view .LVU887
 2970 0430 0020     		movs	r0, #0
 2971              	.LBB91:
 798:Src/register_interface.c ****             }
 2972              		.loc 1 798 15 view .LVU888
 2973 0432 61E7     		b	.L205
 2974              	.LVL488:
 2975              	.L221:
 803:Src/register_interface.c ****               break;
 2976              		.loc 1 803 15 is_stmt 1 view .LVU889
 803:Src/register_interface.c ****               break;
 2977              		.loc 1 803 28 is_stmt 0 view .LVU890
 2978 0434 8E48     		ldr	r0, .L359+16
 2979              	.LVL489:
 803:Src/register_interface.c ****               break;
 2980              		.loc 1 803 28 view .LVU891
 2981 0436 FFF7FEFF 		bl	MCI_GetIalphabeta
 2982              	.LVL490:
 803:Src/register_interface.c ****               break;
 2983              		.loc 1 803 26 view .LVU892
 2984 043a 3080     		strh	r0, [r6]	@ movhi
 804:Src/register_interface.c ****             }
 2985              		.loc 1 804 15 is_stmt 1 view .LVU893
 2986              	.LBE91:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2987              		.loc 1 660 11 is_stmt 0 view .LVU894
 2988 043c 0020     		movs	r0, #0
 2989              	.LBB92:
 804:Src/register_interface.c ****             }
ARM GAS  /tmp/ccRth84L.s 			page 92


 2990              		.loc 1 804 15 view .LVU895
 2991 043e 5BE7     		b	.L205
 2992              	.LVL491:
 2993              	.L214:
 815:Src/register_interface.c ****               break;
 2994              		.loc 1 815 15 is_stmt 1 view .LVU896
 815:Src/register_interface.c ****               break;
 2995              		.loc 1 815 28 is_stmt 0 view .LVU897
 2996 0440 8B48     		ldr	r0, .L359+16
 2997              	.LVL492:
 815:Src/register_interface.c ****               break;
 2998              		.loc 1 815 28 view .LVU898
 2999 0442 FFF7FEFF 		bl	MCI_GetIqd
 3000              	.LVL493:
 815:Src/register_interface.c ****               break;
 3001              		.loc 1 815 26 view .LVU899
 3002 0446 3080     		strh	r0, [r6]	@ movhi
 816:Src/register_interface.c ****             }
 3003              		.loc 1 816 15 is_stmt 1 view .LVU900
 3004              	.LBE92:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3005              		.loc 1 660 11 is_stmt 0 view .LVU901
 3006 0448 0020     		movs	r0, #0
 3007              	.LBB93:
 816:Src/register_interface.c ****             }
 3008              		.loc 1 816 15 view .LVU902
 3009 044a 55E7     		b	.L205
 3010              	.LVL494:
 3011              	.L225:
 821:Src/register_interface.c ****               break;
 3012              		.loc 1 821 15 is_stmt 1 view .LVU903
 821:Src/register_interface.c ****               break;
 3013              		.loc 1 821 28 is_stmt 0 view .LVU904
 3014 044c 8848     		ldr	r0, .L359+16
 3015              	.LVL495:
 821:Src/register_interface.c ****               break;
 3016              		.loc 1 821 28 view .LVU905
 3017 044e FFF7FEFF 		bl	MCI_GetIqd
 3018              	.LVL496:
 821:Src/register_interface.c ****               break;
 3019              		.loc 1 821 45 view .LVU906
 3020 0452 0314     		asrs	r3, r0, #16
 821:Src/register_interface.c ****               break;
 3021              		.loc 1 821 26 view .LVU907
 3022 0454 3380     		strh	r3, [r6]	@ movhi
 822:Src/register_interface.c ****             }
 3023              		.loc 1 822 15 is_stmt 1 view .LVU908
 3024              	.LBE93:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3025              		.loc 1 660 11 is_stmt 0 view .LVU909
 3026 0456 0020     		movs	r0, #0
 3027              	.LBB94:
 822:Src/register_interface.c ****             }
 3028              		.loc 1 822 15 view .LVU910
 3029 0458 4EE7     		b	.L205
 3030              	.LVL497:
 3031              	.L223:
ARM GAS  /tmp/ccRth84L.s 			page 93


 833:Src/register_interface.c ****               break;
 3032              		.loc 1 833 15 is_stmt 1 view .LVU911
 833:Src/register_interface.c ****               break;
 3033              		.loc 1 833 28 is_stmt 0 view .LVU912
 3034 045a 8548     		ldr	r0, .L359+16
 3035              	.LVL498:
 833:Src/register_interface.c ****               break;
 3036              		.loc 1 833 28 view .LVU913
 3037 045c FFF7FEFF 		bl	MCI_GetIqdref
 3038              	.LVL499:
 833:Src/register_interface.c ****               break;
 3039              		.loc 1 833 48 view .LVU914
 3040 0460 0314     		asrs	r3, r0, #16
 833:Src/register_interface.c ****               break;
 3041              		.loc 1 833 26 view .LVU915
 3042 0462 3380     		strh	r3, [r6]	@ movhi
 834:Src/register_interface.c ****             }
 3043              		.loc 1 834 15 is_stmt 1 view .LVU916
 3044              	.LBE94:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3045              		.loc 1 660 11 is_stmt 0 view .LVU917
 3046 0464 0020     		movs	r0, #0
 3047              	.LBB95:
 834:Src/register_interface.c ****             }
 3048              		.loc 1 834 15 view .LVU918
 3049 0466 47E7     		b	.L205
 3050              	.LVL500:
 3051              	.L227:
 838:Src/register_interface.c ****               break;
 3052              		.loc 1 838 15 is_stmt 1 view .LVU919
 838:Src/register_interface.c ****               break;
 3053              		.loc 1 838 28 is_stmt 0 view .LVU920
 3054 0468 8148     		ldr	r0, .L359+16
 3055              	.LVL501:
 838:Src/register_interface.c ****               break;
 3056              		.loc 1 838 28 view .LVU921
 3057 046a FFF7FEFF 		bl	MCI_GetVqd
 3058              	.LVL502:
 838:Src/register_interface.c ****               break;
 3059              		.loc 1 838 26 view .LVU922
 3060 046e 3080     		strh	r0, [r6]	@ movhi
 839:Src/register_interface.c ****             }
 3061              		.loc 1 839 15 is_stmt 1 view .LVU923
 3062              	.LBE95:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3063              		.loc 1 660 11 is_stmt 0 view .LVU924
 3064 0470 0020     		movs	r0, #0
 3065              	.LBB96:
 839:Src/register_interface.c ****             }
 3066              		.loc 1 839 15 view .LVU925
 3067 0472 41E7     		b	.L205
 3068              	.LVL503:
 3069              	.L194:
 850:Src/register_interface.c ****               break;
 3070              		.loc 1 850 15 is_stmt 1 view .LVU926
 850:Src/register_interface.c ****               break;
 3071              		.loc 1 850 28 is_stmt 0 view .LVU927
ARM GAS  /tmp/ccRth84L.s 			page 94


 3072 0474 7E48     		ldr	r0, .L359+16
 3073              	.LVL504:
 850:Src/register_interface.c ****               break;
 3074              		.loc 1 850 28 view .LVU928
 3075 0476 FFF7FEFF 		bl	MCI_GetValphabeta
 3076              	.LVL505:
 850:Src/register_interface.c ****               break;
 3077              		.loc 1 850 26 view .LVU929
 3078 047a 3080     		strh	r0, [r6]	@ movhi
 851:Src/register_interface.c ****             }
 3079              		.loc 1 851 15 is_stmt 1 view .LVU930
 3080              	.LBE96:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3081              		.loc 1 660 11 is_stmt 0 view .LVU931
 3082 047c 0020     		movs	r0, #0
 3083              	.LBB97:
 851:Src/register_interface.c ****             }
 3084              		.loc 1 851 15 view .LVU932
 3085 047e 3BE7     		b	.L205
 3086              	.LVL506:
 3087              	.L235:
 862:Src/register_interface.c ****               break;
 3088              		.loc 1 862 15 is_stmt 1 view .LVU933
 862:Src/register_interface.c ****               break;
 3089              		.loc 1 862 28 is_stmt 0 view .LVU934
 3090 0480 7C48     		ldr	r0, .L359+20
 3091              	.LVL507:
 862:Src/register_interface.c ****               break;
 3092              		.loc 1 862 28 view .LVU935
 3093 0482 FFF7FEFF 		bl	SPD_GetElAngle
 3094              	.LVL508:
 862:Src/register_interface.c ****               break;
 3095              		.loc 1 862 26 view .LVU936
 3096 0486 3080     		strh	r0, [r6]	@ movhi
 863:Src/register_interface.c ****             }
 3097              		.loc 1 863 15 is_stmt 1 view .LVU937
 3098              	.LBE97:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3099              		.loc 1 660 11 is_stmt 0 view .LVU938
 3100 0488 0020     		movs	r0, #0
 3101              	.LBB98:
 863:Src/register_interface.c ****             }
 3102              		.loc 1 863 15 view .LVU939
 3103 048a 35E7     		b	.L205
 3104              	.LVL509:
 3105              	.L233:
 875:Src/register_interface.c ****               break;
 3106              		.loc 1 875 15 is_stmt 1 view .LVU940
 875:Src/register_interface.c ****               break;
 3107              		.loc 1 875 28 is_stmt 0 view .LVU941
 3108 048c 7A48     		ldr	r0, .L359+24
 3109              	.LVL510:
 875:Src/register_interface.c ****               break;
 3110              		.loc 1 875 28 view .LVU942
 3111 048e FFF7FEFF 		bl	SPD_GetElAngle
 3112              	.LVL511:
 875:Src/register_interface.c ****               break;
ARM GAS  /tmp/ccRth84L.s 			page 95


 3113              		.loc 1 875 26 view .LVU943
 3114 0492 3080     		strh	r0, [r6]	@ movhi
 876:Src/register_interface.c ****             }
 3115              		.loc 1 876 15 is_stmt 1 view .LVU944
 3116              	.LBE98:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3117              		.loc 1 660 11 is_stmt 0 view .LVU945
 3118 0494 0020     		movs	r0, #0
 3119              	.LBB99:
 876:Src/register_interface.c ****             }
 3120              		.loc 1 876 15 view .LVU946
 3121 0496 2FE7     		b	.L205
 3122              	.LVL512:
 3123              	.L238:
 882:Src/register_interface.c ****               break;
 3124              		.loc 1 882 15 is_stmt 1 view .LVU947
 882:Src/register_interface.c ****               break;
 3125              		.loc 1 882 28 is_stmt 0 view .LVU948
 3126 0498 7748     		ldr	r0, .L359+24
 3127              	.LVL513:
 882:Src/register_interface.c ****               break;
 3128              		.loc 1 882 28 view .LVU949
 3129 049a FFF7FEFF 		bl	SPD_GetS16Speed
 3130              	.LVL514:
 882:Src/register_interface.c ****               break;
 3131              		.loc 1 882 26 view .LVU950
 3132 049e 3080     		strh	r0, [r6]	@ movhi
 883:Src/register_interface.c ****             }
 3133              		.loc 1 883 15 is_stmt 1 view .LVU951
 3134              	.LBE99:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3135              		.loc 1 660 11 is_stmt 0 view .LVU952
 3136 04a0 0020     		movs	r0, #0
 3137              	.LBB100:
 883:Src/register_interface.c ****             }
 3138              		.loc 1 883 15 view .LVU953
 3139 04a2 29E7     		b	.L205
 3140              	.LVL515:
 3141              	.L231:
 893:Src/register_interface.c ****               break;
 3142              		.loc 1 893 15 is_stmt 1 view .LVU954
 893:Src/register_interface.c ****               break;
 3143              		.loc 1 893 28 is_stmt 0 view .LVU955
 3144 04a4 7448     		ldr	r0, .L359+24
 3145              	.LVL516:
 893:Src/register_interface.c ****               break;
 3146              		.loc 1 893 28 view .LVU956
 3147 04a6 FFF7FEFF 		bl	STO_PLL_GetEstimatedCurrent
 3148              	.LVL517:
 893:Src/register_interface.c ****               break;
 3149              		.loc 1 893 78 view .LVU957
 3150 04aa 0314     		asrs	r3, r0, #16
 893:Src/register_interface.c ****               break;
 3151              		.loc 1 893 26 view .LVU958
 3152 04ac 3380     		strh	r3, [r6]	@ movhi
 894:Src/register_interface.c ****             }
 3153              		.loc 1 894 15 is_stmt 1 view .LVU959
ARM GAS  /tmp/ccRth84L.s 			page 96


 3154              	.LBE100:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3155              		.loc 1 660 11 is_stmt 0 view .LVU960
 3156 04ae 0020     		movs	r0, #0
 3157              	.LBB101:
 894:Src/register_interface.c ****             }
 3158              		.loc 1 894 15 view .LVU961
 3159 04b0 22E7     		b	.L205
 3160              	.LVL518:
 3161              	.L241:
 904:Src/register_interface.c ****               break;
 3162              		.loc 1 904 15 is_stmt 1 view .LVU962
 904:Src/register_interface.c ****               break;
 3163              		.loc 1 904 28 is_stmt 0 view .LVU963
 3164 04b2 7148     		ldr	r0, .L359+24
 3165              	.LVL519:
 904:Src/register_interface.c ****               break;
 3166              		.loc 1 904 28 view .LVU964
 3167 04b4 FFF7FEFF 		bl	STO_PLL_GetEstimatedBemf
 3168              	.LVL520:
 904:Src/register_interface.c ****               break;
 3169              		.loc 1 904 75 view .LVU965
 3170 04b8 0314     		asrs	r3, r0, #16
 904:Src/register_interface.c ****               break;
 3171              		.loc 1 904 26 view .LVU966
 3172 04ba 3380     		strh	r3, [r6]	@ movhi
 905:Src/register_interface.c ****             }
 3173              		.loc 1 905 15 is_stmt 1 view .LVU967
 3174              	.LBE101:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3175              		.loc 1 660 11 is_stmt 0 view .LVU968
 3176 04bc 0020     		movs	r0, #0
 3177              	.LBB102:
 905:Src/register_interface.c ****             }
 3178              		.loc 1 905 15 view .LVU969
 3179 04be 1BE7     		b	.L205
 3180              	.LVL521:
 3181              	.L208:
 3182              	.LBB63:
 910:Src/register_interface.c ****               int16_t hC2;
 3183              		.loc 1 910 15 is_stmt 1 view .LVU970
 911:Src/register_interface.c ****               STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 3184              		.loc 1 911 15 view .LVU971
 912:Src/register_interface.c ****               *regdata16 = hC1;
 3185              		.loc 1 912 15 view .LVU972
 3186 04c0 03AA     		add	r2, sp, #12
 3187 04c2 0DF10A01 		add	r1, sp, #10
 3188              	.LVL522:
 912:Src/register_interface.c ****               *regdata16 = hC1;
 3189              		.loc 1 912 15 is_stmt 0 view .LVU973
 3190 04c6 6C48     		ldr	r0, .L359+24
 3191              	.LVL523:
 912:Src/register_interface.c ****               *regdata16 = hC1;
 3192              		.loc 1 912 15 view .LVU974
 3193 04c8 FFF7FEFF 		bl	STO_PLL_GetObserverGains
 3194              	.LVL524:
 913:Src/register_interface.c ****               break;
ARM GAS  /tmp/ccRth84L.s 			page 97


 3195              		.loc 1 913 15 is_stmt 1 view .LVU975
 913:Src/register_interface.c ****               break;
 3196              		.loc 1 913 26 is_stmt 0 view .LVU976
 3197 04cc BDF90A30 		ldrsh	r3, [sp, #10]
 3198 04d0 3380     		strh	r3, [r6]	@ movhi
 914:Src/register_interface.c ****             }
 3199              		.loc 1 914 15 is_stmt 1 view .LVU977
 3200              	.LBE63:
 3201              	.LBE102:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3202              		.loc 1 660 11 is_stmt 0 view .LVU978
 3203 04d2 0020     		movs	r0, #0
 3204 04d4 10E7     		b	.L205
 3205              	.LVL525:
 3206              	.L212:
 3207              	.LBB103:
 3208              	.LBB64:
 919:Src/register_interface.c ****               int16_t hC2;
 3209              		.loc 1 919 15 is_stmt 1 view .LVU979
 920:Src/register_interface.c ****               STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 3210              		.loc 1 920 15 view .LVU980
 921:Src/register_interface.c ****               *regdata16 = hC2;
 3211              		.loc 1 921 15 view .LVU981
 3212 04d6 03AA     		add	r2, sp, #12
 3213 04d8 0DF10A01 		add	r1, sp, #10
 3214              	.LVL526:
 921:Src/register_interface.c ****               *regdata16 = hC2;
 3215              		.loc 1 921 15 is_stmt 0 view .LVU982
 3216 04dc 6648     		ldr	r0, .L359+24
 3217              	.LVL527:
 921:Src/register_interface.c ****               *regdata16 = hC2;
 3218              		.loc 1 921 15 view .LVU983
 3219 04de FFF7FEFF 		bl	STO_PLL_GetObserverGains
 3220              	.LVL528:
 922:Src/register_interface.c ****               break;
 3221              		.loc 1 922 15 is_stmt 1 view .LVU984
 922:Src/register_interface.c ****               break;
 3222              		.loc 1 922 26 is_stmt 0 view .LVU985
 3223 04e2 BDF90C30 		ldrsh	r3, [sp, #12]
 3224 04e6 3380     		strh	r3, [r6]	@ movhi
 923:Src/register_interface.c ****             }
 3225              		.loc 1 923 15 is_stmt 1 view .LVU986
 3226              	.LBE64:
 3227              	.LBE103:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3228              		.loc 1 660 11 is_stmt 0 view .LVU987
 3229 04e8 0020     		movs	r0, #0
 3230 04ea 05E7     		b	.L205
 3231              	.LVL529:
 3232              	.L196:
 3233              	.LBB104:
 934:Src/register_interface.c ****               break;
 3234              		.loc 1 934 15 is_stmt 1 view .LVU988
 934:Src/register_interface.c ****               break;
 3235              		.loc 1 934 28 is_stmt 0 view .LVU989
 3236 04ec 6348     		ldr	r0, .L359+28
 3237              	.LVL530:
ARM GAS  /tmp/ccRth84L.s 			page 98


 934:Src/register_interface.c ****               break;
 3238              		.loc 1 934 28 view .LVU990
 3239 04ee FFF7FEFF 		bl	PID_GetKP
 3240              	.LVL531:
 934:Src/register_interface.c ****               break;
 3241              		.loc 1 934 26 view .LVU991
 3242 04f2 3080     		strh	r0, [r6]	@ movhi
 935:Src/register_interface.c ****             }
 3243              		.loc 1 935 15 is_stmt 1 view .LVU992
 3244              	.LBE104:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3245              		.loc 1 660 11 is_stmt 0 view .LVU993
 3246 04f4 0020     		movs	r0, #0
 3247              	.LBB105:
 935:Src/register_interface.c ****             }
 3248              		.loc 1 935 15 view .LVU994
 3249 04f6 FFE6     		b	.L205
 3250              	.LVL532:
 3251              	.L243:
 944:Src/register_interface.c ****               break;
 3252              		.loc 1 944 15 is_stmt 1 view .LVU995
 944:Src/register_interface.c ****               break;
 3253              		.loc 1 944 28 is_stmt 0 view .LVU996
 3254 04f8 614B     		ldr	r3, .L359+32
 3255 04fa 1868     		ldr	r0, [r3]
 3256              	.LVL533:
 944:Src/register_interface.c ****               break;
 3257              		.loc 1 944 28 view .LVU997
 3258 04fc FFF7FEFF 		bl	FF_GetVqdff
 3259              	.LVL534:
 944:Src/register_interface.c ****               break;
 3260              		.loc 1 944 26 view .LVU998
 3261 0500 3080     		strh	r0, [r6]	@ movhi
 945:Src/register_interface.c ****             }
 3262              		.loc 1 945 15 is_stmt 1 view .LVU999
 3263              	.LBE105:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3264              		.loc 1 660 11 is_stmt 0 view .LVU1000
 3265 0502 0020     		movs	r0, #0
 3266              	.LBB106:
 945:Src/register_interface.c ****             }
 3267              		.loc 1 945 15 view .LVU1001
 3268 0504 F8E6     		b	.L205
 3269              	.LVL535:
 3270              	.L229:
 956:Src/register_interface.c ****               break;
 3271              		.loc 1 956 15 is_stmt 1 view .LVU1002
 956:Src/register_interface.c ****               break;
 3272              		.loc 1 956 28 is_stmt 0 view .LVU1003
 3273 0506 5E4B     		ldr	r3, .L359+32
 3274 0508 1868     		ldr	r0, [r3]
 3275              	.LVL536:
 956:Src/register_interface.c ****               break;
 3276              		.loc 1 956 28 view .LVU1004
 3277 050a FFF7FEFF 		bl	FF_GetVqdAvPIout
 3278              	.LVL537:
 956:Src/register_interface.c ****               break;
ARM GAS  /tmp/ccRth84L.s 			page 99


 3279              		.loc 1 956 26 view .LVU1005
 3280 050e 3080     		strh	r0, [r6]	@ movhi
 957:Src/register_interface.c ****             }
 3281              		.loc 1 957 15 is_stmt 1 view .LVU1006
 3282              	.LBE106:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3283              		.loc 1 660 11 is_stmt 0 view .LVU1007
 3284 0510 0020     		movs	r0, #0
 3285              	.LBB107:
 957:Src/register_interface.c ****             }
 3286              		.loc 1 957 15 view .LVU1008
 3287 0512 F1E6     		b	.L205
 3288              	.LVL538:
 3289              	.L249:
 968:Src/register_interface.c ****               break;
 3290              		.loc 1 968 15 is_stmt 1 view .LVU1009
 968:Src/register_interface.c ****               break;
 3291              		.loc 1 968 39 is_stmt 0 view .LVU1010
 3292 0514 5348     		ldr	r0, .L359+4
 3293              	.LVL539:
 968:Src/register_interface.c ****               break;
 3294              		.loc 1 968 39 view .LVU1011
 3295 0516 FFF7FEFF 		bl	PID_GetKPDivisorPOW2
 3296              	.LVL540:
 968:Src/register_interface.c ****               break;
 3297              		.loc 1 968 27 view .LVU1012
 3298 051a 3080     		strh	r0, [r6]	@ movhi
 969:Src/register_interface.c ****             }
 3299              		.loc 1 969 15 is_stmt 1 view .LVU1013
 3300              	.LBE107:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3301              		.loc 1 660 11 is_stmt 0 view .LVU1014
 3302 051c 0020     		movs	r0, #0
 3303              	.LBB108:
 969:Src/register_interface.c ****             }
 3304              		.loc 1 969 15 view .LVU1015
 3305 051e EBE6     		b	.L205
 3306              	.LVL541:
 3307              	.L247:
 980:Src/register_interface.c ****               break;
 3308              		.loc 1 980 15 is_stmt 1 view .LVU1016
 980:Src/register_interface.c ****               break;
 3309              		.loc 1 980 29 is_stmt 0 view .LVU1017
 3310 0520 5048     		ldr	r0, .L359+4
 3311              	.LVL542:
 980:Src/register_interface.c ****               break;
 3312              		.loc 1 980 29 view .LVU1018
 3313 0522 FFF7FEFF 		bl	PID_GetKDDivisorPOW2
 3314              	.LVL543:
 980:Src/register_interface.c ****               break;
 3315              		.loc 1 980 27 view .LVU1019
 3316 0526 3080     		strh	r0, [r6]	@ movhi
 981:Src/register_interface.c ****             }
 3317              		.loc 1 981 15 is_stmt 1 view .LVU1020
 3318              	.LBE108:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3319              		.loc 1 660 11 is_stmt 0 view .LVU1021
ARM GAS  /tmp/ccRth84L.s 			page 100


 3320 0528 0020     		movs	r0, #0
 3321              	.LBB109:
 981:Src/register_interface.c ****             }
 3322              		.loc 1 981 15 view .LVU1022
 3323 052a E5E6     		b	.L205
 3324              	.LVL544:
 3325              	.L252:
 985:Src/register_interface.c ****               break;
 3326              		.loc 1 985 15 is_stmt 1 view .LVU1023
 985:Src/register_interface.c ****               break;
 3327              		.loc 1 985 29 is_stmt 0 view .LVU1024
 3328 052c 4E4B     		ldr	r3, .L359+8
 3329 052e 1868     		ldr	r0, [r3]
 3330              	.LVL545:
 985:Src/register_interface.c ****               break;
 3331              		.loc 1 985 29 view .LVU1025
 3332 0530 FFF7FEFF 		bl	PID_GetKPDivisorPOW2
 3333              	.LVL546:
 985:Src/register_interface.c ****               break;
 3334              		.loc 1 985 27 view .LVU1026
 3335 0534 3080     		strh	r0, [r6]	@ movhi
 986:Src/register_interface.c ****             }
 3336              		.loc 1 986 15 is_stmt 1 view .LVU1027
 3337              	.LBE109:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3338              		.loc 1 660 11 is_stmt 0 view .LVU1028
 3339 0536 0020     		movs	r0, #0
 3340              	.LBB110:
 986:Src/register_interface.c ****             }
 3341              		.loc 1 986 15 view .LVU1029
 3342 0538 DEE6     		b	.L205
 3343              	.LVL547:
 3344              	.L245:
 997:Src/register_interface.c ****               break;
 3345              		.loc 1 997 15 is_stmt 1 view .LVU1030
 997:Src/register_interface.c ****               break;
 3346              		.loc 1 997 29 is_stmt 0 view .LVU1031
 3347 053a 4B4B     		ldr	r3, .L359+8
 3348 053c 1868     		ldr	r0, [r3]
 3349              	.LVL548:
 997:Src/register_interface.c ****               break;
 3350              		.loc 1 997 29 view .LVU1032
 3351 053e FFF7FEFF 		bl	PID_GetKDDivisorPOW2
 3352              	.LVL549:
 997:Src/register_interface.c ****               break;
 3353              		.loc 1 997 27 view .LVU1033
 3354 0542 3080     		strh	r0, [r6]	@ movhi
 998:Src/register_interface.c ****             }
 3355              		.loc 1 998 15 is_stmt 1 view .LVU1034
 3356              	.LBE110:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3357              		.loc 1 660 11 is_stmt 0 view .LVU1035
 3358 0544 0020     		movs	r0, #0
 3359              	.LBB111:
 998:Src/register_interface.c ****             }
 3360              		.loc 1 998 15 view .LVU1036
 3361 0546 D7E6     		b	.L205
ARM GAS  /tmp/ccRth84L.s 			page 101


 3362              	.LVL550:
 3363              	.L256:
1003:Src/register_interface.c ****               break;
 3364              		.loc 1 1003 15 is_stmt 1 view .LVU1037
1003:Src/register_interface.c ****               break;
 3365              		.loc 1 1003 29 is_stmt 0 view .LVU1038
 3366 0548 454B     		ldr	r3, .L359
 3367 054a 1868     		ldr	r0, [r3]
 3368              	.LVL551:
1003:Src/register_interface.c ****               break;
 3369              		.loc 1 1003 29 view .LVU1039
 3370 054c FFF7FEFF 		bl	PID_GetKPDivisorPOW2
 3371              	.LVL552:
1003:Src/register_interface.c ****               break;
 3372              		.loc 1 1003 27 view .LVU1040
 3373 0550 3080     		strh	r0, [r6]	@ movhi
1004:Src/register_interface.c ****             }
 3374              		.loc 1 1004 15 is_stmt 1 view .LVU1041
 3375              	.LBE111:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3376              		.loc 1 660 11 is_stmt 0 view .LVU1042
 3377 0552 0020     		movs	r0, #0
 3378              	.LBB112:
1004:Src/register_interface.c ****             }
 3379              		.loc 1 1004 15 view .LVU1043
 3380 0554 D0E6     		b	.L205
 3381              	.LVL553:
 3382              	.L254:
1015:Src/register_interface.c ****               break;
 3383              		.loc 1 1015 15 is_stmt 1 view .LVU1044
1015:Src/register_interface.c ****               break;
 3384              		.loc 1 1015 29 is_stmt 0 view .LVU1045
 3385 0556 424B     		ldr	r3, .L359
 3386 0558 1868     		ldr	r0, [r3]
 3387              	.LVL554:
1015:Src/register_interface.c ****               break;
 3388              		.loc 1 1015 29 view .LVU1046
 3389 055a FFF7FEFF 		bl	PID_GetKDDivisorPOW2
 3390              	.LVL555:
1015:Src/register_interface.c ****               break;
 3391              		.loc 1 1015 27 view .LVU1047
 3392 055e 3080     		strh	r0, [r6]	@ movhi
1016:Src/register_interface.c ****             }
 3393              		.loc 1 1016 15 is_stmt 1 view .LVU1048
 3394              	.LBE112:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3395              		.loc 1 660 11 is_stmt 0 view .LVU1049
 3396 0560 0020     		movs	r0, #0
 3397              	.LBB113:
1016:Src/register_interface.c ****             }
 3398              		.loc 1 1016 15 view .LVU1050
 3399 0562 C9E6     		b	.L205
 3400              	.LVL556:
 3401              	.L258:
1021:Src/register_interface.c ****               break;
 3402              		.loc 1 1021 15 is_stmt 1 view .LVU1051
1021:Src/register_interface.c ****               break;
ARM GAS  /tmp/ccRth84L.s 			page 102


 3403              		.loc 1 1021 29 is_stmt 0 view .LVU1052
 3404 0564 4548     		ldr	r0, .L359+28
 3405              	.LVL557:
1021:Src/register_interface.c ****               break;
 3406              		.loc 1 1021 29 view .LVU1053
 3407 0566 FFF7FEFF 		bl	PID_GetKIDivisorPOW2
 3408              	.LVL558:
1021:Src/register_interface.c ****               break;
 3409              		.loc 1 1021 27 view .LVU1054
 3410 056a 3080     		strh	r0, [r6]	@ movhi
1022:Src/register_interface.c ****             }
 3411              		.loc 1 1022 15 is_stmt 1 view .LVU1055
 3412              	.LBE113:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3413              		.loc 1 660 11 is_stmt 0 view .LVU1056
 3414 056c 0020     		movs	r0, #0
 3415              	.LBB114:
1022:Src/register_interface.c ****             }
 3416              		.loc 1 1022 15 view .LVU1057
 3417 056e C3E6     		b	.L205
 3418              	.LVL559:
 3419              	.L297:
1022:Src/register_interface.c ****             }
 3420              		.loc 1 1022 15 view .LVU1058
 3421 0570 0020     		movs	r0, #0
 3422              	.LVL560:
1022:Src/register_interface.c ****             }
 3423              		.loc 1 1022 15 view .LVU1059
 3424 0572 C1E6     		b	.L205
 3425              	.LVL561:
 3426              	.L188:
1022:Src/register_interface.c ****             }
 3427              		.loc 1 1022 15 view .LVU1060
 3428              	.LBE114:
 3429              	.LBB115:
1047:Src/register_interface.c ****         int32_t *regdata32 = (int32_t *)data; //cstat !MISRAC2012-Rule-11.3
 3430              		.loc 1 1047 9 is_stmt 1 view .LVU1061
1048:Src/register_interface.c **** 
 3431              		.loc 1 1048 9 view .LVU1062
1050:Src/register_interface.c ****         {
 3432              		.loc 1 1050 9 view .LVU1063
1050:Src/register_interface.c ****         {
 3433              		.loc 1 1050 23 is_stmt 0 view .LVU1064
 3434 0574 9BB2     		uxth	r3, r3
1050:Src/register_interface.c ****         {
 3435              		.loc 1 1050 12 view .LVU1065
 3436 0576 032B     		cmp	r3, #3
 3437 0578 40F26A81 		bls	.L299
1052:Src/register_interface.c ****           {
 3438              		.loc 1 1052 11 is_stmt 1 view .LVU1066
 3439 057c B4F58C7F 		cmp	r4, #280
 3440 0580 4FD0     		beq	.L260
 3441 0582 11D9     		bls	.L342
 3442 0584 B4F5167F 		cmp	r4, #600
 3443 0588 57D0     		beq	.L268
 3444 058a 2BD9     		bls	.L343
 3445 058c 41F65833 		movw	r3, #7000
ARM GAS  /tmp/ccRth84L.s 			page 103


 3446              	.LVL562:
1052:Src/register_interface.c ****           {
 3447              		.loc 1 1052 11 is_stmt 0 view .LVU1067
 3448 0590 9C42     		cmp	r4, r3
 3449 0592 35D1     		bne	.L344
 3450              	.LBB116:
1103:Src/register_interface.c ****               ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
 3451              		.loc 1 1103 15 is_stmt 1 view .LVU1068
1104:Src/register_interface.c ****               *regdataU32 = ReadVal.U32_Val;
 3452              		.loc 1 1104 15 view .LVU1069
1104:Src/register_interface.c ****               *regdataU32 = ReadVal.U32_Val;
 3453              		.loc 1 1104 35 is_stmt 0 view .LVU1070
 3454 0594 3B4B     		ldr	r3, .L359+36
 3455 0596 1868     		ldr	r0, [r3]
 3456              	.LVL563:
1104:Src/register_interface.c ****               *regdataU32 = ReadVal.U32_Val;
 3457              		.loc 1 1104 35 view .LVU1071
 3458 0598 FFF7FEFF 		bl	PQD_GetAvrgElMotorPowerW
 3459              	.LVL564:
1104:Src/register_interface.c ****               *regdataU32 = ReadVal.U32_Val;
 3460              		.loc 1 1104 35 view .LVU1072
 3461 059c 8DED010A 		vstr.32	s0, [sp, #4]
1105:Src/register_interface.c ****               break;
 3462              		.loc 1 1105 15 is_stmt 1 view .LVU1073
1105:Src/register_interface.c ****               break;
 3463              		.loc 1 1105 27 is_stmt 0 view .LVU1074
 3464 05a0 019B     		ldr	r3, [sp, #4]
 3465 05a2 3360     		str	r3, [r6]
1106:Src/register_interface.c ****             }
 3466              		.loc 1 1106 15 is_stmt 1 view .LVU1075
 3467              	.LBE116:
 3468              	.LBE115:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3469              		.loc 1 660 11 is_stmt 0 view .LVU1076
 3470 05a4 0020     		movs	r0, #0
 3471 05a6 1AE0     		b	.L266
 3472              	.LVL565:
 3473              	.L342:
 3474              	.LBB117:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3475              		.loc 1 660 11 view .LVU1077
 3476 05a8 982C     		cmp	r4, #152
 3477 05aa 31D0     		beq	.L262
 3478 05ac 07D9     		bls	.L345
 3479 05ae D82C     		cmp	r4, #216
 3480 05b0 14D1     		bne	.L346
1074:Src/register_interface.c ****               break;
 3481              		.loc 1 1074 15 is_stmt 1 view .LVU1078
1074:Src/register_interface.c ****               break;
 3482              		.loc 1 1074 28 is_stmt 0 view .LVU1079
 3483 05b2 3148     		ldr	r0, .L359+24
 3484              	.LVL566:
1074:Src/register_interface.c ****               break;
 3485              		.loc 1 1074 28 view .LVU1080
 3486 05b4 FFF7FEFF 		bl	STO_PLL_GetEstimatedBemfLevel
 3487              	.LVL567:
1074:Src/register_interface.c ****               break;
ARM GAS  /tmp/ccRth84L.s 			page 104


 3488              		.loc 1 1074 26 view .LVU1081
 3489 05b8 3060     		str	r0, [r6]
1075:Src/register_interface.c ****             }
 3490              		.loc 1 1075 15 is_stmt 1 view .LVU1082
 3491              	.LBE117:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3492              		.loc 1 660 11 is_stmt 0 view .LVU1083
 3493 05ba 0020     		movs	r0, #0
 3494              	.LBB118:
1075:Src/register_interface.c ****             }
 3495              		.loc 1 1075 15 view .LVU1084
 3496 05bc 0FE0     		b	.L266
 3497              	.LVL568:
 3498              	.L345:
1075:Src/register_interface.c ****             }
 3499              		.loc 1 1075 15 view .LVU1085
 3500 05be 182C     		cmp	r4, #24
 3501 05c0 20D0     		beq	.L264
 3502 05c2 582C     		cmp	r4, #88
 3503 05c4 08D1     		bne	.L347
1063:Src/register_interface.c ****               break;
 3504              		.loc 1 1063 15 is_stmt 1 view .LVU1086
1063:Src/register_interface.c ****               break;
 3505              		.loc 1 1063 39 is_stmt 0 view .LVU1087
 3506 05c6 2A48     		ldr	r0, .L359+16
 3507              	.LVL569:
1063:Src/register_interface.c ****               break;
 3508              		.loc 1 1063 39 view .LVU1088
 3509 05c8 FFF7FEFF 		bl	MCI_GetAvrgMecSpeedUnit
 3510              	.LVL570:
1063:Src/register_interface.c ****               break;
 3511              		.loc 1 1063 79 view .LVU1089
 3512 05cc 00EB4000 		add	r0, r0, r0, lsl #1
 3513 05d0 4000     		lsls	r0, r0, #1
1063:Src/register_interface.c ****               break;
 3514              		.loc 1 1063 26 view .LVU1090
 3515 05d2 3060     		str	r0, [r6]
1064:Src/register_interface.c ****             }
 3516              		.loc 1 1064 15 is_stmt 1 view .LVU1091
 3517              	.LBE118:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3518              		.loc 1 660 11 is_stmt 0 view .LVU1092
 3519 05d4 0020     		movs	r0, #0
 3520              	.LBB119:
1064:Src/register_interface.c ****             }
 3521              		.loc 1 1064 15 view .LVU1093
 3522 05d6 02E0     		b	.L266
 3523              	.LVL571:
 3524              	.L347:
1064:Src/register_interface.c ****             }
 3525              		.loc 1 1064 15 view .LVU1094
 3526 05d8 0520     		movs	r0, #5
 3527              	.LVL572:
1064:Src/register_interface.c ****             }
 3528              		.loc 1 1064 15 view .LVU1095
 3529 05da 00E0     		b	.L266
 3530              	.LVL573:
ARM GAS  /tmp/ccRth84L.s 			page 105


 3531              	.L346:
1064:Src/register_interface.c ****             }
 3532              		.loc 1 1064 15 view .LVU1096
 3533 05dc 0520     		movs	r0, #5
 3534              	.LVL574:
 3535              	.L266:
1114:Src/register_interface.c ****         }
 3536              		.loc 1 1114 11 is_stmt 1 view .LVU1097
1114:Src/register_interface.c ****         }
 3537              		.loc 1 1114 17 is_stmt 0 view .LVU1098
 3538 05de 0423     		movs	r3, #4
 3539 05e0 3B80     		strh	r3, [r7]	@ movhi
 3540 05e2 31E1     		b	.L184
 3541              	.LVL575:
 3542              	.L343:
1114:Src/register_interface.c ****         }
 3543              		.loc 1 1114 17 view .LVU1099
 3544 05e4 B4F5EC7F 		cmp	r4, #472
 3545 05e8 21D0     		beq	.L270
 3546 05ea B4F5067F 		cmp	r4, #536
 3547 05ee 05D1     		bne	.L348
1092:Src/register_interface.c ****               break;
 3548              		.loc 1 1092 15 is_stmt 1 view .LVU1100
1092:Src/register_interface.c ****               break;
 3549              		.loc 1 1092 31 is_stmt 0 view .LVU1101
 3550 05f0 234B     		ldr	r3, .L359+32
 3551 05f2 1B68     		ldr	r3, [r3]
1092:Src/register_interface.c ****               break;
 3552              		.loc 1 1092 40 view .LVU1102
 3553 05f4 DB68     		ldr	r3, [r3, #12]
1092:Src/register_interface.c ****               break;
 3554              		.loc 1 1092 26 view .LVU1103
 3555 05f6 0B60     		str	r3, [r1]
1093:Src/register_interface.c ****             }
 3556              		.loc 1 1093 15 is_stmt 1 view .LVU1104
 3557              	.LBE119:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3558              		.loc 1 660 11 is_stmt 0 view .LVU1105
 3559 05f8 0020     		movs	r0, #0
 3560              	.LVL576:
 3561              	.LBB120:
1093:Src/register_interface.c ****             }
 3562              		.loc 1 1093 15 view .LVU1106
 3563 05fa F0E7     		b	.L266
 3564              	.LVL577:
 3565              	.L348:
1093:Src/register_interface.c ****             }
 3566              		.loc 1 1093 15 view .LVU1107
 3567 05fc 0520     		movs	r0, #5
 3568              	.LVL578:
1093:Src/register_interface.c ****             }
 3569              		.loc 1 1093 15 view .LVU1108
 3570 05fe EEE7     		b	.L266
 3571              	.LVL579:
 3572              	.L344:
1093:Src/register_interface.c ****             }
 3573              		.loc 1 1093 15 view .LVU1109
ARM GAS  /tmp/ccRth84L.s 			page 106


 3574 0600 0520     		movs	r0, #5
 3575              	.LVL580:
1093:Src/register_interface.c ****             }
 3576              		.loc 1 1093 15 view .LVU1110
 3577 0602 ECE7     		b	.L266
 3578              	.LVL581:
 3579              	.L264:
1057:Src/register_interface.c ****               break;
 3580              		.loc 1 1057 15 is_stmt 1 view .LVU1111
1057:Src/register_interface.c ****               break;
 3581              		.loc 1 1057 29 is_stmt 0 view .LVU1112
 3582 0604 1A48     		ldr	r0, .L359+16
 3583              	.LVL582:
1057:Src/register_interface.c ****               break;
 3584              		.loc 1 1057 29 view .LVU1113
 3585 0606 FFF7FEFF 		bl	MCI_GetFaultState
 3586              	.LVL583:
1057:Src/register_interface.c ****               break;
 3587              		.loc 1 1057 27 view .LVU1114
 3588 060a 3060     		str	r0, [r6]
1058:Src/register_interface.c ****             }
 3589              		.loc 1 1058 15 is_stmt 1 view .LVU1115
 3590              	.LBE120:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3591              		.loc 1 660 11 is_stmt 0 view .LVU1116
 3592 060c 0020     		movs	r0, #0
 3593              	.LBB121:
1058:Src/register_interface.c ****             }
 3594              		.loc 1 1058 15 view .LVU1117
 3595 060e E6E7     		b	.L266
 3596              	.LVL584:
 3597              	.L262:
1069:Src/register_interface.c ****               break;
 3598              		.loc 1 1069 15 is_stmt 1 view .LVU1118
1069:Src/register_interface.c ****               break;
 3599              		.loc 1 1069 39 is_stmt 0 view .LVU1119
 3600 0610 1748     		ldr	r0, .L359+16
 3601              	.LVL585:
1069:Src/register_interface.c ****               break;
 3602              		.loc 1 1069 39 view .LVU1120
 3603 0612 FFF7FEFF 		bl	MCI_GetMecSpeedRefUnit
 3604              	.LVL586:
1069:Src/register_interface.c ****               break;
 3605              		.loc 1 1069 78 view .LVU1121
 3606 0616 00EB4000 		add	r0, r0, r0, lsl #1
 3607 061a 4000     		lsls	r0, r0, #1
1069:Src/register_interface.c ****               break;
 3608              		.loc 1 1069 26 view .LVU1122
 3609 061c 3060     		str	r0, [r6]
1070:Src/register_interface.c ****             }
 3610              		.loc 1 1070 15 is_stmt 1 view .LVU1123
 3611              	.LBE121:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3612              		.loc 1 660 11 is_stmt 0 view .LVU1124
 3613 061e 0020     		movs	r0, #0
 3614              	.LBB122:
1070:Src/register_interface.c ****             }
ARM GAS  /tmp/ccRth84L.s 			page 107


 3615              		.loc 1 1070 15 view .LVU1125
 3616 0620 DDE7     		b	.L266
 3617              	.LVL587:
 3618              	.L260:
1080:Src/register_interface.c ****               break;
 3619              		.loc 1 1080 15 is_stmt 1 view .LVU1126
1080:Src/register_interface.c ****               break;
 3620              		.loc 1 1080 28 is_stmt 0 view .LVU1127
 3621 0622 1548     		ldr	r0, .L359+24
 3622              	.LVL588:
1080:Src/register_interface.c ****               break;
 3623              		.loc 1 1080 28 view .LVU1128
 3624 0624 FFF7FEFF 		bl	STO_PLL_GetObservedBemfLevel
 3625              	.LVL589:
1080:Src/register_interface.c ****               break;
 3626              		.loc 1 1080 26 view .LVU1129
 3627 0628 3060     		str	r0, [r6]
1081:Src/register_interface.c ****             }
 3628              		.loc 1 1081 15 is_stmt 1 view .LVU1130
 3629              	.LBE122:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3630              		.loc 1 660 11 is_stmt 0 view .LVU1131
 3631 062a 0020     		movs	r0, #0
 3632              	.LBB123:
1081:Src/register_interface.c ****             }
 3633              		.loc 1 1081 15 view .LVU1132
 3634 062c D7E7     		b	.L266
 3635              	.LVL590:
 3636              	.L270:
1086:Src/register_interface.c ****               break;
 3637              		.loc 1 1086 15 is_stmt 1 view .LVU1133
1086:Src/register_interface.c ****               break;
 3638              		.loc 1 1086 31 is_stmt 0 view .LVU1134
 3639 062e 144B     		ldr	r3, .L359+32
 3640 0630 1B68     		ldr	r3, [r3]
1086:Src/register_interface.c ****               break;
 3641              		.loc 1 1086 40 view .LVU1135
 3642 0632 1B69     		ldr	r3, [r3, #16]
1086:Src/register_interface.c ****               break;
 3643              		.loc 1 1086 26 view .LVU1136
 3644 0634 0B60     		str	r3, [r1]
1087:Src/register_interface.c ****             }
 3645              		.loc 1 1087 15 is_stmt 1 view .LVU1137
 3646              	.LBE123:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3647              		.loc 1 660 11 is_stmt 0 view .LVU1138
 3648 0636 0020     		movs	r0, #0
 3649              	.LVL591:
 3650              	.LBB124:
1087:Src/register_interface.c ****             }
 3651              		.loc 1 1087 15 view .LVU1139
 3652 0638 D1E7     		b	.L266
 3653              	.LVL592:
 3654              	.L268:
1098:Src/register_interface.c ****               break;
 3655              		.loc 1 1098 15 is_stmt 1 view .LVU1140
1098:Src/register_interface.c ****               break;
ARM GAS  /tmp/ccRth84L.s 			page 108


 3656              		.loc 1 1098 31 is_stmt 0 view .LVU1141
 3657 063a 114B     		ldr	r3, .L359+32
 3658 063c 1B68     		ldr	r3, [r3]
1098:Src/register_interface.c ****               break;
 3659              		.loc 1 1098 40 view .LVU1142
 3660 063e 5B69     		ldr	r3, [r3, #20]
1098:Src/register_interface.c ****               break;
 3661              		.loc 1 1098 26 view .LVU1143
 3662 0640 0B60     		str	r3, [r1]
1099:Src/register_interface.c ****             }
 3663              		.loc 1 1099 15 is_stmt 1 view .LVU1144
 3664              	.LBE124:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3665              		.loc 1 660 11 is_stmt 0 view .LVU1145
 3666 0642 0020     		movs	r0, #0
 3667              	.LVL593:
 3668              	.LBB125:
1099:Src/register_interface.c ****             }
 3669              		.loc 1 1099 15 view .LVU1146
 3670 0644 CBE7     		b	.L266
 3671              	.LVL594:
 3672              	.L187:
1099:Src/register_interface.c ****             }
 3673              		.loc 1 1099 15 view .LVU1147
 3674              	.LBE125:
 3675              	.LBB126:
1125:Src/register_interface.c ****         switch (regID)
 3676              		.loc 1 1125 9 is_stmt 1 view .LVU1148
1126:Src/register_interface.c ****         {
 3677              		.loc 1 1126 9 view .LVU1149
 3678 0646 A02C     		cmp	r4, #160
 3679 0648 2ED0     		beq	.L273
 3680 064a 1FD8     		bhi	.L274
 3681 064c 202C     		cmp	r4, #32
 3682 064e 26D0     		beq	.L275
 3683 0650 602C     		cmp	r4, #96
 3684 0652 2FD1     		bne	.L277
1134:Src/register_interface.c ****             break;
 3685              		.loc 1 1134 13 view .LVU1150
1134:Src/register_interface.c ****             break;
 3686              		.loc 1 1134 22 is_stmt 0 view .LVU1151
 3687 0654 3A46     		mov	r2, r7
 3688 0656 0C48     		ldr	r0, .L359+40
 3689              	.LVL595:
1134:Src/register_interface.c ****             break;
 3690              		.loc 1 1134 22 view .LVU1152
 3691 0658 FFF7FEFF 		bl	RI_MovString
 3692              	.LVL596:
1135:Src/register_interface.c ****           }
 3693              		.loc 1 1135 13 is_stmt 1 view .LVU1153
 3694 065c F4E0     		b	.L184
 3695              	.L360:
 3696 065e 00BF     		.align	2
 3697              	.L359:
 3698 0660 00000000 		.word	pPIDIq
 3699 0664 00000000 		.word	PIDSpeedHandle_M1
 3700 0668 00000000 		.word	pPIDId
ARM GAS  /tmp/ccRth84L.s 			page 109


 3701 066c 00000000 		.word	pTemperatureSensor
 3702 0670 00000000 		.word	Mci
 3703 0674 00000000 		.word	ENCODER_M1
 3704 0678 00000000 		.word	STO_PLL_M1
 3705 067c 34000000 		.word	STO_PLL_M1+52
 3706 0680 00000000 		.word	pFF
 3707 0684 00000000 		.word	pMPM
 3708 0688 00000000 		.word	CTL_BOARD
 3709              	.LVL597:
 3710              	.L274:
1135:Src/register_interface.c ****           }
 3711              		.loc 1 1135 13 is_stmt 0 view .LVU1154
 3712 068c E02C     		cmp	r4, #224
 3713 068e 11D1     		bne	.L277
1146:Src/register_interface.c ****             break;
 3714              		.loc 1 1146 13 is_stmt 1 view .LVU1155
1146:Src/register_interface.c ****             break;
 3715              		.loc 1 1146 51 is_stmt 0 view .LVU1156
 3716 0690 704A     		ldr	r2, .L361
 3717 0692 1068     		ldr	r0, [r2]
 3718              	.LVL598:
1146:Src/register_interface.c ****             break;
 3719              		.loc 1 1146 22 view .LVU1157
 3720 0694 3A46     		mov	r2, r7
 3721 0696 2430     		adds	r0, r0, #36
 3722 0698 FFF7FEFF 		bl	RI_MovString
 3723              	.LVL599:
1147:Src/register_interface.c ****           }
 3724              		.loc 1 1147 13 is_stmt 1 view .LVU1158
 3725 069c D4E0     		b	.L184
 3726              	.LVL600:
 3727              	.L275:
1129:Src/register_interface.c ****             break;
 3728              		.loc 1 1129 13 view .LVU1159
1129:Src/register_interface.c ****             break;
 3729              		.loc 1 1129 22 is_stmt 0 view .LVU1160
 3730 069e 3A46     		mov	r2, r7
 3731 06a0 6D48     		ldr	r0, .L361+4
 3732              	.LVL601:
1129:Src/register_interface.c ****             break;
 3733              		.loc 1 1129 22 view .LVU1161
 3734 06a2 FFF7FEFF 		bl	RI_MovString
 3735              	.LVL602:
1130:Src/register_interface.c **** 
 3736              		.loc 1 1130 13 is_stmt 1 view .LVU1162
 3737 06a6 CFE0     		b	.L184
 3738              	.LVL603:
 3739              	.L273:
1140:Src/register_interface.c ****             break;
 3740              		.loc 1 1140 13 view .LVU1163
1140:Src/register_interface.c ****             break;
 3741              		.loc 1 1140 22 is_stmt 0 view .LVU1164
 3742 06a8 3A46     		mov	r2, r7
 3743 06aa 6C48     		ldr	r0, .L361+8
 3744              	.LVL604:
1140:Src/register_interface.c ****             break;
 3745              		.loc 1 1140 22 view .LVU1165
ARM GAS  /tmp/ccRth84L.s 			page 110


 3746 06ac 0068     		ldr	r0, [r0]
 3747 06ae FFF7FEFF 		bl	RI_MovString
 3748              	.LVL605:
1141:Src/register_interface.c ****           }
 3749              		.loc 1 1141 13 is_stmt 1 view .LVU1166
 3750 06b2 C9E0     		b	.L184
 3751              	.LVL606:
 3752              	.L277:
1151:Src/register_interface.c ****             *size= 0 ; /* */
 3753              		.loc 1 1151 13 view .LVU1167
1152:Src/register_interface.c ****             break;
 3754              		.loc 1 1152 13 view .LVU1168
1152:Src/register_interface.c ****             break;
 3755              		.loc 1 1152 18 is_stmt 0 view .LVU1169
 3756 06b4 0023     		movs	r3, #0
 3757              	.LVL607:
1152:Src/register_interface.c ****             break;
 3758              		.loc 1 1152 18 view .LVU1170
 3759 06b6 3B80     		strh	r3, [r7]	@ movhi
1153:Src/register_interface.c ****           }
 3760              		.loc 1 1153 13 is_stmt 1 view .LVU1171
1151:Src/register_interface.c ****             *size= 0 ; /* */
 3761              		.loc 1 1151 20 is_stmt 0 view .LVU1172
 3762 06b8 0520     		movs	r0, #5
 3763              	.LVL608:
1153:Src/register_interface.c ****           }
 3764              		.loc 1 1153 13 view .LVU1173
 3765 06ba C5E0     		b	.L184
 3766              	.LVL609:
 3767              	.L185:
1153:Src/register_interface.c ****           }
 3768              		.loc 1 1153 13 view .LVU1174
 3769              	.LBE126:
 3770              	.LBB127:
1162:Src/register_interface.c ****         uint8_t * rawData = data;
 3771              		.loc 1 1162 9 is_stmt 1 view .LVU1175
1163:Src/register_interface.c ****         rawData++;
 3772              		.loc 1 1163 9 view .LVU1176
1164:Src/register_interface.c ****         rawData++;
 3773              		.loc 1 1164 9 view .LVU1177
1165:Src/register_interface.c **** 
 3774              		.loc 1 1165 9 view .LVU1178
1165:Src/register_interface.c **** 
 3775              		.loc 1 1165 16 is_stmt 0 view .LVU1179
 3776 06bc 8A1C     		adds	r2, r1, #2
 3777              	.LVL610:
1167:Src/register_interface.c ****         {
 3778              		.loc 1 1167 9 is_stmt 1 view .LVU1180
 3779 06be B4F5D47F 		cmp	r4, #424
 3780 06c2 00F08A80 		beq	.L279
 3781 06c6 1BD8     		bhi	.L280
 3782 06c8 A82C     		cmp	r4, #168
 3783 06ca 66D0     		beq	.L281
 3784 06cc 07D9     		bls	.L349
 3785 06ce E82C     		cmp	r4, #232
 3786 06d0 11D1     		bne	.L350
1212:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
ARM GAS  /tmp/ccRth84L.s 			page 111


 3787              		.loc 1 1212 13 view .LVU1181
1212:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3788              		.loc 1 1212 22 is_stmt 0 view .LVU1182
 3789 06d2 0E21     		movs	r1, #14
 3790              	.LVL611:
1212:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3791              		.loc 1 1212 22 view .LVU1183
 3792 06d4 3180     		strh	r1, [r6]	@ movhi
1213:Src/register_interface.c ****             {
 3793              		.loc 1 1213 13 is_stmt 1 view .LVU1184
1213:Src/register_interface.c ****             {
 3794              		.loc 1 1213 16 is_stmt 0 view .LVU1185
 3795 06d6 0F2B     		cmp	r3, #15
 3796 06d8 72D8     		bhi	.L351
1215:Src/register_interface.c ****             }
 3797              		.loc 1 1215 22 view .LVU1186
 3798 06da 0820     		movs	r0, #8
 3799              	.LVL612:
1215:Src/register_interface.c ****             }
 3800              		.loc 1 1215 22 view .LVU1187
 3801 06dc 0CE0     		b	.L285
 3802              	.LVL613:
 3803              	.L349:
1215:Src/register_interface.c ****             }
 3804              		.loc 1 1215 22 view .LVU1188
 3805 06de 282C     		cmp	r4, #40
 3806 06e0 34D0     		beq	.L283
 3807 06e2 682C     		cmp	r4, #104
 3808 06e4 05D1     		bne	.L352
1185:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3809              		.loc 1 1185 13 is_stmt 1 view .LVU1189
1185:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3810              		.loc 1 1185 22 is_stmt 0 view .LVU1190
 3811 06e6 3C21     		movs	r1, #60
 3812              	.LVL614:
1185:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3813              		.loc 1 1185 22 view .LVU1191
 3814 06e8 3180     		strh	r1, [r6]	@ movhi
1186:Src/register_interface.c ****             {
 3815              		.loc 1 1186 13 is_stmt 1 view .LVU1192
1186:Src/register_interface.c ****             {
 3816              		.loc 1 1186 16 is_stmt 0 view .LVU1193
 3817 06ea 3D2B     		cmp	r3, #61
 3818 06ec 3DD8     		bhi	.L353
1188:Src/register_interface.c ****             }
 3819              		.loc 1 1188 22 view .LVU1194
 3820 06ee 0820     		movs	r0, #8
 3821              	.LVL615:
1188:Src/register_interface.c ****             }
 3822              		.loc 1 1188 22 view .LVU1195
 3823 06f0 02E0     		b	.L285
 3824              	.LVL616:
 3825              	.L352:
1188:Src/register_interface.c ****             }
 3826              		.loc 1 1188 22 view .LVU1196
 3827 06f2 0520     		movs	r0, #5
 3828              	.LVL617:
ARM GAS  /tmp/ccRth84L.s 			page 112


1188:Src/register_interface.c ****             }
 3829              		.loc 1 1188 22 view .LVU1197
 3830 06f4 00E0     		b	.L285
 3831              	.LVL618:
 3832              	.L350:
1188:Src/register_interface.c ****             }
 3833              		.loc 1 1188 22 view .LVU1198
 3834 06f6 0520     		movs	r0, #5
 3835              	.LVL619:
 3836              	.L285:
1295:Src/register_interface.c ****         break;
 3837              		.loc 1 1295 9 is_stmt 1 view .LVU1199
1295:Src/register_interface.c ****         break;
 3838              		.loc 1 1295 18 is_stmt 0 view .LVU1200
 3839 06f8 3388     		ldrh	r3, [r6]
1295:Src/register_interface.c ****         break;
 3840              		.loc 1 1295 28 view .LVU1201
 3841 06fa 0233     		adds	r3, r3, #2
1295:Src/register_interface.c ****         break;
 3842              		.loc 1 1295 15 view .LVU1202
 3843 06fc 3B80     		strh	r3, [r7]	@ movhi
1296:Src/register_interface.c ****       }
 3844              		.loc 1 1296 9 is_stmt 1 view .LVU1203
 3845 06fe A3E0     		b	.L184
 3846              	.LVL620:
 3847              	.L280:
1296:Src/register_interface.c ****       }
 3848              		.loc 1 1296 9 is_stmt 0 view .LVU1204
 3849 0700 B4F50A7F 		cmp	r4, #552
 3850 0704 7AD0     		beq	.L287
 3851 0706 B4F55A7F 		cmp	r4, #872
 3852 070a 0DD1     		bne	.L354
 3853              	.LBB128:
1275:Src/register_interface.c ****             uint16_t *idref = (uint16_t *)&rawData[2]; //cstat !MISRAC2012-Rule-11.3
 3854              		.loc 1 1275 13 is_stmt 1 view .LVU1205
 3855              	.LVL621:
1276:Src/register_interface.c **** 
 3856              		.loc 1 1276 13 view .LVU1206
1278:Src/register_interface.c ****             *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 3857              		.loc 1 1278 13 view .LVU1207
1278:Src/register_interface.c ****             *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 3858              		.loc 1 1278 22 is_stmt 0 view .LVU1208
 3859 070c 0423     		movs	r3, #4
 3860              	.LVL622:
1278:Src/register_interface.c ****             *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 3861              		.loc 1 1278 22 view .LVU1209
 3862 070e 0B80     		strh	r3, [r1]	@ movhi
1279:Src/register_interface.c ****             *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 3863              		.loc 1 1279 13 is_stmt 1 view .LVU1210
1279:Src/register_interface.c ****             *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 3864              		.loc 1 1279 32 is_stmt 0 view .LVU1211
 3865 0710 534C     		ldr	r4, .L361+12
 3866              	.LVL623:
1279:Src/register_interface.c ****             *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 3867              		.loc 1 1279 32 view .LVU1212
 3868 0712 2046     		mov	r0, r4
 3869              	.LVL624:
ARM GAS  /tmp/ccRth84L.s 			page 113


1279:Src/register_interface.c ****             *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 3870              		.loc 1 1279 32 view .LVU1213
 3871 0714 FFF7FEFF 		bl	MCI_GetIqdref
 3872              	.LVL625:
1279:Src/register_interface.c ****             *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 3873              		.loc 1 1279 20 view .LVU1214
 3874 0718 7080     		strh	r0, [r6, #2]	@ movhi
1280:Src/register_interface.c ****             break;
 3875              		.loc 1 1280 13 is_stmt 1 view .LVU1215
1280:Src/register_interface.c ****             break;
 3876              		.loc 1 1280 32 is_stmt 0 view .LVU1216
 3877 071a 2046     		mov	r0, r4
 3878 071c FFF7FEFF 		bl	MCI_GetIqdref
 3879              	.LVL626:
1280:Src/register_interface.c ****             break;
 3880              		.loc 1 1280 22 view .LVU1217
 3881 0720 000C     		lsrs	r0, r0, #16
1280:Src/register_interface.c ****             break;
 3882              		.loc 1 1280 20 view .LVU1218
 3883 0722 B080     		strh	r0, [r6, #4]	@ movhi
1281:Src/register_interface.c ****     }
 3884              		.loc 1 1281 13 is_stmt 1 view .LVU1219
 3885              	.LBE128:
 3886              	.LBE127:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3887              		.loc 1 660 11 is_stmt 0 view .LVU1220
 3888 0724 0020     		movs	r0, #0
 3889              	.LBB138:
 3890              	.LBB129:
1281:Src/register_interface.c ****     }
 3891              		.loc 1 1281 13 view .LVU1221
 3892 0726 E7E7     		b	.L285
 3893              	.LVL627:
 3894              	.L354:
1281:Src/register_interface.c ****     }
 3895              		.loc 1 1281 13 view .LVU1222
 3896              	.LBE129:
 3897 0728 B4F5F47F 		cmp	r4, #488
 3898 072c 0CD1     		bne	.L355
 3899              	.LBB130:
1235:Src/register_interface.c ****             uint16_t *duration = (uint16_t *)&rawData[2]; //cstat !MISRAC2012-Rule-11.3
 3900              		.loc 1 1235 13 is_stmt 1 view .LVU1223
 3901              	.LVL628:
1236:Src/register_interface.c **** 
 3902              		.loc 1 1236 13 view .LVU1224
1238:Src/register_interface.c ****             *torque = MCI_GetLastRampFinalTorque(pMCIN);
 3903              		.loc 1 1238 13 view .LVU1225
1238:Src/register_interface.c ****             *torque = MCI_GetLastRampFinalTorque(pMCIN);
 3904              		.loc 1 1238 22 is_stmt 0 view .LVU1226
 3905 072e 0423     		movs	r3, #4
 3906              	.LVL629:
1238:Src/register_interface.c ****             *torque = MCI_GetLastRampFinalTorque(pMCIN);
 3907              		.loc 1 1238 22 view .LVU1227
 3908 0730 0B80     		strh	r3, [r1]	@ movhi
1239:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 3909              		.loc 1 1239 13 is_stmt 1 view .LVU1228
1239:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
ARM GAS  /tmp/ccRth84L.s 			page 114


 3910              		.loc 1 1239 23 is_stmt 0 view .LVU1229
 3911 0732 4B4C     		ldr	r4, .L361+12
 3912              	.LVL630:
1239:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 3913              		.loc 1 1239 23 view .LVU1230
 3914 0734 2046     		mov	r0, r4
 3915              	.LVL631:
1239:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 3916              		.loc 1 1239 23 view .LVU1231
 3917 0736 FFF7FEFF 		bl	MCI_GetLastRampFinalTorque
 3918              	.LVL632:
1239:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 3919              		.loc 1 1239 21 view .LVU1232
 3920 073a 7080     		strh	r0, [r6, #2]	@ movhi
1240:Src/register_interface.c ****             break;
 3921              		.loc 1 1240 13 is_stmt 1 view .LVU1233
1240:Src/register_interface.c ****             break;
 3922              		.loc 1 1240 25 is_stmt 0 view .LVU1234
 3923 073c 2046     		mov	r0, r4
 3924 073e FFF7FEFF 		bl	MCI_GetLastRampFinalDuration
 3925              	.LVL633:
1240:Src/register_interface.c ****             break;
 3926              		.loc 1 1240 23 view .LVU1235
 3927 0742 B080     		strh	r0, [r6, #4]	@ movhi
1241:Src/register_interface.c ****           }
 3928              		.loc 1 1241 13 is_stmt 1 view .LVU1236
 3929              	.LBE130:
 3930              	.LBE138:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3931              		.loc 1 660 11 is_stmt 0 view .LVU1237
 3932 0744 0020     		movs	r0, #0
 3933              	.LBB139:
 3934              	.LBB131:
1241:Src/register_interface.c ****           }
 3935              		.loc 1 1241 13 view .LVU1238
 3936 0746 D7E7     		b	.L285
 3937              	.LVL634:
 3938              	.L355:
1241:Src/register_interface.c ****           }
 3939              		.loc 1 1241 13 view .LVU1239
 3940              	.LBE131:
 3941 0748 0520     		movs	r0, #5
 3942              	.LVL635:
1241:Src/register_interface.c ****           }
 3943              		.loc 1 1241 13 view .LVU1240
 3944 074a D5E7     		b	.L285
 3945              	.LVL636:
 3946              	.L283:
1171:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3947              		.loc 1 1171 13 is_stmt 1 view .LVU1241
1171:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3948              		.loc 1 1171 22 is_stmt 0 view .LVU1242
 3949 074c 0A22     		movs	r2, #10
 3950              	.LVL637:
1171:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3951              		.loc 1 1171 22 view .LVU1243
 3952 074e 0A80     		strh	r2, [r1]	@ movhi
ARM GAS  /tmp/ccRth84L.s 			page 115


1172:Src/register_interface.c ****             {
 3953              		.loc 1 1172 13 is_stmt 1 view .LVU1244
1172:Src/register_interface.c ****             {
 3954              		.loc 1 1172 16 is_stmt 0 view .LVU1245
 3955 0750 0B2B     		cmp	r3, #11
 3956 0752 76D9     		bls	.L300
1178:Src/register_interface.c ****             }
 3957              		.loc 1 1178 15 is_stmt 1 view .LVU1246
1178:Src/register_interface.c ****             }
 3958              		.loc 1 1178 21 is_stmt 0 view .LVU1247
 3959 0754 434B     		ldr	r3, .L361+16
 3960              	.LVL638:
1178:Src/register_interface.c ****             }
 3961              		.loc 1 1178 21 view .LVU1248
 3962 0756 1968     		ldr	r1, [r3]	@ unaligned
 3963              	.LVL639:
1178:Src/register_interface.c ****             }
 3964              		.loc 1 1178 21 view .LVU1249
 3965 0758 5A68     		ldr	r2, [r3, #4]	@ unaligned
 3966 075a C6F80210 		str	r1, [r6, #2]	@ unaligned
 3967 075e C6F80620 		str	r2, [r6, #6]	@ unaligned
 3968 0762 1B89     		ldrh	r3, [r3, #8]	@ unaligned
 3969 0764 7381     		strh	r3, [r6, #10]	@ unaligned
 3970              	.LBE139:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3971              		.loc 1 660 11 view .LVU1250
 3972 0766 0020     		movs	r0, #0
 3973              	.LVL640:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3974              		.loc 1 660 11 view .LVU1251
 3975 0768 C6E7     		b	.L285
 3976              	.LVL641:
 3977              	.L353:
 3978              	.LBB140:
 3979              	.LBB132:
1192:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 3980              		.loc 1 1192 15 is_stmt 1 view .LVU1252
1192:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 3981              		.loc 1 1192 40 is_stmt 0 view .LVU1253
 3982 076a 3A4B     		ldr	r3, .L361
 3983              	.LVL642:
1192:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 3984              		.loc 1 1192 40 view .LVU1254
 3985 076c 1B68     		ldr	r3, [r3]
1193:Src/register_interface.c ****             }
 3986              		.loc 1 1193 15 is_stmt 1 view .LVU1255
1193:Src/register_interface.c ****             }
 3987              		.loc 1 1193 21 is_stmt 0 view .LVU1256
 3988 076e 03F1300C 		add	ip, r3, #48
 3989              	.LVL643:
 3990              	.L290:
1193:Src/register_interface.c ****             }
 3991              		.loc 1 1193 21 view .LVU1257
 3992 0772 1D68     		ldr	r5, [r3]	@ unaligned
 3993 0774 5C68     		ldr	r4, [r3, #4]	@ unaligned
 3994 0776 9868     		ldr	r0, [r3, #8]	@ unaligned
 3995 0778 D968     		ldr	r1, [r3, #12]	@ unaligned
ARM GAS  /tmp/ccRth84L.s 			page 116


 3996 077a 1560     		str	r5, [r2]	@ unaligned
 3997 077c 5460     		str	r4, [r2, #4]	@ unaligned
 3998 077e 9060     		str	r0, [r2, #8]	@ unaligned
 3999 0780 D160     		str	r1, [r2, #12]	@ unaligned
 4000 0782 1033     		adds	r3, r3, #16
 4001 0784 1032     		adds	r2, r2, #16
 4002 0786 6345     		cmp	r3, ip
 4003 0788 F3D1     		bne	.L290
 4004 078a 1868     		ldr	r0, [r3]	@ unaligned
 4005 078c 5968     		ldr	r1, [r3, #4]	@ unaligned
 4006 078e 9B68     		ldr	r3, [r3, #8]	@ unaligned
 4007 0790 1060     		str	r0, [r2]	@ unaligned
 4008 0792 5160     		str	r1, [r2, #4]	@ unaligned
 4009 0794 9360     		str	r3, [r2, #8]	@ unaligned
 4010              	.LBE132:
 4011              	.LBE140:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4012              		.loc 1 660 11 view .LVU1258
 4013 0796 0020     		movs	r0, #0
 4014 0798 AEE7     		b	.L285
 4015              	.LVL644:
 4016              	.L281:
 4017              	.LBB141:
1199:Src/register_interface.c ****             if ((*rawSize) +2  > freeSpace)
 4018              		.loc 1 1199 13 is_stmt 1 view .LVU1259
1199:Src/register_interface.c ****             if ((*rawSize) +2  > freeSpace)
 4019              		.loc 1 1199 22 is_stmt 0 view .LVU1260
 4020 079a 0E21     		movs	r1, #14
 4021              	.LVL645:
1199:Src/register_interface.c ****             if ((*rawSize) +2  > freeSpace)
 4022              		.loc 1 1199 22 view .LVU1261
 4023 079c 3180     		strh	r1, [r6]	@ movhi
1200:Src/register_interface.c ****             {
 4024              		.loc 1 1200 13 is_stmt 1 view .LVU1262
1200:Src/register_interface.c ****             {
 4025              		.loc 1 1200 16 is_stmt 0 view .LVU1263
 4026 079e 0F2B     		cmp	r3, #15
 4027 07a0 01DC     		bgt	.L356
1202:Src/register_interface.c ****             }
 4028              		.loc 1 1202 22 view .LVU1264
 4029 07a2 0820     		movs	r0, #8
 4030              	.LVL646:
1202:Src/register_interface.c ****             }
 4031              		.loc 1 1202 22 view .LVU1265
 4032 07a4 A8E7     		b	.L285
 4033              	.LVL647:
 4034              	.L356:
1206:Src/register_interface.c ****             }
 4035              		.loc 1 1206 15 is_stmt 1 view .LVU1266
1206:Src/register_interface.c ****             }
 4036              		.loc 1 1206 52 is_stmt 0 view .LVU1267
 4037 07a6 304B     		ldr	r3, .L361+20
 4038              	.LVL648:
1206:Src/register_interface.c ****             }
 4039              		.loc 1 1206 52 view .LVU1268
 4040 07a8 1B68     		ldr	r3, [r3]
1206:Src/register_interface.c ****             }
ARM GAS  /tmp/ccRth84L.s 			page 117


 4041              		.loc 1 1206 15 view .LVU1269
 4042 07aa 1C68     		ldr	r4, [r3]	@ unaligned
 4043              	.LVL649:
1206:Src/register_interface.c ****             }
 4044              		.loc 1 1206 15 view .LVU1270
 4045 07ac 5868     		ldr	r0, [r3, #4]	@ unaligned
 4046              	.LVL650:
1206:Src/register_interface.c ****             }
 4047              		.loc 1 1206 15 view .LVU1271
 4048 07ae 9968     		ldr	r1, [r3, #8]	@ unaligned
 4049 07b0 C6F80240 		str	r4, [r6, #2]	@ unaligned
 4050 07b4 5060     		str	r0, [r2, #4]	@ unaligned
 4051 07b6 9160     		str	r1, [r2, #8]	@ unaligned
 4052 07b8 9B89     		ldrh	r3, [r3, #12]	@ unaligned
 4053 07ba 9381     		strh	r3, [r2, #12]	@ unaligned
 4054              	.LBE141:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4055              		.loc 1 660 11 view .LVU1272
 4056 07bc 0020     		movs	r0, #0
 4057 07be 9BE7     		b	.L285
 4058              	.LVL651:
 4059              	.L351:
 4060              	.LBB142:
 4061              	.LBB133:
1219:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 4062              		.loc 1 1219 15 is_stmt 1 view .LVU1273
1219:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 4063              		.loc 1 1219 40 is_stmt 0 view .LVU1274
 4064 07c0 2A4B     		ldr	r3, .L361+24
 4065              	.LVL652:
1219:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 4066              		.loc 1 1219 40 view .LVU1275
 4067 07c2 1B68     		ldr	r3, [r3]
 4068              	.LVL653:
1220:Src/register_interface.c ****             }
 4069              		.loc 1 1220 15 is_stmt 1 view .LVU1276
1220:Src/register_interface.c ****             }
 4070              		.loc 1 1220 21 is_stmt 0 view .LVU1277
 4071 07c4 1C68     		ldr	r4, [r3]	@ unaligned
 4072              	.LVL654:
1220:Src/register_interface.c ****             }
 4073              		.loc 1 1220 21 view .LVU1278
 4074 07c6 5868     		ldr	r0, [r3, #4]	@ unaligned
 4075              	.LVL655:
1220:Src/register_interface.c ****             }
 4076              		.loc 1 1220 21 view .LVU1279
 4077 07c8 9968     		ldr	r1, [r3, #8]	@ unaligned
 4078 07ca C6F80240 		str	r4, [r6, #2]	@ unaligned
 4079 07ce 5060     		str	r0, [r2, #4]	@ unaligned
 4080 07d0 9160     		str	r1, [r2, #8]	@ unaligned
 4081 07d2 9B89     		ldrh	r3, [r3, #12]	@ unaligned
 4082              	.LVL656:
1220:Src/register_interface.c ****             }
 4083              		.loc 1 1220 21 view .LVU1280
 4084 07d4 9381     		strh	r3, [r2, #12]	@ unaligned
 4085              	.LBE133:
 4086              	.LBE142:
ARM GAS  /tmp/ccRth84L.s 			page 118


 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4087              		.loc 1 660 11 view .LVU1281
 4088 07d6 0020     		movs	r0, #0
 4089 07d8 8EE7     		b	.L285
 4090              	.LVL657:
 4091              	.L279:
 4092              	.LBB143:
 4093              	.LBB134:
1226:Src/register_interface.c ****             uint16_t *duration = (uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 4094              		.loc 1 1226 13 is_stmt 1 view .LVU1282
1227:Src/register_interface.c ****             *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 4095              		.loc 1 1227 13 view .LVU1283
1228:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
 4096              		.loc 1 1228 13 view .LVU1284
1228:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
 4097              		.loc 1 1228 31 is_stmt 0 view .LVU1285
 4098 07da 214C     		ldr	r4, .L361+12
 4099              	.LVL658:
1228:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
 4100              		.loc 1 1228 31 view .LVU1286
 4101 07dc 2046     		mov	r0, r4
 4102              	.LVL659:
1228:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
 4103              		.loc 1 1228 31 view .LVU1287
 4104 07de FFF7FEFF 		bl	MCI_GetLastRampFinalSpeed
 4105              	.LVL660:
1228:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
 4106              		.loc 1 1228 73 view .LVU1288
 4107 07e2 00EB4000 		add	r0, r0, r0, lsl #1
 4108 07e6 4000     		lsls	r0, r0, #1
1228:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
 4109              		.loc 1 1228 18 view .LVU1289
 4110 07e8 C6F80200 		str	r0, [r6, #2]
1229:Src/register_interface.c ****             *rawSize = 6;
 4111              		.loc 1 1229 13 is_stmt 1 view .LVU1290
1229:Src/register_interface.c ****             *rawSize = 6;
 4112              		.loc 1 1229 25 is_stmt 0 view .LVU1291
 4113 07ec 2046     		mov	r0, r4
 4114 07ee FFF7FEFF 		bl	MCI_GetLastRampFinalDuration
 4115              	.LVL661:
1229:Src/register_interface.c ****             *rawSize = 6;
 4116              		.loc 1 1229 23 view .LVU1292
 4117 07f2 F080     		strh	r0, [r6, #6]	@ movhi
1230:Src/register_interface.c ****             break;
 4118              		.loc 1 1230 13 is_stmt 1 view .LVU1293
1230:Src/register_interface.c ****             break;
 4119              		.loc 1 1230 22 is_stmt 0 view .LVU1294
 4120 07f4 0623     		movs	r3, #6
 4121 07f6 3380     		strh	r3, [r6]	@ movhi
1231:Src/register_interface.c ****           }
 4122              		.loc 1 1231 13 is_stmt 1 view .LVU1295
 4123              	.LBE134:
 4124              	.LBE143:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4125              		.loc 1 660 11 is_stmt 0 view .LVU1296
 4126 07f8 0020     		movs	r0, #0
 4127              	.LBB144:
ARM GAS  /tmp/ccRth84L.s 			page 119


 4128              	.LBB135:
1231:Src/register_interface.c ****           }
 4129              		.loc 1 1231 13 view .LVU1297
 4130 07fa 7DE7     		b	.L285
 4131              	.LVL662:
 4132              	.L287:
1231:Src/register_interface.c ****           }
 4133              		.loc 1 1231 13 view .LVU1298
 4134              	.LBE135:
 4135              	.LBB136:
1246:Src/register_interface.c ****             uint16_t *finalTorque;
 4136              		.loc 1 1246 13 is_stmt 1 view .LVU1299
1247:Src/register_interface.c ****             uint16_t *durationms;
 4137              		.loc 1 1247 13 view .LVU1300
1248:Src/register_interface.c ****             RevUpCtrl_PhaseParams_t revUpPhase;
 4138              		.loc 1 1248 13 view .LVU1301
1249:Src/register_interface.c ****             uint8_t i;
 4139              		.loc 1 1249 13 view .LVU1302
1250:Src/register_interface.c **** 
 4140              		.loc 1 1250 13 view .LVU1303
1252:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 4141              		.loc 1 1252 13 view .LVU1304
1252:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 4142              		.loc 1 1252 22 is_stmt 0 view .LVU1305
 4143 07fc 2822     		movs	r2, #40
 4144              	.LVL663:
1252:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 4145              		.loc 1 1252 22 view .LVU1306
 4146 07fe 0A80     		strh	r2, [r1]	@ movhi
1253:Src/register_interface.c ****             {
 4147              		.loc 1 1253 13 is_stmt 1 view .LVU1307
1253:Src/register_interface.c ****             {
 4148              		.loc 1 1253 16 is_stmt 0 view .LVU1308
 4149 0800 292B     		cmp	r3, #41
 4150 0802 1CD9     		bls	.L304
1259:Src/register_interface.c ****               {
 4151              		.loc 1 1259 22 view .LVU1309
 4152 0804 0024     		movs	r4, #0
 4153              	.LVL664:
1259:Src/register_interface.c ****               {
 4154              		.loc 1 1259 22 view .LVU1310
 4155 0806 16E0     		b	.L292
 4156              	.LVL665:
 4157              	.L293:
1261:Src/register_interface.c ****                 rpm = (int32_t *) &data[2U + (i*8U)];  //cstat !MISRAC2012-Rule-11.3
 4158              		.loc 1 1261 17 is_stmt 1 discriminator 3 view .LVU1311
1261:Src/register_interface.c ****                 rpm = (int32_t *) &data[2U + (i*8U)];  //cstat !MISRAC2012-Rule-11.3
 4159              		.loc 1 1261 23 is_stmt 0 discriminator 3 view .LVU1312
 4160 0808 03AA     		add	r2, sp, #12
 4161 080a 2146     		mov	r1, r4
 4162 080c 1848     		ldr	r0, .L361+28
 4163 080e FFF7FEFF 		bl	RUC_GetPhase
 4164              	.LVL666:
1262:Src/register_interface.c ****                 *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MI
 4165              		.loc 1 1262 17 is_stmt 1 discriminator 3 view .LVU1313
1262:Src/register_interface.c ****                 *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MI
 4166              		.loc 1 1262 48 is_stmt 0 discriminator 3 view .LVU1314
ARM GAS  /tmp/ccRth84L.s 			page 120


 4167 0812 E200     		lsls	r2, r4, #3
1262:Src/register_interface.c ****                 *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MI
 4168              		.loc 1 1262 44 discriminator 3 view .LVU1315
 4169 0814 911C     		adds	r1, r2, #2
 4170              	.LVL667:
1263:Src/register_interface.c ****                 finalTorque = (uint16_t *)&data[6U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4171              		.loc 1 1263 17 is_stmt 1 discriminator 3 view .LVU1316
1263:Src/register_interface.c ****                 finalTorque = (uint16_t *)&data[6U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4172              		.loc 1 1263 45 is_stmt 0 discriminator 3 view .LVU1317
 4173 0816 BDF90E30 		ldrsh	r3, [sp, #14]
1263:Src/register_interface.c ****                 finalTorque = (uint16_t *)&data[6U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4174              		.loc 1 1263 75 discriminator 3 view .LVU1318
 4175 081a 03EB4303 		add	r3, r3, r3, lsl #1
 4176 081e 5B00     		lsls	r3, r3, #1
1263:Src/register_interface.c ****                 finalTorque = (uint16_t *)&data[6U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4177              		.loc 1 1263 22 discriminator 3 view .LVU1319
 4178 0820 7350     		str	r3, [r6, r1]
1264:Src/register_interface.c ****                 *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 4179              		.loc 1 1264 17 is_stmt 1 discriminator 3 view .LVU1320
1264:Src/register_interface.c ****                 *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 4180              		.loc 1 1264 52 is_stmt 0 discriminator 3 view .LVU1321
 4181 0822 0632     		adds	r2, r2, #6
 4182              	.LVL668:
1265:Src/register_interface.c ****                 durationms  = (uint16_t *)&data[8U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4183              		.loc 1 1265 17 is_stmt 1 discriminator 3 view .LVU1322
1265:Src/register_interface.c ****                 durationms  = (uint16_t *)&data[8U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4184              		.loc 1 1265 52 is_stmt 0 discriminator 3 view .LVU1323
 4185 0824 BDF91030 		ldrsh	r3, [sp, #16]
1265:Src/register_interface.c ****                 durationms  = (uint16_t *)&data[8U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4186              		.loc 1 1265 30 discriminator 3 view .LVU1324
 4187 0828 B352     		strh	r3, [r6, r2]	@ movhi
1266:Src/register_interface.c ****                 *durationms  = revUpPhase.hDurationms;
 4188              		.loc 1 1266 17 is_stmt 1 discriminator 3 view .LVU1325
1266:Src/register_interface.c ****                 *durationms  = revUpPhase.hDurationms;
 4189              		.loc 1 1266 52 is_stmt 0 discriminator 3 view .LVU1326
 4190 082a 0134     		adds	r4, r4, #1
 4191              	.LVL669:
1267:Src/register_interface.c ****               }
 4192              		.loc 1 1267 17 is_stmt 1 discriminator 3 view .LVU1327
1267:Src/register_interface.c ****               }
 4193              		.loc 1 1267 42 is_stmt 0 discriminator 3 view .LVU1328
 4194 082c BDF80C30 		ldrh	r3, [sp, #12]
1267:Src/register_interface.c ****               }
 4195              		.loc 1 1267 30 discriminator 3 view .LVU1329
 4196 0830 26F83430 		strh	r3, [r6, r4, lsl #3]	@ movhi
1259:Src/register_interface.c ****               {
 4197              		.loc 1 1259 52 is_stmt 1 discriminator 3 view .LVU1330
1259:Src/register_interface.c ****               {
 4198              		.loc 1 1259 53 is_stmt 0 discriminator 3 view .LVU1331
 4199 0834 E4B2     		uxtb	r4, r4
 4200              	.LVL670:
 4201              	.L292:
1259:Src/register_interface.c ****               {
 4202              		.loc 1 1259 27 is_stmt 1 discriminator 1 view .LVU1332
1259:Src/register_interface.c ****               {
 4203              		.loc 1 1259 15 is_stmt 0 discriminator 1 view .LVU1333
 4204 0836 042C     		cmp	r4, #4
ARM GAS  /tmp/ccRth84L.s 			page 121


 4205 0838 E6D9     		bls	.L293
 4206              	.LBE136:
 4207              	.LBE144:
 660:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4208              		.loc 1 660 11 view .LVU1334
 4209 083a 0020     		movs	r0, #0
 4210              	.LBB145:
 4211              	.LBB137:
 4212 083c 5CE7     		b	.L285
 4213              	.LVL671:
 4214              	.L304:
1255:Src/register_interface.c ****             }
 4215              		.loc 1 1255 22 view .LVU1335
 4216 083e 0820     		movs	r0, #8
 4217              	.LVL672:
1270:Src/register_interface.c ****           }
 4218              		.loc 1 1270 13 is_stmt 1 view .LVU1336
 4219 0840 5AE7     		b	.L285
 4220              	.LVL673:
 4221              	.L300:
1270:Src/register_interface.c ****           }
 4222              		.loc 1 1270 13 is_stmt 0 view .LVU1337
 4223              	.LBE137:
1174:Src/register_interface.c ****             }
 4224              		.loc 1 1174 22 view .LVU1338
 4225 0842 0820     		movs	r0, #8
 4226              	.LVL674:
1174:Src/register_interface.c ****             }
 4227              		.loc 1 1174 22 view .LVU1339
 4228 0844 58E7     		b	.L285
 4229              	.LVL675:
 4230              	.L294:
1174:Src/register_interface.c ****             }
 4231              		.loc 1 1174 22 view .LVU1340
 4232              	.LBE145:
 670:Src/register_interface.c ****     BusVoltageSensor_Handle_t* BusVoltageSensor[NBR_OF_MOTORS]={ &BusVoltageSensor_M1._Super};
 4233              		.loc 1 670 13 view .LVU1341
 4234 0846 0720     		movs	r0, #7
 4235              	.LVL676:
 4236              	.L184:
1308:Src/register_interface.c **** }
 4237              		.loc 1 1308 3 is_stmt 1 view .LVU1342
1309:Src/register_interface.c **** uint8_t RI_MovString(const char_t *srcString, char_t *destString, uint16_t *size, int16_t maxSize)
 4238              		.loc 1 1309 1 is_stmt 0 view .LVU1343
 4239 0848 1DB0     		add	sp, sp, #116
 4240              		.cfi_remember_state
 4241              		.cfi_def_cfa_offset 20
 4242              		@ sp needed
 4243 084a F0BD     		pop	{r4, r5, r6, r7, pc}
 4244              	.LVL677:
 4245              	.L296:
 4246              		.cfi_restore_state
 4247              	.LBB146:
1040:Src/register_interface.c ****         }
 4248              		.loc 1 1040 18 view .LVU1344
 4249 084c 0820     		movs	r0, #8
 4250              	.LVL678:
ARM GAS  /tmp/ccRth84L.s 			page 122


1040:Src/register_interface.c ****         }
 4251              		.loc 1 1040 18 view .LVU1345
 4252 084e FBE7     		b	.L184
 4253              	.LVL679:
 4254              	.L299:
1040:Src/register_interface.c ****         }
 4255              		.loc 1 1040 18 view .LVU1346
 4256              	.LBE146:
 4257              	.LBB147:
1118:Src/register_interface.c ****         }
 4258              		.loc 1 1118 18 view .LVU1347
 4259 0850 0820     		movs	r0, #8
 4260              	.LVL680:
1118:Src/register_interface.c ****         }
 4261              		.loc 1 1118 18 view .LVU1348
 4262 0852 F9E7     		b	.L184
 4263              	.L362:
 4264              		.align	2
 4265              	.L361:
 4266 0854 00000000 		.word	MotorConfig_reg
 4267 0858 00000000 		.word	FIRMWARE_NAME
 4268 085c 00000000 		.word	PWR_BOARD_NAME
 4269 0860 00000000 		.word	Mci
 4270 0864 00000000 		.word	globalConfig_reg
 4271 0868 00000000 		.word	ApplicationConfig_reg
 4272 086c 00000000 		.word	FOCConfig_reg
 4273 0870 00000000 		.word	RevUpControlM1
 4274              	.LBE147:
 4275              		.cfi_endproc
 4276              	.LFE1440:
 4278              		.section	.text.RI_SetRegCommandParser,"ax",%progbits
 4279              		.align	1
 4280              		.weak	RI_SetRegCommandParser
 4281              		.syntax unified
 4282              		.thumb
 4283              		.thumb_func
 4284              		.fpu fpv4-sp-d16
 4286              	RI_SetRegCommandParser:
 4287              	.LVL681:
 4288              	.LFB1437:
  43:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 4289              		.loc 1 43 1 is_stmt 1 view -0
 4290              		.cfi_startproc
 4291              		@ args = 0, pretend = 0, frame = 8
 4292              		@ frame_needed = 0, uses_anonymous_args = 0
  43:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 4293              		.loc 1 43 1 is_stmt 0 view .LVU1350
 4294 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 4295              		.cfi_def_cfa_offset 32
 4296              		.cfi_offset 4, -32
 4297              		.cfi_offset 5, -28
 4298              		.cfi_offset 6, -24
 4299              		.cfi_offset 7, -20
 4300              		.cfi_offset 8, -16
 4301              		.cfi_offset 9, -12
 4302              		.cfi_offset 10, -8
 4303              		.cfi_offset 14, -4
ARM GAS  /tmp/ccRth84L.s 			page 123


 4304 0004 82B0     		sub	sp, sp, #8
 4305              		.cfi_def_cfa_offset 40
 4306 0006 8046     		mov	r8, r0
 4307 0008 0E46     		mov	r6, r1
  44:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4308              		.loc 1 44 3 is_stmt 1 view .LVU1351
 4309              	.LVL682:
  53:Src/register_interface.c ****     uint8_t * rxData = pHandle->rxBuffer;
 4310              		.loc 1 53 5 view .LVU1352
  54:Src/register_interface.c ****     uint8_t * txData = pHandle->txBuffer;
 4311              		.loc 1 54 5 view .LVU1353
  54:Src/register_interface.c ****     uint8_t * txData = pHandle->txBuffer;
 4312              		.loc 1 54 15 is_stmt 0 view .LVU1354
 4313 000a 4568     		ldr	r5, [r0, #4]
 4314              	.LVL683:
  55:Src/register_interface.c ****     int16_t rxLength = pHandle->rxLength;
 4315              		.loc 1 55 5 is_stmt 1 view .LVU1355
  55:Src/register_interface.c ****     int16_t rxLength = pHandle->rxLength;
 4316              		.loc 1 55 15 is_stmt 0 view .LVU1356
 4317 000c D0F80890 		ldr	r9, [r0, #8]
 4318              	.LVL684:
  56:Src/register_interface.c ****     uint16_t size = 0U;
 4319              		.loc 1 56 5 is_stmt 1 view .LVU1357
  56:Src/register_interface.c ****     uint16_t size = 0U;
 4320              		.loc 1 56 13 is_stmt 0 view .LVU1358
 4321 0010 B0F90C30 		ldrsh	r3, [r0, #12]
 4322              	.LVL685:
  57:Src/register_interface.c ****     uint8_t number_of_item =0;
 4323              		.loc 1 57 5 is_stmt 1 view .LVU1359
  57:Src/register_interface.c ****     uint8_t number_of_item =0;
 4324              		.loc 1 57 14 is_stmt 0 view .LVU1360
 4325 0014 0027     		movs	r7, #0
 4326 0016 ADF80670 		strh	r7, [sp, #6]	@ movhi
  58:Src/register_interface.c ****     pHandle->txLength = 0;
 4327              		.loc 1 58 5 is_stmt 1 view .LVU1361
 4328              	.LVL686:
  59:Src/register_interface.c ****     uint8_t accessResult;
 4329              		.loc 1 59 5 view .LVU1362
  59:Src/register_interface.c ****     uint8_t accessResult;
 4330              		.loc 1 59 23 is_stmt 0 view .LVU1363
 4331 001a C781     		strh	r7, [r0, #14]	@ movhi
  60:Src/register_interface.c ****     while (rxLength > 0)
 4332              		.loc 1 60 5 is_stmt 1 view .LVU1364
  61:Src/register_interface.c ****     {
 4333              		.loc 1 61 5 view .LVU1365
  58:Src/register_interface.c ****     pHandle->txLength = 0;
 4334              		.loc 1 58 13 is_stmt 0 view .LVU1366
 4335 001c 3C46     		mov	r4, r7
  61:Src/register_interface.c ****     {
 4336              		.loc 1 61 11 view .LVU1367
 4337 001e 04E0     		b	.L364
 4338              	.LVL687:
 4339              	.L376:
  73:Src/register_interface.c ****       {
 4340              		.loc 1 73 36 discriminator 1 view .LVU1368
 4341 0020 D3B9     		cbnz	r3, .L365
  75:Src/register_interface.c ****       }
ARM GAS  /tmp/ccRth84L.s 			page 124


 4342              		.loc 1 75 16 view .LVU1369
 4343 0022 0746     		mov	r7, r0
 4344              	.LVL688:
  75:Src/register_interface.c ****       }
 4345              		.loc 1 75 16 view .LVU1370
 4346 0024 01E0     		b	.L364
 4347              	.LVL689:
 4348              	.L371:
  96:Src/register_interface.c ****           retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 4349              		.loc 1 96 20 view .LVU1371
 4350 0026 0023     		movs	r3, #0
 4351              	.LVL690:
  97:Src/register_interface.c ****         }
 4352              		.loc 1 97 18 view .LVU1372
 4353 0028 0827     		movs	r7, #8
 4354              	.LVL691:
 4355              	.L364:
  61:Src/register_interface.c ****     {
 4356              		.loc 1 61 11 is_stmt 1 view .LVU1373
 4357 002a 002B     		cmp	r3, #0
 4358 002c 29DD     		ble	.L375
  63:Src/register_interface.c ****       dataElementID = (uint16_t *) rxData;
 4359              		.loc 1 63 8 view .LVU1374
  63:Src/register_interface.c ****       dataElementID = (uint16_t *) rxData;
 4360              		.loc 1 63 22 is_stmt 0 view .LVU1375
 4361 002e 0134     		adds	r4, r4, #1
 4362              	.LVL692:
  63:Src/register_interface.c ****       dataElementID = (uint16_t *) rxData;
 4363              		.loc 1 63 22 view .LVU1376
 4364 0030 E4B2     		uxtb	r4, r4
 4365              	.LVL693:
  64:Src/register_interface.c ****       rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 4366              		.loc 1 64 7 is_stmt 1 view .LVU1377
  65:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 4367              		.loc 1 65 7 view .LVU1378
  65:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 4368              		.loc 1 65 26 is_stmt 0 view .LVU1379
 4369 0032 023B     		subs	r3, r3, #2
 4370              	.LVL694:
  65:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 4371              		.loc 1 65 26 view .LVU1380
 4372 0034 1FFA83FA 		uxth	r10, r3
 4373              	.LVL695:
  66:Src/register_interface.c ****       accessResult = RI_SetReg (*dataElementID,rxData,&size,rxLength);
 4374              		.loc 1 66 7 is_stmt 1 view .LVU1381
  67:Src/register_interface.c **** 
 4375              		.loc 1 67 7 view .LVU1382
  67:Src/register_interface.c **** 
 4376              		.loc 1 67 22 is_stmt 0 view .LVU1383
 4377 0038 35F8020B 		ldrh	r0, [r5], #2
 4378              	.LVL696:
  67:Src/register_interface.c **** 
 4379              		.loc 1 67 22 view .LVU1384
 4380 003c 1BB2     		sxth	r3, r3
  67:Src/register_interface.c **** 
 4381              		.loc 1 67 22 view .LVU1385
 4382 003e 0DF10602 		add	r2, sp, #6
ARM GAS  /tmp/ccRth84L.s 			page 125


 4383 0042 2946     		mov	r1, r5
 4384 0044 FFF7FEFF 		bl	RI_SetReg
 4385              	.LVL697:
  70:Src/register_interface.c ****       rxData = rxData+size;
 4386              		.loc 1 70 7 is_stmt 1 view .LVU1386
  70:Src/register_interface.c ****       rxData = rxData+size;
 4387              		.loc 1 70 38 is_stmt 0 view .LVU1387
 4388 0048 BDF80620 		ldrh	r2, [sp, #6]
 4389 004c AAEB0203 		sub	r3, r10, r2
  70:Src/register_interface.c ****       rxData = rxData+size;
 4390              		.loc 1 70 16 view .LVU1388
 4391 0050 1BB2     		sxth	r3, r3
 4392              	.LVL698:
  71:Src/register_interface.c ****       /* If there is only one CMD in the buffer, we do not store the result */
 4393              		.loc 1 71 7 is_stmt 1 view .LVU1389
  71:Src/register_interface.c ****       /* If there is only one CMD in the buffer, we do not store the result */
 4394              		.loc 1 71 14 is_stmt 0 view .LVU1390
 4395 0052 1544     		add	r5, r5, r2
 4396              	.LVL699:
  73:Src/register_interface.c ****       {
 4397              		.loc 1 73 9 is_stmt 1 view .LVU1391
  73:Src/register_interface.c ****       {
 4398              		.loc 1 73 12 is_stmt 0 view .LVU1392
 4399 0054 012C     		cmp	r4, #1
 4400 0056 E3D0     		beq	.L376
 4401              	.L365:
  79:Src/register_interface.c ****         {
 4402              		.loc 1 79 9 is_stmt 1 view .LVU1393
  79:Src/register_interface.c ****         {
 4403              		.loc 1 79 12 is_stmt 0 view .LVU1394
 4404 0058 002E     		cmp	r6, #0
 4405 005a E4D0     		beq	.L371
  81:Src/register_interface.c ****           txData = txData+1;
 4406              		.loc 1 81 11 is_stmt 1 view .LVU1395
  81:Src/register_interface.c ****           txData = txData+1;
 4407              		.loc 1 81 19 is_stmt 0 view .LVU1396
 4408 005c 09F8010B 		strb	r0, [r9], #1
 4409              	.LVL700:
  82:Src/register_interface.c ****           pHandle->txLength++;
 4410              		.loc 1 82 11 is_stmt 1 view .LVU1397
  83:Src/register_interface.c ****           txSyncFreeSpace--; /* decrement one by one no wraparound possible */
 4411              		.loc 1 83 11 view .LVU1398
  83:Src/register_interface.c ****           txSyncFreeSpace--; /* decrement one by one no wraparound possible */
 4412              		.loc 1 83 18 is_stmt 0 view .LVU1399
 4413 0060 B8F80E20 		ldrh	r2, [r8, #14]
  83:Src/register_interface.c ****           txSyncFreeSpace--; /* decrement one by one no wraparound possible */
 4414              		.loc 1 83 28 view .LVU1400
 4415 0064 0132     		adds	r2, r2, #1
 4416 0066 A8F80E20 		strh	r2, [r8, #14]	@ movhi
  84:Src/register_interface.c ****           retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 4417              		.loc 1 84 11 is_stmt 1 view .LVU1401
  84:Src/register_interface.c ****           retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 4418              		.loc 1 84 26 is_stmt 0 view .LVU1402
 4419 006a 013E     		subs	r6, r6, #1
 4420              	.LVL701:
  84:Src/register_interface.c ****           retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 4421              		.loc 1 84 26 view .LVU1403
ARM GAS  /tmp/ccRth84L.s 			page 126


 4422 006c B6B2     		uxth	r6, r6
 4423              	.LVL702:
  85:Src/register_interface.c ****           if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMA
 4424              		.loc 1 85 11 is_stmt 1 view .LVU1404
  85:Src/register_interface.c ****           if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMA
 4425              		.loc 1 85 18 is_stmt 0 view .LVU1405
 4426 006e 00B1     		cbz	r0, .L367
 4427 0070 0127     		movs	r7, #1
 4428              	.LVL703:
 4429              	.L367:
  86:Src/register_interface.c ****           { /* From this point we are not able to continue to decode CMD buffer*/
 4430              		.loc 1 86 11 is_stmt 1 discriminator 4 view .LVU1406
  86:Src/register_interface.c ****           { /* From this point we are not able to continue to decode CMD buffer*/
 4431              		.loc 1 86 14 is_stmt 0 discriminator 4 view .LVU1407
 4432 0072 0728     		cmp	r0, #7
 4433 0074 03D0     		beq	.L372
  86:Src/register_interface.c ****           { /* From this point we are not able to continue to decode CMD buffer*/
 4434              		.loc 1 86 57 discriminator 1 view .LVU1408
 4435 0076 0A28     		cmp	r0, #10
 4436 0078 D7D1     		bne	.L364
  89:Src/register_interface.c ****           }
 4437              		.loc 1 89 22 view .LVU1409
 4438 007a 0023     		movs	r3, #0
 4439              	.LVL704:
  89:Src/register_interface.c ****           }
 4440              		.loc 1 89 22 view .LVU1410
 4441 007c D5E7     		b	.L364
 4442              	.LVL705:
 4443              	.L372:
  89:Src/register_interface.c ****           }
 4444              		.loc 1 89 22 view .LVU1411
 4445 007e 0023     		movs	r3, #0
 4446              	.LVL706:
  89:Src/register_interface.c ****           }
 4447              		.loc 1 89 22 view .LVU1412
 4448 0080 D3E7     		b	.L364
 4449              	.LVL707:
 4450              	.L375:
 102:Src/register_interface.c ****     {
 4451              		.loc 1 102 7 is_stmt 1 view .LVU1413
 102:Src/register_interface.c ****     {
 4452              		.loc 1 102 10 is_stmt 0 view .LVU1414
 4453 0082 17B9     		cbnz	r7, .L369
 104:Src/register_interface.c ****     }
 4454              		.loc 1 104 7 is_stmt 1 view .LVU1415
 104:Src/register_interface.c ****     }
 4455              		.loc 1 104 25 is_stmt 0 view .LVU1416
 4456 0084 0023     		movs	r3, #0
 4457              	.LVL708:
 104:Src/register_interface.c ****     }
 4458              		.loc 1 104 25 view .LVU1417
 4459 0086 A8F80E30 		strh	r3, [r8, #14]	@ movhi
 4460              	.L369:
 109:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4461              		.loc 1 109 5 is_stmt 1 view .LVU1418
 113:Src/register_interface.c **** }
 4462              		.loc 1 113 3 view .LVU1419
ARM GAS  /tmp/ccRth84L.s 			page 127


 114:Src/register_interface.c **** 
 4463              		.loc 1 114 1 is_stmt 0 view .LVU1420
 4464 008a 3846     		mov	r0, r7
 4465 008c 02B0     		add	sp, sp, #8
 4466              		.cfi_def_cfa_offset 32
 4467              		@ sp needed
 4468 008e BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 114:Src/register_interface.c **** 
 4469              		.loc 1 114 1 view .LVU1421
 4470              		.cfi_endproc
 4471              	.LFE1437:
 4473              		.section	.text.RI_GetRegCommandParser,"ax",%progbits
 4474              		.align	1
 4475              		.weak	RI_GetRegCommandParser
 4476              		.syntax unified
 4477              		.thumb
 4478              		.thumb_func
 4479              		.fpu fpv4-sp-d16
 4481              	RI_GetRegCommandParser:
 4482              	.LVL709:
 4483              	.LFB1438:
 117:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_NOK;
 4484              		.loc 1 117 1 is_stmt 1 view -0
 4485              		.cfi_startproc
 4486              		@ args = 0, pretend = 0, frame = 8
 4487              		@ frame_needed = 0, uses_anonymous_args = 0
 117:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_NOK;
 4488              		.loc 1 117 1 is_stmt 0 view .LVU1423
 4489 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 4490              		.cfi_def_cfa_offset 24
 4491              		.cfi_offset 4, -24
 4492              		.cfi_offset 5, -20
 4493              		.cfi_offset 6, -16
 4494              		.cfi_offset 7, -12
 4495              		.cfi_offset 8, -8
 4496              		.cfi_offset 14, -4
 4497 0004 82B0     		sub	sp, sp, #8
 4498              		.cfi_def_cfa_offset 32
 4499 0006 0746     		mov	r7, r0
 118:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4500              		.loc 1 118 3 is_stmt 1 view .LVU1424
 4501              	.LVL710:
 127:Src/register_interface.c ****     uint8_t * rxData = pHandle->rxBuffer;
 4502              		.loc 1 127 5 view .LVU1425
 128:Src/register_interface.c ****     uint8_t * txData = pHandle->txBuffer;
 4503              		.loc 1 128 5 view .LVU1426
 128:Src/register_interface.c ****     uint8_t * txData = pHandle->txBuffer;
 4504              		.loc 1 128 15 is_stmt 0 view .LVU1427
 4505 0008 4468     		ldr	r4, [r0, #4]
 4506              	.LVL711:
 129:Src/register_interface.c ****     uint16_t size = 0;
 4507              		.loc 1 129 5 is_stmt 1 view .LVU1428
 129:Src/register_interface.c ****     uint16_t size = 0;
 4508              		.loc 1 129 15 is_stmt 0 view .LVU1429
 4509 000a 8668     		ldr	r6, [r0, #8]
 4510              	.LVL712:
 130:Src/register_interface.c ****     uint16_t rxLength = pHandle->rxLength;
ARM GAS  /tmp/ccRth84L.s 			page 128


 4511              		.loc 1 130 5 is_stmt 1 view .LVU1430
 130:Src/register_interface.c ****     uint16_t rxLength = pHandle->rxLength;
 4512              		.loc 1 130 14 is_stmt 0 view .LVU1431
 4513 000c 0022     		movs	r2, #0
 4514 000e ADF80620 		strh	r2, [sp, #6]	@ movhi
 131:Src/register_interface.c ****     int16_t freeSpaceS16 = (int16_t) txSyncFreeSpace;
 4515              		.loc 1 131 5 is_stmt 1 view .LVU1432
 131:Src/register_interface.c ****     int16_t freeSpaceS16 = (int16_t) txSyncFreeSpace;
 4516              		.loc 1 131 14 is_stmt 0 view .LVU1433
 4517 0012 8589     		ldrh	r5, [r0, #12]
 4518              	.LVL713:
 132:Src/register_interface.c **** 
 4519              		.loc 1 132 5 is_stmt 1 view .LVU1434
 132:Src/register_interface.c **** 
 4520              		.loc 1 132 13 is_stmt 0 view .LVU1435
 4521 0014 0FFA81F8 		sxth	r8, r1
 4522              	.LVL714:
 134:Src/register_interface.c **** 
 4523              		.loc 1 134 5 is_stmt 1 view .LVU1436
 134:Src/register_interface.c **** 
 4524              		.loc 1 134 23 is_stmt 0 view .LVU1437
 4525 0018 C281     		strh	r2, [r0, #14]	@ movhi
 136:Src/register_interface.c ****     {
 4526              		.loc 1 136 5 is_stmt 1 view .LVU1438
 118:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4527              		.loc 1 118 11 is_stmt 0 view .LVU1439
 4528 001a 0121     		movs	r1, #1
 4529              	.LVL715:
 136:Src/register_interface.c ****     {
 4530              		.loc 1 136 11 view .LVU1440
 4531 001c 00E0     		b	.L378
 4532              	.LVL716:
 4533              	.L381:
 150:Src/register_interface.c ****       }
 4534              		.loc 1 150 18 view .LVU1441
 4535 001e 0025     		movs	r5, #0
 4536              	.LVL717:
 4537              	.L378:
 136:Src/register_interface.c ****     {
 4538              		.loc 1 136 11 is_stmt 1 view .LVU1442
 4539 0020 BDB1     		cbz	r5, .L383
 138:Src/register_interface.c ****       rxLength = rxLength-MCP_ID_SIZE;
 4540              		.loc 1 138 7 view .LVU1443
 4541              	.LVL718:
 139:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next MCP_ID
 4542              		.loc 1 139 7 view .LVU1444
 139:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next MCP_ID
 4543              		.loc 1 139 16 is_stmt 0 view .LVU1445
 4544 0022 023D     		subs	r5, r5, #2
 4545              	.LVL719:
 139:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next MCP_ID
 4546              		.loc 1 139 16 view .LVU1446
 4547 0024 ADB2     		uxth	r5, r5
 4548              	.LVL720:
 140:Src/register_interface.c ****       retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 4549              		.loc 1 140 7 is_stmt 1 view .LVU1447
 141:Src/register_interface.c ****       if (retVal == MCP_CMD_OK )
ARM GAS  /tmp/ccRth84L.s 			page 129


 4550              		.loc 1 141 7 view .LVU1448
 141:Src/register_interface.c ****       if (retVal == MCP_CMD_OK )
 4551              		.loc 1 141 16 is_stmt 0 view .LVU1449
 4552 0026 4346     		mov	r3, r8
 4553 0028 0DF10602 		add	r2, sp, #6
 4554 002c 3146     		mov	r1, r6
 4555              	.LVL721:
 141:Src/register_interface.c ****       if (retVal == MCP_CMD_OK )
 4556              		.loc 1 141 16 view .LVU1450
 4557 002e 34F8020B 		ldrh	r0, [r4], #2
 4558              	.LVL722:
 141:Src/register_interface.c ****       if (retVal == MCP_CMD_OK )
 4559              		.loc 1 141 16 view .LVU1451
 4560 0032 FFF7FEFF 		bl	RI_GetReg
 4561              	.LVL723:
 142:Src/register_interface.c ****       {
 4562              		.loc 1 142 7 is_stmt 1 view .LVU1452
 142:Src/register_interface.c ****       {
 4563              		.loc 1 142 10 is_stmt 0 view .LVU1453
 4564 0036 0146     		mov	r1, r0
 4565 0038 0028     		cmp	r0, #0
 4566 003a F0D1     		bne	.L381
 144:Src/register_interface.c ****         pHandle->txLength += size;
 4567              		.loc 1 144 9 is_stmt 1 view .LVU1454
 144:Src/register_interface.c ****         pHandle->txLength += size;
 4568              		.loc 1 144 24 is_stmt 0 view .LVU1455
 4569 003c BDF80630 		ldrh	r3, [sp, #6]
 144:Src/register_interface.c ****         pHandle->txLength += size;
 4570              		.loc 1 144 16 view .LVU1456
 4571 0040 1E44     		add	r6, r6, r3
 4572              	.LVL724:
 145:Src/register_interface.c ****         freeSpaceS16 = freeSpaceS16-size;
 4573              		.loc 1 145 9 is_stmt 1 view .LVU1457
 145:Src/register_interface.c ****         freeSpaceS16 = freeSpaceS16-size;
 4574              		.loc 1 145 27 is_stmt 0 view .LVU1458
 4575 0042 FA89     		ldrh	r2, [r7, #14]
 4576 0044 1A44     		add	r2, r2, r3
 4577 0046 FA81     		strh	r2, [r7, #14]	@ movhi
 146:Src/register_interface.c ****       }
 4578              		.loc 1 146 9 is_stmt 1 view .LVU1459
 146:Src/register_interface.c ****       }
 4579              		.loc 1 146 36 is_stmt 0 view .LVU1460
 4580 0048 A8EB0303 		sub	r3, r8, r3
 146:Src/register_interface.c ****       }
 4581              		.loc 1 146 22 view .LVU1461
 4582 004c 0FFA83F8 		sxth	r8, r3
 4583              	.LVL725:
 146:Src/register_interface.c ****       }
 4584              		.loc 1 146 22 view .LVU1462
 4585 0050 E6E7     		b	.L378
 4586              	.LVL726:
 4587              	.L383:
 156:Src/register_interface.c **** }
 4588              		.loc 1 156 3 is_stmt 1 view .LVU1463
 157:Src/register_interface.c **** 
 4589              		.loc 1 157 1 is_stmt 0 view .LVU1464
 4590 0052 0846     		mov	r0, r1
ARM GAS  /tmp/ccRth84L.s 			page 130


 4591 0054 02B0     		add	sp, sp, #8
 4592              		.cfi_def_cfa_offset 24
 4593              		@ sp needed
 4594 0056 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 157:Src/register_interface.c **** 
 4595              		.loc 1 157 1 view .LVU1465
 4596              		.cfi_endproc
 4597              	.LFE1438:
 4599              		.section	.text.RI_GetIDSize,"ax",%progbits
 4600              		.align	1
 4601              		.global	RI_GetIDSize
 4602              		.syntax unified
 4603              		.thumb
 4604              		.thumb_func
 4605              		.fpu fpv4-sp-d16
 4607              	RI_GetIDSize:
 4608              	.LVL727:
 4609              	.LFB1442:
1337:Src/register_interface.c **** uint8_t RI_GetIDSize(uint16_t dataID)
1338:Src/register_interface.c **** {
 4610              		.loc 1 1338 1 is_stmt 1 view -0
 4611              		.cfi_startproc
 4612              		@ args = 0, pretend = 0, frame = 0
 4613              		@ frame_needed = 0, uses_anonymous_args = 0
 4614              		@ link register save eliminated.
1339:Src/register_interface.c ****   uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 4615              		.loc 1 1339 3 view .LVU1467
 4616              		.loc 1 1339 11 is_stmt 0 view .LVU1468
 4617 0000 00F03800 		and	r0, r0, #56
 4618              	.LVL728:
1340:Src/register_interface.c ****   uint8_t result;
 4619              		.loc 1 1340 3 is_stmt 1 view .LVU1469
1341:Src/register_interface.c ****   switch (typeID)
 4620              		.loc 1 1341 3 view .LVU1470
 4621 0004 1028     		cmp	r0, #16
 4622 0006 07D0     		beq	.L386
 4623 0008 1828     		cmp	r0, #24
 4624 000a 07D0     		beq	.L387
 4625 000c 0828     		cmp	r0, #8
 4626 000e 01D0     		beq	.L389
1342:Src/register_interface.c ****   {
1343:Src/register_interface.c ****     case TYPE_DATA_8BIT:
1344:Src/register_interface.c ****     {
1345:Src/register_interface.c ****       result = 1;
1346:Src/register_interface.c ****       break;
1347:Src/register_interface.c ****     }
1348:Src/register_interface.c **** 
1349:Src/register_interface.c ****     case TYPE_DATA_16BIT:
1350:Src/register_interface.c ****     {
1351:Src/register_interface.c ****       result = 2;
1352:Src/register_interface.c ****       break;
1353:Src/register_interface.c ****     }
1354:Src/register_interface.c **** 
1355:Src/register_interface.c ****     case TYPE_DATA_32BIT:
1356:Src/register_interface.c ****     {
1357:Src/register_interface.c ****       result = 4;
1358:Src/register_interface.c ****       break;
ARM GAS  /tmp/ccRth84L.s 			page 131


1359:Src/register_interface.c ****     }
1360:Src/register_interface.c **** 
1361:Src/register_interface.c ****     default:
1362:Src/register_interface.c ****     {
1363:Src/register_interface.c ****       result=0;
 4627              		.loc 1 1363 13 is_stmt 0 view .LVU1471
 4628 0010 0020     		movs	r0, #0
 4629              	.LVL729:
1364:Src/register_interface.c ****       break;
1365:Src/register_interface.c ****     }
1366:Src/register_interface.c ****   }
1367:Src/register_interface.c **** 
1368:Src/register_interface.c ****   return (result);
 4630              		.loc 1 1368 3 is_stmt 1 view .LVU1472
1369:Src/register_interface.c **** }
 4631              		.loc 1 1369 1 is_stmt 0 view .LVU1473
 4632 0012 7047     		bx	lr
 4633              	.LVL730:
 4634              	.L389:
1341:Src/register_interface.c ****   {
 4635              		.loc 1 1341 3 view .LVU1474
 4636 0014 0120     		movs	r0, #1
 4637              	.LVL731:
1341:Src/register_interface.c ****   {
 4638              		.loc 1 1341 3 view .LVU1475
 4639 0016 7047     		bx	lr
 4640              	.LVL732:
 4641              	.L386:
1351:Src/register_interface.c ****       break;
 4642              		.loc 1 1351 14 view .LVU1476
 4643 0018 0220     		movs	r0, #2
 4644              	.LVL733:
1351:Src/register_interface.c ****       break;
 4645              		.loc 1 1351 14 view .LVU1477
 4646 001a 7047     		bx	lr
 4647              	.LVL734:
 4648              	.L387:
1357:Src/register_interface.c ****       break;
 4649              		.loc 1 1357 14 view .LVU1478
 4650 001c 0420     		movs	r0, #4
 4651              	.LVL735:
1357:Src/register_interface.c ****       break;
 4652              		.loc 1 1357 14 view .LVU1479
 4653 001e 7047     		bx	lr
 4654              		.cfi_endproc
 4655              	.LFE1442:
 4657              		.section	.text.RI_GetPtrReg,"ax",%progbits
 4658              		.align	1
 4659              		.weak	RI_GetPtrReg
 4660              		.syntax unified
 4661              		.thumb
 4662              		.thumb_func
 4663              		.fpu fpv4-sp-d16
 4665              	RI_GetPtrReg:
 4666              	.LVL736:
 4667              	.LFB1443:
1370:Src/register_interface.c **** 
ARM GAS  /tmp/ccRth84L.s 			page 132


1371:Src/register_interface.c **** __weak uint8_t RI_GetPtrReg(uint16_t dataID, void **dataPtr)
1372:Src/register_interface.c **** {
 4668              		.loc 1 1372 1 is_stmt 1 view -0
 4669              		.cfi_startproc
 4670              		@ args = 0, pretend = 0, frame = 0
 4671              		@ frame_needed = 0, uses_anonymous_args = 0
 4672              		@ link register save eliminated.
1373:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 4673              		.loc 1 1373 3 view .LVU1481
1374:Src/register_interface.c ****   static uint16_t nullData16=0;
 4674              		.loc 1 1374 3 view .LVU1482
1375:Src/register_interface.c **** 
1376:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
1377:Src/register_interface.c ****   if (MC_NULL == dataPtr)
1378:Src/register_interface.c ****   {
1379:Src/register_interface.c ****     retVal = MCP_CMD_NOK;
1380:Src/register_interface.c ****   }
1381:Src/register_interface.c ****   else
1382:Src/register_interface.c ****   {
1383:Src/register_interface.c **** #endif
1384:Src/register_interface.c **** 
1385:Src/register_interface.c ****     uint8_t vmotorID = 0U;
 4675              		.loc 1 1385 5 view .LVU1483
1386:Src/register_interface.c **** 
1387:Src/register_interface.c ****     MCI_Handle_t *pMCIN = &Mci[vmotorID];
 4676              		.loc 1 1387 5 view .LVU1484
1388:Src/register_interface.c ****     uint16_t regID = dataID & REG_MASK;
 4677              		.loc 1 1388 5 view .LVU1485
 4678              		.loc 1 1388 14 is_stmt 0 view .LVU1486
 4679 0000 20F00703 		bic	r3, r0, #7
 4680 0004 9BB2     		uxth	r3, r3
 4681              	.LVL737:
1389:Src/register_interface.c ****     uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 4682              		.loc 1 1389 5 is_stmt 1 view .LVU1487
 4683              		.loc 1 1389 13 is_stmt 0 view .LVU1488
 4684 0006 00F03800 		and	r0, r0, #56
 4685              	.LVL738:
1390:Src/register_interface.c **** 
1391:Src/register_interface.c ****     switch (typeID)
 4686              		.loc 1 1391 5 is_stmt 1 view .LVU1489
 4687 000a 1028     		cmp	r0, #16
 4688 000c 03D0     		beq	.L418
1392:Src/register_interface.c ****     {
1393:Src/register_interface.c ****       case TYPE_DATA_16BIT:
1394:Src/register_interface.c ****       {
1395:Src/register_interface.c ****         switch (regID)
1396:Src/register_interface.c ****         {
1397:Src/register_interface.c ****           case MC_REG_I_A:
1398:Src/register_interface.c ****           {
1399:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Iab.a);
1400:Src/register_interface.c ****              break;
1401:Src/register_interface.c ****           }
1402:Src/register_interface.c **** 
1403:Src/register_interface.c ****           case MC_REG_I_B:
1404:Src/register_interface.c ****           {
1405:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Iab.b);
1406:Src/register_interface.c ****             break;
ARM GAS  /tmp/ccRth84L.s 			page 133


1407:Src/register_interface.c ****           }
1408:Src/register_interface.c **** 
1409:Src/register_interface.c ****           case MC_REG_I_ALPHA_MEAS:
1410:Src/register_interface.c ****           {
1411:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
1412:Src/register_interface.c ****             break;
1413:Src/register_interface.c ****           }
1414:Src/register_interface.c **** 
1415:Src/register_interface.c ****           case MC_REG_I_BETA_MEAS:
1416:Src/register_interface.c ****           {
1417:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
1418:Src/register_interface.c ****             break;
1419:Src/register_interface.c ****           }
1420:Src/register_interface.c **** 
1421:Src/register_interface.c ****           case MC_REG_I_Q_MEAS:
1422:Src/register_interface.c ****           {
1423:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
1424:Src/register_interface.c ****             break;
1425:Src/register_interface.c ****           }
1426:Src/register_interface.c **** 
1427:Src/register_interface.c ****           case MC_REG_I_D_MEAS:
1428:Src/register_interface.c ****           {
1429:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
1430:Src/register_interface.c ****             break;
1431:Src/register_interface.c ****           }
1432:Src/register_interface.c **** 
1433:Src/register_interface.c ****           case MC_REG_I_Q_REF:
1434:Src/register_interface.c ****           {
1435:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
1436:Src/register_interface.c ****             break;
1437:Src/register_interface.c ****           }
1438:Src/register_interface.c **** 
1439:Src/register_interface.c ****           case MC_REG_I_D_REF:
1440:Src/register_interface.c ****           {
1441:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
1442:Src/register_interface.c ****             break;
1443:Src/register_interface.c ****           }
1444:Src/register_interface.c ****           case MC_REG_V_Q:
1445:Src/register_interface.c ****           {
1446:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
1447:Src/register_interface.c ****             break;
1448:Src/register_interface.c ****           }
1449:Src/register_interface.c **** 
1450:Src/register_interface.c ****           case MC_REG_V_D:
1451:Src/register_interface.c ****           {
1452:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
1453:Src/register_interface.c ****             break;
1454:Src/register_interface.c ****           }
1455:Src/register_interface.c **** 
1456:Src/register_interface.c ****           case MC_REG_V_ALPHA:
1457:Src/register_interface.c ****           {
1458:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
1459:Src/register_interface.c ****             break;
1460:Src/register_interface.c ****           }
1461:Src/register_interface.c **** 
1462:Src/register_interface.c ****           case MC_REG_V_BETA:
1463:Src/register_interface.c ****           {
ARM GAS  /tmp/ccRth84L.s 			page 134


1464:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
1465:Src/register_interface.c ****             break;
1466:Src/register_interface.c ****           }
1467:Src/register_interface.c **** 
1468:Src/register_interface.c ****           case MC_REG_ENCODER_SPEED:
1469:Src/register_interface.c ****           {
1470:Src/register_interface.c ****             *dataPtr = &(pEncoder[vmotorID]->_Super.hAvrMecSpeedUnit);
1471:Src/register_interface.c ****             break;
1472:Src/register_interface.c ****           }
1473:Src/register_interface.c **** 
1474:Src/register_interface.c ****           case MC_REG_ENCODER_EL_ANGLE:
1475:Src/register_interface.c ****           {
1476:Src/register_interface.c ****             *dataPtr = &(pEncoder[vmotorID]->_Super.hElAngle);
1477:Src/register_interface.c ****             break;
1478:Src/register_interface.c ****           }
1479:Src/register_interface.c **** 
1480:Src/register_interface.c **** #ifdef NOT_IMPLEMENTED  /* Not yet Implemented */
1481:Src/register_interface.c ****          stoPLLSensor[vmotorID];
1482:Src/register_interface.c **** #endif
1483:Src/register_interface.c ****           case MC_REG_STOPLL_ROT_SPEED:
1484:Src/register_interface.c ****           {
1485:Src/register_interface.c ****             *dataPtr = &(stoPLLSensor[vmotorID]->_Super.hAvrMecSpeedUnit);
1486:Src/register_interface.c ****             break;
1487:Src/register_interface.c ****           }
1488:Src/register_interface.c **** 
1489:Src/register_interface.c ****           case MC_REG_STOPLL_EL_ANGLE:
1490:Src/register_interface.c ****           {
1491:Src/register_interface.c ****             *dataPtr = &(stoPLLSensor[vmotorID]->_Super.hElAngle);
1492:Src/register_interface.c ****             break;
1493:Src/register_interface.c ****           }
1494:Src/register_interface.c **** #ifdef NOT_IMPLEMENTED /* Not yet implemented */
1495:Src/register_interface.c ****           case MC_REG_STOPLL_I_ALPHA:
1496:Src/register_interface.c ****           case MC_REG_STOPLL_I_BETA:
1497:Src/register_interface.c ****             break;
1498:Src/register_interface.c **** #endif
1499:Src/register_interface.c ****           case MC_REG_STOPLL_BEMF_ALPHA:
1500:Src/register_interface.c ****           {
1501:Src/register_interface.c ****             *dataPtr = &(stoPLLSensor[vmotorID]->hBemf_alfa_est);
1502:Src/register_interface.c ****             break;
1503:Src/register_interface.c ****           }
1504:Src/register_interface.c **** 
1505:Src/register_interface.c ****           case MC_REG_STOPLL_BEMF_BETA:
1506:Src/register_interface.c ****           {
1507:Src/register_interface.c ****             *dataPtr = &(stoPLLSensor[vmotorID]->hBemf_beta_est);
1508:Src/register_interface.c ****             break;
1509:Src/register_interface.c ****           }
1510:Src/register_interface.c ****           default:
1511:Src/register_interface.c ****           {
1512:Src/register_interface.c ****             *dataPtr = &nullData16;
1513:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
1514:Src/register_interface.c ****             break;
1515:Src/register_interface.c ****           }
1516:Src/register_interface.c ****         }
1517:Src/register_interface.c ****         break;
1518:Src/register_interface.c ****       }
1519:Src/register_interface.c **** 
1520:Src/register_interface.c ****       default:
ARM GAS  /tmp/ccRth84L.s 			page 135


1521:Src/register_interface.c ****       {
1522:Src/register_interface.c ****         *dataPtr = &nullData16;
 4689              		.loc 1 1522 9 view .LVU1490
 4690              		.loc 1 1522 18 is_stmt 0 view .LVU1491
 4691 000e 524B     		ldr	r3, .L425
 4692              	.LVL739:
 4693              		.loc 1 1522 18 view .LVU1492
 4694 0010 0B60     		str	r3, [r1]
1523:Src/register_interface.c ****         retVal = MCP_ERROR_UNKNOWN_REG;
 4695              		.loc 1 1523 9 is_stmt 1 view .LVU1493
 4696              	.LVL740:
1524:Src/register_interface.c ****         break;
 4697              		.loc 1 1524 9 view .LVU1494
1523:Src/register_interface.c ****         retVal = MCP_ERROR_UNKNOWN_REG;
 4698              		.loc 1 1523 16 is_stmt 0 view .LVU1495
 4699 0012 0520     		movs	r0, #5
 4700              	.LVL741:
1525:Src/register_interface.c ****       }
1526:Src/register_interface.c ****     }
1527:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
1528:Src/register_interface.c ****   }
1529:Src/register_interface.c **** #endif
1530:Src/register_interface.c ****   return (retVal);
 4701              		.loc 1 1530 3 is_stmt 1 view .LVU1496
1531:Src/register_interface.c **** }
 4702              		.loc 1 1531 1 is_stmt 0 view .LVU1497
 4703 0014 7047     		bx	lr
 4704              	.LVL742:
 4705              	.L418:
1395:Src/register_interface.c ****         {
 4706              		.loc 1 1395 9 is_stmt 1 view .LVU1498
 4707 0016 B3F5216F 		cmp	r3, #2576
 4708 001a 00F08180 		beq	.L392
 4709 001e 36D8     		bhi	.L393
 4710 0020 B3F50D6F 		cmp	r3, #2256
 4711 0024 6AD0     		beq	.L394
 4712 0026 0DD9     		bls	.L419
 4713 0028 B3F5196F 		cmp	r3, #2448
 4714 002c 72D0     		beq	.L402
 4715 002e 22D9     		bls	.L420
 4716 0030 B3F51D6F 		cmp	r3, #2512
 4717 0034 40F08C80 		bne	.L400
1446:Src/register_interface.c ****             break;
 4718              		.loc 1 1446 13 view .LVU1499
1446:Src/register_interface.c ****             break;
 4719              		.loc 1 1446 31 is_stmt 0 view .LVU1500
 4720 0038 484B     		ldr	r3, .L425+4
 4721              	.LVL743:
1446:Src/register_interface.c ****             break;
 4722              		.loc 1 1446 31 view .LVU1501
 4723 003a 5B68     		ldr	r3, [r3, #4]
1446:Src/register_interface.c ****             break;
 4724              		.loc 1 1446 24 view .LVU1502
 4725 003c 1633     		adds	r3, r3, #22
1446:Src/register_interface.c ****             break;
 4726              		.loc 1 1446 22 view .LVU1503
 4727 003e 0B60     		str	r3, [r1]
ARM GAS  /tmp/ccRth84L.s 			page 136


1447:Src/register_interface.c ****           }
 4728              		.loc 1 1447 13 is_stmt 1 view .LVU1504
1373:Src/register_interface.c ****   static uint16_t nullData16=0;
 4729              		.loc 1 1373 11 is_stmt 0 view .LVU1505
 4730 0040 0020     		movs	r0, #0
 4731              	.LVL744:
1447:Src/register_interface.c ****           }
 4732              		.loc 1 1447 13 view .LVU1506
 4733 0042 7047     		bx	lr
 4734              	.LVL745:
 4735              	.L419:
1447:Src/register_interface.c ****           }
 4736              		.loc 1 1447 13 view .LVU1507
 4737 0044 B3F5056F 		cmp	r3, #2128
 4738 0048 52D0     		beq	.L396
 4739 004a 08D9     		bls	.L421
 4740 004c B3F5096F 		cmp	r3, #2192
 4741 0050 7ED1     		bne	.L400
1417:Src/register_interface.c ****             break;
 4742              		.loc 1 1417 13 is_stmt 1 view .LVU1508
1417:Src/register_interface.c ****             break;
 4743              		.loc 1 1417 31 is_stmt 0 view .LVU1509
 4744 0052 424B     		ldr	r3, .L425+4
 4745              	.LVL746:
1417:Src/register_interface.c ****             break;
 4746              		.loc 1 1417 31 view .LVU1510
 4747 0054 5B68     		ldr	r3, [r3, #4]
1417:Src/register_interface.c ****             break;
 4748              		.loc 1 1417 24 view .LVU1511
 4749 0056 0633     		adds	r3, r3, #6
1417:Src/register_interface.c ****             break;
 4750              		.loc 1 1417 22 view .LVU1512
 4751 0058 0B60     		str	r3, [r1]
1418:Src/register_interface.c ****           }
 4752              		.loc 1 1418 13 is_stmt 1 view .LVU1513
1373:Src/register_interface.c ****   static uint16_t nullData16=0;
 4753              		.loc 1 1373 11 is_stmt 0 view .LVU1514
 4754 005a 0020     		movs	r0, #0
 4755              	.LVL747:
1418:Src/register_interface.c ****           }
 4756              		.loc 1 1418 13 view .LVU1515
 4757 005c 7047     		bx	lr
 4758              	.LVL748:
 4759              	.L421:
1418:Src/register_interface.c ****           }
 4760              		.loc 1 1418 13 view .LVU1516
 4761 005e B3F5FA6F 		cmp	r3, #2000
 4762 0062 40D0     		beq	.L398
 4763 0064 B3F5016F 		cmp	r3, #2064
 4764 0068 72D1     		bne	.L400
1405:Src/register_interface.c ****             break;
 4765              		.loc 1 1405 13 is_stmt 1 view .LVU1517
1405:Src/register_interface.c ****             break;
 4766              		.loc 1 1405 31 is_stmt 0 view .LVU1518
 4767 006a 3C4B     		ldr	r3, .L425+4
 4768              	.LVL749:
1405:Src/register_interface.c ****             break;
ARM GAS  /tmp/ccRth84L.s 			page 137


 4769              		.loc 1 1405 31 view .LVU1519
 4770 006c 5B68     		ldr	r3, [r3, #4]
1405:Src/register_interface.c ****             break;
 4771              		.loc 1 1405 24 view .LVU1520
 4772 006e 0233     		adds	r3, r3, #2
1405:Src/register_interface.c ****             break;
 4773              		.loc 1 1405 22 view .LVU1521
 4774 0070 0B60     		str	r3, [r1]
1406:Src/register_interface.c ****           }
 4775              		.loc 1 1406 13 is_stmt 1 view .LVU1522
1373:Src/register_interface.c ****   static uint16_t nullData16=0;
 4776              		.loc 1 1373 11 is_stmt 0 view .LVU1523
 4777 0072 0020     		movs	r0, #0
 4778              	.LVL750:
1406:Src/register_interface.c ****           }
 4779              		.loc 1 1406 13 view .LVU1524
 4780 0074 7047     		bx	lr
 4781              	.LVL751:
 4782              	.L420:
1406:Src/register_interface.c ****           }
 4783              		.loc 1 1406 13 view .LVU1525
 4784 0076 B3F5116F 		cmp	r3, #2320
 4785 007a 45D0     		beq	.L404
 4786 007c B3F5156F 		cmp	r3, #2384
 4787 0080 66D1     		bne	.L400
1435:Src/register_interface.c ****             break;
 4788              		.loc 1 1435 13 is_stmt 1 view .LVU1526
1435:Src/register_interface.c ****             break;
 4789              		.loc 1 1435 31 is_stmt 0 view .LVU1527
 4790 0082 364B     		ldr	r3, .L425+4
 4791              	.LVL752:
1435:Src/register_interface.c ****             break;
 4792              		.loc 1 1435 31 view .LVU1528
 4793 0084 5B68     		ldr	r3, [r3, #4]
1435:Src/register_interface.c ****             break;
 4794              		.loc 1 1435 24 view .LVU1529
 4795 0086 1033     		adds	r3, r3, #16
1435:Src/register_interface.c ****             break;
 4796              		.loc 1 1435 22 view .LVU1530
 4797 0088 0B60     		str	r3, [r1]
1436:Src/register_interface.c ****           }
 4798              		.loc 1 1436 13 is_stmt 1 view .LVU1531
1373:Src/register_interface.c ****   static uint16_t nullData16=0;
 4799              		.loc 1 1373 11 is_stmt 0 view .LVU1532
 4800 008a 0020     		movs	r0, #0
 4801              	.LVL753:
1436:Src/register_interface.c ****           }
 4802              		.loc 1 1436 13 view .LVU1533
 4803 008c 7047     		bx	lr
 4804              	.LVL754:
 4805              	.L393:
1436:Src/register_interface.c ****           }
 4806              		.loc 1 1436 13 view .LVU1534
 4807 008e B3F5356F 		cmp	r3, #2896
 4808 0092 55D0     		beq	.L407
 4809 0094 09D9     		bls	.L422
 4810 0096 B3F5456F 		cmp	r3, #3152
ARM GAS  /tmp/ccRth84L.s 			page 138


 4811 009a 55D0     		beq	.L414
 4812 009c B3F5496F 		cmp	r3, #3216
 4813 00a0 1AD1     		bne	.L423
1507:Src/register_interface.c ****             break;
 4814              		.loc 1 1507 13 is_stmt 1 view .LVU1535
1507:Src/register_interface.c ****             break;
 4815              		.loc 1 1507 22 is_stmt 0 view .LVU1536
 4816 00a2 2F4B     		ldr	r3, .L425+8
 4817              	.LVL755:
1507:Src/register_interface.c ****             break;
 4818              		.loc 1 1507 22 view .LVU1537
 4819 00a4 0B60     		str	r3, [r1]
1508:Src/register_interface.c ****           }
 4820              		.loc 1 1508 13 is_stmt 1 view .LVU1538
1373:Src/register_interface.c ****   static uint16_t nullData16=0;
 4821              		.loc 1 1373 11 is_stmt 0 view .LVU1539
 4822 00a6 0020     		movs	r0, #0
 4823              	.LVL756:
1508:Src/register_interface.c ****           }
 4824              		.loc 1 1508 13 view .LVU1540
 4825 00a8 7047     		bx	lr
 4826              	.LVL757:
 4827              	.L422:
1508:Src/register_interface.c ****           }
 4828              		.loc 1 1508 13 view .LVU1541
 4829 00aa B3F52D6F 		cmp	r3, #2768
 4830 00ae 43D0     		beq	.L409
 4831 00b0 06D9     		bls	.L424
 4832 00b2 B3F5316F 		cmp	r3, #2832
 4833 00b6 4BD1     		bne	.L400
1470:Src/register_interface.c ****             break;
 4834              		.loc 1 1470 13 is_stmt 1 view .LVU1542
1470:Src/register_interface.c ****             break;
 4835              		.loc 1 1470 22 is_stmt 0 view .LVU1543
 4836 00b8 2A4B     		ldr	r3, .L425+12
 4837              	.LVL758:
1470:Src/register_interface.c ****             break;
 4838              		.loc 1 1470 22 view .LVU1544
 4839 00ba 0B60     		str	r3, [r1]
1471:Src/register_interface.c ****           }
 4840              		.loc 1 1471 13 is_stmt 1 view .LVU1545
1373:Src/register_interface.c ****   static uint16_t nullData16=0;
 4841              		.loc 1 1373 11 is_stmt 0 view .LVU1546
 4842 00bc 0020     		movs	r0, #0
 4843              	.LVL759:
1471:Src/register_interface.c ****           }
 4844              		.loc 1 1471 13 view .LVU1547
 4845 00be 7047     		bx	lr
 4846              	.LVL760:
 4847              	.L424:
1471:Src/register_interface.c ****           }
 4848              		.loc 1 1471 13 view .LVU1548
 4849 00c0 B3F5256F 		cmp	r3, #2640
 4850 00c4 32D0     		beq	.L411
 4851 00c6 B3F5296F 		cmp	r3, #2704
 4852 00ca 41D1     		bne	.L400
1464:Src/register_interface.c ****             break;
ARM GAS  /tmp/ccRth84L.s 			page 139


 4853              		.loc 1 1464 13 is_stmt 1 view .LVU1549
1464:Src/register_interface.c ****             break;
 4854              		.loc 1 1464 31 is_stmt 0 view .LVU1550
 4855 00cc 234B     		ldr	r3, .L425+4
 4856              	.LVL761:
1464:Src/register_interface.c ****             break;
 4857              		.loc 1 1464 31 view .LVU1551
 4858 00ce 5B68     		ldr	r3, [r3, #4]
1464:Src/register_interface.c ****             break;
 4859              		.loc 1 1464 24 view .LVU1552
 4860 00d0 1C33     		adds	r3, r3, #28
1464:Src/register_interface.c ****             break;
 4861              		.loc 1 1464 22 view .LVU1553
 4862 00d2 0B60     		str	r3, [r1]
1465:Src/register_interface.c ****           }
 4863              		.loc 1 1465 13 is_stmt 1 view .LVU1554
1373:Src/register_interface.c ****   static uint16_t nullData16=0;
 4864              		.loc 1 1373 11 is_stmt 0 view .LVU1555
 4865 00d4 0020     		movs	r0, #0
 4866              	.LVL762:
1465:Src/register_interface.c ****           }
 4867              		.loc 1 1465 13 view .LVU1556
 4868 00d6 7047     		bx	lr
 4869              	.LVL763:
 4870              	.L423:
1465:Src/register_interface.c ****           }
 4871              		.loc 1 1465 13 view .LVU1557
 4872 00d8 B3F5396F 		cmp	r3, #2960
 4873 00dc 38D1     		bne	.L400
1485:Src/register_interface.c ****             break;
 4874              		.loc 1 1485 13 is_stmt 1 view .LVU1558
1485:Src/register_interface.c ****             break;
 4875              		.loc 1 1485 22 is_stmt 0 view .LVU1559
 4876 00de 224B     		ldr	r3, .L425+16
 4877              	.LVL764:
1485:Src/register_interface.c ****             break;
 4878              		.loc 1 1485 22 view .LVU1560
 4879 00e0 0B60     		str	r3, [r1]
1486:Src/register_interface.c ****           }
 4880              		.loc 1 1486 13 is_stmt 1 view .LVU1561
1373:Src/register_interface.c ****   static uint16_t nullData16=0;
 4881              		.loc 1 1373 11 is_stmt 0 view .LVU1562
 4882 00e2 0020     		movs	r0, #0
 4883              	.LVL765:
1486:Src/register_interface.c ****           }
 4884              		.loc 1 1486 13 view .LVU1563
 4885 00e4 7047     		bx	lr
 4886              	.LVL766:
 4887              	.L398:
1399:Src/register_interface.c ****              break;
 4888              		.loc 1 1399 13 is_stmt 1 view .LVU1564
1399:Src/register_interface.c ****              break;
 4889              		.loc 1 1399 31 is_stmt 0 view .LVU1565
 4890 00e6 1D4B     		ldr	r3, .L425+4
 4891              	.LVL767:
1399:Src/register_interface.c ****              break;
 4892              		.loc 1 1399 31 view .LVU1566
ARM GAS  /tmp/ccRth84L.s 			page 140


 4893 00e8 5B68     		ldr	r3, [r3, #4]
1399:Src/register_interface.c ****              break;
 4894              		.loc 1 1399 22 view .LVU1567
 4895 00ea 0B60     		str	r3, [r1]
1400:Src/register_interface.c ****           }
 4896              		.loc 1 1400 14 is_stmt 1 view .LVU1568
1373:Src/register_interface.c ****   static uint16_t nullData16=0;
 4897              		.loc 1 1373 11 is_stmt 0 view .LVU1569
 4898 00ec 0020     		movs	r0, #0
 4899              	.LVL768:
1400:Src/register_interface.c ****           }
 4900              		.loc 1 1400 14 view .LVU1570
 4901 00ee 7047     		bx	lr
 4902              	.LVL769:
 4903              	.L396:
1411:Src/register_interface.c ****             break;
 4904              		.loc 1 1411 13 is_stmt 1 view .LVU1571
1411:Src/register_interface.c ****             break;
 4905              		.loc 1 1411 31 is_stmt 0 view .LVU1572
 4906 00f0 1A4B     		ldr	r3, .L425+4
 4907              	.LVL770:
1411:Src/register_interface.c ****             break;
 4908              		.loc 1 1411 31 view .LVU1573
 4909 00f2 5B68     		ldr	r3, [r3, #4]
1411:Src/register_interface.c ****             break;
 4910              		.loc 1 1411 24 view .LVU1574
 4911 00f4 0433     		adds	r3, r3, #4
1411:Src/register_interface.c ****             break;
 4912              		.loc 1 1411 22 view .LVU1575
 4913 00f6 0B60     		str	r3, [r1]
1412:Src/register_interface.c ****           }
 4914              		.loc 1 1412 13 is_stmt 1 view .LVU1576
1373:Src/register_interface.c ****   static uint16_t nullData16=0;
 4915              		.loc 1 1373 11 is_stmt 0 view .LVU1577
 4916 00f8 0020     		movs	r0, #0
 4917              	.LVL771:
1412:Src/register_interface.c ****           }
 4918              		.loc 1 1412 13 view .LVU1578
 4919 00fa 7047     		bx	lr
 4920              	.LVL772:
 4921              	.L394:
1423:Src/register_interface.c ****             break;
 4922              		.loc 1 1423 13 is_stmt 1 view .LVU1579
1423:Src/register_interface.c ****             break;
 4923              		.loc 1 1423 31 is_stmt 0 view .LVU1580
 4924 00fc 174B     		ldr	r3, .L425+4
 4925              	.LVL773:
1423:Src/register_interface.c ****             break;
 4926              		.loc 1 1423 31 view .LVU1581
 4927 00fe 5B68     		ldr	r3, [r3, #4]
1423:Src/register_interface.c ****             break;
 4928              		.loc 1 1423 24 view .LVU1582
 4929 0100 0C33     		adds	r3, r3, #12
1423:Src/register_interface.c ****             break;
 4930              		.loc 1 1423 22 view .LVU1583
 4931 0102 0B60     		str	r3, [r1]
1424:Src/register_interface.c ****           }
ARM GAS  /tmp/ccRth84L.s 			page 141


 4932              		.loc 1 1424 13 is_stmt 1 view .LVU1584
1373:Src/register_interface.c ****   static uint16_t nullData16=0;
 4933              		.loc 1 1373 11 is_stmt 0 view .LVU1585
 4934 0104 0020     		movs	r0, #0
 4935              	.LVL774:
1424:Src/register_interface.c ****           }
 4936              		.loc 1 1424 13 view .LVU1586
 4937 0106 7047     		bx	lr
 4938              	.LVL775:
 4939              	.L404:
1429:Src/register_interface.c ****             break;
 4940              		.loc 1 1429 13 is_stmt 1 view .LVU1587
1429:Src/register_interface.c ****             break;
 4941              		.loc 1 1429 31 is_stmt 0 view .LVU1588
 4942 0108 144B     		ldr	r3, .L425+4
 4943              	.LVL776:
1429:Src/register_interface.c ****             break;
 4944              		.loc 1 1429 31 view .LVU1589
 4945 010a 5B68     		ldr	r3, [r3, #4]
1429:Src/register_interface.c ****             break;
 4946              		.loc 1 1429 24 view .LVU1590
 4947 010c 0E33     		adds	r3, r3, #14
1429:Src/register_interface.c ****             break;
 4948              		.loc 1 1429 22 view .LVU1591
 4949 010e 0B60     		str	r3, [r1]
1430:Src/register_interface.c ****           }
 4950              		.loc 1 1430 13 is_stmt 1 view .LVU1592
1373:Src/register_interface.c ****   static uint16_t nullData16=0;
 4951              		.loc 1 1373 11 is_stmt 0 view .LVU1593
 4952 0110 0020     		movs	r0, #0
 4953              	.LVL777:
1430:Src/register_interface.c ****           }
 4954              		.loc 1 1430 13 view .LVU1594
 4955 0112 7047     		bx	lr
 4956              	.LVL778:
 4957              	.L402:
1441:Src/register_interface.c ****             break;
 4958              		.loc 1 1441 13 is_stmt 1 view .LVU1595
1441:Src/register_interface.c ****             break;
 4959              		.loc 1 1441 31 is_stmt 0 view .LVU1596
 4960 0114 114B     		ldr	r3, .L425+4
 4961              	.LVL779:
1441:Src/register_interface.c ****             break;
 4962              		.loc 1 1441 31 view .LVU1597
 4963 0116 5B68     		ldr	r3, [r3, #4]
1441:Src/register_interface.c ****             break;
 4964              		.loc 1 1441 24 view .LVU1598
 4965 0118 1233     		adds	r3, r3, #18
1441:Src/register_interface.c ****             break;
 4966              		.loc 1 1441 22 view .LVU1599
 4967 011a 0B60     		str	r3, [r1]
1442:Src/register_interface.c ****           }
 4968              		.loc 1 1442 13 is_stmt 1 view .LVU1600
1373:Src/register_interface.c ****   static uint16_t nullData16=0;
 4969              		.loc 1 1373 11 is_stmt 0 view .LVU1601
 4970 011c 0020     		movs	r0, #0
 4971              	.LVL780:
ARM GAS  /tmp/ccRth84L.s 			page 142


1442:Src/register_interface.c ****           }
 4972              		.loc 1 1442 13 view .LVU1602
 4973 011e 7047     		bx	lr
 4974              	.LVL781:
 4975              	.L392:
1452:Src/register_interface.c ****             break;
 4976              		.loc 1 1452 13 is_stmt 1 view .LVU1603
1452:Src/register_interface.c ****             break;
 4977              		.loc 1 1452 31 is_stmt 0 view .LVU1604
 4978 0120 0E4B     		ldr	r3, .L425+4
 4979              	.LVL782:
1452:Src/register_interface.c ****             break;
 4980              		.loc 1 1452 31 view .LVU1605
 4981 0122 5B68     		ldr	r3, [r3, #4]
1452:Src/register_interface.c ****             break;
 4982              		.loc 1 1452 24 view .LVU1606
 4983 0124 1833     		adds	r3, r3, #24
1452:Src/register_interface.c ****             break;
 4984              		.loc 1 1452 22 view .LVU1607
 4985 0126 0B60     		str	r3, [r1]
1453:Src/register_interface.c ****           }
 4986              		.loc 1 1453 13 is_stmt 1 view .LVU1608
1373:Src/register_interface.c ****   static uint16_t nullData16=0;
 4987              		.loc 1 1373 11 is_stmt 0 view .LVU1609
 4988 0128 0020     		movs	r0, #0
 4989              	.LVL783:
1453:Src/register_interface.c ****           }
 4990              		.loc 1 1453 13 view .LVU1610
 4991 012a 7047     		bx	lr
 4992              	.LVL784:
 4993              	.L411:
1458:Src/register_interface.c ****             break;
 4994              		.loc 1 1458 13 is_stmt 1 view .LVU1611
1458:Src/register_interface.c ****             break;
 4995              		.loc 1 1458 31 is_stmt 0 view .LVU1612
 4996 012c 0B4B     		ldr	r3, .L425+4
 4997              	.LVL785:
1458:Src/register_interface.c ****             break;
 4998              		.loc 1 1458 31 view .LVU1613
 4999 012e 5B68     		ldr	r3, [r3, #4]
1458:Src/register_interface.c ****             break;
 5000              		.loc 1 1458 24 view .LVU1614
 5001 0130 1A33     		adds	r3, r3, #26
1458:Src/register_interface.c ****             break;
 5002              		.loc 1 1458 22 view .LVU1615
 5003 0132 0B60     		str	r3, [r1]
1459:Src/register_interface.c ****           }
 5004              		.loc 1 1459 13 is_stmt 1 view .LVU1616
1373:Src/register_interface.c ****   static uint16_t nullData16=0;
 5005              		.loc 1 1373 11 is_stmt 0 view .LVU1617
 5006 0134 0020     		movs	r0, #0
 5007              	.LVL786:
1459:Src/register_interface.c ****           }
 5008              		.loc 1 1459 13 view .LVU1618
 5009 0136 7047     		bx	lr
 5010              	.LVL787:
 5011              	.L409:
ARM GAS  /tmp/ccRth84L.s 			page 143


1476:Src/register_interface.c ****             break;
 5012              		.loc 1 1476 13 is_stmt 1 view .LVU1619
1476:Src/register_interface.c ****             break;
 5013              		.loc 1 1476 22 is_stmt 0 view .LVU1620
 5014 0138 0C4B     		ldr	r3, .L425+20
 5015              	.LVL788:
1476:Src/register_interface.c ****             break;
 5016              		.loc 1 1476 22 view .LVU1621
 5017 013a 0B60     		str	r3, [r1]
1477:Src/register_interface.c ****           }
 5018              		.loc 1 1477 13 is_stmt 1 view .LVU1622
1373:Src/register_interface.c ****   static uint16_t nullData16=0;
 5019              		.loc 1 1373 11 is_stmt 0 view .LVU1623
 5020 013c 0020     		movs	r0, #0
 5021              	.LVL789:
1477:Src/register_interface.c ****           }
 5022              		.loc 1 1477 13 view .LVU1624
 5023 013e 7047     		bx	lr
 5024              	.LVL790:
 5025              	.L407:
1491:Src/register_interface.c ****             break;
 5026              		.loc 1 1491 13 is_stmt 1 view .LVU1625
1491:Src/register_interface.c ****             break;
 5027              		.loc 1 1491 22 is_stmt 0 view .LVU1626
 5028 0140 0B4B     		ldr	r3, .L425+24
 5029              	.LVL791:
1491:Src/register_interface.c ****             break;
 5030              		.loc 1 1491 22 view .LVU1627
 5031 0142 0B60     		str	r3, [r1]
1492:Src/register_interface.c ****           }
 5032              		.loc 1 1492 13 is_stmt 1 view .LVU1628
1373:Src/register_interface.c ****   static uint16_t nullData16=0;
 5033              		.loc 1 1373 11 is_stmt 0 view .LVU1629
 5034 0144 0020     		movs	r0, #0
 5035              	.LVL792:
1492:Src/register_interface.c ****           }
 5036              		.loc 1 1492 13 view .LVU1630
 5037 0146 7047     		bx	lr
 5038              	.LVL793:
 5039              	.L414:
1501:Src/register_interface.c ****             break;
 5040              		.loc 1 1501 13 is_stmt 1 view .LVU1631
1501:Src/register_interface.c ****             break;
 5041              		.loc 1 1501 22 is_stmt 0 view .LVU1632
 5042 0148 0A4B     		ldr	r3, .L425+28
 5043              	.LVL794:
1501:Src/register_interface.c ****             break;
 5044              		.loc 1 1501 22 view .LVU1633
 5045 014a 0B60     		str	r3, [r1]
1502:Src/register_interface.c ****           }
 5046              		.loc 1 1502 13 is_stmt 1 view .LVU1634
1373:Src/register_interface.c ****   static uint16_t nullData16=0;
 5047              		.loc 1 1373 11 is_stmt 0 view .LVU1635
 5048 014c 0020     		movs	r0, #0
 5049              	.LVL795:
1502:Src/register_interface.c ****           }
 5050              		.loc 1 1502 13 view .LVU1636
ARM GAS  /tmp/ccRth84L.s 			page 144


 5051 014e 7047     		bx	lr
 5052              	.LVL796:
 5053              	.L400:
1512:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
 5054              		.loc 1 1512 13 is_stmt 1 view .LVU1637
1512:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
 5055              		.loc 1 1512 22 is_stmt 0 view .LVU1638
 5056 0150 014B     		ldr	r3, .L425
 5057              	.LVL797:
1512:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
 5058              		.loc 1 1512 22 view .LVU1639
 5059 0152 0B60     		str	r3, [r1]
1513:Src/register_interface.c ****             break;
 5060              		.loc 1 1513 13 is_stmt 1 view .LVU1640
 5061              	.LVL798:
1514:Src/register_interface.c ****           }
 5062              		.loc 1 1514 13 view .LVU1641
1513:Src/register_interface.c ****             break;
 5063              		.loc 1 1513 20 is_stmt 0 view .LVU1642
 5064 0154 0520     		movs	r0, #5
 5065              	.LVL799:
1514:Src/register_interface.c ****           }
 5066              		.loc 1 1514 13 view .LVU1643
 5067 0156 7047     		bx	lr
 5068              	.L426:
 5069              		.align	2
 5070              	.L425:
 5071 0158 00000000 		.word	.LANCHOR0
 5072 015c 00000000 		.word	Mci
 5073 0160 72000000 		.word	STO_PLL_M1+114
 5074 0164 0C000000 		.word	ENCODER_M1+12
 5075 0168 0C000000 		.word	STO_PLL_M1+12
 5076 016c 04000000 		.word	ENCODER_M1+4
 5077 0170 04000000 		.word	STO_PLL_M1+4
 5078 0174 70000000 		.word	STO_PLL_M1+112
 5079              		.cfi_endproc
 5080              	.LFE1443:
 5082              		.section	.bss.nullData16.15675,"aw",%nobits
 5083              		.align	1
 5084              		.set	.LANCHOR0,. + 0
 5087              	nullData16.15675:
 5088 0000 0000     		.space	2
 5089              		.text
 5090              	.Letext0:
 5091              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 5092              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 5093              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/system_stm32g4xx.h"
 5094              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 5095              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 5096              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_flash.h"
 5097              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 5098              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h"
 5099              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h"
 5100              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h"
 5101              		.file 12 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/mc_type.h"
 5102              		.file 13 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 5103              		.file 14 "/usr/include/newlib/sys/_types.h"
ARM GAS  /tmp/ccRth84L.s 			page 145


 5104              		.file 15 "/usr/include/newlib/sys/reent.h"
 5105              		.file 16 "/usr/include/newlib/sys/lock.h"
 5106              		.file 17 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/mcptl.h"
 5107              		.file 18 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/mcp.h"
 5108              		.file 19 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/pid_regulator.h"
 5109              		.file 20 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/speed_pos_fdbk.h"
 5110              		.file 21 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/speed_torq_ctrl.h"
 5111              		.file 22 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/virtual_speed_sensor.h"
 5112              		.file 23 "Inc/regular_conversion_manager.h"
 5113              		.file 24 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/ntc_temperature_sensor.h"
 5114              		.file 25 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/sto_speed_pos_fdbk.h"
 5115              		.file 26 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/pwm_curr_fdbk.h"
 5116              		.file 27 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/revup_ctrl.h"
 5117              		.file 28 "Inc/mc_interface.h"
 5118              		.file 29 "Inc/mc_configuration_registers.h"
 5119              		.file 30 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/bus_voltage_sensor.h"
 5120              		.file 31 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/r_divider_bus_voltage_sensor.h"
 5121              		.file 32 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/feed_forward_ctrl.h"
 5122              		.file 33 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/pqd_motor_power_measurement.h"
 5123              		.file 34 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/G4xx/Inc/r3_2_g4xx_pwm_curr_fdbk.h"
 5124              		.file 35 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/encoder_speed_pos_fdbk.h"
 5125              		.file 36 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/enc_align_ctrl.h"
 5126              		.file 37 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/ramp_ext_mngr.h"
 5127              		.file 38 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/circle_limitation.h"
 5128              		.file 39 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/sto_pll_speed_pos_fdbk.h"
 5129              		.file 40 "Inc/mc_config.h"
 5130              		.file 41 "Inc/aspep.h"
 5131              		.file 42 "MCSDK_v6.1.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/mcpa.h"
 5132              		.file 43 "Inc/mcp_config.h"
 5133              		.file 44 "Inc/debug_scope.h"
ARM GAS  /tmp/ccRth84L.s 			page 146


DEFINED SYMBOLS
                            *ABS*:0000000000000000 register_interface.c
     /tmp/ccRth84L.s:18     .text.RI_MovString:0000000000000000 $t
     /tmp/ccRth84L.s:25     .text.RI_MovString:0000000000000000 RI_MovString
     /tmp/ccRth84L.s:109    .text.RI_SetReg:0000000000000000 $t
     /tmp/ccRth84L.s:115    .text.RI_SetReg:0000000000000000 RI_SetReg
     /tmp/ccRth84L.s:156    .text.RI_SetReg:000000000000001c $d
     /tmp/ccRth84L.s:189    .text.RI_SetReg:000000000000005e $t
     /tmp/ccRth84L.s:878    .text.RI_SetReg:00000000000003a4 $d
     /tmp/ccRth84L.s:888    .text.RI_SetReg:00000000000003c0 $t
     /tmp/ccRth84L.s:1824   .text.RI_SetReg:000000000000069c $d
     /tmp/ccRth84L.s:1843   .text.RI_SetReg:00000000000006c0 $t
     /tmp/ccRth84L.s:2012   .text.RI_SetReg:0000000000000744 $d
     /tmp/ccRth84L.s:2020   .text.RI_GetReg:0000000000000000 $t
     /tmp/ccRth84L.s:2026   .text.RI_GetReg:0000000000000000 RI_GetReg
     /tmp/ccRth84L.s:2066   .text.RI_GetReg:0000000000000020 $d
     /tmp/ccRth84L.s:2099   .text.RI_GetReg:0000000000000062 $t
     /tmp/ccRth84L.s:2791   .text.RI_GetReg:0000000000000384 $d
     /tmp/ccRth84L.s:2804   .text.RI_GetReg:00000000000003ac $t
     /tmp/ccRth84L.s:3698   .text.RI_GetReg:0000000000000660 $d
     /tmp/ccRth84L.s:3712   .text.RI_GetReg:000000000000068c $t
     /tmp/ccRth84L.s:4266   .text.RI_GetReg:0000000000000854 $d
     /tmp/ccRth84L.s:4279   .text.RI_SetRegCommandParser:0000000000000000 $t
     /tmp/ccRth84L.s:4286   .text.RI_SetRegCommandParser:0000000000000000 RI_SetRegCommandParser
     /tmp/ccRth84L.s:4474   .text.RI_GetRegCommandParser:0000000000000000 $t
     /tmp/ccRth84L.s:4481   .text.RI_GetRegCommandParser:0000000000000000 RI_GetRegCommandParser
     /tmp/ccRth84L.s:4600   .text.RI_GetIDSize:0000000000000000 $t
     /tmp/ccRth84L.s:4607   .text.RI_GetIDSize:0000000000000000 RI_GetIDSize
     /tmp/ccRth84L.s:4658   .text.RI_GetPtrReg:0000000000000000 $t
     /tmp/ccRth84L.s:4665   .text.RI_GetPtrReg:0000000000000000 RI_GetPtrReg
     /tmp/ccRth84L.s:5071   .text.RI_GetPtrReg:0000000000000158 $d
     /tmp/ccRth84L.s:5083   .bss.nullData16.15675:0000000000000000 $d
     /tmp/ccRth84L.s:5087   .bss.nullData16.15675:0000000000000000 nullData16.15675

UNDEFINED SYMBOLS
DebugScopeStartWrite
MCI_GetTeref
MCI_ExecTorqueRamp
MCI_GetMecSpeedRefUnit
MCI_ExecSpeedRamp
MCI_GetIqdref
MCI_SetCurrentReferences
PID_SetKP
PID_SetKD
PID_SetKI
STO_PLL_GetObserverGains
STO_PLL_SetObserverGains
PID_SetKPDivisorPOW2
PID_SetKDDivisorPOW2
PID_SetKIDivisorPOW2
debugScopeM1
Mci
pPIDId
PIDSpeedHandle_M1
pPIDIq
STO_PLL_M1
MCI_ExecTorqueSin
ARM GAS  /tmp/ccRth84L.s 			page 147


MCPA_cfgLog
MCI_ExecSpeedSin
pFF
MCPA_UART_A
RUC_SetPhase
RevUpControlM1
MCI_GetSTMState
MCI_GetControlMode
RUC_GetNumberOfPhases
MCI_GetVqd
PID_GetKI
PID_GetKD
PID_GetKP
MCI_GetIalphabeta
MCI_GetIab
VBS_GetAvBusVoltage_V
PID_GetKPDivisorPOW2
FF_GetVqdff
STO_PLL_GetEstimatedCurrent
SPD_GetS16Speed
MCI_GetValphabeta
STO_PLL_GetEstimatedBemf
PID_GetKIDivisorPOW2
FF_GetVqdAvPIout
BusVoltageSensor_M1
ENCODER_M1
NTC_GetAvTemp_C
MCI_GetIqd
SPD_GetElAngle
PID_GetKDDivisorPOW2
PQD_GetAvrgElMotorPowerW
STO_PLL_GetEstimatedBemfLevel
MCI_GetAvrgMecSpeedUnit
MCI_GetFaultState
STO_PLL_GetObservedBemfLevel
pTemperatureSensor
pMPM
CTL_BOARD
MCI_GetLastRampFinalTorque
MCI_GetLastRampFinalDuration
MCI_GetLastRampFinalSpeed
RUC_GetPhase
MotorConfig_reg
FIRMWARE_NAME
PWR_BOARD_NAME
globalConfig_reg
ApplicationConfig_reg
FOCConfig_reg
