
E:\EDesign\V3.1\EDesign\Debug\EDesign.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ba8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08002d30  08002d30  00012d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002d7c  08002d7c  00012d7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002d80  08002d80  00012d80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000008  20000000  08002d84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020008  2**0
                  CONTENTS
  7 .bss          000002d8  20000008  20000008  00020008  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200002e0  200002e0  00020008  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 10 .debug_info   00019c65  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002ef4  00000000  00000000  00039c9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000bdad  00000000  00000000  0003cb91  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000ae8  00000000  00000000  00048940  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001238  00000000  00000000  00049428  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0001e648  00000000  00000000  0004a660  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000bbf9  00000000  00000000  00068ca8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000ab59d  00000000  00000000  000748a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0011fe3e  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002418  00000000  00000000  0011febc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000008 	.word	0x20000008
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002d18 	.word	0x08002d18

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000000c 	.word	0x2000000c
 80001c4:	08002d18 	.word	0x08002d18

080001c8 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 80001c8:	4b08      	ldr	r3, [pc, #32]	; (80001ec <HAL_InitTick+0x24>)
 80001ca:	4a09      	ldr	r2, [pc, #36]	; (80001f0 <HAL_InitTick+0x28>)
 80001cc:	681b      	ldr	r3, [r3, #0]
{
 80001ce:	b510      	push	{r4, lr}
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 80001d0:	fba2 2303 	umull	r2, r3, r2, r3
{
 80001d4:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 80001d6:	0998      	lsrs	r0, r3, #6
 80001d8:	f000 fc74 	bl	8000ac4 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 80001dc:	4621      	mov	r1, r4
 80001de:	2200      	movs	r2, #0
 80001e0:	f04f 30ff 	mov.w	r0, #4294967295
 80001e4:	f000 fc2c 	bl	8000a40 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 80001e8:	2000      	movs	r0, #0
 80001ea:	bd10      	pop	{r4, pc}
 80001ec:	20000000 	.word	0x20000000
 80001f0:	10624dd3 	.word	0x10624dd3

080001f4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001f4:	4a07      	ldr	r2, [pc, #28]	; (8000214 <HAL_Init+0x20>)
{
 80001f6:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001f8:	6813      	ldr	r3, [r2, #0]
 80001fa:	f043 0310 	orr.w	r3, r3, #16
 80001fe:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000200:	2003      	movs	r0, #3
 8000202:	f000 fc0b 	bl	8000a1c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000206:	2000      	movs	r0, #0
 8000208:	f7ff ffde 	bl	80001c8 <HAL_InitTick>
  HAL_MspInit();
 800020c:	f002 f8b8 	bl	8002380 <HAL_MspInit>
}
 8000210:	2000      	movs	r0, #0
 8000212:	bd08      	pop	{r3, pc}
 8000214:	40022000 	.word	0x40022000

08000218 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000218:	4a02      	ldr	r2, [pc, #8]	; (8000224 <HAL_IncTick+0xc>)
 800021a:	6813      	ldr	r3, [r2, #0]
 800021c:	3301      	adds	r3, #1
 800021e:	6013      	str	r3, [r2, #0]
 8000220:	4770      	bx	lr
 8000222:	bf00      	nop
 8000224:	20000034 	.word	0x20000034

08000228 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000228:	4b01      	ldr	r3, [pc, #4]	; (8000230 <HAL_GetTick+0x8>)
 800022a:	6818      	ldr	r0, [r3, #0]
}
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop
 8000230:	20000034 	.word	0x20000034

08000234 <ADC_Disable>:
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000234:	6802      	ldr	r2, [r0, #0]
{
 8000236:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000238:	6893      	ldr	r3, [r2, #8]
 800023a:	f003 0303 	and.w	r3, r3, #3
 800023e:	2b01      	cmp	r3, #1
 8000240:	d002      	beq.n	8000248 <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000242:	2300      	movs	r3, #0
}
 8000244:	4618      	mov	r0, r3
 8000246:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000248:	6811      	ldr	r1, [r2, #0]
 800024a:	07c9      	lsls	r1, r1, #31
 800024c:	d5f9      	bpl.n	8000242 <ADC_Disable+0xe>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800024e:	6891      	ldr	r1, [r2, #8]
 8000250:	f001 010d 	and.w	r1, r1, #13
 8000254:	2901      	cmp	r1, #1
 8000256:	d009      	beq.n	800026c <ADC_Disable+0x38>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000258:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800025a:	f042 0210 	orr.w	r2, r2, #16
 800025e:	6442      	str	r2, [r0, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000260:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8000262:	f042 0201 	orr.w	r2, r2, #1
 8000266:	6482      	str	r2, [r0, #72]	; 0x48
}
 8000268:	4618      	mov	r0, r3
 800026a:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_ADC_DISABLE(hadc);
 800026c:	6893      	ldr	r3, [r2, #8]
 800026e:	2103      	movs	r1, #3
 8000270:	f043 0302 	orr.w	r3, r3, #2
 8000274:	6093      	str	r3, [r2, #8]
 8000276:	6011      	str	r1, [r2, #0]
 8000278:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 800027a:	f7ff ffd5 	bl	8000228 <HAL_GetTick>
 800027e:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8000280:	6823      	ldr	r3, [r4, #0]
 8000282:	689b      	ldr	r3, [r3, #8]
 8000284:	07db      	lsls	r3, r3, #31
 8000286:	d5dc      	bpl.n	8000242 <ADC_Disable+0xe>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000288:	f7ff ffce 	bl	8000228 <HAL_GetTick>
 800028c:	1b40      	subs	r0, r0, r5
 800028e:	2802      	cmp	r0, #2
 8000290:	d9f6      	bls.n	8000280 <ADC_Disable+0x4c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000292:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000294:	f043 0310 	orr.w	r3, r3, #16
 8000298:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800029a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800029c:	f043 0301 	orr.w	r3, r3, #1
 80002a0:	64a3      	str	r3, [r4, #72]	; 0x48
        return HAL_ERROR;
 80002a2:	2301      	movs	r3, #1
 80002a4:	e7ce      	b.n	8000244 <ADC_Disable+0x10>
 80002a6:	bf00      	nop

080002a8 <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 80002a8:	6802      	ldr	r2, [r0, #0]
{
 80002aa:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80002ac:	6893      	ldr	r3, [r2, #8]
 80002ae:	f003 0303 	and.w	r3, r3, #3
 80002b2:	2b01      	cmp	r3, #1
 80002b4:	d00d      	beq.n	80002d2 <ADC_Enable+0x2a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80002b6:	6891      	ldr	r1, [r2, #8]
 80002b8:	4b17      	ldr	r3, [pc, #92]	; (8000318 <ADC_Enable+0x70>)
 80002ba:	4219      	tst	r1, r3
 80002bc:	d00e      	beq.n	80002dc <ADC_Enable+0x34>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80002be:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80002c0:	f043 0310 	orr.w	r3, r3, #16
 80002c4:	6443      	str	r3, [r0, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80002c6:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80002c8:	f043 0301 	orr.w	r3, r3, #1
 80002cc:	6483      	str	r3, [r0, #72]	; 0x48
      return HAL_ERROR;
 80002ce:	2001      	movs	r0, #1
 80002d0:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80002d2:	6813      	ldr	r3, [r2, #0]
 80002d4:	07d9      	lsls	r1, r3, #31
 80002d6:	d5ee      	bpl.n	80002b6 <ADC_Enable+0xe>
  return HAL_OK;
 80002d8:	2000      	movs	r0, #0
 80002da:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 80002dc:	6893      	ldr	r3, [r2, #8]
 80002de:	f043 0301 	orr.w	r3, r3, #1
 80002e2:	6093      	str	r3, [r2, #8]
 80002e4:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();  
 80002e6:	f7ff ff9f 	bl	8000228 <HAL_GetTick>
 80002ea:	4605      	mov	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80002ec:	e004      	b.n	80002f8 <ADC_Enable+0x50>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80002ee:	f7ff ff9b 	bl	8000228 <HAL_GetTick>
 80002f2:	1b40      	subs	r0, r0, r5
 80002f4:	2802      	cmp	r0, #2
 80002f6:	d804      	bhi.n	8000302 <ADC_Enable+0x5a>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80002f8:	6823      	ldr	r3, [r4, #0]
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	07db      	lsls	r3, r3, #31
 80002fe:	d5f6      	bpl.n	80002ee <ADC_Enable+0x46>
 8000300:	e7ea      	b.n	80002d8 <ADC_Enable+0x30>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000302:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000304:	f043 0310 	orr.w	r3, r3, #16
 8000308:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800030a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800030c:	f043 0301 	orr.w	r3, r3, #1
 8000310:	64a3      	str	r3, [r4, #72]	; 0x48
        return HAL_ERROR;
 8000312:	2001      	movs	r0, #1
 8000314:	bd38      	pop	{r3, r4, r5, pc}
 8000316:	bf00      	nop
 8000318:	8000003f 	.word	0x8000003f

0800031c <HAL_ADC_Init>:
{
 800031c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800031e:	b097      	sub	sp, #92	; 0x5c
  __IO uint32_t wait_loop_index = 0U;
 8000320:	2300      	movs	r3, #0
 8000322:	9300      	str	r3, [sp, #0]
  if(hadc == NULL)
 8000324:	2800      	cmp	r0, #0
 8000326:	f000 809d 	beq.w	8000464 <HAL_ADC_Init+0x148>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800032a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800032c:	f013 0310 	ands.w	r3, r3, #16
 8000330:	4604      	mov	r4, r0
 8000332:	d117      	bne.n	8000364 <HAL_ADC_Init+0x48>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000334:	6c45      	ldr	r5, [r0, #68]	; 0x44
 8000336:	2d00      	cmp	r5, #0
 8000338:	f000 8087 	beq.w	800044a <HAL_ADC_Init+0x12e>
 800033c:	6822      	ldr	r2, [r4, #0]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800033e:	6891      	ldr	r1, [r2, #8]
 8000340:	00c9      	lsls	r1, r1, #3
 8000342:	d576      	bpl.n	8000432 <HAL_ADC_Init+0x116>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000344:	6891      	ldr	r1, [r2, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000346:	008f      	lsls	r7, r1, #2
 8000348:	d473      	bmi.n	8000432 <HAL_ADC_Init+0x116>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800034a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800034c:	06ce      	lsls	r6, r1, #27
 800034e:	d400      	bmi.n	8000352 <HAL_ADC_Init+0x36>
 8000350:	b163      	cbz	r3, 800036c <HAL_ADC_Init+0x50>
    ADC_STATE_CLR_SET(hadc->State,
 8000352:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000354:	f023 0312 	bic.w	r3, r3, #18
 8000358:	f043 0310 	orr.w	r3, r3, #16
    tmp_hal_status = HAL_ERROR; 
 800035c:	2001      	movs	r0, #1
    ADC_STATE_CLR_SET(hadc->State,
 800035e:	6463      	str	r3, [r4, #68]	; 0x44
}
 8000360:	b017      	add	sp, #92	; 0x5c
 8000362:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000364:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000366:	06db      	lsls	r3, r3, #27
 8000368:	d4f3      	bmi.n	8000352 <HAL_ADC_Init+0x36>
 800036a:	6802      	ldr	r2, [r0, #0]
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800036c:	6890      	ldr	r0, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 800036e:	f010 0004 	ands.w	r0, r0, #4
 8000372:	d1ee      	bne.n	8000352 <HAL_ADC_Init+0x36>
    ADC_STATE_CLR_SET(hadc->State,
 8000374:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8000376:	f421 7181 	bic.w	r1, r1, #258	; 0x102
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800037a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 800037e:	f041 0102 	orr.w	r1, r1, #2
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000382:	bf08      	it	eq
 8000384:	4b65      	ldreq	r3, [pc, #404]	; (800051c <HAL_ADC_Init+0x200>)
    ADC_STATE_CLR_SET(hadc->State,
 8000386:	6461      	str	r1, [r4, #68]	; 0x44
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000388:	bf18      	it	ne
 800038a:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
 800038e:	9301      	str	r3, [sp, #4]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000390:	6893      	ldr	r3, [r2, #8]
 8000392:	f003 0303 	and.w	r3, r3, #3
 8000396:	2b01      	cmp	r3, #1
 8000398:	f000 809c 	beq.w	80004d4 <HAL_ADC_Init+0x1b8>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800039c:	9901      	ldr	r1, [sp, #4]
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800039e:	688b      	ldr	r3, [r1, #8]
 80003a0:	f003 0303 	and.w	r3, r3, #3
 80003a4:	2b01      	cmp	r3, #1
 80003a6:	d060      	beq.n	800046a <HAL_ADC_Init+0x14e>
      MODIFY_REG(tmpADC_Common->CCR       ,
 80003a8:	495d      	ldr	r1, [pc, #372]	; (8000520 <HAL_ADC_Init+0x204>)
 80003aa:	6865      	ldr	r5, [r4, #4]
 80003ac:	688b      	ldr	r3, [r1, #8]
 80003ae:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80003b2:	432b      	orrs	r3, r5
 80003b4:	608b      	str	r3, [r1, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 80003b6:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 80003b8:	68e1      	ldr	r1, [r4, #12]
 80003ba:	68a3      	ldr	r3, [r4, #8]
 80003bc:	69e6      	ldr	r6, [r4, #28]
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80003be:	6a65      	ldr	r5, [r4, #36]	; 0x24
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 80003c0:	2f01      	cmp	r7, #1
 80003c2:	ea43 0301 	orr.w	r3, r3, r1
 80003c6:	bf18      	it	ne
 80003c8:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 80003cc:	ea43 3346 	orr.w	r3, r3, r6, lsl #13
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80003d0:	2d01      	cmp	r5, #1
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 80003d2:	ea40 0003 	orr.w	r0, r0, r3
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80003d6:	f000 8086 	beq.w	80004e6 <HAL_ADC_Init+0x1ca>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80003da:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80003dc:	2b01      	cmp	r3, #1
 80003de:	d002      	beq.n	80003e6 <HAL_ADC_Init+0xca>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80003e0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80003e2:	430b      	orrs	r3, r1
 80003e4:	4318      	orrs	r0, r3
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80003e6:	6893      	ldr	r3, [r2, #8]
 80003e8:	f013 0f0c 	tst.w	r3, #12
 80003ec:	d10b      	bne.n	8000406 <HAL_ADC_Init+0xea>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80003ee:	68d1      	ldr	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80003f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80003f2:	69a5      	ldr	r5, [r4, #24]
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80003f4:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80003f8:	005b      	lsls	r3, r3, #1
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80003fa:	f021 0102 	bic.w	r1, r1, #2
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80003fe:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000402:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 8000404:	4318      	orrs	r0, r3
    MODIFY_REG(hadc->Instance->CFGR,
 8000406:	68d5      	ldr	r5, [r2, #12]
 8000408:	4b46      	ldr	r3, [pc, #280]	; (8000524 <HAL_ADC_Init+0x208>)
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800040a:	6921      	ldr	r1, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 800040c:	402b      	ands	r3, r5
 800040e:	4303      	orrs	r3, r0
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000410:	2901      	cmp	r1, #1
    MODIFY_REG(hadc->Instance->CFGR,
 8000412:	60d3      	str	r3, [r2, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000414:	d06f      	beq.n	80004f6 <HAL_ADC_Init+0x1da>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000416:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000418:	f023 030f 	bic.w	r3, r3, #15
 800041c:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 800041e:	2000      	movs	r0, #0
 8000420:	64a0      	str	r0, [r4, #72]	; 0x48
    ADC_STATE_CLR_SET(hadc->State,
 8000422:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000424:	f023 0303 	bic.w	r3, r3, #3
 8000428:	f043 0301 	orr.w	r3, r3, #1
 800042c:	6463      	str	r3, [r4, #68]	; 0x44
}
 800042e:	b017      	add	sp, #92	; 0x5c
 8000430:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ADC_STATE_CLR_SET(hadc->State,
 8000432:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000434:	f023 0312 	bic.w	r3, r3, #18
 8000438:	f043 0310 	orr.w	r3, r3, #16
 800043c:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800043e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000440:	f043 0301 	orr.w	r3, r3, #1
 8000444:	64a3      	str	r3, [r4, #72]	; 0x48
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000446:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000448:	e783      	b.n	8000352 <HAL_ADC_Init+0x36>
      ADC_CLEAR_ERRORCODE(hadc);
 800044a:	6485      	str	r5, [r0, #72]	; 0x48
      hadc->InjectionConfig.ChannelCount = 0U;
 800044c:	6505      	str	r5, [r0, #80]	; 0x50
      hadc->InjectionConfig.ContextQueue = 0U;
 800044e:	64c5      	str	r5, [r0, #76]	; 0x4c
      hadc->Lock = HAL_UNLOCKED;
 8000450:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
      HAL_ADC_MspInit(hadc);
 8000454:	f001 ffd2 	bl	80023fc <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000458:	6822      	ldr	r2, [r4, #0]
 800045a:	6893      	ldr	r3, [r2, #8]
 800045c:	00de      	lsls	r6, r3, #3
 800045e:	d508      	bpl.n	8000472 <HAL_ADC_Init+0x156>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000460:	462b      	mov	r3, r5
 8000462:	e76c      	b.n	800033e <HAL_ADC_Init+0x22>
    return HAL_ERROR;
 8000464:	2001      	movs	r0, #1
}
 8000466:	b017      	add	sp, #92	; 0x5c
 8000468:	bdf0      	pop	{r4, r5, r6, r7, pc}
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800046a:	680b      	ldr	r3, [r1, #0]
 800046c:	07d9      	lsls	r1, r3, #31
 800046e:	d4a2      	bmi.n	80003b6 <HAL_ADC_Init+0x9a>
 8000470:	e79a      	b.n	80003a8 <HAL_ADC_Init+0x8c>
        tmp_hal_status = ADC_Disable(hadc);
 8000472:	4620      	mov	r0, r4
 8000474:	f7ff fede 	bl	8000234 <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000478:	6c62      	ldr	r2, [r4, #68]	; 0x44
        tmp_hal_status = ADC_Disable(hadc);
 800047a:	4603      	mov	r3, r0
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800047c:	06d0      	lsls	r0, r2, #27
 800047e:	f53f af5d 	bmi.w	800033c <HAL_ADC_Init+0x20>
 8000482:	2b00      	cmp	r3, #0
 8000484:	f47f af5a 	bne.w	800033c <HAL_ADC_Init+0x20>
          ADC_STATE_CLR_SET(hadc->State,
 8000488:	6c60      	ldr	r0, [r4, #68]	; 0x44
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800048a:	6822      	ldr	r2, [r4, #0]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800048c:	4926      	ldr	r1, [pc, #152]	; (8000528 <HAL_ADC_Init+0x20c>)
 800048e:	4d27      	ldr	r5, [pc, #156]	; (800052c <HAL_ADC_Init+0x210>)
 8000490:	6809      	ldr	r1, [r1, #0]
          ADC_STATE_CLR_SET(hadc->State,
 8000492:	f420 5088 	bic.w	r0, r0, #4352	; 0x1100
 8000496:	f020 0002 	bic.w	r0, r0, #2
 800049a:	f040 0002 	orr.w	r0, r0, #2
 800049e:	6460      	str	r0, [r4, #68]	; 0x44
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80004a0:	6890      	ldr	r0, [r2, #8]
 80004a2:	f020 5040 	bic.w	r0, r0, #805306368	; 0x30000000
 80004a6:	6090      	str	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80004a8:	fba5 0101 	umull	r0, r1, r5, r1
 80004ac:	0c89      	lsrs	r1, r1, #18
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80004ae:	6890      	ldr	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80004b0:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80004b4:	0049      	lsls	r1, r1, #1
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80004b6:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 80004ba:	6090      	str	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80004bc:	9100      	str	r1, [sp, #0]
          while(wait_loop_index != 0U)
 80004be:	9900      	ldr	r1, [sp, #0]
 80004c0:	2900      	cmp	r1, #0
 80004c2:	f43f af3c 	beq.w	800033e <HAL_ADC_Init+0x22>
            wait_loop_index--;
 80004c6:	9900      	ldr	r1, [sp, #0]
 80004c8:	3901      	subs	r1, #1
 80004ca:	9100      	str	r1, [sp, #0]
          while(wait_loop_index != 0U)
 80004cc:	9900      	ldr	r1, [sp, #0]
 80004ce:	2900      	cmp	r1, #0
 80004d0:	d1f9      	bne.n	80004c6 <HAL_ADC_Init+0x1aa>
 80004d2:	e734      	b.n	800033e <HAL_ADC_Init+0x22>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80004d4:	6813      	ldr	r3, [r2, #0]
 80004d6:	07dd      	lsls	r5, r3, #31
 80004d8:	f53f af6d 	bmi.w	80003b6 <HAL_ADC_Init+0x9a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80004dc:	9901      	ldr	r1, [sp, #4]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80004de:	2900      	cmp	r1, #0
 80004e0:	f43f af62 	beq.w	80003a8 <HAL_ADC_Init+0x8c>
 80004e4:	e75b      	b.n	800039e <HAL_ADC_Init+0x82>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80004e6:	b976      	cbnz	r6, 8000506 <HAL_ADC_Init+0x1ea>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80004e8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80004ea:	3b01      	subs	r3, #1
 80004ec:	ea40 4343 	orr.w	r3, r0, r3, lsl #17
 80004f0:	f443 3080 	orr.w	r0, r3, #65536	; 0x10000
 80004f4:	e771      	b.n	80003da <HAL_ADC_Init+0xbe>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80004f6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80004f8:	6a23      	ldr	r3, [r4, #32]
 80004fa:	f021 010f 	bic.w	r1, r1, #15
 80004fe:	3b01      	subs	r3, #1
 8000500:	430b      	orrs	r3, r1
 8000502:	6313      	str	r3, [r2, #48]	; 0x30
 8000504:	e78b      	b.n	800041e <HAL_ADC_Init+0x102>
        ADC_STATE_CLR_SET(hadc->State,
 8000506:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000508:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800050c:	f043 0320 	orr.w	r3, r3, #32
 8000510:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000512:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000514:	f043 0301 	orr.w	r3, r3, #1
 8000518:	64a3      	str	r3, [r4, #72]	; 0x48
 800051a:	e75e      	b.n	80003da <HAL_ADC_Init+0xbe>
 800051c:	50000100 	.word	0x50000100
 8000520:	50000300 	.word	0x50000300
 8000524:	fff0c007 	.word	0xfff0c007
 8000528:	20000000 	.word	0x20000000
 800052c:	431bde83 	.word	0x431bde83

08000530 <HAL_ADC_Start>:
{
 8000530:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000532:	6803      	ldr	r3, [r0, #0]
 8000534:	689c      	ldr	r4, [r3, #8]
 8000536:	f014 0404 	ands.w	r4, r4, #4
 800053a:	d001      	beq.n	8000540 <HAL_ADC_Start+0x10>
    tmp_hal_status = HAL_BUSY;
 800053c:	2002      	movs	r0, #2
}
 800053e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_LOCK(hadc);
 8000540:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000544:	2b01      	cmp	r3, #1
 8000546:	4605      	mov	r5, r0
 8000548:	d0f8      	beq.n	800053c <HAL_ADC_Start+0xc>
 800054a:	2301      	movs	r3, #1
 800054c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    tmp_hal_status = ADC_Enable(hadc);
 8000550:	f7ff feaa 	bl	80002a8 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000554:	2800      	cmp	r0, #0
 8000556:	d13d      	bne.n	80005d4 <HAL_ADC_Start+0xa4>
      ADC_STATE_CLR_SET(hadc->State,
 8000558:	6c6b      	ldr	r3, [r5, #68]	; 0x44
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800055a:	4a28      	ldr	r2, [pc, #160]	; (80005fc <HAL_ADC_Start+0xcc>)
      ADC_STATE_CLR_SET(hadc->State,
 800055c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000560:	f023 0301 	bic.w	r3, r3, #1
 8000564:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000568:	646b      	str	r3, [r5, #68]	; 0x44
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800056a:	6893      	ldr	r3, [r2, #8]
 800056c:	f013 0f1f 	tst.w	r3, #31
 8000570:	682b      	ldr	r3, [r5, #0]
 8000572:	d132      	bne.n	80005da <HAL_ADC_Start+0xaa>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000574:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 8000576:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800057a:	646a      	str	r2, [r5, #68]	; 0x44
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800057c:	68da      	ldr	r2, [r3, #12]
 800057e:	0192      	lsls	r2, r2, #6
 8000580:	d505      	bpl.n	800058e <HAL_ADC_Start+0x5e>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000582:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 8000584:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000588:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800058c:	646a      	str	r2, [r5, #68]	; 0x44
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800058e:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 8000590:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000594:	bf1c      	itt	ne
 8000596:	6caa      	ldrne	r2, [r5, #72]	; 0x48
 8000598:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc);
 800059c:	64aa      	str	r2, [r5, #72]	; 0x48
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800059e:	211c      	movs	r1, #28
      __HAL_UNLOCK(hadc);
 80005a0:	2400      	movs	r4, #0
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80005a2:	4a16      	ldr	r2, [pc, #88]	; (80005fc <HAL_ADC_Start+0xcc>)
      __HAL_UNLOCK(hadc);
 80005a4:	f885 4040 	strb.w	r4, [r5, #64]	; 0x40
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80005a8:	6019      	str	r1, [r3, #0]
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80005aa:	6891      	ldr	r1, [r2, #8]
 80005ac:	06c9      	lsls	r1, r1, #27
 80005ae:	d00c      	beq.n	80005ca <HAL_ADC_Start+0x9a>
 80005b0:	6891      	ldr	r1, [r2, #8]
 80005b2:	f001 011f 	and.w	r1, r1, #31
 80005b6:	2905      	cmp	r1, #5
 80005b8:	d007      	beq.n	80005ca <HAL_ADC_Start+0x9a>
 80005ba:	6892      	ldr	r2, [r2, #8]
 80005bc:	f002 021f 	and.w	r2, r2, #31
 80005c0:	2a09      	cmp	r2, #9
 80005c2:	d002      	beq.n	80005ca <HAL_ADC_Start+0x9a>
 80005c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80005c8:	d1b9      	bne.n	800053e <HAL_ADC_Start+0xe>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80005ca:	689a      	ldr	r2, [r3, #8]
 80005cc:	f042 0204 	orr.w	r2, r2, #4
 80005d0:	609a      	str	r2, [r3, #8]
 80005d2:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_UNLOCK(hadc);
 80005d4:	f885 4040 	strb.w	r4, [r5, #64]	; 0x40
 80005d8:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80005da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80005de:	d0c9      	beq.n	8000574 <HAL_ADC_Start+0x44>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80005e0:	6c6a      	ldr	r2, [r5, #68]	; 0x44
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80005e2:	4907      	ldr	r1, [pc, #28]	; (8000600 <HAL_ADC_Start+0xd0>)
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80005e4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80005e8:	428b      	cmp	r3, r1
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80005ea:	646a      	str	r2, [r5, #68]	; 0x44
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80005ec:	d1cf      	bne.n	800058e <HAL_ADC_Start+0x5e>
 80005ee:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80005f2:	68d2      	ldr	r2, [r2, #12]
 80005f4:	0194      	lsls	r4, r2, #6
 80005f6:	d5ca      	bpl.n	800058e <HAL_ADC_Start+0x5e>
 80005f8:	e7c3      	b.n	8000582 <HAL_ADC_Start+0x52>
 80005fa:	bf00      	nop
 80005fc:	50000300 	.word	0x50000300
 8000600:	50000100 	.word	0x50000100

08000604 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8000604:	6803      	ldr	r3, [r0, #0]
 8000606:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <HAL_ADC_ConfigChannel>:
{
 800060c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800060e:	4603      	mov	r3, r0
 8000610:	b097      	sub	sp, #92	; 0x5c
  __HAL_LOCK(hadc);
 8000612:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
  __IO uint32_t wait_loop_index = 0U;
 8000616:	2000      	movs	r0, #0
  __HAL_LOCK(hadc);
 8000618:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0U;
 800061a:	9000      	str	r0, [sp, #0]
  __HAL_LOCK(hadc);
 800061c:	d047      	beq.n	80006ae <HAL_ADC_ConfigChannel+0xa2>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800061e:	681a      	ldr	r2, [r3, #0]
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8000620:	68cc      	ldr	r4, [r1, #12]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000622:	6895      	ldr	r5, [r2, #8]
  __HAL_LOCK(hadc);
 8000624:	2001      	movs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000626:	076d      	lsls	r5, r5, #29
  __HAL_LOCK(hadc);
 8000628:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800062c:	d508      	bpl.n	8000640 <HAL_ADC_ConfigChannel+0x34>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800062e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000630:	f042 0220 	orr.w	r2, r2, #32
 8000634:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 8000636:	2200      	movs	r2, #0
 8000638:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800063c:	b017      	add	sp, #92	; 0x5c
 800063e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (sConfig->Rank < 5U)
 8000640:	6848      	ldr	r0, [r1, #4]
 8000642:	2804      	cmp	r0, #4
 8000644:	d936      	bls.n	80006b4 <HAL_ADC_ConfigChannel+0xa8>
    else if (sConfig->Rank < 10U)
 8000646:	2809      	cmp	r0, #9
 8000648:	d871      	bhi.n	800072e <HAL_ADC_ConfigChannel+0x122>
      MODIFY_REG(hadc->Instance->SQR2,
 800064a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800064e:	0040      	lsls	r0, r0, #1
 8000650:	381e      	subs	r0, #30
 8000652:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8000654:	680d      	ldr	r5, [r1, #0]
 8000656:	271f      	movs	r7, #31
 8000658:	4087      	lsls	r7, r0
 800065a:	ea26 0607 	bic.w	r6, r6, r7
 800065e:	fa05 f000 	lsl.w	r0, r5, r0
 8000662:	4330      	orrs	r0, r6
 8000664:	6350      	str	r0, [r2, #52]	; 0x34
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000666:	6890      	ldr	r0, [r2, #8]
 8000668:	f010 0f0c 	tst.w	r0, #12
 800066c:	d133      	bne.n	80006d6 <HAL_ADC_ConfigChannel+0xca>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800066e:	2d09      	cmp	r5, #9
 8000670:	d94f      	bls.n	8000712 <HAL_ADC_ConfigChannel+0x106>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000672:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 8000676:	3f1e      	subs	r7, #30
 8000678:	6990      	ldr	r0, [r2, #24]
 800067a:	688e      	ldr	r6, [r1, #8]
 800067c:	f04f 0e07 	mov.w	lr, #7
 8000680:	fa0e fe07 	lsl.w	lr, lr, r7
 8000684:	ea20 000e 	bic.w	r0, r0, lr
 8000688:	40be      	lsls	r6, r7
 800068a:	4330      	orrs	r0, r6
 800068c:	6190      	str	r0, [r2, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800068e:	68d0      	ldr	r0, [r2, #12]
    switch (sConfig->OffsetNumber)
 8000690:	690e      	ldr	r6, [r1, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000692:	694f      	ldr	r7, [r1, #20]
 8000694:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 8000698:	0040      	lsls	r0, r0, #1
    switch (sConfig->OffsetNumber)
 800069a:	3e01      	subs	r6, #1
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800069c:	fa07 f000 	lsl.w	r0, r7, r0
    switch (sConfig->OffsetNumber)
 80006a0:	2e03      	cmp	r6, #3
 80006a2:	f200 80cf 	bhi.w	8000844 <HAL_ADC_ConfigChannel+0x238>
 80006a6:	e8df f006 	tbb	[pc, r6]
 80006aa:	747e      	.short	0x747e
 80006ac:	606a      	.short	0x606a
  __HAL_LOCK(hadc);
 80006ae:	2002      	movs	r0, #2
}
 80006b0:	b017      	add	sp, #92	; 0x5c
 80006b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      MODIFY_REG(hadc->Instance->SQR1,
 80006b4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80006b8:	6b16      	ldr	r6, [r2, #48]	; 0x30
 80006ba:	680d      	ldr	r5, [r1, #0]
 80006bc:	0040      	lsls	r0, r0, #1
 80006be:	271f      	movs	r7, #31
 80006c0:	4087      	lsls	r7, r0
 80006c2:	ea26 0607 	bic.w	r6, r6, r7
 80006c6:	fa05 f000 	lsl.w	r0, r5, r0
 80006ca:	4330      	orrs	r0, r6
 80006cc:	6310      	str	r0, [r2, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80006ce:	6890      	ldr	r0, [r2, #8]
 80006d0:	f010 0f0c 	tst.w	r0, #12
 80006d4:	d0cb      	beq.n	800066e <HAL_ADC_ConfigChannel+0x62>
  if (ADC_IS_ENABLE(hadc) == RESET)
 80006d6:	6890      	ldr	r0, [r2, #8]
 80006d8:	f000 0003 	and.w	r0, r0, #3
 80006dc:	2801      	cmp	r0, #1
 80006de:	d014      	beq.n	800070a <HAL_ADC_ConfigChannel+0xfe>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80006e0:	2c01      	cmp	r4, #1
 80006e2:	f000 8093 	beq.w	800080c <HAL_ADC_ConfigChannel+0x200>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80006e6:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 80006ea:	2001      	movs	r0, #1
 80006ec:	40a8      	lsls	r0, r5
 80006ee:	ea21 0100 	bic.w	r1, r1, r0
 80006f2:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80006f6:	2d10      	cmp	r5, #16
 80006f8:	f000 8083 	beq.w	8000802 <HAL_ADC_ConfigChannel+0x1f6>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80006fc:	2d11      	cmp	r5, #17
 80006fe:	f000 809c 	beq.w	800083a <HAL_ADC_ConfigChannel+0x22e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8000702:	2d12      	cmp	r5, #18
 8000704:	d059      	beq.n	80007ba <HAL_ADC_ConfigChannel+0x1ae>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000706:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8000708:	e795      	b.n	8000636 <HAL_ADC_ConfigChannel+0x2a>
  if (ADC_IS_ENABLE(hadc) == RESET)
 800070a:	6810      	ldr	r0, [r2, #0]
 800070c:	07c0      	lsls	r0, r0, #31
 800070e:	d5e7      	bpl.n	80006e0 <HAL_ADC_ConfigChannel+0xd4>
 8000710:	e7f9      	b.n	8000706 <HAL_ADC_ConfigChannel+0xfa>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000712:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 8000716:	6950      	ldr	r0, [r2, #20]
 8000718:	688e      	ldr	r6, [r1, #8]
 800071a:	2707      	movs	r7, #7
 800071c:	fa07 f70e 	lsl.w	r7, r7, lr
 8000720:	ea20 0007 	bic.w	r0, r0, r7
 8000724:	fa06 f60e 	lsl.w	r6, r6, lr
 8000728:	4330      	orrs	r0, r6
 800072a:	6150      	str	r0, [r2, #20]
 800072c:	e7af      	b.n	800068e <HAL_ADC_ConfigChannel+0x82>
    else if (sConfig->Rank < 15U)
 800072e:	280e      	cmp	r0, #14
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8000730:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8000734:	ea4f 0040 	mov.w	r0, r0, lsl #1
    else if (sConfig->Rank < 15U)
 8000738:	d80b      	bhi.n	8000752 <HAL_ADC_ConfigChannel+0x146>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800073a:	383c      	subs	r0, #60	; 0x3c
 800073c:	6b96      	ldr	r6, [r2, #56]	; 0x38
 800073e:	680d      	ldr	r5, [r1, #0]
 8000740:	271f      	movs	r7, #31
 8000742:	4087      	lsls	r7, r0
 8000744:	ea26 0607 	bic.w	r6, r6, r7
 8000748:	fa05 f000 	lsl.w	r0, r5, r0
 800074c:	4330      	orrs	r0, r6
 800074e:	6390      	str	r0, [r2, #56]	; 0x38
 8000750:	e789      	b.n	8000666 <HAL_ADC_ConfigChannel+0x5a>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8000752:	385a      	subs	r0, #90	; 0x5a
 8000754:	6bd6      	ldr	r6, [r2, #60]	; 0x3c
 8000756:	680d      	ldr	r5, [r1, #0]
 8000758:	271f      	movs	r7, #31
 800075a:	4087      	lsls	r7, r0
 800075c:	ea26 0607 	bic.w	r6, r6, r7
 8000760:	fa05 f000 	lsl.w	r0, r5, r0
 8000764:	4330      	orrs	r0, r6
 8000766:	63d0      	str	r0, [r2, #60]	; 0x3c
 8000768:	e77d      	b.n	8000666 <HAL_ADC_ConfigChannel+0x5a>
      MODIFY_REG(hadc->Instance->OFR4               ,
 800076a:	6ed7      	ldr	r7, [r2, #108]	; 0x6c
 800076c:	4e6d      	ldr	r6, [pc, #436]	; (8000924 <HAL_ADC_ConfigChannel+0x318>)
 800076e:	403e      	ands	r6, r7
 8000770:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8000774:	f046 4700 	orr.w	r7, r6, #2147483648	; 0x80000000
 8000778:	4338      	orrs	r0, r7
 800077a:	66d0      	str	r0, [r2, #108]	; 0x6c
      break;
 800077c:	e7ab      	b.n	80006d6 <HAL_ADC_ConfigChannel+0xca>
      MODIFY_REG(hadc->Instance->OFR3               ,
 800077e:	6e97      	ldr	r7, [r2, #104]	; 0x68
 8000780:	4e68      	ldr	r6, [pc, #416]	; (8000924 <HAL_ADC_ConfigChannel+0x318>)
 8000782:	403e      	ands	r6, r7
 8000784:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8000788:	f046 4700 	orr.w	r7, r6, #2147483648	; 0x80000000
 800078c:	4338      	orrs	r0, r7
 800078e:	6690      	str	r0, [r2, #104]	; 0x68
      break;
 8000790:	e7a1      	b.n	80006d6 <HAL_ADC_ConfigChannel+0xca>
      MODIFY_REG(hadc->Instance->OFR2               ,
 8000792:	6e57      	ldr	r7, [r2, #100]	; 0x64
 8000794:	4e63      	ldr	r6, [pc, #396]	; (8000924 <HAL_ADC_ConfigChannel+0x318>)
 8000796:	403e      	ands	r6, r7
 8000798:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 800079c:	f046 4700 	orr.w	r7, r6, #2147483648	; 0x80000000
 80007a0:	4338      	orrs	r0, r7
 80007a2:	6650      	str	r0, [r2, #100]	; 0x64
      break;
 80007a4:	e797      	b.n	80006d6 <HAL_ADC_ConfigChannel+0xca>
      MODIFY_REG(hadc->Instance->OFR1               ,
 80007a6:	6e17      	ldr	r7, [r2, #96]	; 0x60
 80007a8:	4e5e      	ldr	r6, [pc, #376]	; (8000924 <HAL_ADC_ConfigChannel+0x318>)
 80007aa:	403e      	ands	r6, r7
 80007ac:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 80007b0:	f046 4700 	orr.w	r7, r6, #2147483648	; 0x80000000
 80007b4:	4338      	orrs	r0, r7
 80007b6:	6610      	str	r0, [r2, #96]	; 0x60
      break;
 80007b8:	e78d      	b.n	80006d6 <HAL_ADC_ConfigChannel+0xca>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80007ba:	495b      	ldr	r1, [pc, #364]	; (8000928 <HAL_ADC_ConfigChannel+0x31c>)
 80007bc:	6889      	ldr	r1, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80007be:	024c      	lsls	r4, r1, #9
 80007c0:	d4a1      	bmi.n	8000706 <HAL_ADC_ConfigChannel+0xfa>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80007c2:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80007c6:	bf0c      	ite	eq
 80007c8:	4958      	ldreq	r1, [pc, #352]	; (800092c <HAL_ADC_ConfigChannel+0x320>)
 80007ca:	f04f 41a0 	movne.w	r1, #1342177280	; 0x50000000
 80007ce:	9101      	str	r1, [sp, #4]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80007d0:	6891      	ldr	r1, [r2, #8]
 80007d2:	f001 0103 	and.w	r1, r1, #3
 80007d6:	2901      	cmp	r1, #1
 80007d8:	d05d      	beq.n	8000896 <HAL_ADC_ConfigChannel+0x28a>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80007da:	9801      	ldr	r0, [sp, #4]
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80007dc:	6881      	ldr	r1, [r0, #8]
 80007de:	f001 0103 	and.w	r1, r1, #3
 80007e2:	2901      	cmp	r1, #1
 80007e4:	d05e      	beq.n	80008a4 <HAL_ADC_ConfigChannel+0x298>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80007e6:	2d10      	cmp	r5, #16
 80007e8:	d074      	beq.n	80008d4 <HAL_ADC_ConfigChannel+0x2c8>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80007ea:	2d11      	cmp	r5, #17
 80007ec:	f000 808f 	beq.w	800090e <HAL_ADC_ConfigChannel+0x302>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80007f0:	2d12      	cmp	r5, #18
 80007f2:	d188      	bne.n	8000706 <HAL_ADC_ConfigChannel+0xfa>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80007f4:	494c      	ldr	r1, [pc, #304]	; (8000928 <HAL_ADC_ConfigChannel+0x31c>)
 80007f6:	688a      	ldr	r2, [r1, #8]
 80007f8:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80007fc:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80007fe:	2000      	movs	r0, #0
 8000800:	e719      	b.n	8000636 <HAL_ADC_ConfigChannel+0x2a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8000802:	4949      	ldr	r1, [pc, #292]	; (8000928 <HAL_ADC_ConfigChannel+0x31c>)
 8000804:	6889      	ldr	r1, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000806:	020f      	lsls	r7, r1, #8
 8000808:	d5db      	bpl.n	80007c2 <HAL_ADC_ConfigChannel+0x1b6>
 800080a:	e77c      	b.n	8000706 <HAL_ADC_ConfigChannel+0xfa>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800080c:	f8d2 00b0 	ldr.w	r0, [r2, #176]	; 0xb0
 8000810:	40ac      	lsls	r4, r5
 8000812:	4304      	orrs	r4, r0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8000814:	2d09      	cmp	r5, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8000816:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800081a:	d92e      	bls.n	800087a <HAL_ADC_ConfigChannel+0x26e>
        MODIFY_REG(hadc->Instance->SMPR2,
 800081c:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 8000820:	688e      	ldr	r6, [r1, #8]
 8000822:	6994      	ldr	r4, [r2, #24]
 8000824:	f1a0 011b 	sub.w	r1, r0, #27
 8000828:	2707      	movs	r7, #7
 800082a:	408f      	lsls	r7, r1
 800082c:	fa06 f001 	lsl.w	r0, r6, r1
 8000830:	ea24 0107 	bic.w	r1, r4, r7
 8000834:	4301      	orrs	r1, r0
 8000836:	6191      	str	r1, [r2, #24]
 8000838:	e75d      	b.n	80006f6 <HAL_ADC_ConfigChannel+0xea>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800083a:	493b      	ldr	r1, [pc, #236]	; (8000928 <HAL_ADC_ConfigChannel+0x31c>)
 800083c:	6889      	ldr	r1, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800083e:	01ce      	lsls	r6, r1, #7
 8000840:	d5bf      	bpl.n	80007c2 <HAL_ADC_ConfigChannel+0x1b6>
 8000842:	e760      	b.n	8000706 <HAL_ADC_ConfigChannel+0xfa>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000844:	6e16      	ldr	r6, [r2, #96]	; 0x60
 8000846:	06a8      	lsls	r0, r5, #26
 8000848:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 800084c:	4286      	cmp	r6, r0
 800084e:	d037      	beq.n	80008c0 <HAL_ADC_ConfigChannel+0x2b4>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000850:	6e56      	ldr	r6, [r2, #100]	; 0x64
 8000852:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000856:	42b0      	cmp	r0, r6
 8000858:	d02d      	beq.n	80008b6 <HAL_ADC_ConfigChannel+0x2aa>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800085a:	6e96      	ldr	r6, [r2, #104]	; 0x68
 800085c:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000860:	42b0      	cmp	r0, r6
 8000862:	d032      	beq.n	80008ca <HAL_ADC_ConfigChannel+0x2be>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000864:	6ed6      	ldr	r6, [r2, #108]	; 0x6c
 8000866:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 800086a:	42b0      	cmp	r0, r6
 800086c:	f47f af33 	bne.w	80006d6 <HAL_ADC_ConfigChannel+0xca>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8000870:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8000872:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8000876:	66d0      	str	r0, [r2, #108]	; 0x6c
 8000878:	e72d      	b.n	80006d6 <HAL_ADC_ConfigChannel+0xca>
        MODIFY_REG(hadc->Instance->SMPR1,
 800087a:	1c68      	adds	r0, r5, #1
 800087c:	688e      	ldr	r6, [r1, #8]
 800087e:	6954      	ldr	r4, [r2, #20]
 8000880:	eb00 0140 	add.w	r1, r0, r0, lsl #1
 8000884:	2707      	movs	r7, #7
 8000886:	408f      	lsls	r7, r1
 8000888:	fa06 f001 	lsl.w	r0, r6, r1
 800088c:	ea24 0107 	bic.w	r1, r4, r7
 8000890:	4301      	orrs	r1, r0
 8000892:	6151      	str	r1, [r2, #20]
 8000894:	e732      	b.n	80006fc <HAL_ADC_ConfigChannel+0xf0>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8000896:	6811      	ldr	r1, [r2, #0]
 8000898:	07c8      	lsls	r0, r1, #31
 800089a:	d406      	bmi.n	80008aa <HAL_ADC_ConfigChannel+0x29e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800089c:	9801      	ldr	r0, [sp, #4]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800089e:	2800      	cmp	r0, #0
 80008a0:	d0a1      	beq.n	80007e6 <HAL_ADC_ConfigChannel+0x1da>
 80008a2:	e79b      	b.n	80007dc <HAL_ADC_ConfigChannel+0x1d0>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80008a4:	6801      	ldr	r1, [r0, #0]
 80008a6:	07c9      	lsls	r1, r1, #31
 80008a8:	d59d      	bpl.n	80007e6 <HAL_ADC_ConfigChannel+0x1da>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80008aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80008ac:	f042 0220 	orr.w	r2, r2, #32
 80008b0:	645a      	str	r2, [r3, #68]	; 0x44
        tmp_hal_status = HAL_ERROR;
 80008b2:	2001      	movs	r0, #1
 80008b4:	e6bf      	b.n	8000636 <HAL_ADC_ConfigChannel+0x2a>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80008b6:	6e56      	ldr	r6, [r2, #100]	; 0x64
 80008b8:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
 80008bc:	6656      	str	r6, [r2, #100]	; 0x64
 80008be:	e7cc      	b.n	800085a <HAL_ADC_ConfigChannel+0x24e>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80008c0:	6e16      	ldr	r6, [r2, #96]	; 0x60
 80008c2:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
 80008c6:	6616      	str	r6, [r2, #96]	; 0x60
 80008c8:	e7c2      	b.n	8000850 <HAL_ADC_ConfigChannel+0x244>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80008ca:	6e96      	ldr	r6, [r2, #104]	; 0x68
 80008cc:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
 80008d0:	6696      	str	r6, [r2, #104]	; 0x68
 80008d2:	e7c7      	b.n	8000864 <HAL_ADC_ConfigChannel+0x258>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80008d4:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80008d8:	f47f af15 	bne.w	8000706 <HAL_ADC_ConfigChannel+0xfa>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80008dc:	4912      	ldr	r1, [pc, #72]	; (8000928 <HAL_ADC_ConfigChannel+0x31c>)
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80008de:	4c14      	ldr	r4, [pc, #80]	; (8000930 <HAL_ADC_ConfigChannel+0x324>)
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80008e0:	688a      	ldr	r2, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80008e2:	4814      	ldr	r0, [pc, #80]	; (8000934 <HAL_ADC_ConfigChannel+0x328>)
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80008e4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80008e8:	608a      	str	r2, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80008ea:	220a      	movs	r2, #10
 80008ec:	6821      	ldr	r1, [r4, #0]
 80008ee:	fbb1 f1f0 	udiv	r1, r1, r0
 80008f2:	fb02 f201 	mul.w	r2, r2, r1
 80008f6:	9200      	str	r2, [sp, #0]
          while(wait_loop_index != 0U)
 80008f8:	9a00      	ldr	r2, [sp, #0]
 80008fa:	2a00      	cmp	r2, #0
 80008fc:	f43f af03 	beq.w	8000706 <HAL_ADC_ConfigChannel+0xfa>
            wait_loop_index--;
 8000900:	9a00      	ldr	r2, [sp, #0]
 8000902:	3a01      	subs	r2, #1
 8000904:	9200      	str	r2, [sp, #0]
          while(wait_loop_index != 0U)
 8000906:	9a00      	ldr	r2, [sp, #0]
 8000908:	2a00      	cmp	r2, #0
 800090a:	d1f9      	bne.n	8000900 <HAL_ADC_ConfigChannel+0x2f4>
 800090c:	e6fb      	b.n	8000706 <HAL_ADC_ConfigChannel+0xfa>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800090e:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8000912:	f47f aef8 	bne.w	8000706 <HAL_ADC_ConfigChannel+0xfa>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8000916:	4904      	ldr	r1, [pc, #16]	; (8000928 <HAL_ADC_ConfigChannel+0x31c>)
 8000918:	688a      	ldr	r2, [r1, #8]
 800091a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800091e:	608a      	str	r2, [r1, #8]
 8000920:	e6f1      	b.n	8000706 <HAL_ADC_ConfigChannel+0xfa>
 8000922:	bf00      	nop
 8000924:	83fff000 	.word	0x83fff000
 8000928:	50000300 	.word	0x50000300
 800092c:	50000100 	.word	0x50000100
 8000930:	20000000 	.word	0x20000000
 8000934:	000f4240 	.word	0x000f4240

08000938 <HAL_ADCEx_MultiModeConfigChannel>:
{
 8000938:	4603      	mov	r3, r0
 800093a:	b5f0      	push	{r4, r5, r6, r7, lr}
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800093c:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(hadc);
 800093e:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8000942:	4834      	ldr	r0, [pc, #208]	; (8000a14 <HAL_ADCEx_MultiModeConfigChannel+0xdc>)
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8000944:	680d      	ldr	r5, [r1, #0]
 8000946:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 800094a:	bf18      	it	ne
 800094c:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
  __HAL_LOCK(hadc);
 8000950:	2a01      	cmp	r2, #1
 8000952:	d035      	beq.n	80009c0 <HAL_ADCEx_MultiModeConfigChannel+0x88>
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8000954:	68a2      	ldr	r2, [r4, #8]
  __HAL_LOCK(hadc);
 8000956:	2601      	movs	r6, #1
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8000958:	0757      	lsls	r7, r2, #29
  __HAL_LOCK(hadc);
 800095a:	f883 6040 	strb.w	r6, [r3, #64]	; 0x40
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800095e:	d508      	bpl.n	8000972 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000960:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000962:	f042 0220 	orr.w	r2, r2, #32
 8000966:	645a      	str	r2, [r3, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 8000968:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 800096a:	2200      	movs	r2, #0
 800096c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return tmp_hal_status;
 8000970:	bdf0      	pop	{r4, r5, r6, r7, pc}
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8000972:	6882      	ldr	r2, [r0, #8]
 8000974:	0756      	lsls	r6, r2, #29
 8000976:	d4f3      	bmi.n	8000960 <HAL_ADCEx_MultiModeConfigChannel+0x28>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8000978:	b325      	cbz	r5, 80009c4 <HAL_ADCEx_MultiModeConfigChannel+0x8c>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 800097a:	f8df e09c 	ldr.w	lr, [pc, #156]	; 8000a18 <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 800097e:	684f      	ldr	r7, [r1, #4]
 8000980:	f8de 6008 	ldr.w	r6, [lr, #8]
 8000984:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000986:	f426 4660 	bic.w	r6, r6, #57344	; 0xe000
 800098a:	ea47 3242 	orr.w	r2, r7, r2, lsl #13
 800098e:	4332      	orrs	r2, r6
 8000990:	f8ce 2008 	str.w	r2, [lr, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8000994:	68a2      	ldr	r2, [r4, #8]
 8000996:	f002 0203 	and.w	r2, r2, #3
 800099a:	2a01      	cmp	r2, #1
 800099c:	d02e      	beq.n	80009fc <HAL_ADCEx_MultiModeConfigChannel+0xc4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800099e:	6882      	ldr	r2, [r0, #8]
 80009a0:	f002 0203 	and.w	r2, r2, #3
 80009a4:	2a01      	cmp	r2, #1
 80009a6:	d031      	beq.n	8000a0c <HAL_ADCEx_MultiModeConfigChannel+0xd4>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80009a8:	481b      	ldr	r0, [pc, #108]	; (8000a18 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 80009aa:	6889      	ldr	r1, [r1, #8]
 80009ac:	6882      	ldr	r2, [r0, #8]
 80009ae:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 80009b2:	430d      	orrs	r5, r1
 80009b4:	f022 020f 	bic.w	r2, r2, #15
 80009b8:	4315      	orrs	r5, r2
 80009ba:	6085      	str	r5, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80009bc:	2000      	movs	r0, #0
 80009be:	e7d4      	b.n	800096a <HAL_ADCEx_MultiModeConfigChannel+0x32>
  __HAL_LOCK(hadc);
 80009c0:	2002      	movs	r0, #2
 80009c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80009c4:	4914      	ldr	r1, [pc, #80]	; (8000a18 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 80009c6:	688a      	ldr	r2, [r1, #8]
 80009c8:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80009cc:	608a      	str	r2, [r1, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80009ce:	68a2      	ldr	r2, [r4, #8]
 80009d0:	f002 0203 	and.w	r2, r2, #3
 80009d4:	2a01      	cmp	r2, #1
 80009d6:	d00d      	beq.n	80009f4 <HAL_ADCEx_MultiModeConfigChannel+0xbc>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80009d8:	6882      	ldr	r2, [r0, #8]
 80009da:	f002 0203 	and.w	r2, r2, #3
 80009de:	2a01      	cmp	r2, #1
 80009e0:	d010      	beq.n	8000a04 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80009e2:	490d      	ldr	r1, [pc, #52]	; (8000a18 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 80009e4:	688a      	ldr	r2, [r1, #8]
 80009e6:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 80009ea:	f022 020f 	bic.w	r2, r2, #15
 80009ee:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80009f0:	2000      	movs	r0, #0
 80009f2:	e7ba      	b.n	800096a <HAL_ADCEx_MultiModeConfigChannel+0x32>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80009f4:	6822      	ldr	r2, [r4, #0]
 80009f6:	07d1      	lsls	r1, r2, #31
 80009f8:	d4e0      	bmi.n	80009bc <HAL_ADCEx_MultiModeConfigChannel+0x84>
 80009fa:	e7ed      	b.n	80009d8 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80009fc:	6822      	ldr	r2, [r4, #0]
 80009fe:	07d4      	lsls	r4, r2, #31
 8000a00:	d5cd      	bpl.n	800099e <HAL_ADCEx_MultiModeConfigChannel+0x66>
 8000a02:	e7db      	b.n	80009bc <HAL_ADCEx_MultiModeConfigChannel+0x84>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8000a04:	6802      	ldr	r2, [r0, #0]
 8000a06:	07d2      	lsls	r2, r2, #31
 8000a08:	d4d8      	bmi.n	80009bc <HAL_ADCEx_MultiModeConfigChannel+0x84>
 8000a0a:	e7ea      	b.n	80009e2 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8000a0c:	6802      	ldr	r2, [r0, #0]
 8000a0e:	07d0      	lsls	r0, r2, #31
 8000a10:	d4d4      	bmi.n	80009bc <HAL_ADCEx_MultiModeConfigChannel+0x84>
 8000a12:	e7c9      	b.n	80009a8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
 8000a14:	50000100 	.word	0x50000100
 8000a18:	50000300 	.word	0x50000300

08000a1c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a1c:	4a07      	ldr	r2, [pc, #28]	; (8000a3c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000a1e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a20:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 8000a24:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000a26:	0200      	lsls	r0, r0, #8
 8000a28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a2c:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8000a30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000a34:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000a36:	60d3      	str	r3, [r2, #12]
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	e000ed00 	.word	0xe000ed00

08000a40 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a40:	4b18      	ldr	r3, [pc, #96]	; (8000aa4 <HAL_NVIC_SetPriority+0x64>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a42:	b470      	push	{r4, r5, r6}
 8000a44:	68dc      	ldr	r4, [r3, #12]
 8000a46:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a4a:	f1c4 0607 	rsb	r6, r4, #7
 8000a4e:	2e04      	cmp	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a50:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a54:	bf28      	it	cs
 8000a56:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a58:	2b06      	cmp	r3, #6
 8000a5a:	d917      	bls.n	8000a8c <HAL_NVIC_SetPriority+0x4c>
 8000a5c:	3c03      	subs	r4, #3
 8000a5e:	2501      	movs	r5, #1
 8000a60:	40a5      	lsls	r5, r4
 8000a62:	3d01      	subs	r5, #1
 8000a64:	402a      	ands	r2, r5

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a66:	2301      	movs	r3, #1
 8000a68:	40b3      	lsls	r3, r6
 8000a6a:	3b01      	subs	r3, #1
 8000a6c:	4019      	ands	r1, r3
 8000a6e:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) < 0)
 8000a70:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a72:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) < 0)
 8000a76:	db0c      	blt.n	8000a92 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a78:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000a7c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000a80:	0109      	lsls	r1, r1, #4
 8000a82:	b2c9      	uxtb	r1, r1
 8000a84:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000a88:	bc70      	pop	{r4, r5, r6}
 8000a8a:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	4614      	mov	r4, r2
 8000a90:	e7e9      	b.n	8000a66 <HAL_NVIC_SetPriority+0x26>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a92:	4b05      	ldr	r3, [pc, #20]	; (8000aa8 <HAL_NVIC_SetPriority+0x68>)
 8000a94:	f000 000f 	and.w	r0, r0, #15
 8000a98:	0109      	lsls	r1, r1, #4
 8000a9a:	4403      	add	r3, r0
 8000a9c:	b2c9      	uxtb	r1, r1
 8000a9e:	7619      	strb	r1, [r3, #24]
 8000aa0:	bc70      	pop	{r4, r5, r6}
 8000aa2:	4770      	bx	lr
 8000aa4:	e000ed00 	.word	0xe000ed00
 8000aa8:	e000ecfc 	.word	0xe000ecfc

08000aac <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000aac:	f000 011f 	and.w	r1, r0, #31
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	0940      	lsrs	r0, r0, #5
 8000ab4:	4a02      	ldr	r2, [pc, #8]	; (8000ac0 <HAL_NVIC_EnableIRQ+0x14>)
 8000ab6:	408b      	lsls	r3, r1
 8000ab8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	e000e100 	.word	0xe000e100

08000ac4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ac4:	3801      	subs	r0, #1
 8000ac6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000aca:	d20e      	bcs.n	8000aea <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000acc:	4b08      	ldr	r3, [pc, #32]	; (8000af0 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ace:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ad0:	4c08      	ldr	r4, [pc, #32]	; (8000af4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ad2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ad4:	20f0      	movs	r0, #240	; 0xf0
 8000ad6:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ada:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000adc:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ade:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ae0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ae2:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8000ae4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000ae8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000aea:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	e000e010 	.word	0xe000e010
 8000af4:	e000ed00 	.word	0xe000ed00

08000af8 <HAL_SYSTICK_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000af8:	4a04      	ldr	r2, [pc, #16]	; (8000b0c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000afa:	6813      	ldr	r3, [r2, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000afc:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000afe:	bf0c      	ite	eq
 8000b00:	f043 0304 	orreq.w	r3, r3, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000b04:	f023 0304 	bicne.w	r3, r3, #4
 8000b08:	6013      	str	r3, [r2, #0]
 8000b0a:	4770      	bx	lr
 8000b0c:	e000e010 	.word	0xe000e010

08000b10 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <HAL_SYSTICK_IRQHandler>:
{
 8000b14:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000b16:	f7ff fffb 	bl	8000b10 <HAL_SYSTICK_Callback>
 8000b1a:	bd08      	pop	{r3, pc}

08000b1c <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000b1c:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8000b20:	2a02      	cmp	r2, #2
{  
 8000b22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000b24:	d003      	beq.n	8000b2e <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b26:	2204      	movs	r2, #4
 8000b28:	6382      	str	r2, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8000b2a:	2001      	movs	r0, #1
 8000b2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b2e:	6802      	ldr	r2, [r0, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000b30:	6c01      	ldr	r1, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b32:	6814      	ldr	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000b34:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000b36:	6b46      	ldr	r6, [r0, #52]	; 0x34
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b38:	f024 040e 	bic.w	r4, r4, #14
 8000b3c:	6014      	str	r4, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000b3e:	6814      	ldr	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000b40:	2501      	movs	r5, #1
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000b42:	f024 0401 	bic.w	r4, r4, #1
 8000b46:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000b48:	fa05 f101 	lsl.w	r1, r5, r1
    __HAL_UNLOCK(hdma);
 8000b4c:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000b4e:	6079      	str	r1, [r7, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000b50:	f880 5021 	strb.w	r5, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000b54:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000b58:	b116      	cbz	r6, 8000b60 <HAL_DMA_Abort_IT+0x44>
    {
      hdma->XferAbortCallback(hdma);
 8000b5a:	47b0      	blx	r6
  HAL_StatusTypeDef status = HAL_OK;
 8000b5c:	4620      	mov	r0, r4
 8000b5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000b60:	4630      	mov	r0, r6
    } 
  }
  return status;
}
 8000b62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000b64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b64:	468c      	mov	ip, r1
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000b66:	6809      	ldr	r1, [r1, #0]
 8000b68:	2900      	cmp	r1, #0
 8000b6a:	f000 80d9 	beq.w	8000d20 <HAL_GPIO_Init+0x1bc>
{
 8000b6e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b72:	f8df e1c0 	ldr.w	lr, [pc, #448]	; 8000d34 <HAL_GPIO_Init+0x1d0>
{
 8000b76:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000b78:	2500      	movs	r5, #0
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000b7a:	f04f 0801 	mov.w	r8, #1
 8000b7e:	e079      	b.n	8000c74 <HAL_GPIO_Init+0x110>
 8000b80:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000b84:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
 8000b86:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000b8a:	fa03 f309 	lsl.w	r3, r3, r9
 8000b8e:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b90:	f004 0603 	and.w	r6, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000b94:	ea0b 0b03 	and.w	fp, fp, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b98:	fa06 f609 	lsl.w	r6, r6, r9
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b9c:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ba0:	ea46 060b 	orr.w	r6, r6, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ba4:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 8000ba8:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000baa:	f240 8098 	bls.w	8000cde <HAL_GPIO_Init+0x17a>
      temp = GPIOx->PUPDR;
 8000bae:	68c6      	ldr	r6, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000bb0:	f8dc 2008 	ldr.w	r2, [ip, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000bb4:	4033      	ands	r3, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000bb6:	fa02 f209 	lsl.w	r2, r2, r9
 8000bba:	431a      	orrs	r2, r3
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bbc:	00e3      	lsls	r3, r4, #3
      GPIOx->PUPDR = temp;
 8000bbe:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bc0:	d554      	bpl.n	8000c6c <HAL_GPIO_Init+0x108>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bc2:	4b58      	ldr	r3, [pc, #352]	; (8000d24 <HAL_GPIO_Init+0x1c0>)
 8000bc4:	4a57      	ldr	r2, [pc, #348]	; (8000d24 <HAL_GPIO_Init+0x1c0>)
 8000bc6:	699b      	ldr	r3, [r3, #24]
 8000bc8:	f043 0301 	orr.w	r3, r3, #1
 8000bcc:	6193      	str	r3, [r2, #24]
 8000bce:	6993      	ldr	r3, [r2, #24]
 8000bd0:	f025 0603 	bic.w	r6, r5, #3
 8000bd4:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8000bd8:	f003 0301 	and.w	r3, r3, #1
 8000bdc:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8000be0:	9301      	str	r3, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000be2:	f005 0303 	and.w	r3, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000be6:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8000be8:	68b2      	ldr	r2, [r6, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000bea:	009b      	lsls	r3, r3, #2
 8000bec:	f04f 090f 	mov.w	r9, #15
 8000bf0:	fa09 f903 	lsl.w	r9, r9, r3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000bf4:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000bf8:	ea22 0a09 	bic.w	sl, r2, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000bfc:	f000 8086 	beq.w	8000d0c <HAL_GPIO_Init+0x1a8>
 8000c00:	4a49      	ldr	r2, [pc, #292]	; (8000d28 <HAL_GPIO_Init+0x1c4>)
 8000c02:	4290      	cmp	r0, r2
 8000c04:	f000 8084 	beq.w	8000d10 <HAL_GPIO_Init+0x1ac>
 8000c08:	4a48      	ldr	r2, [pc, #288]	; (8000d2c <HAL_GPIO_Init+0x1c8>)
 8000c0a:	4290      	cmp	r0, r2
 8000c0c:	f000 8083 	beq.w	8000d16 <HAL_GPIO_Init+0x1b2>
 8000c10:	4a47      	ldr	r2, [pc, #284]	; (8000d30 <HAL_GPIO_Init+0x1cc>)
 8000c12:	4290      	cmp	r0, r2
 8000c14:	bf0b      	itete	eq
 8000c16:	f04f 0903 	moveq.w	r9, #3
 8000c1a:	2205      	movne	r2, #5
 8000c1c:	fa09 f303 	lsleq.w	r3, r9, r3
 8000c20:	fa02 f303 	lslne.w	r3, r2, r3
 8000c24:	ea43 030a 	orr.w	r3, r3, sl
        SYSCFG->EXTICR[position >> 2] = temp;
 8000c28:	60b3      	str	r3, [r6, #8]
        temp = EXTI->IMR;
 8000c2a:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 8000c2e:	43fa      	mvns	r2, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c30:	03e6      	lsls	r6, r4, #15
        temp &= ~((uint32_t)iocurrent);
 8000c32:	bf54      	ite	pl
 8000c34:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8000c36:	433b      	orrmi	r3, r7
        }
        EXTI->IMR = temp;
 8000c38:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 8000c3c:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c40:	03a6      	lsls	r6, r4, #14
        temp &= ~((uint32_t)iocurrent);
 8000c42:	bf54      	ite	pl
 8000c44:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8000c46:	433b      	orrmi	r3, r7
        }
        EXTI->EMR = temp;
 8000c48:	f8ce 3004 	str.w	r3, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c4c:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c50:	02e6      	lsls	r6, r4, #11
        temp &= ~((uint32_t)iocurrent);
 8000c52:	bf54      	ite	pl
 8000c54:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8000c56:	433b      	orrmi	r3, r7
        }
        EXTI->RTSR = temp;
 8000c58:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 8000c5c:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c60:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000c62:	bf54      	ite	pl
 8000c64:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8000c66:	433b      	orrmi	r3, r7
        }
        EXTI->FTSR = temp;
 8000c68:	f8ce 300c 	str.w	r3, [lr, #12]
      }
    }
    
    position++;
 8000c6c:	3501      	adds	r5, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000c6e:	fa31 f305 	lsrs.w	r3, r1, r5
 8000c72:	d048      	beq.n	8000d06 <HAL_GPIO_Init+0x1a2>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000c74:	fa08 f205 	lsl.w	r2, r8, r5
    if(iocurrent)
 8000c78:	ea12 0701 	ands.w	r7, r2, r1
 8000c7c:	d0f6      	beq.n	8000c6c <HAL_GPIO_Init+0x108>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c7e:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000c82:	f024 0a10 	bic.w	sl, r4, #16
 8000c86:	f1ba 0f02 	cmp.w	sl, #2
 8000c8a:	f47f af79 	bne.w	8000b80 <HAL_GPIO_Init+0x1c>
        temp = GPIOx->AFR[position >> 3];
 8000c8e:	ea4f 09d5 	mov.w	r9, r5, lsr #3
 8000c92:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000c96:	f005 0307 	and.w	r3, r5, #7
        temp = GPIOx->AFR[position >> 3];
 8000c9a:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000c9e:	009b      	lsls	r3, r3, #2
 8000ca0:	f04f 0a0f 	mov.w	sl, #15
 8000ca4:	fa0a fb03 	lsl.w	fp, sl, r3
 8000ca8:	ea26 0a0b 	bic.w	sl, r6, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000cac:	f8dc 6010 	ldr.w	r6, [ip, #16]
 8000cb0:	fa06 f303 	lsl.w	r3, r6, r3
 8000cb4:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->AFR[position >> 3] = temp;
 8000cb8:	f8c9 3020 	str.w	r3, [r9, #32]
 8000cbc:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000cc0:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
 8000cc2:	f8d0 a000 	ldr.w	sl, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000cc6:	fa03 f309 	lsl.w	r3, r3, r9
 8000cca:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ccc:	f004 0603 	and.w	r6, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000cd0:	ea03 0a0a 	and.w	sl, r3, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000cd4:	fa06 f609 	lsl.w	r6, r6, r9
 8000cd8:	ea46 060a 	orr.w	r6, r6, sl
      GPIOx->MODER = temp;
 8000cdc:	6006      	str	r6, [r0, #0]
        temp = GPIOx->OSPEEDR;
 8000cde:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ce0:	ea06 0a03 	and.w	sl, r6, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ce4:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8000ce8:	fa06 f609 	lsl.w	r6, r6, r9
 8000cec:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 8000cf0:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000cf2:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000cf6:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000cfa:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000cfe:	40ae      	lsls	r6, r5
 8000d00:	4316      	orrs	r6, r2
        GPIOx->OTYPER = temp;
 8000d02:	6046      	str	r6, [r0, #4]
 8000d04:	e753      	b.n	8000bae <HAL_GPIO_Init+0x4a>
  }
}
 8000d06:	b003      	add	sp, #12
 8000d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	e789      	b.n	8000c24 <HAL_GPIO_Init+0xc0>
 8000d10:	fa08 f303 	lsl.w	r3, r8, r3
 8000d14:	e786      	b.n	8000c24 <HAL_GPIO_Init+0xc0>
 8000d16:	f04f 0902 	mov.w	r9, #2
 8000d1a:	fa09 f303 	lsl.w	r3, r9, r3
 8000d1e:	e781      	b.n	8000c24 <HAL_GPIO_Init+0xc0>
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	40021000 	.word	0x40021000
 8000d28:	48000400 	.word	0x48000400
 8000d2c:	48000800 	.word	0x48000800
 8000d30:	48000c00 	.word	0x48000c00
 8000d34:	40010400 	.word	0x40010400

08000d38 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d38:	b90a      	cbnz	r2, 8000d3e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d3a:	6281      	str	r1, [r0, #40]	; 0x28
 8000d3c:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d3e:	6181      	str	r1, [r0, #24]
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop

08000d44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d48:	6803      	ldr	r3, [r0, #0]
 8000d4a:	07d9      	lsls	r1, r3, #31
{
 8000d4c:	b083      	sub	sp, #12
 8000d4e:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d50:	d543      	bpl.n	8000dda <HAL_RCC_OscConfig+0x96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d52:	49c0      	ldr	r1, [pc, #768]	; (8001054 <HAL_RCC_OscConfig+0x310>)
 8000d54:	684a      	ldr	r2, [r1, #4]
 8000d56:	f002 020c 	and.w	r2, r2, #12
 8000d5a:	2a04      	cmp	r2, #4
 8000d5c:	f000 8184 	beq.w	8001068 <HAL_RCC_OscConfig+0x324>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d60:	684a      	ldr	r2, [r1, #4]
 8000d62:	f002 020c 	and.w	r2, r2, #12
 8000d66:	2a08      	cmp	r2, #8
 8000d68:	f000 817a 	beq.w	8001060 <HAL_RCC_OscConfig+0x31c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d6c:	6863      	ldr	r3, [r4, #4]
 8000d6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d72:	f000 823d 	beq.w	80011f0 <HAL_RCC_OscConfig+0x4ac>
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	f000 81a1 	beq.w	80010be <HAL_RCC_OscConfig+0x37a>
 8000d7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d80:	f000 8297 	beq.w	80012b2 <HAL_RCC_OscConfig+0x56e>
 8000d84:	4bb3      	ldr	r3, [pc, #716]	; (8001054 <HAL_RCC_OscConfig+0x310>)
 8000d86:	681a      	ldr	r2, [r3, #0]
 8000d88:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000d8c:	601a      	str	r2, [r3, #0]
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000d94:	601a      	str	r2, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000d96:	4daf      	ldr	r5, [pc, #700]	; (8001054 <HAL_RCC_OscConfig+0x310>)
 8000d98:	68a2      	ldr	r2, [r4, #8]
 8000d9a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8000d9c:	f023 030f 	bic.w	r3, r3, #15
 8000da0:	4313      	orrs	r3, r2
 8000da2:	62eb      	str	r3, [r5, #44]	; 0x2c

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000da4:	f7ff fa40 	bl	8000228 <HAL_GetTick>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000da8:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 8000dac:	4607      	mov	r7, r0
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dae:	2601      	movs	r6, #1
 8000db0:	e005      	b.n	8000dbe <HAL_RCC_OscConfig+0x7a>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000db2:	f7ff fa39 	bl	8000228 <HAL_GetTick>
 8000db6:	1bc0      	subs	r0, r0, r7
 8000db8:	2864      	cmp	r0, #100	; 0x64
 8000dba:	f200 81b9 	bhi.w	8001130 <HAL_RCC_OscConfig+0x3ec>
 8000dbe:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dc2:	682a      	ldr	r2, [r5, #0]
 8000dc4:	fa98 f3a8 	rbit	r3, r8
 8000dc8:	fab3 f383 	clz	r3, r3
 8000dcc:	f003 031f 	and.w	r3, r3, #31
 8000dd0:	fa06 f303 	lsl.w	r3, r6, r3
 8000dd4:	4213      	tst	r3, r2
 8000dd6:	d0ec      	beq.n	8000db2 <HAL_RCC_OscConfig+0x6e>
 8000dd8:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dda:	079f      	lsls	r7, r3, #30
 8000ddc:	d542      	bpl.n	8000e64 <HAL_RCC_OscConfig+0x120>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000dde:	4a9d      	ldr	r2, [pc, #628]	; (8001054 <HAL_RCC_OscConfig+0x310>)
 8000de0:	6851      	ldr	r1, [r2, #4]
 8000de2:	f011 0f0c 	tst.w	r1, #12
 8000de6:	f000 80f7 	beq.w	8000fd8 <HAL_RCC_OscConfig+0x294>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000dea:	6851      	ldr	r1, [r2, #4]
 8000dec:	f001 010c 	and.w	r1, r1, #12
 8000df0:	2908      	cmp	r1, #8
 8000df2:	f000 80ed 	beq.w	8000fd0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000df6:	6922      	ldr	r2, [r4, #16]
 8000df8:	2a00      	cmp	r2, #0
 8000dfa:	f000 81d3 	beq.w	80011a4 <HAL_RCC_OscConfig+0x460>
 8000dfe:	2201      	movs	r2, #1
 8000e00:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e04:	fab3 f383 	clz	r3, r3
 8000e08:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000e0c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000e10:	009b      	lsls	r3, r3, #2
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e12:	4616      	mov	r6, r2
        __HAL_RCC_HSI_ENABLE();
 8000e14:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e16:	f7ff fa07 	bl	8000228 <HAL_GetTick>
 8000e1a:	f04f 0802 	mov.w	r8, #2
 8000e1e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e20:	4d8c      	ldr	r5, [pc, #560]	; (8001054 <HAL_RCC_OscConfig+0x310>)
 8000e22:	e005      	b.n	8000e30 <HAL_RCC_OscConfig+0xec>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e24:	f7ff fa00 	bl	8000228 <HAL_GetTick>
 8000e28:	1bc0      	subs	r0, r0, r7
 8000e2a:	2802      	cmp	r0, #2
 8000e2c:	f200 8180 	bhi.w	8001130 <HAL_RCC_OscConfig+0x3ec>
 8000e30:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e34:	682a      	ldr	r2, [r5, #0]
 8000e36:	fa98 f3a8 	rbit	r3, r8
 8000e3a:	fab3 f383 	clz	r3, r3
 8000e3e:	f003 031f 	and.w	r3, r3, #31
 8000e42:	fa06 f303 	lsl.w	r3, r6, r3
 8000e46:	4213      	tst	r3, r2
 8000e48:	d0ec      	beq.n	8000e24 <HAL_RCC_OscConfig+0xe0>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e4a:	6829      	ldr	r1, [r5, #0]
 8000e4c:	22f8      	movs	r2, #248	; 0xf8
 8000e4e:	fa92 f2a2 	rbit	r2, r2
 8000e52:	6963      	ldr	r3, [r4, #20]
 8000e54:	fab2 f282 	clz	r2, r2
 8000e58:	f021 01f8 	bic.w	r1, r1, #248	; 0xf8
 8000e5c:	4093      	lsls	r3, r2
 8000e5e:	430b      	orrs	r3, r1
 8000e60:	602b      	str	r3, [r5, #0]
 8000e62:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e64:	071d      	lsls	r5, r3, #28
 8000e66:	d44f      	bmi.n	8000f08 <HAL_RCC_OscConfig+0x1c4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e68:	0758      	lsls	r0, r3, #29
 8000e6a:	d57b      	bpl.n	8000f64 <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e6c:	4b79      	ldr	r3, [pc, #484]	; (8001054 <HAL_RCC_OscConfig+0x310>)
 8000e6e:	69da      	ldr	r2, [r3, #28]
 8000e70:	00d1      	lsls	r1, r2, #3
 8000e72:	f100 8110 	bmi.w	8001096 <HAL_RCC_OscConfig+0x352>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e76:	69da      	ldr	r2, [r3, #28]
 8000e78:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000e7c:	61da      	str	r2, [r3, #28]
 8000e7e:	69db      	ldr	r3, [r3, #28]
 8000e80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e84:	9301      	str	r3, [sp, #4]
 8000e86:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000e88:	f04f 0801 	mov.w	r8, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e8c:	4d72      	ldr	r5, [pc, #456]	; (8001058 <HAL_RCC_OscConfig+0x314>)
 8000e8e:	682b      	ldr	r3, [r5, #0]
 8000e90:	05da      	lsls	r2, r3, #23
 8000e92:	f140 813d 	bpl.w	8001110 <HAL_RCC_OscConfig+0x3cc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e96:	68e3      	ldr	r3, [r4, #12]
 8000e98:	2b01      	cmp	r3, #1
 8000e9a:	f000 81af 	beq.w	80011fc <HAL_RCC_OscConfig+0x4b8>
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	f000 8154 	beq.w	800114c <HAL_RCC_OscConfig+0x408>
 8000ea4:	2b05      	cmp	r3, #5
 8000ea6:	4b6b      	ldr	r3, [pc, #428]	; (8001054 <HAL_RCC_OscConfig+0x310>)
 8000ea8:	6a1a      	ldr	r2, [r3, #32]
 8000eaa:	f000 820f 	beq.w	80012cc <HAL_RCC_OscConfig+0x588>
 8000eae:	f022 0201 	bic.w	r2, r2, #1
 8000eb2:	621a      	str	r2, [r3, #32]
 8000eb4:	6a1a      	ldr	r2, [r3, #32]
 8000eb6:	f022 0204 	bic.w	r2, r2, #4
 8000eba:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ebc:	f7ff f9b4 	bl	8000228 <HAL_GetTick>
 8000ec0:	f04f 0902 	mov.w	r9, #2
 8000ec4:	4607      	mov	r7, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ec6:	4e63      	ldr	r6, [pc, #396]	; (8001054 <HAL_RCC_OscConfig+0x310>)
 8000ec8:	2501      	movs	r5, #1
 8000eca:	e015      	b.n	8000ef8 <HAL_RCC_OscConfig+0x1b4>
 8000ecc:	fa99 f3a9 	rbit	r3, r9
 8000ed0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8000ed2:	fa99 f3a9 	rbit	r3, r9
 8000ed6:	fab3 f383 	clz	r3, r3
 8000eda:	f003 031f 	and.w	r3, r3, #31
 8000ede:	fa05 f303 	lsl.w	r3, r5, r3
 8000ee2:	4213      	tst	r3, r2
 8000ee4:	f040 8128 	bne.w	8001138 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ee8:	f7ff f99e 	bl	8000228 <HAL_GetTick>
 8000eec:	f241 3388 	movw	r3, #5000	; 0x1388
 8000ef0:	1bc0      	subs	r0, r0, r7
 8000ef2:	4298      	cmp	r0, r3
 8000ef4:	f200 811c 	bhi.w	8001130 <HAL_RCC_OscConfig+0x3ec>
 8000ef8:	fa99 f3a9 	rbit	r3, r9
 8000efc:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d0e3      	beq.n	8000ecc <HAL_RCC_OscConfig+0x188>
 8000f04:	6a32      	ldr	r2, [r6, #32]
 8000f06:	e7e4      	b.n	8000ed2 <HAL_RCC_OscConfig+0x18e>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f08:	69a2      	ldr	r2, [r4, #24]
 8000f0a:	2a00      	cmp	r2, #0
 8000f0c:	d07b      	beq.n	8001006 <HAL_RCC_OscConfig+0x2c2>
 8000f0e:	2201      	movs	r2, #1
 8000f10:	fa92 f1a2 	rbit	r1, r2
      __HAL_RCC_LSI_ENABLE();
 8000f14:	4b51      	ldr	r3, [pc, #324]	; (800105c <HAL_RCC_OscConfig+0x318>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f16:	4e4f      	ldr	r6, [pc, #316]	; (8001054 <HAL_RCC_OscConfig+0x310>)
      __HAL_RCC_LSI_ENABLE();
 8000f18:	fab1 f181 	clz	r1, r1
 8000f1c:	440b      	add	r3, r1
 8000f1e:	009b      	lsls	r3, r3, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f20:	4615      	mov	r5, r2
      __HAL_RCC_LSI_ENABLE();
 8000f22:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000f24:	f7ff f980 	bl	8000228 <HAL_GetTick>
 8000f28:	f04f 0802 	mov.w	r8, #2
 8000f2c:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f2e:	e005      	b.n	8000f3c <HAL_RCC_OscConfig+0x1f8>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f30:	f7ff f97a 	bl	8000228 <HAL_GetTick>
 8000f34:	1bc0      	subs	r0, r0, r7
 8000f36:	2802      	cmp	r0, #2
 8000f38:	f200 80fa 	bhi.w	8001130 <HAL_RCC_OscConfig+0x3ec>
 8000f3c:	fa98 f3a8 	rbit	r3, r8
 8000f40:	fa98 f3a8 	rbit	r3, r8
 8000f44:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f48:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8000f4a:	fa98 f3a8 	rbit	r3, r8
 8000f4e:	fab3 f383 	clz	r3, r3
 8000f52:	f003 031f 	and.w	r3, r3, #31
 8000f56:	fa05 f303 	lsl.w	r3, r5, r3
 8000f5a:	4213      	tst	r3, r2
 8000f5c:	d0e8      	beq.n	8000f30 <HAL_RCC_OscConfig+0x1ec>
 8000f5e:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f60:	0758      	lsls	r0, r3, #29
 8000f62:	d483      	bmi.n	8000e6c <HAL_RCC_OscConfig+0x128>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f64:	69e3      	ldr	r3, [r4, #28]
 8000f66:	b37b      	cbz	r3, 8000fc8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f68:	4d3a      	ldr	r5, [pc, #232]	; (8001054 <HAL_RCC_OscConfig+0x310>)
 8000f6a:	686a      	ldr	r2, [r5, #4]
 8000f6c:	f002 020c 	and.w	r2, r2, #12
 8000f70:	2a08      	cmp	r2, #8
 8000f72:	d044      	beq.n	8000ffe <HAL_RCC_OscConfig+0x2ba>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f74:	2b02      	cmp	r3, #2
 8000f76:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000f7a:	f000 8145 	beq.w	8001208 <HAL_RCC_OscConfig+0x4c4>
 8000f7e:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f82:	fab3 f383 	clz	r3, r3
 8000f86:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000f8a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f94:	f7ff f948 	bl	8000228 <HAL_GetTick>
 8000f98:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8000f9c:	4607      	mov	r7, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f9e:	2601      	movs	r6, #1
 8000fa0:	e005      	b.n	8000fae <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fa2:	f7ff f941 	bl	8000228 <HAL_GetTick>
 8000fa6:	1bc0      	subs	r0, r0, r7
 8000fa8:	2802      	cmp	r0, #2
 8000faa:	f200 80c1 	bhi.w	8001130 <HAL_RCC_OscConfig+0x3ec>
 8000fae:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fb2:	682a      	ldr	r2, [r5, #0]
 8000fb4:	fa94 f3a4 	rbit	r3, r4
 8000fb8:	fab3 f383 	clz	r3, r3
 8000fbc:	f003 031f 	and.w	r3, r3, #31
 8000fc0:	fa06 f303 	lsl.w	r3, r6, r3
 8000fc4:	4213      	tst	r3, r2
 8000fc6:	d1ec      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x25e>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000fc8:	2000      	movs	r0, #0
}
 8000fca:	b003      	add	sp, #12
 8000fcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000fd0:	6852      	ldr	r2, [r2, #4]
 8000fd2:	03d6      	lsls	r6, r2, #15
 8000fd4:	f53f af0f 	bmi.w	8000df6 <HAL_RCC_OscConfig+0xb2>
 8000fd8:	2202      	movs	r2, #2
 8000fda:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fde:	491d      	ldr	r1, [pc, #116]	; (8001054 <HAL_RCC_OscConfig+0x310>)
 8000fe0:	6808      	ldr	r0, [r1, #0]
 8000fe2:	fa92 f2a2 	rbit	r2, r2
 8000fe6:	fab2 f282 	clz	r2, r2
 8000fea:	f002 021f 	and.w	r2, r2, #31
 8000fee:	2101      	movs	r1, #1
 8000ff0:	fa01 f202 	lsl.w	r2, r1, r2
 8000ff4:	4202      	tst	r2, r0
 8000ff6:	d051      	beq.n	800109c <HAL_RCC_OscConfig+0x358>
 8000ff8:	6922      	ldr	r2, [r4, #16]
 8000ffa:	428a      	cmp	r2, r1
 8000ffc:	d04e      	beq.n	800109c <HAL_RCC_OscConfig+0x358>
        return HAL_ERROR;
 8000ffe:	2001      	movs	r0, #1
}
 8001000:	b003      	add	sp, #12
 8001002:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001006:	2501      	movs	r5, #1
 8001008:	fa95 f1a5 	rbit	r1, r5
      __HAL_RCC_LSI_DISABLE();
 800100c:	4b13      	ldr	r3, [pc, #76]	; (800105c <HAL_RCC_OscConfig+0x318>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800100e:	4e11      	ldr	r6, [pc, #68]	; (8001054 <HAL_RCC_OscConfig+0x310>)
      __HAL_RCC_LSI_DISABLE();
 8001010:	fab1 f181 	clz	r1, r1
 8001014:	440b      	add	r3, r1
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	f04f 0802 	mov.w	r8, #2
 800101c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800101e:	f7ff f903 	bl	8000228 <HAL_GetTick>
 8001022:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001024:	e004      	b.n	8001030 <HAL_RCC_OscConfig+0x2ec>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001026:	f7ff f8ff 	bl	8000228 <HAL_GetTick>
 800102a:	1bc0      	subs	r0, r0, r7
 800102c:	2802      	cmp	r0, #2
 800102e:	d87f      	bhi.n	8001130 <HAL_RCC_OscConfig+0x3ec>
 8001030:	fa98 f3a8 	rbit	r3, r8
 8001034:	fa98 f3a8 	rbit	r3, r8
 8001038:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800103c:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800103e:	fa98 f3a8 	rbit	r3, r8
 8001042:	fab3 f383 	clz	r3, r3
 8001046:	f003 031f 	and.w	r3, r3, #31
 800104a:	fa05 f303 	lsl.w	r3, r5, r3
 800104e:	4213      	tst	r3, r2
 8001050:	d1e9      	bne.n	8001026 <HAL_RCC_OscConfig+0x2e2>
 8001052:	e784      	b.n	8000f5e <HAL_RCC_OscConfig+0x21a>
 8001054:	40021000 	.word	0x40021000
 8001058:	40007000 	.word	0x40007000
 800105c:	10908120 	.word	0x10908120
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001060:	684a      	ldr	r2, [r1, #4]
 8001062:	03d2      	lsls	r2, r2, #15
 8001064:	f57f ae82 	bpl.w	8000d6c <HAL_RCC_OscConfig+0x28>
 8001068:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800106c:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001070:	499a      	ldr	r1, [pc, #616]	; (80012dc <HAL_RCC_OscConfig+0x598>)
 8001072:	6808      	ldr	r0, [r1, #0]
 8001074:	fa92 f2a2 	rbit	r2, r2
 8001078:	fab2 f282 	clz	r2, r2
 800107c:	f002 021f 	and.w	r2, r2, #31
 8001080:	2101      	movs	r1, #1
 8001082:	fa01 f202 	lsl.w	r2, r1, r2
 8001086:	4202      	tst	r2, r0
 8001088:	f43f aea7 	beq.w	8000dda <HAL_RCC_OscConfig+0x96>
 800108c:	6862      	ldr	r2, [r4, #4]
 800108e:	2a00      	cmp	r2, #0
 8001090:	f47f aea3 	bne.w	8000dda <HAL_RCC_OscConfig+0x96>
 8001094:	e7b3      	b.n	8000ffe <HAL_RCC_OscConfig+0x2ba>
    FlagStatus       pwrclkchanged = RESET;
 8001096:	f04f 0800 	mov.w	r8, #0
 800109a:	e6f7      	b.n	8000e8c <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800109c:	4d8f      	ldr	r5, [pc, #572]	; (80012dc <HAL_RCC_OscConfig+0x598>)
 800109e:	21f8      	movs	r1, #248	; 0xf8
 80010a0:	6828      	ldr	r0, [r5, #0]
 80010a2:	fa91 f1a1 	rbit	r1, r1
 80010a6:	6962      	ldr	r2, [r4, #20]
 80010a8:	fab1 f181 	clz	r1, r1
 80010ac:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 80010b0:	408a      	lsls	r2, r1
 80010b2:	4302      	orrs	r2, r0
 80010b4:	602a      	str	r2, [r5, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010b6:	071d      	lsls	r5, r3, #28
 80010b8:	f57f aed6 	bpl.w	8000e68 <HAL_RCC_OscConfig+0x124>
 80010bc:	e724      	b.n	8000f08 <HAL_RCC_OscConfig+0x1c4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010be:	4d87      	ldr	r5, [pc, #540]	; (80012dc <HAL_RCC_OscConfig+0x598>)
 80010c0:	682b      	ldr	r3, [r5, #0]
 80010c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010c6:	602b      	str	r3, [r5, #0]
 80010c8:	682b      	ldr	r3, [r5, #0]
 80010ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010ce:	602b      	str	r3, [r5, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80010d0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80010d2:	68a2      	ldr	r2, [r4, #8]
 80010d4:	f023 030f 	bic.w	r3, r3, #15
 80010d8:	4313      	orrs	r3, r2
 80010da:	62eb      	str	r3, [r5, #44]	; 0x2c
        tickstart = HAL_GetTick();
 80010dc:	f7ff f8a4 	bl	8000228 <HAL_GetTick>
 80010e0:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 80010e4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010e6:	2601      	movs	r6, #1
 80010e8:	e004      	b.n	80010f4 <HAL_RCC_OscConfig+0x3b0>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010ea:	f7ff f89d 	bl	8000228 <HAL_GetTick>
 80010ee:	1bc0      	subs	r0, r0, r7
 80010f0:	2864      	cmp	r0, #100	; 0x64
 80010f2:	d81d      	bhi.n	8001130 <HAL_RCC_OscConfig+0x3ec>
 80010f4:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010f8:	682a      	ldr	r2, [r5, #0]
 80010fa:	fa98 f3a8 	rbit	r3, r8
 80010fe:	fab3 f383 	clz	r3, r3
 8001102:	f003 031f 	and.w	r3, r3, #31
 8001106:	fa06 f303 	lsl.w	r3, r6, r3
 800110a:	4213      	tst	r3, r2
 800110c:	d1ed      	bne.n	80010ea <HAL_RCC_OscConfig+0x3a6>
 800110e:	e663      	b.n	8000dd8 <HAL_RCC_OscConfig+0x94>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001110:	682b      	ldr	r3, [r5, #0]
 8001112:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001116:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001118:	f7ff f886 	bl	8000228 <HAL_GetTick>
 800111c:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800111e:	682b      	ldr	r3, [r5, #0]
 8001120:	05db      	lsls	r3, r3, #23
 8001122:	f53f aeb8 	bmi.w	8000e96 <HAL_RCC_OscConfig+0x152>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001126:	f7ff f87f 	bl	8000228 <HAL_GetTick>
 800112a:	1b80      	subs	r0, r0, r6
 800112c:	2864      	cmp	r0, #100	; 0x64
 800112e:	d9f6      	bls.n	800111e <HAL_RCC_OscConfig+0x3da>
            return HAL_TIMEOUT;
 8001130:	2003      	movs	r0, #3
}
 8001132:	b003      	add	sp, #12
 8001134:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(pwrclkchanged == SET)
 8001138:	f1b8 0f00 	cmp.w	r8, #0
 800113c:	f43f af12 	beq.w	8000f64 <HAL_RCC_OscConfig+0x220>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001140:	4a66      	ldr	r2, [pc, #408]	; (80012dc <HAL_RCC_OscConfig+0x598>)
 8001142:	69d3      	ldr	r3, [r2, #28]
 8001144:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001148:	61d3      	str	r3, [r2, #28]
 800114a:	e70b      	b.n	8000f64 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800114c:	4d63      	ldr	r5, [pc, #396]	; (80012dc <HAL_RCC_OscConfig+0x598>)
 800114e:	6a2b      	ldr	r3, [r5, #32]
 8001150:	f023 0301 	bic.w	r3, r3, #1
 8001154:	622b      	str	r3, [r5, #32]
 8001156:	6a2b      	ldr	r3, [r5, #32]
 8001158:	f023 0304 	bic.w	r3, r3, #4
 800115c:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800115e:	f7ff f863 	bl	8000228 <HAL_GetTick>
 8001162:	f04f 0902 	mov.w	r9, #2
 8001166:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001168:	2601      	movs	r6, #1
 800116a:	e013      	b.n	8001194 <HAL_RCC_OscConfig+0x450>
 800116c:	fa99 f3a9 	rbit	r3, r9
 8001170:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8001172:	fa99 f3a9 	rbit	r3, r9
 8001176:	fab3 f383 	clz	r3, r3
 800117a:	f003 031f 	and.w	r3, r3, #31
 800117e:	fa06 f303 	lsl.w	r3, r6, r3
 8001182:	4213      	tst	r3, r2
 8001184:	d0d8      	beq.n	8001138 <HAL_RCC_OscConfig+0x3f4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001186:	f7ff f84f 	bl	8000228 <HAL_GetTick>
 800118a:	f241 3388 	movw	r3, #5000	; 0x1388
 800118e:	1bc0      	subs	r0, r0, r7
 8001190:	4298      	cmp	r0, r3
 8001192:	d8cd      	bhi.n	8001130 <HAL_RCC_OscConfig+0x3ec>
 8001194:	fa99 f3a9 	rbit	r3, r9
 8001198:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800119c:	2b00      	cmp	r3, #0
 800119e:	d0e5      	beq.n	800116c <HAL_RCC_OscConfig+0x428>
 80011a0:	6a2a      	ldr	r2, [r5, #32]
 80011a2:	e7e6      	b.n	8001172 <HAL_RCC_OscConfig+0x42e>
 80011a4:	2501      	movs	r5, #1
 80011a6:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 80011aa:	fab3 f383 	clz	r3, r3
 80011ae:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80011b2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	f04f 0802 	mov.w	r8, #2
 80011bc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80011be:	f7ff f833 	bl	8000228 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011c2:	4e46      	ldr	r6, [pc, #280]	; (80012dc <HAL_RCC_OscConfig+0x598>)
        tickstart = HAL_GetTick();
 80011c4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011c6:	e004      	b.n	80011d2 <HAL_RCC_OscConfig+0x48e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011c8:	f7ff f82e 	bl	8000228 <HAL_GetTick>
 80011cc:	1bc0      	subs	r0, r0, r7
 80011ce:	2802      	cmp	r0, #2
 80011d0:	d8ae      	bhi.n	8001130 <HAL_RCC_OscConfig+0x3ec>
 80011d2:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011d6:	6832      	ldr	r2, [r6, #0]
 80011d8:	fa98 f3a8 	rbit	r3, r8
 80011dc:	fab3 f383 	clz	r3, r3
 80011e0:	f003 031f 	and.w	r3, r3, #31
 80011e4:	fa05 f303 	lsl.w	r3, r5, r3
 80011e8:	4213      	tst	r3, r2
 80011ea:	d1ed      	bne.n	80011c8 <HAL_RCC_OscConfig+0x484>
 80011ec:	6823      	ldr	r3, [r4, #0]
 80011ee:	e639      	b.n	8000e64 <HAL_RCC_OscConfig+0x120>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011f0:	4a3a      	ldr	r2, [pc, #232]	; (80012dc <HAL_RCC_OscConfig+0x598>)
 80011f2:	6813      	ldr	r3, [r2, #0]
 80011f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011f8:	6013      	str	r3, [r2, #0]
 80011fa:	e5cc      	b.n	8000d96 <HAL_RCC_OscConfig+0x52>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011fc:	4a37      	ldr	r2, [pc, #220]	; (80012dc <HAL_RCC_OscConfig+0x598>)
 80011fe:	6a13      	ldr	r3, [r2, #32]
 8001200:	f043 0301 	orr.w	r3, r3, #1
 8001204:	6213      	str	r3, [r2, #32]
 8001206:	e659      	b.n	8000ebc <HAL_RCC_OscConfig+0x178>
 8001208:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 800120c:	fab3 f383 	clz	r3, r3
 8001210:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001214:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	2200      	movs	r2, #0
 800121c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800121e:	f7ff f803 	bl	8000228 <HAL_GetTick>
 8001222:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 8001226:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001228:	2601      	movs	r6, #1
 800122a:	e005      	b.n	8001238 <HAL_RCC_OscConfig+0x4f4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800122c:	f7fe fffc 	bl	8000228 <HAL_GetTick>
 8001230:	1bc0      	subs	r0, r0, r7
 8001232:	2802      	cmp	r0, #2
 8001234:	f63f af7c 	bhi.w	8001130 <HAL_RCC_OscConfig+0x3ec>
 8001238:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800123c:	682a      	ldr	r2, [r5, #0]
 800123e:	fa98 f3a8 	rbit	r3, r8
 8001242:	fab3 f383 	clz	r3, r3
 8001246:	f003 031f 	and.w	r3, r3, #31
 800124a:	fa06 f303 	lsl.w	r3, r6, r3
 800124e:	4213      	tst	r3, r2
 8001250:	d1ec      	bne.n	800122c <HAL_RCC_OscConfig+0x4e8>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001252:	686a      	ldr	r2, [r5, #4]
 8001254:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001256:	6a21      	ldr	r1, [r4, #32]
 8001258:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800125c:	430b      	orrs	r3, r1
 800125e:	4313      	orrs	r3, r2
 8001260:	606b      	str	r3, [r5, #4]
 8001262:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001266:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 800126a:	fab3 f383 	clz	r3, r3
 800126e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001272:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 800127c:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 800127e:	f7fe ffd3 	bl	8000228 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001282:	4e16      	ldr	r6, [pc, #88]	; (80012dc <HAL_RCC_OscConfig+0x598>)
        tickstart = HAL_GetTick();
 8001284:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001286:	2501      	movs	r5, #1
 8001288:	e005      	b.n	8001296 <HAL_RCC_OscConfig+0x552>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800128a:	f7fe ffcd 	bl	8000228 <HAL_GetTick>
 800128e:	1bc0      	subs	r0, r0, r7
 8001290:	2802      	cmp	r0, #2
 8001292:	f63f af4d 	bhi.w	8001130 <HAL_RCC_OscConfig+0x3ec>
 8001296:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800129a:	6832      	ldr	r2, [r6, #0]
 800129c:	fa94 f3a4 	rbit	r3, r4
 80012a0:	fab3 f383 	clz	r3, r3
 80012a4:	f003 031f 	and.w	r3, r3, #31
 80012a8:	fa05 f303 	lsl.w	r3, r5, r3
 80012ac:	4213      	tst	r3, r2
 80012ae:	d0ec      	beq.n	800128a <HAL_RCC_OscConfig+0x546>
 80012b0:	e68a      	b.n	8000fc8 <HAL_RCC_OscConfig+0x284>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012b2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80012b6:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	e564      	b.n	8000d96 <HAL_RCC_OscConfig+0x52>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012cc:	f042 0204 	orr.w	r2, r2, #4
 80012d0:	621a      	str	r2, [r3, #32]
 80012d2:	6a1a      	ldr	r2, [r3, #32]
 80012d4:	f042 0201 	orr.w	r2, r2, #1
 80012d8:	621a      	str	r2, [r3, #32]
 80012da:	e5ef      	b.n	8000ebc <HAL_RCC_OscConfig+0x178>
 80012dc:	40021000 	.word	0x40021000

080012e0 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80012e0:	4a14      	ldr	r2, [pc, #80]	; (8001334 <HAL_RCC_GetSysClockFreq+0x54>)
 80012e2:	6853      	ldr	r3, [r2, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80012e4:	f003 010c 	and.w	r1, r3, #12
 80012e8:	2908      	cmp	r1, #8
 80012ea:	d121      	bne.n	8001330 <HAL_RCC_GetSysClockFreq+0x50>
 80012ec:	f44f 1170 	mov.w	r1, #3932160	; 0x3c0000
 80012f0:	fa91 f1a1 	rbit	r1, r1
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80012f4:	f403 1070 	and.w	r0, r3, #3932160	; 0x3c0000
 80012f8:	fab1 f181 	clz	r1, r1
 80012fc:	fa20 f101 	lsr.w	r1, r0, r1
 8001300:	480d      	ldr	r0, [pc, #52]	; (8001338 <HAL_RCC_GetSysClockFreq+0x58>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001302:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001304:	5c40      	ldrb	r0, [r0, r1]
 8001306:	210f      	movs	r1, #15
 8001308:	fa91 f1a1 	rbit	r1, r1
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800130c:	03db      	lsls	r3, r3, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800130e:	fab1 f181 	clz	r1, r1
 8001312:	f002 020f 	and.w	r2, r2, #15
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001316:	bf4c      	ite	mi
 8001318:	4b08      	ldrmi	r3, [pc, #32]	; (800133c <HAL_RCC_GetSysClockFreq+0x5c>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 800131a:	4b09      	ldrpl	r3, [pc, #36]	; (8001340 <HAL_RCC_GetSysClockFreq+0x60>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800131c:	fa22 f201 	lsr.w	r2, r2, r1
 8001320:	4908      	ldr	r1, [pc, #32]	; (8001344 <HAL_RCC_GetSysClockFreq+0x64>)
 8001322:	5c8a      	ldrb	r2, [r1, r2]
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001324:	bf48      	it	mi
 8001326:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 800132a:	fb03 f000 	mul.w	r0, r3, r0
 800132e:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8001330:	4802      	ldr	r0, [pc, #8]	; (800133c <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001332:	4770      	bx	lr
 8001334:	40021000 	.word	0x40021000
 8001338:	08002d30 	.word	0x08002d30
 800133c:	007a1200 	.word	0x007a1200
 8001340:	003d0900 	.word	0x003d0900
 8001344:	08002d40 	.word	0x08002d40

08001348 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001348:	4a5f      	ldr	r2, [pc, #380]	; (80014c8 <HAL_RCC_ClockConfig+0x180>)
 800134a:	6813      	ldr	r3, [r2, #0]
 800134c:	f003 0307 	and.w	r3, r3, #7
 8001350:	428b      	cmp	r3, r1
 8001352:	d20b      	bcs.n	800136c <HAL_RCC_ClockConfig+0x24>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001354:	6813      	ldr	r3, [r2, #0]
 8001356:	f023 0307 	bic.w	r3, r3, #7
 800135a:	430b      	orrs	r3, r1
 800135c:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800135e:	6813      	ldr	r3, [r2, #0]
 8001360:	f003 0307 	and.w	r3, r3, #7
 8001364:	4299      	cmp	r1, r3
 8001366:	d001      	beq.n	800136c <HAL_RCC_ClockConfig+0x24>
      return HAL_ERROR;
 8001368:	2001      	movs	r0, #1
}
 800136a:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800136c:	6803      	ldr	r3, [r0, #0]
{
 800136e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001372:	079c      	lsls	r4, r3, #30
 8001374:	d506      	bpl.n	8001384 <HAL_RCC_ClockConfig+0x3c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001376:	4c55      	ldr	r4, [pc, #340]	; (80014cc <HAL_RCC_ClockConfig+0x184>)
 8001378:	6885      	ldr	r5, [r0, #8]
 800137a:	6862      	ldr	r2, [r4, #4]
 800137c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001380:	432a      	orrs	r2, r5
 8001382:	6062      	str	r2, [r4, #4]
 8001384:	460c      	mov	r4, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001386:	07d9      	lsls	r1, r3, #31
 8001388:	4606      	mov	r6, r0
 800138a:	d531      	bpl.n	80013f0 <HAL_RCC_ClockConfig+0xa8>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800138c:	6842      	ldr	r2, [r0, #4]
 800138e:	2a01      	cmp	r2, #1
 8001390:	f000 8087 	beq.w	80014a2 <HAL_RCC_ClockConfig+0x15a>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001394:	2a02      	cmp	r2, #2
 8001396:	bf0c      	ite	eq
 8001398:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 800139c:	2302      	movne	r3, #2
 800139e:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013a2:	494a      	ldr	r1, [pc, #296]	; (80014cc <HAL_RCC_ClockConfig+0x184>)
 80013a4:	6808      	ldr	r0, [r1, #0]
 80013a6:	fa93 f3a3 	rbit	r3, r3
 80013aa:	fab3 f383 	clz	r3, r3
 80013ae:	f003 031f 	and.w	r3, r3, #31
 80013b2:	2101      	movs	r1, #1
 80013b4:	fa01 f303 	lsl.w	r3, r1, r3
 80013b8:	4203      	tst	r3, r0
 80013ba:	d029      	beq.n	8001410 <HAL_RCC_ClockConfig+0xc8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013bc:	4d43      	ldr	r5, [pc, #268]	; (80014cc <HAL_RCC_ClockConfig+0x184>)
 80013be:	686b      	ldr	r3, [r5, #4]
 80013c0:	f023 0303 	bic.w	r3, r3, #3
 80013c4:	4313      	orrs	r3, r2
 80013c6:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80013c8:	f7fe ff2e 	bl	8000228 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013cc:	6873      	ldr	r3, [r6, #4]
 80013ce:	2b01      	cmp	r3, #1
    tickstart = HAL_GetTick();
 80013d0:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013d2:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013d6:	d023      	beq.n	8001420 <HAL_RCC_ClockConfig+0xd8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d105      	bne.n	80013e8 <HAL_RCC_ClockConfig+0xa0>
 80013dc:	e058      	b.n	8001490 <HAL_RCC_ClockConfig+0x148>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013de:	f7fe ff23 	bl	8000228 <HAL_GetTick>
 80013e2:	1bc0      	subs	r0, r0, r7
 80013e4:	4540      	cmp	r0, r8
 80013e6:	d859      	bhi.n	800149c <HAL_RCC_ClockConfig+0x154>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80013e8:	686b      	ldr	r3, [r5, #4]
 80013ea:	f013 0f0c 	tst.w	r3, #12
 80013ee:	d1f6      	bne.n	80013de <HAL_RCC_ClockConfig+0x96>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80013f0:	4a35      	ldr	r2, [pc, #212]	; (80014c8 <HAL_RCC_ClockConfig+0x180>)
 80013f2:	6813      	ldr	r3, [r2, #0]
 80013f4:	f003 0307 	and.w	r3, r3, #7
 80013f8:	429c      	cmp	r4, r3
 80013fa:	d217      	bcs.n	800142c <HAL_RCC_ClockConfig+0xe4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013fc:	6813      	ldr	r3, [r2, #0]
 80013fe:	f023 0307 	bic.w	r3, r3, #7
 8001402:	4323      	orrs	r3, r4
 8001404:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001406:	6813      	ldr	r3, [r2, #0]
 8001408:	f003 0307 	and.w	r3, r3, #7
 800140c:	429c      	cmp	r4, r3
 800140e:	d00d      	beq.n	800142c <HAL_RCC_ClockConfig+0xe4>
      return HAL_ERROR;
 8001410:	2001      	movs	r0, #1
 8001412:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001416:	f7fe ff07 	bl	8000228 <HAL_GetTick>
 800141a:	1bc0      	subs	r0, r0, r7
 800141c:	4540      	cmp	r0, r8
 800141e:	d83d      	bhi.n	800149c <HAL_RCC_ClockConfig+0x154>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001420:	686b      	ldr	r3, [r5, #4]
 8001422:	f003 030c 	and.w	r3, r3, #12
 8001426:	2b04      	cmp	r3, #4
 8001428:	d1f5      	bne.n	8001416 <HAL_RCC_ClockConfig+0xce>
 800142a:	e7e1      	b.n	80013f0 <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800142c:	6833      	ldr	r3, [r6, #0]
 800142e:	075a      	lsls	r2, r3, #29
 8001430:	d506      	bpl.n	8001440 <HAL_RCC_ClockConfig+0xf8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001432:	4926      	ldr	r1, [pc, #152]	; (80014cc <HAL_RCC_ClockConfig+0x184>)
 8001434:	68f0      	ldr	r0, [r6, #12]
 8001436:	684a      	ldr	r2, [r1, #4]
 8001438:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800143c:	4302      	orrs	r2, r0
 800143e:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001440:	071b      	lsls	r3, r3, #28
 8001442:	d507      	bpl.n	8001454 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001444:	4a21      	ldr	r2, [pc, #132]	; (80014cc <HAL_RCC_ClockConfig+0x184>)
 8001446:	6931      	ldr	r1, [r6, #16]
 8001448:	6853      	ldr	r3, [r2, #4]
 800144a:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800144e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001452:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001454:	f7ff ff44 	bl	80012e0 <HAL_RCC_GetSysClockFreq>
 8001458:	4b1c      	ldr	r3, [pc, #112]	; (80014cc <HAL_RCC_ClockConfig+0x184>)
 800145a:	4601      	mov	r1, r0
 800145c:	22f0      	movs	r2, #240	; 0xf0
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	fa92 f2a2 	rbit	r2, r2
 8001464:	fab2 f282 	clz	r2, r2
 8001468:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800146c:	40d3      	lsrs	r3, r2
 800146e:	4818      	ldr	r0, [pc, #96]	; (80014d0 <HAL_RCC_ClockConfig+0x188>)
 8001470:	4a18      	ldr	r2, [pc, #96]	; (80014d4 <HAL_RCC_ClockConfig+0x18c>)
 8001472:	5cc3      	ldrb	r3, [r0, r3]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001474:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001476:	fa21 f303 	lsr.w	r3, r1, r3
 800147a:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800147c:	f7fe fea4 	bl	80001c8 <HAL_InitTick>
  return HAL_OK;
 8001480:	2000      	movs	r0, #0
}
 8001482:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001486:	f7fe fecf 	bl	8000228 <HAL_GetTick>
 800148a:	1bc0      	subs	r0, r0, r7
 800148c:	4540      	cmp	r0, r8
 800148e:	d805      	bhi.n	800149c <HAL_RCC_ClockConfig+0x154>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001490:	686b      	ldr	r3, [r5, #4]
 8001492:	f003 030c 	and.w	r3, r3, #12
 8001496:	2b08      	cmp	r3, #8
 8001498:	d1f5      	bne.n	8001486 <HAL_RCC_ClockConfig+0x13e>
 800149a:	e7a9      	b.n	80013f0 <HAL_RCC_ClockConfig+0xa8>
          return HAL_TIMEOUT;
 800149c:	2003      	movs	r0, #3
 800149e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80014a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014a6:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014aa:	4908      	ldr	r1, [pc, #32]	; (80014cc <HAL_RCC_ClockConfig+0x184>)
 80014ac:	6809      	ldr	r1, [r1, #0]
 80014ae:	fa93 f3a3 	rbit	r3, r3
 80014b2:	fab3 f383 	clz	r3, r3
 80014b6:	f003 031f 	and.w	r3, r3, #31
 80014ba:	fa02 f303 	lsl.w	r3, r2, r3
 80014be:	420b      	tst	r3, r1
 80014c0:	f47f af7c 	bne.w	80013bc <HAL_RCC_ClockConfig+0x74>
 80014c4:	e7a4      	b.n	8001410 <HAL_RCC_ClockConfig+0xc8>
 80014c6:	bf00      	nop
 80014c8:	40022000 	.word	0x40022000
 80014cc:	40021000 	.word	0x40021000
 80014d0:	08002d54 	.word	0x08002d54
 80014d4:	20000000 	.word	0x20000000

080014d8 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80014d8:	4b01      	ldr	r3, [pc, #4]	; (80014e0 <HAL_RCC_GetHCLKFreq+0x8>)
}
 80014da:	6818      	ldr	r0, [r3, #0]
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	20000000 	.word	0x20000000

080014e4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80014e4:	4b08      	ldr	r3, [pc, #32]	; (8001508 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014e6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	fa92 f2a2 	rbit	r2, r2
 80014f0:	fab2 f282 	clz	r2, r2
 80014f4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80014f8:	40d3      	lsrs	r3, r2
 80014fa:	4904      	ldr	r1, [pc, #16]	; (800150c <HAL_RCC_GetPCLK1Freq+0x28>)
  return SystemCoreClock;
 80014fc:	4a04      	ldr	r2, [pc, #16]	; (8001510 <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80014fe:	5ccb      	ldrb	r3, [r1, r3]
 8001500:	6810      	ldr	r0, [r2, #0]
}    
 8001502:	40d8      	lsrs	r0, r3
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	40021000 	.word	0x40021000
 800150c:	08002d64 	.word	0x08002d64
 8001510:	20000000 	.word	0x20000000

08001514 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001514:	4b08      	ldr	r3, [pc, #32]	; (8001538 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001516:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	fa92 f2a2 	rbit	r2, r2
 8001520:	fab2 f282 	clz	r2, r2
 8001524:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001528:	40d3      	lsrs	r3, r2
 800152a:	4904      	ldr	r1, [pc, #16]	; (800153c <HAL_RCC_GetPCLK2Freq+0x28>)
  return SystemCoreClock;
 800152c:	4a04      	ldr	r2, [pc, #16]	; (8001540 <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800152e:	5ccb      	ldrb	r3, [r1, r3]
 8001530:	6810      	ldr	r0, [r2, #0]
} 
 8001532:	40d8      	lsrs	r0, r3
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	40021000 	.word	0x40021000
 800153c:	08002d64 	.word	0x08002d64
 8001540:	20000000 	.word	0x20000000

08001544 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001544:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001548:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800154a:	6800      	ldr	r0, [r0, #0]
 800154c:	03c5      	lsls	r5, r0, #15
{
 800154e:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001550:	d538      	bpl.n	80015c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001552:	4b5a      	ldr	r3, [pc, #360]	; (80016bc <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8001554:	69da      	ldr	r2, [r3, #28]
 8001556:	00d1      	lsls	r1, r2, #3
 8001558:	d567      	bpl.n	800162a <HAL_RCCEx_PeriphCLKConfig+0xe6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800155a:	4d59      	ldr	r5, [pc, #356]	; (80016c0 <HAL_RCCEx_PeriphCLKConfig+0x17c>)
 800155c:	682b      	ldr	r3, [r5, #0]
 800155e:	05da      	lsls	r2, r3, #23
    FlagStatus       pwrclkchanged = RESET;
 8001560:	f04f 0600 	mov.w	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001564:	d570      	bpl.n	8001648 <HAL_RCCEx_PeriphCLKConfig+0x104>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001566:	4d55      	ldr	r5, [pc, #340]	; (80016bc <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8001568:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800156a:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800156e:	d01f      	beq.n	80015b0 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8001570:	6861      	ldr	r1, [r4, #4]
 8001572:	f401 7240 	and.w	r2, r1, #768	; 0x300
 8001576:	4293      	cmp	r3, r2
 8001578:	d01b      	beq.n	80015b2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800157a:	6a29      	ldr	r1, [r5, #32]
 800157c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001580:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8001584:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001588:	4f4e      	ldr	r7, [pc, #312]	; (80016c4 <HAL_RCCEx_PeriphCLKConfig+0x180>)
 800158a:	fab2 f282 	clz	r2, r2
 800158e:	443a      	add	r2, r7
 8001590:	0092      	lsls	r2, r2, #2
 8001592:	f04f 0e01 	mov.w	lr, #1
 8001596:	f8c2 e000 	str.w	lr, [r2]
 800159a:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 800159e:	fab3 f383 	clz	r3, r3
 80015a2:	443b      	add	r3, r7
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	2200      	movs	r2, #0
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80015a8:	07cf      	lsls	r7, r1, #31
      __HAL_RCC_BACKUPRESET_RELEASE();
 80015aa:	601a      	str	r2, [r3, #0]
      RCC->BDCR = temp_reg;
 80015ac:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80015ae:	d461      	bmi.n	8001674 <HAL_RCCEx_PeriphCLKConfig+0x130>
 80015b0:	6861      	ldr	r1, [r4, #4]
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80015b2:	4a42      	ldr	r2, [pc, #264]	; (80016bc <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80015b4:	6a13      	ldr	r3, [r2, #32]
 80015b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80015ba:	430b      	orrs	r3, r1
 80015bc:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80015be:	2e00      	cmp	r6, #0
 80015c0:	d153      	bne.n	800166a <HAL_RCCEx_PeriphCLKConfig+0x126>
 80015c2:	6820      	ldr	r0, [r4, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80015c4:	07c5      	lsls	r5, r0, #31
 80015c6:	d506      	bpl.n	80015d6 <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80015c8:	4a3c      	ldr	r2, [pc, #240]	; (80016bc <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80015ca:	68a1      	ldr	r1, [r4, #8]
 80015cc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80015ce:	f023 0303 	bic.w	r3, r3, #3
 80015d2:	430b      	orrs	r3, r1
 80015d4:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80015d6:	0681      	lsls	r1, r0, #26
 80015d8:	d506      	bpl.n	80015e8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80015da:	4a38      	ldr	r2, [pc, #224]	; (80016bc <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80015dc:	68e1      	ldr	r1, [r4, #12]
 80015de:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80015e0:	f023 0310 	bic.w	r3, r3, #16
 80015e4:	430b      	orrs	r3, r1
 80015e6:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80015e8:	0602      	lsls	r2, r0, #24
 80015ea:	d506      	bpl.n	80015fa <HAL_RCCEx_PeriphCLKConfig+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80015ec:	4a33      	ldr	r2, [pc, #204]	; (80016bc <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80015ee:	6921      	ldr	r1, [r4, #16]
 80015f0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80015f2:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 80015f6:	430b      	orrs	r3, r1
 80015f8:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80015fa:	04c3      	lsls	r3, r0, #19
 80015fc:	d40d      	bmi.n	800161a <HAL_RCCEx_PeriphCLKConfig+0xd6>
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80015fe:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
 8001602:	d007      	beq.n	8001614 <HAL_RCCEx_PeriphCLKConfig+0xd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8001604:	4a2d      	ldr	r2, [pc, #180]	; (80016bc <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8001606:	69a1      	ldr	r1, [r4, #24]
 8001608:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800160a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800160e:	430b      	orrs	r3, r1
 8001610:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8001612:	2000      	movs	r0, #0
}
 8001614:	b003      	add	sp, #12
 8001616:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800161a:	4a28      	ldr	r2, [pc, #160]	; (80016bc <HAL_RCCEx_PeriphCLKConfig+0x178>)
 800161c:	6961      	ldr	r1, [r4, #20]
 800161e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001620:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001624:	430b      	orrs	r3, r1
 8001626:	6313      	str	r3, [r2, #48]	; 0x30
 8001628:	e7e9      	b.n	80015fe <HAL_RCCEx_PeriphCLKConfig+0xba>
      __HAL_RCC_PWR_CLK_ENABLE();
 800162a:	69da      	ldr	r2, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800162c:	4d24      	ldr	r5, [pc, #144]	; (80016c0 <HAL_RCCEx_PeriphCLKConfig+0x17c>)
      __HAL_RCC_PWR_CLK_ENABLE();
 800162e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001632:	61da      	str	r2, [r3, #28]
 8001634:	69db      	ldr	r3, [r3, #28]
 8001636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800163a:	9301      	str	r3, [sp, #4]
 800163c:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800163e:	682b      	ldr	r3, [r5, #0]
 8001640:	05da      	lsls	r2, r3, #23
      pwrclkchanged = SET;
 8001642:	f04f 0601 	mov.w	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001646:	d48e      	bmi.n	8001566 <HAL_RCCEx_PeriphCLKConfig+0x22>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001648:	682b      	ldr	r3, [r5, #0]
 800164a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800164e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001650:	f7fe fdea 	bl	8000228 <HAL_GetTick>
 8001654:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001656:	682b      	ldr	r3, [r5, #0]
 8001658:	05db      	lsls	r3, r3, #23
 800165a:	d484      	bmi.n	8001566 <HAL_RCCEx_PeriphCLKConfig+0x22>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800165c:	f7fe fde4 	bl	8000228 <HAL_GetTick>
 8001660:	1bc0      	subs	r0, r0, r7
 8001662:	2864      	cmp	r0, #100	; 0x64
 8001664:	d9f7      	bls.n	8001656 <HAL_RCCEx_PeriphCLKConfig+0x112>
          return HAL_TIMEOUT;
 8001666:	2003      	movs	r0, #3
 8001668:	e7d4      	b.n	8001614 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      __HAL_RCC_PWR_CLK_DISABLE();
 800166a:	69d3      	ldr	r3, [r2, #28]
 800166c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001670:	61d3      	str	r3, [r2, #28]
 8001672:	e7a6      	b.n	80015c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001674:	4677      	mov	r7, lr
        tickstart = HAL_GetTick();
 8001676:	f7fe fdd7 	bl	8000228 <HAL_GetTick>
 800167a:	f04f 0902 	mov.w	r9, #2
 800167e:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001680:	e014      	b.n	80016ac <HAL_RCCEx_PeriphCLKConfig+0x168>
 8001682:	fa99 f3a9 	rbit	r3, r9
 8001686:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8001688:	fa99 f3a9 	rbit	r3, r9
 800168c:	fab3 f383 	clz	r3, r3
 8001690:	f003 031f 	and.w	r3, r3, #31
 8001694:	fa07 f303 	lsl.w	r3, r7, r3
 8001698:	4213      	tst	r3, r2
 800169a:	d189      	bne.n	80015b0 <HAL_RCCEx_PeriphCLKConfig+0x6c>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800169c:	f7fe fdc4 	bl	8000228 <HAL_GetTick>
 80016a0:	f241 3388 	movw	r3, #5000	; 0x1388
 80016a4:	eba0 0008 	sub.w	r0, r0, r8
 80016a8:	4298      	cmp	r0, r3
 80016aa:	d8dc      	bhi.n	8001666 <HAL_RCCEx_PeriphCLKConfig+0x122>
 80016ac:	fa99 f3a9 	rbit	r3, r9
 80016b0:	fa99 f3a9 	rbit	r3, r9
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d0e4      	beq.n	8001682 <HAL_RCCEx_PeriphCLKConfig+0x13e>
 80016b8:	6a2a      	ldr	r2, [r5, #32]
 80016ba:	e7e5      	b.n	8001688 <HAL_RCCEx_PeriphCLKConfig+0x144>
 80016bc:	40021000 	.word	0x40021000
 80016c0:	40007000 	.word	0x40007000
 80016c4:	10908100 	.word	0x10908100

080016c8 <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
  
  /* Process Locked */
  __HAL_LOCK(htim);
 80016c8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d040      	beq.n	8001752 <HAL_TIM_ConfigClockSource+0x8a>
  
  htim->State = HAL_TIM_STATE_BUSY;
 80016d0:	2202      	movs	r2, #2
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80016d2:	6803      	ldr	r3, [r0, #0]
{
 80016d4:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 80016d6:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80016da:	689d      	ldr	r5, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 80016dc:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80016de:	4a5d      	ldr	r2, [pc, #372]	; (8001854 <HAL_TIM_ConfigClockSource+0x18c>)
  switch (sClockSourceConfig->ClockSource)
 80016e0:	2c40      	cmp	r4, #64	; 0x40
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80016e2:	ea02 0205 	and.w	r2, r2, r5
  __HAL_LOCK(htim);
 80016e6:	f04f 0501 	mov.w	r5, #1
 80016ea:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  htim->Instance->SMCR = tmpsmcr;
 80016ee:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 80016f0:	d079      	beq.n	80017e6 <HAL_TIM_ConfigClockSource+0x11e>
 80016f2:	d918      	bls.n	8001726 <HAL_TIM_ConfigClockSource+0x5e>
 80016f4:	2c70      	cmp	r4, #112	; 0x70
 80016f6:	d062      	beq.n	80017be <HAL_TIM_ConfigClockSource+0xf6>
 80016f8:	d92d      	bls.n	8001756 <HAL_TIM_ConfigClockSource+0x8e>
 80016fa:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 80016fe:	d057      	beq.n	80017b0 <HAL_TIM_ConfigClockSource+0xe8>
 8001700:	f5b4 5f00 	cmp.w	r4, #8192	; 0x2000
 8001704:	d11c      	bne.n	8001740 <HAL_TIM_ConfigClockSource+0x78>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001706:	688a      	ldr	r2, [r1, #8]
 8001708:	684d      	ldr	r5, [r1, #4]
 800170a:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 800170c:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800170e:	432a      	orrs	r2, r5
 8001710:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001714:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001718:	430a      	orrs	r2, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800171a:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800171c:	689a      	ldr	r2, [r3, #8]
 800171e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001722:	609a      	str	r2, [r3, #8]
    break;
 8001724:	e00c      	b.n	8001740 <HAL_TIM_ConfigClockSource+0x78>
  switch (sClockSourceConfig->ClockSource)
 8001726:	2c10      	cmp	r4, #16
 8001728:	d032      	beq.n	8001790 <HAL_TIM_ConfigClockSource+0xc8>
 800172a:	d938      	bls.n	800179e <HAL_TIM_ConfigClockSource+0xd6>
 800172c:	2c20      	cmp	r4, #32
 800172e:	d072      	beq.n	8001816 <HAL_TIM_ConfigClockSource+0x14e>
 8001730:	2c30      	cmp	r4, #48	; 0x30
 8001732:	d105      	bne.n	8001740 <HAL_TIM_ConfigClockSource+0x78>
   tmpsmcr = TIMx->SMCR;
 8001734:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001736:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800173a:	f042 0237 	orr.w	r2, r2, #55	; 0x37
   TIMx->SMCR = tmpsmcr;
 800173e:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(htim);
 8001740:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8001742:	2201      	movs	r2, #1
 8001744:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001748:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 800174c:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 800174e:	4618      	mov	r0, r3
}
 8001750:	4770      	bx	lr
  __HAL_LOCK(htim);
 8001752:	2002      	movs	r0, #2
 8001754:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8001756:	2c50      	cmp	r4, #80	; 0x50
 8001758:	d064      	beq.n	8001824 <HAL_TIM_ConfigClockSource+0x15c>
 800175a:	2c60      	cmp	r4, #96	; 0x60
 800175c:	d1f0      	bne.n	8001740 <HAL_TIM_ConfigClockSource+0x78>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800175e:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8001760:	684d      	ldr	r5, [r1, #4]
 8001762:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001764:	f024 0410 	bic.w	r4, r4, #16
 8001768:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800176a:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800176c:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800176e:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001772:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001776:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800177a:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800177e:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8001780:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001782:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001784:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001788:	f042 0267 	orr.w	r2, r2, #103	; 0x67
   TIMx->SMCR = tmpsmcr;
 800178c:	609a      	str	r2, [r3, #8]
 800178e:	e7d7      	b.n	8001740 <HAL_TIM_ConfigClockSource+0x78>
   tmpsmcr = TIMx->SMCR;
 8001790:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001792:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001796:	f042 0217 	orr.w	r2, r2, #23
   TIMx->SMCR = tmpsmcr;
 800179a:	609a      	str	r2, [r3, #8]
 800179c:	e7d0      	b.n	8001740 <HAL_TIM_ConfigClockSource+0x78>
  switch (sClockSourceConfig->ClockSource)
 800179e:	2c00      	cmp	r4, #0
 80017a0:	d1ce      	bne.n	8001740 <HAL_TIM_ConfigClockSource+0x78>
   tmpsmcr = TIMx->SMCR;
 80017a2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80017a4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80017a8:	f042 0207 	orr.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 80017ac:	609a      	str	r2, [r3, #8]
 80017ae:	e7c7      	b.n	8001740 <HAL_TIM_ConfigClockSource+0x78>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80017b0:	689a      	ldr	r2, [r3, #8]
 80017b2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80017b6:	f022 0207 	bic.w	r2, r2, #7
 80017ba:	609a      	str	r2, [r3, #8]
    break;
 80017bc:	e7c0      	b.n	8001740 <HAL_TIM_ConfigClockSource+0x78>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80017be:	688a      	ldr	r2, [r1, #8]
 80017c0:	684d      	ldr	r5, [r1, #4]
 80017c2:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 80017c4:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80017c6:	432a      	orrs	r2, r5
 80017c8:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80017cc:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80017d0:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 80017d2:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 80017d4:	689a      	ldr	r2, [r3, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80017d6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80017da:	f022 0277 	bic.w	r2, r2, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80017de:	f042 0277 	orr.w	r2, r2, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80017e2:	609a      	str	r2, [r3, #8]
    break;
 80017e4:	e7ac      	b.n	8001740 <HAL_TIM_ConfigClockSource+0x78>
  tmpccer = TIMx->CCER;
 80017e6:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80017e8:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80017ea:	684c      	ldr	r4, [r1, #4]
 80017ec:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80017ee:	f026 0601 	bic.w	r6, r6, #1
 80017f2:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80017f4:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80017f6:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80017fa:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80017fe:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001802:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8001804:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001806:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001808:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800180a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800180e:	f042 0247 	orr.w	r2, r2, #71	; 0x47
   TIMx->SMCR = tmpsmcr;
 8001812:	609a      	str	r2, [r3, #8]
 8001814:	e794      	b.n	8001740 <HAL_TIM_ConfigClockSource+0x78>
   tmpsmcr = TIMx->SMCR;
 8001816:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001818:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800181c:	f042 0227 	orr.w	r2, r2, #39	; 0x27
   TIMx->SMCR = tmpsmcr;
 8001820:	609a      	str	r2, [r3, #8]
 8001822:	e78d      	b.n	8001740 <HAL_TIM_ConfigClockSource+0x78>
  tmpccer = TIMx->CCER;
 8001824:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001826:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8001828:	684c      	ldr	r4, [r1, #4]
 800182a:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800182c:	f026 0601 	bic.w	r6, r6, #1
 8001830:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8001832:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001834:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001838:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800183c:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001840:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8001842:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001844:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001846:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001848:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800184c:	f042 0257 	orr.w	r2, r2, #87	; 0x57
   TIMx->SMCR = tmpsmcr;
 8001850:	609a      	str	r2, [r3, #8]
 8001852:	e775      	b.n	8001740 <HAL_TIM_ConfigClockSource+0x78>
 8001854:	fffe0088 	.word	0xfffe0088

08001858 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001858:	4a2d      	ldr	r2, [pc, #180]	; (8001910 <TIM_Base_SetConfig+0xb8>)
  tmpcr1 = TIMx->CR1;
 800185a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800185c:	4290      	cmp	r0, r2
{
 800185e:	b4f0      	push	{r4, r5, r6, r7}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001860:	d04e      	beq.n	8001900 <TIM_Base_SetConfig+0xa8>
 8001862:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001866:	d02f      	beq.n	80018c8 <TIM_Base_SetConfig+0x70>
 8001868:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800186c:	4290      	cmp	r0, r2
 800186e:	d02b      	beq.n	80018c8 <TIM_Base_SetConfig+0x70>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001870:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
 8001874:	4290      	cmp	r0, r2
 8001876:	d014      	beq.n	80018a2 <TIM_Base_SetConfig+0x4a>
 8001878:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800187c:	4290      	cmp	r0, r2
 800187e:	d010      	beq.n	80018a2 <TIM_Base_SetConfig+0x4a>
 8001880:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001884:	4290      	cmp	r0, r2
 8001886:	d00c      	beq.n	80018a2 <TIM_Base_SetConfig+0x4a>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001888:	694d      	ldr	r5, [r1, #20]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800188a:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800188c:	680a      	ldr	r2, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800188e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001892:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8001894:	6003      	str	r3, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8001896:	2301      	movs	r3, #1
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001898:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800189a:	6282      	str	r2, [r0, #40]	; 0x28
}
 800189c:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->EGR = TIM_EGR_UG;
 800189e:	6143      	str	r3, [r0, #20]
}
 80018a0:	4770      	bx	lr
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018a2:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80018a4:	694a      	ldr	r2, [r1, #20]
    tmpcr1 &= ~TIM_CR1_CKD;
 80018a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018aa:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80018ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80018b0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80018b2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80018b4:	688b      	ldr	r3, [r1, #8]
 80018b6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80018b8:	680b      	ldr	r3, [r1, #0]
 80018ba:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80018bc:	690b      	ldr	r3, [r1, #16]
 80018be:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80018c0:	2301      	movs	r3, #1
 80018c2:	6143      	str	r3, [r0, #20]
}
 80018c4:	bcf0      	pop	{r4, r5, r6, r7}
 80018c6:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80018c8:	684e      	ldr	r6, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018ca:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80018cc:	694a      	ldr	r2, [r1, #20]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80018ce:	688f      	ldr	r7, [r1, #8]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80018d0:	680d      	ldr	r5, [r1, #0]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80018d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80018d6:	4333      	orrs	r3, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 80018d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018dc:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80018de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80018e2:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80018e4:	6003      	str	r3, [r0, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80018e6:	4b0b      	ldr	r3, [pc, #44]	; (8001914 <TIM_Base_SetConfig+0xbc>)
  TIMx->ARR = (uint32_t)Structure->Period ;
 80018e8:	62c7      	str	r7, [r0, #44]	; 0x2c
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80018ea:	4298      	cmp	r0, r3
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80018ec:	6285      	str	r5, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80018ee:	d0e5      	beq.n	80018bc <TIM_Base_SetConfig+0x64>
 80018f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80018f4:	4298      	cmp	r0, r3
 80018f6:	d0e1      	beq.n	80018bc <TIM_Base_SetConfig+0x64>
  TIMx->EGR = TIM_EGR_UG;
 80018f8:	2301      	movs	r3, #1
 80018fa:	6143      	str	r3, [r0, #20]
}
 80018fc:	bcf0      	pop	{r4, r5, r6, r7}
 80018fe:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8001900:	684d      	ldr	r5, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001902:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001904:	694a      	ldr	r2, [r1, #20]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800190a:	432b      	orrs	r3, r5
 800190c:	e7cb      	b.n	80018a6 <TIM_Base_SetConfig+0x4e>
 800190e:	bf00      	nop
 8001910:	40012c00 	.word	0x40012c00
 8001914:	40014400 	.word	0x40014400

08001918 <HAL_TIM_Base_Init>:
  if(htim == NULL)
 8001918:	b1b8      	cbz	r0, 800194a <HAL_TIM_Base_Init+0x32>
  if(htim->State == HAL_TIM_STATE_RESET)
 800191a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{ 
 800191e:	b510      	push	{r4, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 8001920:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001924:	4604      	mov	r4, r0
 8001926:	b15b      	cbz	r3, 8001940 <HAL_TIM_Base_Init+0x28>
  htim->State= HAL_TIM_STATE_BUSY;
 8001928:	2302      	movs	r3, #2
 800192a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800192e:	6820      	ldr	r0, [r4, #0]
 8001930:	1d21      	adds	r1, r4, #4
 8001932:	f7ff ff91 	bl	8001858 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001936:	2301      	movs	r3, #1
 8001938:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800193c:	2000      	movs	r0, #0
 800193e:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8001940:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001944:	f000 fd7e 	bl	8002444 <HAL_TIM_Base_MspInit>
 8001948:	e7ee      	b.n	8001928 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 800194a:	2001      	movs	r0, #1
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop

08001950 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8001950:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001954:	2b01      	cmp	r3, #1
 8001956:	d016      	beq.n	8001986 <HAL_TIMEx_MasterConfigSynchronization+0x36>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001958:	6802      	ldr	r2, [r0, #0]
{
 800195a:	b470      	push	{r4, r5, r6}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800195c:	4d0e      	ldr	r5, [pc, #56]	; (8001998 <HAL_TIMEx_MasterConfigSynchronization+0x48>)
  tmpcr2 = htim->Instance->CR2;
 800195e:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8001960:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001962:	42aa      	cmp	r2, r5
 8001964:	d012      	beq.n	800198c <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001966:	680e      	ldr	r6, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001968:	688d      	ldr	r5, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 800196a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 800196e:	f024 0180 	bic.w	r1, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001972:	4333      	orrs	r3, r6
  htim->Instance->CR2 = tmpcr2;
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 8001974:	2400      	movs	r4, #0
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001976:	4329      	orrs	r1, r5
  htim->Instance->CR2 = tmpcr2;
 8001978:	6053      	str	r3, [r2, #4]
  htim->Instance->SMCR = tmpsmcr;
 800197a:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 800197c:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  
  return HAL_OK;
} 
 8001980:	4620      	mov	r0, r4
 8001982:	bc70      	pop	{r4, r5, r6}
 8001984:	4770      	bx	lr
  __HAL_LOCK(htim);
 8001986:	2302      	movs	r3, #2
} 
 8001988:	4618      	mov	r0, r3
 800198a:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800198c:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800198e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001992:	432b      	orrs	r3, r5
 8001994:	e7e7      	b.n	8001966 <HAL_TIMEx_MasterConfigSynchronization+0x16>
 8001996:	bf00      	nop
 8001998:	40012c00 	.word	0x40012c00

0800199c <HAL_UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800199c:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 80019a0:	2b20      	cmp	r3, #32
 80019a2:	d001      	beq.n	80019a8 <HAL_UART_Receive_IT+0xc>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80019a4:	2002      	movs	r0, #2
  }
}
 80019a6:	4770      	bx	lr
    if((pData == NULL ) || (Size == 0U))
 80019a8:	b349      	cbz	r1, 80019fe <HAL_UART_Receive_IT+0x62>
 80019aa:	b342      	cbz	r2, 80019fe <HAL_UART_Receive_IT+0x62>
    __HAL_LOCK(huart);
 80019ac:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d0f7      	beq.n	80019a4 <HAL_UART_Receive_IT+0x8>
    UART_MASK_COMPUTATION(huart);
 80019b4:	6883      	ldr	r3, [r0, #8]
    huart->pRxBuffPtr = pData;
 80019b6:	6541      	str	r1, [r0, #84]	; 0x54
    UART_MASK_COMPUTATION(huart);
 80019b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    __HAL_LOCK(huart);
 80019bc:	f04f 0101 	mov.w	r1, #1
    huart->RxXferSize = Size;
 80019c0:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
    huart->RxXferCount = Size;
 80019c4:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    __HAL_LOCK(huart);
 80019c8:	f880 1068 	strb.w	r1, [r0, #104]	; 0x68
    UART_MASK_COMPUTATION(huart);
 80019cc:	d027      	beq.n	8001a1e <HAL_UART_Receive_IT+0x82>
 80019ce:	b9c3      	cbnz	r3, 8001a02 <HAL_UART_Receive_IT+0x66>
 80019d0:	6903      	ldr	r3, [r0, #16]
 80019d2:	b303      	cbz	r3, 8001a16 <HAL_UART_Receive_IT+0x7a>
 80019d4:	237f      	movs	r3, #127	; 0x7f
 80019d6:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80019da:	6802      	ldr	r2, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019dc:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80019de:	2122      	movs	r1, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019e0:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80019e2:	f880 106a 	strb.w	r1, [r0, #106]	; 0x6a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80019e6:	6891      	ldr	r1, [r2, #8]
    __HAL_UNLOCK(huart);
 80019e8:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80019ec:	f041 0101 	orr.w	r1, r1, #1
 80019f0:	6091      	str	r1, [r2, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80019f2:	6811      	ldr	r1, [r2, #0]
 80019f4:	f441 7190 	orr.w	r1, r1, #288	; 0x120
    return HAL_OK;
 80019f8:	4618      	mov	r0, r3
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80019fa:	6011      	str	r1, [r2, #0]
    return HAL_OK;
 80019fc:	4770      	bx	lr
      return HAL_ERROR;
 80019fe:	2001      	movs	r0, #1
 8001a00:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 8001a02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001a06:	d1e8      	bne.n	80019da <HAL_UART_Receive_IT+0x3e>
 8001a08:	6903      	ldr	r3, [r0, #16]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d0e2      	beq.n	80019d4 <HAL_UART_Receive_IT+0x38>
 8001a0e:	233f      	movs	r3, #63	; 0x3f
 8001a10:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8001a14:	e7e1      	b.n	80019da <HAL_UART_Receive_IT+0x3e>
 8001a16:	23ff      	movs	r3, #255	; 0xff
 8001a18:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8001a1c:	e7dd      	b.n	80019da <HAL_UART_Receive_IT+0x3e>
 8001a1e:	6903      	ldr	r3, [r0, #16]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d1f8      	bne.n	8001a16 <HAL_UART_Receive_IT+0x7a>
 8001a24:	f240 13ff 	movw	r3, #511	; 0x1ff
 8001a28:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8001a2c:	e7d5      	b.n	80019da <HAL_UART_Receive_IT+0x3e>
 8001a2e:	bf00      	nop

08001a30 <HAL_UART_TxCpltCallback>:
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop

08001a34 <HAL_UART_ErrorCallback>:
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop

08001a38 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001a38:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8001a3a:	6a43      	ldr	r3, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;

  HAL_UART_ErrorCallback(huart);
 8001a42:	4618      	mov	r0, r3
  huart->TxXferCount = 0U;
 8001a44:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 8001a48:	f7ff fff4 	bl	8001a34 <HAL_UART_ErrorCallback>
 8001a4c:	bd08      	pop	{r3, pc}
 8001a4e:	bf00      	nop

08001a50 <UART_SetConfig>:
{
 8001a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001a52:	6804      	ldr	r4, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001a54:	6907      	ldr	r7, [r0, #16]
 8001a56:	6883      	ldr	r3, [r0, #8]
 8001a58:	6946      	ldr	r6, [r0, #20]
 8001a5a:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001a5c:	4a62      	ldr	r2, [pc, #392]	; (8001be8 <UART_SetConfig+0x198>)
{
 8001a5e:	4605      	mov	r5, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001a60:	433b      	orrs	r3, r7
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001a62:	6820      	ldr	r0, [r4, #0]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001a64:	6a2f      	ldr	r7, [r5, #32]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001a66:	4333      	orrs	r3, r6
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001a68:	4002      	ands	r2, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001a6a:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	6023      	str	r3, [r4, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001a70:	6862      	ldr	r2, [r4, #4]
 8001a72:	68ee      	ldr	r6, [r5, #12]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001a74:	69ab      	ldr	r3, [r5, #24]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001a76:	485d      	ldr	r0, [pc, #372]	; (8001bec <UART_SetConfig+0x19c>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001a78:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001a7c:	4332      	orrs	r2, r6
 8001a7e:	6062      	str	r2, [r4, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001a80:	68a2      	ldr	r2, [r4, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001a82:	433b      	orrs	r3, r7
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001a84:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8001a88:	4313      	orrs	r3, r2
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001a8a:	4284      	cmp	r4, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001a8c:	60a3      	str	r3, [r4, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001a8e:	d01b      	beq.n	8001ac8 <UART_SetConfig+0x78>
 8001a90:	4b57      	ldr	r3, [pc, #348]	; (8001bf0 <UART_SetConfig+0x1a0>)
 8001a92:	429c      	cmp	r4, r3
 8001a94:	d00a      	beq.n	8001aac <UART_SetConfig+0x5c>
 8001a96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001a9a:	429c      	cmp	r4, r3
 8001a9c:	d006      	beq.n	8001aac <UART_SetConfig+0x5c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001a9e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001aa2:	d158      	bne.n	8001b56 <UART_SetConfig+0x106>
 8001aa4:	2300      	movs	r3, #0
        ret = HAL_ERROR;
 8001aa6:	2001      	movs	r0, #1
    huart->Instance->BRR = brrtemp;
 8001aa8:	60e3      	str	r3, [r4, #12]
 8001aaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001aac:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001ab0:	d053      	beq.n	8001b5a <UART_SetConfig+0x10a>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001ab2:	f7ff fd17 	bl	80014e4 <HAL_RCC_GetPCLK1Freq>
 8001ab6:	686b      	ldr	r3, [r5, #4]
 8001ab8:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8001abc:	fbb0 f0f3 	udiv	r0, r0, r3
 8001ac0:	b280      	uxth	r0, r0
 8001ac2:	60e0      	str	r0, [r4, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001ac4:	2000      	movs	r0, #0
        break;
 8001ac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001ac8:	4b4a      	ldr	r3, [pc, #296]	; (8001bf4 <UART_SetConfig+0x1a4>)
 8001aca:	4a4b      	ldr	r2, [pc, #300]	; (8001bf8 <UART_SetConfig+0x1a8>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ace:	f003 0303 	and.w	r3, r3, #3
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ad2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001ad6:	5cd3      	ldrb	r3, [r2, r3]
 8001ad8:	d051      	beq.n	8001b7e <UART_SetConfig+0x12e>
    switch (clocksource)
 8001ada:	2b08      	cmp	r3, #8
 8001adc:	d83b      	bhi.n	8001b56 <UART_SetConfig+0x106>
 8001ade:	a201      	add	r2, pc, #4	; (adr r2, 8001ae4 <UART_SetConfig+0x94>)
 8001ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ae4:	08001ab3 	.word	0x08001ab3
 8001ae8:	08001b51 	.word	0x08001b51
 8001aec:	08001b37 	.word	0x08001b37
 8001af0:	08001b57 	.word	0x08001b57
 8001af4:	08001b1f 	.word	0x08001b1f
 8001af8:	08001b57 	.word	0x08001b57
 8001afc:	08001b57 	.word	0x08001b57
 8001b00:	08001b57 	.word	0x08001b57
 8001b04:	08001b09 	.word	0x08001b09
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001b08:	686a      	ldr	r2, [r5, #4]
 8001b0a:	4938      	ldr	r1, [pc, #224]	; (8001bec <UART_SetConfig+0x19c>)
 8001b0c:	0853      	lsrs	r3, r2, #1
 8001b0e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001b12:	fbb3 f3f2 	udiv	r3, r3, r2
 8001b16:	b29b      	uxth	r3, r3
 8001b18:	60cb      	str	r3, [r1, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001b1a:	2000      	movs	r0, #0
        break;
 8001b1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001b1e:	f7ff fbdf 	bl	80012e0 <HAL_RCC_GetSysClockFreq>
 8001b22:	686b      	ldr	r3, [r5, #4]
 8001b24:	4a31      	ldr	r2, [pc, #196]	; (8001bec <UART_SetConfig+0x19c>)
 8001b26:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8001b2a:	fbb0 f0f3 	udiv	r0, r0, r3
 8001b2e:	b280      	uxth	r0, r0
 8001b30:	60d0      	str	r0, [r2, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001b32:	2000      	movs	r0, #0
        break;
 8001b34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001b36:	686a      	ldr	r2, [r5, #4]
 8001b38:	492c      	ldr	r1, [pc, #176]	; (8001bec <UART_SetConfig+0x19c>)
 8001b3a:	0853      	lsrs	r3, r2, #1
 8001b3c:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8001b40:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8001b44:	fbb3 f3f2 	udiv	r3, r3, r2
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	60cb      	str	r3, [r1, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001b4c:	2000      	movs	r0, #0
        break;
 8001b4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001b50:	f7ff fce0 	bl	8001514 <HAL_RCC_GetPCLK2Freq>
 8001b54:	e7e5      	b.n	8001b22 <UART_SetConfig+0xd2>
        ret = HAL_ERROR;
 8001b56:	2001      	movs	r0, #1
  return ret;
 8001b58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001b5a:	f7ff fcc3 	bl	80014e4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001b5e:	686a      	ldr	r2, [r5, #4]
 8001b60:	682c      	ldr	r4, [r5, #0]
 8001b62:	0853      	lsrs	r3, r2, #1
 8001b64:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8001b68:	fbb0 f0f2 	udiv	r0, r0, r2
 8001b6c:	f3c0 0342 	ubfx	r3, r0, #1, #3
 8001b70:	f020 000f 	bic.w	r0, r0, #15
 8001b74:	4303      	orrs	r3, r0
 8001b76:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001b78:	2000      	movs	r0, #0
    huart->Instance->BRR = brrtemp;
 8001b7a:	60e3      	str	r3, [r4, #12]
 8001b7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (clocksource)
 8001b7e:	2b08      	cmp	r3, #8
 8001b80:	d890      	bhi.n	8001aa4 <UART_SetConfig+0x54>
 8001b82:	a201      	add	r2, pc, #4	; (adr r2, 8001b88 <UART_SetConfig+0x138>)
 8001b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b88:	08001b5b 	.word	0x08001b5b
 8001b8c:	08001bad 	.word	0x08001bad
 8001b90:	08001bd5 	.word	0x08001bd5
 8001b94:	08001aa5 	.word	0x08001aa5
 8001b98:	08001bcf 	.word	0x08001bcf
 8001b9c:	08001aa5 	.word	0x08001aa5
 8001ba0:	08001aa5 	.word	0x08001aa5
 8001ba4:	08001aa5 	.word	0x08001aa5
 8001ba8:	08001bb3 	.word	0x08001bb3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001bac:	f7ff fcb2 	bl	8001514 <HAL_RCC_GetPCLK2Freq>
 8001bb0:	e7d5      	b.n	8001b5e <UART_SetConfig+0x10e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001bb2:	686b      	ldr	r3, [r5, #4]
 8001bb4:	085a      	lsrs	r2, r3, #1
 8001bb6:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8001bba:	fbb2 f2f3 	udiv	r2, r2, r3
 8001bbe:	f3c2 0342 	ubfx	r3, r2, #1, #3
 8001bc2:	f022 020f 	bic.w	r2, r2, #15
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001bca:	2000      	movs	r0, #0
        break;
 8001bcc:	e76c      	b.n	8001aa8 <UART_SetConfig+0x58>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001bce:	f7ff fb87 	bl	80012e0 <HAL_RCC_GetSysClockFreq>
 8001bd2:	e7c4      	b.n	8001b5e <UART_SetConfig+0x10e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001bd4:	686a      	ldr	r2, [r5, #4]
 8001bd6:	0853      	lsrs	r3, r2, #1
 8001bd8:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001bdc:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8001be0:	fbb3 f2f2 	udiv	r2, r3, r2
 8001be4:	e7eb      	b.n	8001bbe <UART_SetConfig+0x16e>
 8001be6:	bf00      	nop
 8001be8:	efff69f3 	.word	0xefff69f3
 8001bec:	40013800 	.word	0x40013800
 8001bf0:	40004400 	.word	0x40004400
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	08002d50 	.word	0x08002d50

08001bfc <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001bfc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001bfe:	07da      	lsls	r2, r3, #31
{
 8001c00:	b410      	push	{r4}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001c02:	d506      	bpl.n	8001c12 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001c04:	6801      	ldr	r1, [r0, #0]
 8001c06:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001c08:	684a      	ldr	r2, [r1, #4]
 8001c0a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001c0e:	4322      	orrs	r2, r4
 8001c10:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001c12:	079c      	lsls	r4, r3, #30
 8001c14:	d506      	bpl.n	8001c24 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001c16:	6801      	ldr	r1, [r0, #0]
 8001c18:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001c1a:	684a      	ldr	r2, [r1, #4]
 8001c1c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001c20:	4322      	orrs	r2, r4
 8001c22:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001c24:	0759      	lsls	r1, r3, #29
 8001c26:	d506      	bpl.n	8001c36 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001c28:	6801      	ldr	r1, [r0, #0]
 8001c2a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001c2c:	684a      	ldr	r2, [r1, #4]
 8001c2e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001c32:	4322      	orrs	r2, r4
 8001c34:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001c36:	071a      	lsls	r2, r3, #28
 8001c38:	d506      	bpl.n	8001c48 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001c3a:	6801      	ldr	r1, [r0, #0]
 8001c3c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001c3e:	684a      	ldr	r2, [r1, #4]
 8001c40:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c44:	4322      	orrs	r2, r4
 8001c46:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001c48:	06dc      	lsls	r4, r3, #27
 8001c4a:	d506      	bpl.n	8001c5a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001c4c:	6801      	ldr	r1, [r0, #0]
 8001c4e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001c50:	688a      	ldr	r2, [r1, #8]
 8001c52:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001c56:	4322      	orrs	r2, r4
 8001c58:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001c5a:	0699      	lsls	r1, r3, #26
 8001c5c:	d506      	bpl.n	8001c6c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001c5e:	6801      	ldr	r1, [r0, #0]
 8001c60:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001c62:	688a      	ldr	r2, [r1, #8]
 8001c64:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001c68:	4322      	orrs	r2, r4
 8001c6a:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001c6c:	065a      	lsls	r2, r3, #25
 8001c6e:	d509      	bpl.n	8001c84 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001c70:	6801      	ldr	r1, [r0, #0]
 8001c72:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001c74:	684a      	ldr	r2, [r1, #4]
 8001c76:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001c7a:	4322      	orrs	r2, r4
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001c7c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001c80:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001c82:	d00b      	beq.n	8001c9c <UART_AdvFeatureConfig+0xa0>
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001c84:	061b      	lsls	r3, r3, #24
 8001c86:	d506      	bpl.n	8001c96 <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001c88:	6802      	ldr	r2, [r0, #0]
 8001c8a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001c8c:	6853      	ldr	r3, [r2, #4]
 8001c8e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001c92:	430b      	orrs	r3, r1
 8001c94:	6053      	str	r3, [r2, #4]
}
 8001c96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001c9a:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001c9c:	684a      	ldr	r2, [r1, #4]
 8001c9e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001ca0:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001ca4:	4322      	orrs	r2, r4
 8001ca6:	604a      	str	r2, [r1, #4]
 8001ca8:	e7ec      	b.n	8001c84 <UART_AdvFeatureConfig+0x88>
 8001caa:	bf00      	nop

08001cac <UART_WaitOnFlagUntilTimeout>:
{
 8001cac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001cb0:	9d08      	ldr	r5, [sp, #32]
 8001cb2:	4680      	mov	r8, r0
 8001cb4:	460f      	mov	r7, r1
 8001cb6:	4616      	mov	r6, r2
 8001cb8:	4699      	mov	r9, r3
 8001cba:	f8d8 4000 	ldr.w	r4, [r8]
 8001cbe:	e001      	b.n	8001cc4 <UART_WaitOnFlagUntilTimeout+0x18>
    if(Timeout != HAL_MAX_DELAY)
 8001cc0:	1c6b      	adds	r3, r5, #1
 8001cc2:	d10a      	bne.n	8001cda <UART_WaitOnFlagUntilTimeout+0x2e>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001cc4:	69e0      	ldr	r0, [r4, #28]
 8001cc6:	ea37 0300 	bics.w	r3, r7, r0
 8001cca:	bf0c      	ite	eq
 8001ccc:	2001      	moveq	r0, #1
 8001cce:	2000      	movne	r0, #0
 8001cd0:	42b0      	cmp	r0, r6
 8001cd2:	d0f5      	beq.n	8001cc0 <UART_WaitOnFlagUntilTimeout+0x14>
  return HAL_OK;
 8001cd4:	2000      	movs	r0, #0
}
 8001cd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001cda:	b13d      	cbz	r5, 8001cec <UART_WaitOnFlagUntilTimeout+0x40>
 8001cdc:	f7fe faa4 	bl	8000228 <HAL_GetTick>
 8001ce0:	eba0 0009 	sub.w	r0, r0, r9
 8001ce4:	4285      	cmp	r5, r0
 8001ce6:	d2e8      	bcs.n	8001cba <UART_WaitOnFlagUntilTimeout+0xe>
 8001ce8:	f8d8 4000 	ldr.w	r4, [r8]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001cec:	6823      	ldr	r3, [r4, #0]
 8001cee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001cf2:	6023      	str	r3, [r4, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001cf4:	68a3      	ldr	r3, [r4, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8001cf6:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001cf8:	f023 0301 	bic.w	r3, r3, #1
        __HAL_UNLOCK(huart);
 8001cfc:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001cfe:	60a3      	str	r3, [r4, #8]
        __HAL_UNLOCK(huart);
 8001d00:	2003      	movs	r0, #3
        huart->gState  = HAL_UART_STATE_READY;
 8001d02:	f888 2069 	strb.w	r2, [r8, #105]	; 0x69
        __HAL_UNLOCK(huart);
 8001d06:	f888 1068 	strb.w	r1, [r8, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 8001d0a:	f888 206a 	strb.w	r2, [r8, #106]	; 0x6a
 8001d0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001d12:	bf00      	nop

08001d14 <HAL_UART_Transmit>:
{
 8001d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d18:	460d      	mov	r5, r1
  if(huart->gState == HAL_UART_STATE_READY)
 8001d1a:	f890 1069 	ldrb.w	r1, [r0, #105]	; 0x69
 8001d1e:	2920      	cmp	r1, #32
{
 8001d20:	b084      	sub	sp, #16
  if(huart->gState == HAL_UART_STATE_READY)
 8001d22:	d003      	beq.n	8001d2c <HAL_UART_Transmit+0x18>
    return HAL_BUSY;
 8001d24:	2002      	movs	r0, #2
}
 8001d26:	b004      	add	sp, #16
 8001d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((pData == NULL ) || (Size == 0U))
 8001d2c:	b395      	cbz	r5, 8001d94 <HAL_UART_Transmit+0x80>
 8001d2e:	b38a      	cbz	r2, 8001d94 <HAL_UART_Transmit+0x80>
 8001d30:	461f      	mov	r7, r3
    __HAL_LOCK(huart);
 8001d32:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	4604      	mov	r4, r0
 8001d3a:	d0f3      	beq.n	8001d24 <HAL_UART_Transmit+0x10>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d3c:	2000      	movs	r0, #0
    __HAL_LOCK(huart);
 8001d3e:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001d40:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d42:	66e0      	str	r0, [r4, #108]	; 0x6c
    __HAL_LOCK(huart);
 8001d44:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001d48:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
 8001d4c:	9203      	str	r2, [sp, #12]
    tickstart = HAL_GetTick();
 8001d4e:	f7fe fa6b 	bl	8000228 <HAL_GetTick>
    huart->TxXferSize = Size;
 8001d52:	9a03      	ldr	r2, [sp, #12]
 8001d54:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 8001d58:	4680      	mov	r8, r0
    huart->TxXferCount = Size;
 8001d5a:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8001d5e:	f8b4 6052 	ldrh.w	r6, [r4, #82]	; 0x52
 8001d62:	b2b6      	uxth	r6, r6
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d64:	4643      	mov	r3, r8
 8001d66:	2200      	movs	r2, #0
 8001d68:	2180      	movs	r1, #128	; 0x80
 8001d6a:	4620      	mov	r0, r4
    while(huart->TxXferCount > 0U)
 8001d6c:	b306      	cbz	r6, 8001db0 <HAL_UART_Transmit+0x9c>
      huart->TxXferCount--;
 8001d6e:	f8b4 6052 	ldrh.w	r6, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d72:	9700      	str	r7, [sp, #0]
      huart->TxXferCount--;
 8001d74:	3e01      	subs	r6, #1
 8001d76:	b2b6      	uxth	r6, r6
 8001d78:	f8a4 6052 	strh.w	r6, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d7c:	f7ff ff96 	bl	8001cac <UART_WaitOnFlagUntilTimeout>
 8001d80:	b9a0      	cbnz	r0, 8001dac <HAL_UART_Transmit+0x98>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d82:	68a3      	ldr	r3, [r4, #8]
 8001d84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d88:	d006      	beq.n	8001d98 <HAL_UART_Transmit+0x84>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8001d8a:	6823      	ldr	r3, [r4, #0]
 8001d8c:	782a      	ldrb	r2, [r5, #0]
 8001d8e:	851a      	strh	r2, [r3, #40]	; 0x28
 8001d90:	3501      	adds	r5, #1
 8001d92:	e7e4      	b.n	8001d5e <HAL_UART_Transmit+0x4a>
      return  HAL_ERROR;
 8001d94:	2001      	movs	r0, #1
 8001d96:	e7c6      	b.n	8001d26 <HAL_UART_Transmit+0x12>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d98:	6923      	ldr	r3, [r4, #16]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d1f5      	bne.n	8001d8a <HAL_UART_Transmit+0x76>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001d9e:	f835 3b02 	ldrh.w	r3, [r5], #2
 8001da2:	6822      	ldr	r2, [r4, #0]
 8001da4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001da8:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2U;
 8001daa:	e7d8      	b.n	8001d5e <HAL_UART_Transmit+0x4a>
        return HAL_TIMEOUT;
 8001dac:	2003      	movs	r0, #3
 8001dae:	e7ba      	b.n	8001d26 <HAL_UART_Transmit+0x12>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001db0:	9700      	str	r7, [sp, #0]
 8001db2:	4632      	mov	r2, r6
 8001db4:	2140      	movs	r1, #64	; 0x40
 8001db6:	f7ff ff79 	bl	8001cac <UART_WaitOnFlagUntilTimeout>
 8001dba:	2800      	cmp	r0, #0
 8001dbc:	d1f6      	bne.n	8001dac <HAL_UART_Transmit+0x98>
    huart->gState = HAL_UART_STATE_READY;
 8001dbe:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8001dc0:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 8001dc4:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    return HAL_OK;
 8001dc8:	e7ad      	b.n	8001d26 <HAL_UART_Transmit+0x12>
 8001dca:	bf00      	nop

08001dcc <UART_CheckIdleState>:
{
 8001dcc:	b570      	push	{r4, r5, r6, lr}
 8001dce:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dd0:	2500      	movs	r5, #0
{
 8001dd2:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dd4:	66c5      	str	r5, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8001dd6:	f7fe fa27 	bl	8000228 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001dda:	6823      	ldr	r3, [r4, #0]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 8001de0:	4606      	mov	r6, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001de2:	d40c      	bmi.n	8001dfe <UART_CheckIdleState+0x32>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	075b      	lsls	r3, r3, #29
 8001de8:	d417      	bmi.n	8001e1a <UART_CheckIdleState+0x4e>
  huart->gState  = HAL_UART_STATE_READY;
 8001dea:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8001dec:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8001dee:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 8001df2:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8001df6:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
}
 8001dfa:	b002      	add	sp, #8
 8001dfc:	bd70      	pop	{r4, r5, r6, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001dfe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001e02:	9300      	str	r3, [sp, #0]
 8001e04:	462a      	mov	r2, r5
 8001e06:	4603      	mov	r3, r0
 8001e08:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8001e0c:	4620      	mov	r0, r4
 8001e0e:	f7ff ff4d 	bl	8001cac <UART_WaitOnFlagUntilTimeout>
 8001e12:	b180      	cbz	r0, 8001e36 <UART_CheckIdleState+0x6a>
      return HAL_TIMEOUT;
 8001e14:	2003      	movs	r0, #3
}
 8001e16:	b002      	add	sp, #8
 8001e18:	bd70      	pop	{r4, r5, r6, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001e1a:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8001e1e:	9200      	str	r2, [sp, #0]
 8001e20:	4633      	mov	r3, r6
 8001e22:	2200      	movs	r2, #0
 8001e24:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001e28:	4620      	mov	r0, r4
 8001e2a:	f7ff ff3f 	bl	8001cac <UART_WaitOnFlagUntilTimeout>
 8001e2e:	2800      	cmp	r0, #0
 8001e30:	d0db      	beq.n	8001dea <UART_CheckIdleState+0x1e>
      return HAL_TIMEOUT;
 8001e32:	2003      	movs	r0, #3
 8001e34:	e7ef      	b.n	8001e16 <UART_CheckIdleState+0x4a>
 8001e36:	6823      	ldr	r3, [r4, #0]
 8001e38:	e7d4      	b.n	8001de4 <UART_CheckIdleState+0x18>
 8001e3a:	bf00      	nop

08001e3c <HAL_UART_Init>:
  if(huart == NULL)
 8001e3c:	b390      	cbz	r0, 8001ea4 <HAL_UART_Init+0x68>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001e3e:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
{
 8001e42:	b510      	push	{r4, lr}
  if(huart->gState == HAL_UART_STATE_RESET)
 8001e44:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001e48:	4604      	mov	r4, r0
 8001e4a:	b303      	cbz	r3, 8001e8e <HAL_UART_Init+0x52>
  __HAL_UART_DISABLE(huart);
 8001e4c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001e4e:	2324      	movs	r3, #36	; 0x24
 8001e50:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8001e54:	6813      	ldr	r3, [r2, #0]
 8001e56:	f023 0301 	bic.w	r3, r3, #1
 8001e5a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001e5c:	4620      	mov	r0, r4
 8001e5e:	f7ff fdf7 	bl	8001a50 <UART_SetConfig>
 8001e62:	2801      	cmp	r0, #1
 8001e64:	d018      	beq.n	8001e98 <HAL_UART_Init+0x5c>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001e66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001e68:	b9c3      	cbnz	r3, 8001e9c <HAL_UART_Init+0x60>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e6a:	6823      	ldr	r3, [r4, #0]
 8001e6c:	685a      	ldr	r2, [r3, #4]
 8001e6e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e72:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e74:	689a      	ldr	r2, [r3, #8]
 8001e76:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e7a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8001e82:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8001e84:	601a      	str	r2, [r3, #0]
}
 8001e86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8001e8a:	f7ff bf9f 	b.w	8001dcc <UART_CheckIdleState>
    huart->Lock = HAL_UNLOCKED;
 8001e8e:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8001e92:	f000 faeb 	bl	800246c <HAL_UART_MspInit>
 8001e96:	e7d9      	b.n	8001e4c <HAL_UART_Init+0x10>
}
 8001e98:	2001      	movs	r0, #1
 8001e9a:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 8001e9c:	4620      	mov	r0, r4
 8001e9e:	f7ff fead 	bl	8001bfc <UART_AdvFeatureConfig>
 8001ea2:	e7e2      	b.n	8001e6a <HAL_UART_Init+0x2e>
}
 8001ea4:	2001      	movs	r0, #1
 8001ea6:	4770      	bx	lr

08001ea8 <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001ea8:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8001eac:	2b21      	cmp	r3, #33	; 0x21
 8001eae:	d001      	beq.n	8001eb4 <UART_Transmit_IT+0xc>
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 8001eb0:	2002      	movs	r0, #2
  }
}
 8001eb2:	4770      	bx	lr
    if(huart->TxXferCount == 0U)
 8001eb4:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	b18b      	cbz	r3, 8001ee0 <UART_Transmit_IT+0x38>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ebc:	6883      	ldr	r3, [r0, #8]
 8001ebe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ec2:	d018      	beq.n	8001ef6 <UART_Transmit_IT+0x4e>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8001ec4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001ec6:	6802      	ldr	r2, [r0, #0]
 8001ec8:	1c59      	adds	r1, r3, #1
 8001eca:	64c1      	str	r1, [r0, #76]	; 0x4c
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8001ed0:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8001ed4:	3b01      	subs	r3, #1
 8001ed6:	b29b      	uxth	r3, r3
 8001ed8:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
      return HAL_OK;
 8001edc:	2000      	movs	r0, #0
 8001ede:	4770      	bx	lr
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001ee0:	6802      	ldr	r2, [r0, #0]
 8001ee2:	6811      	ldr	r1, [r2, #0]
 8001ee4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8001ee8:	6011      	str	r1, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001eea:	6811      	ldr	r1, [r2, #0]
 8001eec:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	6011      	str	r1, [r2, #0]
 8001ef4:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ef6:	6903      	ldr	r3, [r0, #16]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d1e3      	bne.n	8001ec4 <UART_Transmit_IT+0x1c>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001efc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001efe:	6801      	ldr	r1, [r0, #0]
 8001f00:	f833 2b02 	ldrh.w	r2, [r3], #2
 8001f04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f08:	850a      	strh	r2, [r1, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8001f0a:	64c3      	str	r3, [r0, #76]	; 0x4c
 8001f0c:	e7e0      	b.n	8001ed0 <UART_Transmit_IT+0x28>
 8001f0e:	bf00      	nop

08001f10 <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001f10:	b538      	push	{r3, r4, r5, lr}
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001f12:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 8001f16:	2b22      	cmp	r3, #34	; 0x22
 8001f18:	d006      	beq.n	8001f28 <UART_Receive_IT+0x18>
    return HAL_OK;
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8001f1a:	6802      	ldr	r2, [r0, #0]
 8001f1c:	6993      	ldr	r3, [r2, #24]
 8001f1e:	f043 0308 	orr.w	r3, r3, #8
 8001f22:	6193      	str	r3, [r2, #24]

    return HAL_BUSY;
 8001f24:	2002      	movs	r0, #2
 8001f26:	bd38      	pop	{r3, r4, r5, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8001f28:	6803      	ldr	r3, [r0, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f2a:	6882      	ldr	r2, [r0, #8]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8001f2c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
  uint16_t  uhMask = huart->Mask;
 8001f2e:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f32:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8001f36:	b29b      	uxth	r3, r3
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f38:	d01d      	beq.n	8001f76 <UART_Receive_IT+0x66>
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 8001f3a:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8001f3c:	400b      	ands	r3, r1
 8001f3e:	1c51      	adds	r1, r2, #1
 8001f40:	6541      	str	r1, [r0, #84]	; 0x54
 8001f42:	7013      	strb	r3, [r2, #0]
    if(--huart->RxXferCount == 0U)
 8001f44:	f8b0 405a 	ldrh.w	r4, [r0, #90]	; 0x5a
 8001f48:	3c01      	subs	r4, #1
 8001f4a:	b2a4      	uxth	r4, r4
 8001f4c:	f8a0 405a 	strh.w	r4, [r0, #90]	; 0x5a
 8001f50:	b10c      	cbz	r4, 8001f56 <UART_Receive_IT+0x46>
    return HAL_OK;
 8001f52:	2000      	movs	r0, #0
  }
}
 8001f54:	bd38      	pop	{r3, r4, r5, pc}
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f56:	6803      	ldr	r3, [r0, #0]
 8001f58:	6819      	ldr	r1, [r3, #0]
 8001f5a:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 8001f5e:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f60:	6899      	ldr	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8001f62:	2520      	movs	r5, #32
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f64:	f021 0101 	bic.w	r1, r1, #1
 8001f68:	6099      	str	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8001f6a:	f880 506a 	strb.w	r5, [r0, #106]	; 0x6a
      HAL_UART_RxCpltCallback(huart);
 8001f6e:	f000 fe7f 	bl	8002c70 <HAL_UART_RxCpltCallback>
 8001f72:	4620      	mov	r0, r4
 8001f74:	bd38      	pop	{r3, r4, r5, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f76:	6902      	ldr	r2, [r0, #16]
 8001f78:	2a00      	cmp	r2, #0
 8001f7a:	d1de      	bne.n	8001f3a <UART_Receive_IT+0x2a>
      *tmp = (uint16_t)(uhdata & uhMask);
 8001f7c:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8001f7e:	400b      	ands	r3, r1
 8001f80:	f822 3b02 	strh.w	r3, [r2], #2
      huart->pRxBuffPtr +=2U;
 8001f84:	6542      	str	r2, [r0, #84]	; 0x54
 8001f86:	e7dd      	b.n	8001f44 <UART_Receive_IT+0x34>

08001f88 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001f88:	6803      	ldr	r3, [r0, #0]
 8001f8a:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001f8c:	6819      	ldr	r1, [r3, #0]
{
 8001f8e:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8001f90:	0715      	lsls	r5, r2, #28
{
 8001f92:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8001f94:	d110      	bne.n	8001fb8 <HAL_UART_IRQHandler+0x30>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001f96:	0696      	lsls	r6, r2, #26
 8001f98:	d45b      	bmi.n	8002052 <HAL_UART_IRQHandler+0xca>
  cr3its = READ_REG(huart->Instance->CR3);
 8001f9a:	6898      	ldr	r0, [r3, #8]
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8001f9c:	02d5      	lsls	r5, r2, #11
 8001f9e:	d501      	bpl.n	8001fa4 <HAL_UART_IRQHandler+0x1c>
 8001fa0:	0240      	lsls	r0, r0, #9
 8001fa2:	d47f      	bmi.n	80020a4 <HAL_UART_IRQHandler+0x11c>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001fa4:	0616      	lsls	r6, r2, #24
 8001fa6:	d502      	bpl.n	8001fae <HAL_UART_IRQHandler+0x26>
 8001fa8:	060d      	lsls	r5, r1, #24
 8001faa:	f100 808c 	bmi.w	80020c6 <HAL_UART_IRQHandler+0x13e>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001fae:	0650      	lsls	r0, r2, #25
 8001fb0:	d501      	bpl.n	8001fb6 <HAL_UART_IRQHandler+0x2e>
 8001fb2:	064a      	lsls	r2, r1, #25
 8001fb4:	d464      	bmi.n	8002080 <HAL_UART_IRQHandler+0xf8>
 8001fb6:	bd70      	pop	{r4, r5, r6, pc}
  cr3its = READ_REG(huart->Instance->CR3);
 8001fb8:	6898      	ldr	r0, [r3, #8]
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8001fba:	f010 0501 	ands.w	r5, r0, #1
 8001fbe:	d04e      	beq.n	800205e <HAL_UART_IRQHandler+0xd6>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001fc0:	07d6      	lsls	r6, r2, #31
 8001fc2:	d507      	bpl.n	8001fd4 <HAL_UART_IRQHandler+0x4c>
 8001fc4:	05c8      	lsls	r0, r1, #23
 8001fc6:	d505      	bpl.n	8001fd4 <HAL_UART_IRQHandler+0x4c>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8001fc8:	2001      	movs	r0, #1
 8001fca:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001fcc:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001fce:	f040 0001 	orr.w	r0, r0, #1
 8001fd2:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001fd4:	0796      	lsls	r6, r2, #30
 8001fd6:	d548      	bpl.n	800206a <HAL_UART_IRQHandler+0xe2>
 8001fd8:	b13d      	cbz	r5, 8001fea <HAL_UART_IRQHandler+0x62>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8001fda:	2002      	movs	r0, #2
 8001fdc:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001fde:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001fe0:	f040 0004 	orr.w	r0, r0, #4
 8001fe4:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001fe6:	0750      	lsls	r0, r2, #29
 8001fe8:	d443      	bmi.n	8002072 <HAL_UART_IRQHandler+0xea>
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8001fea:	0710      	lsls	r0, r2, #28
 8001fec:	d503      	bpl.n	8001ff6 <HAL_UART_IRQHandler+0x6e>
 8001fee:	068e      	lsls	r6, r1, #26
 8001ff0:	d451      	bmi.n	8002096 <HAL_UART_IRQHandler+0x10e>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001ff2:	2d00      	cmp	r5, #0
 8001ff4:	d14f      	bne.n	8002096 <HAL_UART_IRQHandler+0x10e>
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001ff6:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001ff8:	2800      	cmp	r0, #0
 8001ffa:	d0dc      	beq.n	8001fb6 <HAL_UART_IRQHandler+0x2e>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001ffc:	0690      	lsls	r0, r2, #26
 8001ffe:	d501      	bpl.n	8002004 <HAL_UART_IRQHandler+0x7c>
 8002000:	0689      	lsls	r1, r1, #26
 8002002:	d465      	bmi.n	80020d0 <HAL_UART_IRQHandler+0x148>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002004:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002006:	0712      	lsls	r2, r2, #28
 8002008:	d403      	bmi.n	8002012 <HAL_UART_IRQHandler+0x8a>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 800200a:	689d      	ldr	r5, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800200c:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002010:	d063      	beq.n	80020da <HAL_UART_IRQHandler+0x152>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002018:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800201a:	689a      	ldr	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 800201c:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800201e:	f022 0201 	bic.w	r2, r2, #1
 8002022:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 8002024:	f884 106a 	strb.w	r1, [r4, #106]	; 0x6a
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002028:	689a      	ldr	r2, [r3, #8]
 800202a:	0656      	lsls	r6, r2, #25
 800202c:	d547      	bpl.n	80020be <HAL_UART_IRQHandler+0x136>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800202e:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8002030:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002032:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002036:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8002038:	2800      	cmp	r0, #0
 800203a:	d040      	beq.n	80020be <HAL_UART_IRQHandler+0x136>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800203c:	4b29      	ldr	r3, [pc, #164]	; (80020e4 <HAL_UART_IRQHandler+0x15c>)
 800203e:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002040:	f7fe fd6c 	bl	8000b1c <HAL_DMA_Abort_IT>
 8002044:	2800      	cmp	r0, #0
 8002046:	d0b6      	beq.n	8001fb6 <HAL_UART_IRQHandler+0x2e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002048:	6e60      	ldr	r0, [r4, #100]	; 0x64
}
 800204a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800204e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002050:	4718      	bx	r3
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002052:	068d      	lsls	r5, r1, #26
 8002054:	d5a1      	bpl.n	8001f9a <HAL_UART_IRQHandler+0x12>
}
 8002056:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 800205a:	f7ff bf59 	b.w	8001f10 <UART_Receive_IT>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 800205e:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002062:	d09b      	beq.n	8001f9c <HAL_UART_IRQHandler+0x14>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002064:	07d6      	lsls	r6, r2, #31
 8002066:	d5b5      	bpl.n	8001fd4 <HAL_UART_IRQHandler+0x4c>
 8002068:	e7ac      	b.n	8001fc4 <HAL_UART_IRQHandler+0x3c>
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800206a:	0756      	lsls	r6, r2, #29
 800206c:	d5bd      	bpl.n	8001fea <HAL_UART_IRQHandler+0x62>
 800206e:	2d00      	cmp	r5, #0
 8002070:	d0bb      	beq.n	8001fea <HAL_UART_IRQHandler+0x62>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8002072:	2004      	movs	r0, #4
 8002074:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002076:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002078:	f040 0002 	orr.w	r0, r0, #2
 800207c:	66e0      	str	r0, [r4, #108]	; 0x6c
 800207e:	e7b4      	b.n	8001fea <HAL_UART_IRQHandler+0x62>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002080:	681a      	ldr	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002082:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002084:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002088:	601a      	str	r2, [r3, #0]
  HAL_UART_TxCpltCallback(huart);
 800208a:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 800208c:	f884 1069 	strb.w	r1, [r4, #105]	; 0x69
  HAL_UART_TxCpltCallback(huart);
 8002090:	f7ff fcce 	bl	8001a30 <HAL_UART_TxCpltCallback>
 8002094:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8002096:	2008      	movs	r0, #8
 8002098:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800209a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800209c:	f040 0008 	orr.w	r0, r0, #8
 80020a0:	66e0      	str	r0, [r4, #108]	; 0x6c
 80020a2:	e7a8      	b.n	8001ff6 <HAL_UART_IRQHandler+0x6e>
    huart->gState  = HAL_UART_STATE_READY;
 80020a4:	2220      	movs	r2, #32
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 80020a6:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 80020aa:	6219      	str	r1, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 80020ac:	4620      	mov	r0, r4
    huart->gState  = HAL_UART_STATE_READY;
 80020ae:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
    huart->RxState = HAL_UART_STATE_READY;
 80020b2:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
}
 80020b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 80020ba:	f000 b815 	b.w	80020e8 <HAL_UARTEx_WakeupCallback>
            HAL_UART_ErrorCallback(huart);
 80020be:	4620      	mov	r0, r4
 80020c0:	f7ff fcb8 	bl	8001a34 <HAL_UART_ErrorCallback>
 80020c4:	bd70      	pop	{r4, r5, r6, pc}
    UART_Transmit_IT(huart);
 80020c6:	4620      	mov	r0, r4
}
 80020c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    UART_Transmit_IT(huart);
 80020cc:	f7ff beec 	b.w	8001ea8 <UART_Transmit_IT>
        UART_Receive_IT(huart);
 80020d0:	4620      	mov	r0, r4
 80020d2:	f7ff ff1d 	bl	8001f10 <UART_Receive_IT>
 80020d6:	6823      	ldr	r3, [r4, #0]
 80020d8:	e794      	b.n	8002004 <HAL_UART_IRQHandler+0x7c>
        HAL_UART_ErrorCallback(huart);
 80020da:	4620      	mov	r0, r4
 80020dc:	f7ff fcaa 	bl	8001a34 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020e0:	66e5      	str	r5, [r4, #108]	; 0x6c
 80020e2:	bd70      	pop	{r4, r5, r6, pc}
 80020e4:	08001a39 	.word	0x08001a39

080020e8 <HAL_UARTEx_WakeupCallback>:
  * @brief  UART wakeup from Stop mode callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop

080020ec <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80020ec:	b530      	push	{r4, r5, lr}
 80020ee:	b097      	sub	sp, #92	; 0x5c
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020f0:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020f2:	2501      	movs	r5, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80020f4:	2110      	movs	r1, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80020f6:	2200      	movs	r2, #0
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80020f8:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020fc:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020fe:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002100:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002102:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8002104:	9111      	str	r1, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002106:	9214      	str	r2, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002108:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800210a:	f7fe fe1b 	bl	8000d44 <HAL_RCC_OscConfig>
 800210e:	b100      	cbz	r0, 8002112 <SystemClock_Config+0x26>
 8002110:	e7fe      	b.n	8002110 <SystemClock_Config+0x24>
 8002112:	4603      	mov	r3, r0
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002114:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002118:	4621      	mov	r1, r4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800211a:	250f      	movs	r5, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800211c:	4668      	mov	r0, sp
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800211e:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002120:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002122:	9401      	str	r4, [sp, #4]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002124:	9500      	str	r5, [sp, #0]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002126:	9203      	str	r2, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002128:	f7ff f90e 	bl	8001348 <HAL_RCC_ClockConfig>
 800212c:	4603      	mov	r3, r0
 800212e:	b100      	cbz	r0, 8002132 <SystemClock_Config+0x46>
 8002130:	e7fe      	b.n	8002130 <SystemClock_Config+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC12;
 8002132:	2181      	movs	r1, #129	; 0x81
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8002134:	f44f 7280 	mov.w	r2, #256	; 0x100
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002138:	a805      	add	r0, sp, #20
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800213a:	9307      	str	r3, [sp, #28]
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC12;
 800213c:	9105      	str	r1, [sp, #20]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800213e:	9209      	str	r2, [sp, #36]	; 0x24
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002140:	f7ff fa00 	bl	8001544 <HAL_RCCEx_PeriphCLKConfig>
 8002144:	4604      	mov	r4, r0
 8002146:	b100      	cbz	r0, 800214a <SystemClock_Config+0x5e>
 8002148:	e7fe      	b.n	8002148 <SystemClock_Config+0x5c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800214a:	f7ff f9c5 	bl	80014d8 <HAL_RCC_GetHCLKFreq>
 800214e:	4b08      	ldr	r3, [pc, #32]	; (8002170 <SystemClock_Config+0x84>)
 8002150:	fba3 3000 	umull	r3, r0, r3, r0
 8002154:	0980      	lsrs	r0, r0, #6
 8002156:	f7fe fcb5 	bl	8000ac4 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800215a:	2004      	movs	r0, #4
 800215c:	f7fe fccc 	bl	8000af8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002160:	4622      	mov	r2, r4
 8002162:	4621      	mov	r1, r4
 8002164:	f04f 30ff 	mov.w	r0, #4294967295
 8002168:	f7fe fc6a 	bl	8000a40 <HAL_NVIC_SetPriority>
}
 800216c:	b017      	add	sp, #92	; 0x5c
 800216e:	bd30      	pop	{r4, r5, pc}
 8002170:	10624dd3 	.word	0x10624dd3

08002174 <main>:
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b08e      	sub	sp, #56	; 0x38
  HAL_Init();
 8002178:	f7fe f83c 	bl	80001f4 <HAL_Init>
  SystemClock_Config();
 800217c:	f7ff ffb6 	bl	80020ec <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002180:	4b77      	ldr	r3, [pc, #476]	; (8002360 <main+0x1ec>)
 8002182:	695a      	ldr	r2, [r3, #20]
 8002184:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002188:	615a      	str	r2, [r3, #20]
 800218a:	695a      	ldr	r2, [r3, #20]
 800218c:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8002190:	9201      	str	r2, [sp, #4]
 8002192:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002194:	695a      	ldr	r2, [r3, #20]
 8002196:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800219a:	615a      	str	r2, [r3, #20]
 800219c:	695a      	ldr	r2, [r3, #20]
 800219e:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 80021a2:	9202      	str	r2, [sp, #8]
 80021a4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021a6:	695a      	ldr	r2, [r3, #20]
 80021a8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80021ac:	615a      	str	r2, [r3, #20]
 80021ae:	695a      	ldr	r2, [r3, #20]
 80021b0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80021b4:	9203      	str	r2, [sp, #12]
 80021b6:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021b8:	695a      	ldr	r2, [r3, #20]
 80021ba:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80021be:	615a      	str	r2, [r3, #20]
 80021c0:	695b      	ldr	r3, [r3, #20]
 80021c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021c6:	9304      	str	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
 80021c8:	2200      	movs	r2, #0
 80021ca:	f44f 7178 	mov.w	r1, #992	; 0x3e0
 80021ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d2:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
 80021d4:	f7fe fdb0 	bl	8000d38 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 80021d8:	2200      	movs	r2, #0
 80021da:	f44f 618f 	mov.w	r1, #1144	; 0x478
 80021de:	4861      	ldr	r0, [pc, #388]	; (8002364 <main+0x1f0>)
 80021e0:	f7fe fdaa 	bl	8000d38 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80021e4:	2200      	movs	r2, #0
 80021e6:	2180      	movs	r1, #128	; 0x80
 80021e8:	485f      	ldr	r0, [pc, #380]	; (8002368 <main+0x1f4>)

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ea:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80021ec:	f7fe fda4 	bl	8000d38 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 80021f0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80021f4:	4b5d      	ldr	r3, [pc, #372]	; (800236c <main+0x1f8>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80021f6:	485c      	ldr	r0, [pc, #368]	; (8002368 <main+0x1f4>)
  GPIO_InitStruct.Pin = B1_Pin;
 80021f8:	9208      	str	r2, [sp, #32]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80021fa:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80021fc:	9309      	str	r3, [sp, #36]	; 0x24

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80021fe:	2503      	movs	r5, #3
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002200:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002202:	f7fe fcaf 	bl	8000b64 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002206:	a908      	add	r1, sp, #32
 8002208:	4857      	ldr	r0, [pc, #348]	; (8002368 <main+0x1f4>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800220a:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800220c:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220e:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002210:	f7fe fca8 	bl	8000b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8002214:	2313      	movs	r3, #19
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002216:	a908      	add	r1, sp, #32
 8002218:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 800221c:	9308      	str	r3, [sp, #32]

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800221e:	270c      	movs	r7, #12
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002220:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002222:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002224:	f7fe fc9e 	bl	8000b64 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002228:	2202      	movs	r2, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800222a:	2307      	movs	r3, #7
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800222c:	a908      	add	r1, sp, #32
 800222e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002232:	9209      	str	r2, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002234:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002236:	930c      	str	r3, [sp, #48]	; 0x30

  /*Configure GPIO pins : LD2_Pin PA6 PA7 PA8 
                           PA9 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002238:	2501      	movs	r5, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223a:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800223c:	9708      	str	r7, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800223e:	f7fe fc91 	bl	8000b64 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
 8002242:	f44f 7378 	mov.w	r3, #992	; 0x3e0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002246:	a908      	add	r1, sp, #32
 8002248:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
 800224c:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224e:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002250:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002252:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002254:	f7fe fc86 	bl	8000b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB3 PB4 PB5 
                           PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8002258:	f44f 638f 	mov.w	r3, #1144	; 0x478
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800225c:	a908      	add	r1, sp, #32
 800225e:	4841      	ldr	r0, [pc, #260]	; (8002364 <main+0x1f0>)
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8002260:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002262:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002264:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002266:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002268:	f7fe fc7c 	bl	8000b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800226c:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800226e:	a908      	add	r1, sp, #32
 8002270:	483d      	ldr	r0, [pc, #244]	; (8002368 <main+0x1f4>)
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002272:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002274:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002276:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002278:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800227a:	f7fe fc73 	bl	8000b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800227e:	f44f 7340 	mov.w	r3, #768	; 0x300
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002282:	a908      	add	r1, sp, #32
 8002284:	4837      	ldr	r0, [pc, #220]	; (8002364 <main+0x1f0>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002286:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002288:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228a:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800228c:	f7fe fc6a 	bl	8000b64 <HAL_GPIO_Init>
  huart1.Instance = USART1;
 8002290:	4b37      	ldr	r3, [pc, #220]	; (8002370 <main+0x1fc>)
 8002292:	4938      	ldr	r1, [pc, #224]	; (8002374 <main+0x200>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002294:	609c      	str	r4, [r3, #8]
  huart1.Init.BaudRate = 115200;
 8002296:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800229a:	4618      	mov	r0, r3
  huart1.Init.StopBits = UART_STOPBITS_1;
 800229c:	60dc      	str	r4, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800229e:	611c      	str	r4, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80022a0:	615f      	str	r7, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022a2:	619c      	str	r4, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80022a4:	61dc      	str	r4, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022a6:	621c      	str	r4, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022a8:	625c      	str	r4, [r3, #36]	; 0x24
  huart1.Init.BaudRate = 115200;
 80022aa:	e883 0006 	stmia.w	r3, {r1, r2}
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80022ae:	f7ff fdc5 	bl	8001e3c <HAL_UART_Init>
 80022b2:	b100      	cbz	r0, 80022b6 <main+0x142>
 80022b4:	e7fe      	b.n	80022b4 <main+0x140>
  hadc1.Instance = ADC1;
 80022b6:	4c30      	ldr	r4, [pc, #192]	; (8002378 <main+0x204>)
 80022b8:	4603      	mov	r3, r0
 80022ba:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80022be:	2204      	movs	r2, #4
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80022c0:	4620      	mov	r0, r4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80022c2:	6063      	str	r3, [r4, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80022c4:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80022c6:	6123      	str	r3, [r4, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80022c8:	61e3      	str	r3, [r4, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80022ca:	6263      	str	r3, [r4, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80022cc:	6323      	str	r3, [r4, #48]	; 0x30
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80022ce:	60e3      	str	r3, [r4, #12]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80022d0:	6363      	str	r3, [r4, #52]	; 0x34
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80022d2:	61a3      	str	r3, [r4, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80022d4:	63a3      	str	r3, [r4, #56]	; 0x38
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80022d6:	62e5      	str	r5, [r4, #44]	; 0x2c
  hadc1.Init.NbrOfConversion = 1;
 80022d8:	6225      	str	r5, [r4, #32]
  hadc1.Instance = ADC1;
 80022da:	6021      	str	r1, [r4, #0]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80022dc:	6162      	str	r2, [r4, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80022de:	f7fe f81d 	bl	800031c <HAL_ADC_Init>
 80022e2:	4603      	mov	r3, r0
 80022e4:	b100      	cbz	r0, 80022e8 <main+0x174>
 80022e6:	e7fe      	b.n	80022e6 <main+0x172>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80022e8:	ae0e      	add	r6, sp, #56	; 0x38
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80022ea:	4620      	mov	r0, r4
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80022ec:	f846 3d24 	str.w	r3, [r6, #-36]!
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80022f0:	4631      	mov	r1, r6
 80022f2:	f7fe fb21 	bl	8000938 <HAL_ADCEx_MultiModeConfigChannel>
 80022f6:	4603      	mov	r3, r0
 80022f8:	b100      	cbz	r0, 80022fc <main+0x188>
 80022fa:	e7fe      	b.n	80022fa <main+0x186>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022fc:	4620      	mov	r0, r4
 80022fe:	a908      	add	r1, sp, #32
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002300:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002302:	930a      	str	r3, [sp, #40]	; 0x28
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002304:	930c      	str	r3, [sp, #48]	; 0x30
  sConfig.Offset = 0;
 8002306:	930d      	str	r3, [sp, #52]	; 0x34
  sConfig.Channel = ADC_CHANNEL_12;
 8002308:	9708      	str	r7, [sp, #32]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800230a:	9509      	str	r5, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800230c:	f7fe f97e 	bl	800060c <HAL_ADC_ConfigChannel>
 8002310:	4603      	mov	r3, r0
 8002312:	b100      	cbz	r0, 8002316 <main+0x1a2>
 8002314:	e7fe      	b.n	8002314 <main+0x1a0>
  htim2.Instance = TIM2;
 8002316:	4c19      	ldr	r4, [pc, #100]	; (800237c <main+0x208>)
 8002318:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800231c:	4620      	mov	r0, r4
  htim2.Init.Prescaler = 0;
 800231e:	6063      	str	r3, [r4, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002320:	60a3      	str	r3, [r4, #8]
  htim2.Init.Period = 0;
 8002322:	60e3      	str	r3, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002324:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002326:	61a3      	str	r3, [r4, #24]
  htim2.Instance = TIM2;
 8002328:	6022      	str	r2, [r4, #0]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800232a:	f7ff faf5 	bl	8001918 <HAL_TIM_Base_Init>
 800232e:	b100      	cbz	r0, 8002332 <main+0x1be>
 8002330:	e7fe      	b.n	8002330 <main+0x1bc>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002332:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002336:	a908      	add	r1, sp, #32
 8002338:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800233a:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800233c:	f7ff f9c4 	bl	80016c8 <HAL_TIM_ConfigClockSource>
 8002340:	4603      	mov	r3, r0
 8002342:	b100      	cbz	r0, 8002346 <main+0x1d2>
 8002344:	e7fe      	b.n	8002344 <main+0x1d0>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002346:	4631      	mov	r1, r6
 8002348:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800234a:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800234c:	9307      	str	r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800234e:	f7ff faff 	bl	8001950 <HAL_TIMEx_MasterConfigSynchronization>
 8002352:	b100      	cbz	r0, 8002356 <main+0x1e2>
 8002354:	e7fe      	b.n	8002354 <main+0x1e0>
  UserInitialise();
 8002356:	f000 f939 	bl	80025cc <UserInitialise>
	  User();
 800235a:	f000 fbe3 	bl	8002b24 <User>
 800235e:	e7fc      	b.n	800235a <main+0x1e6>
 8002360:	40021000 	.word	0x40021000
 8002364:	48000400 	.word	0x48000400
 8002368:	48000800 	.word	0x48000800
 800236c:	10210000 	.word	0x10210000
 8002370:	2000008c 	.word	0x2000008c
 8002374:	40013800 	.word	0x40013800
 8002378:	20000038 	.word	0x20000038
 800237c:	2000012c 	.word	0x2000012c

08002380 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002380:	4b1d      	ldr	r3, [pc, #116]	; (80023f8 <HAL_MspInit+0x78>)
{
 8002382:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002384:	699a      	ldr	r2, [r3, #24]
 8002386:	f042 0201 	orr.w	r2, r2, #1
 800238a:	619a      	str	r2, [r3, #24]
 800238c:	699b      	ldr	r3, [r3, #24]
{
 800238e:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002390:	f003 0301 	and.w	r3, r3, #1
 8002394:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002396:	2007      	movs	r0, #7
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002398:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800239a:	f7fe fb3f 	bl	8000a1c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800239e:	2200      	movs	r2, #0
 80023a0:	4611      	mov	r1, r2
 80023a2:	f06f 000b 	mvn.w	r0, #11
 80023a6:	f7fe fb4b 	bl	8000a40 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80023aa:	2200      	movs	r2, #0
 80023ac:	4611      	mov	r1, r2
 80023ae:	f06f 000a 	mvn.w	r0, #10
 80023b2:	f7fe fb45 	bl	8000a40 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80023b6:	2200      	movs	r2, #0
 80023b8:	4611      	mov	r1, r2
 80023ba:	f06f 0009 	mvn.w	r0, #9
 80023be:	f7fe fb3f 	bl	8000a40 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80023c2:	2200      	movs	r2, #0
 80023c4:	4611      	mov	r1, r2
 80023c6:	f06f 0004 	mvn.w	r0, #4
 80023ca:	f7fe fb39 	bl	8000a40 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80023ce:	2200      	movs	r2, #0
 80023d0:	4611      	mov	r1, r2
 80023d2:	f06f 0003 	mvn.w	r0, #3
 80023d6:	f7fe fb33 	bl	8000a40 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80023da:	2200      	movs	r2, #0
 80023dc:	4611      	mov	r1, r2
 80023de:	f06f 0001 	mvn.w	r0, #1
 80023e2:	f7fe fb2d 	bl	8000a40 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80023e6:	2200      	movs	r2, #0
 80023e8:	4611      	mov	r1, r2
 80023ea:	f04f 30ff 	mov.w	r0, #4294967295
 80023ee:	f7fe fb27 	bl	8000a40 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023f2:	b003      	add	sp, #12
 80023f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80023f8:	40021000 	.word	0x40021000

080023fc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 80023fc:	6803      	ldr	r3, [r0, #0]
 80023fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002402:	d000      	beq.n	8002406 <HAL_ADC_MspInit+0xa>
 8002404:	4770      	bx	lr
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002406:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 800240a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
{
 800240e:	b530      	push	{r4, r5, lr}
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002410:	695a      	ldr	r2, [r3, #20]
    PB13     ------> ADC1_IN13 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002412:	480b      	ldr	r0, [pc, #44]	; (8002440 <HAL_ADC_MspInit+0x44>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002414:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002418:	615a      	str	r2, [r3, #20]
 800241a:	695b      	ldr	r3, [r3, #20]
{
 800241c:	b087      	sub	sp, #28
    __HAL_RCC_ADC12_CLK_ENABLE();
 800241e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002422:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002424:	2203      	movs	r2, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002426:	2300      	movs	r3, #0
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_13;
 8002428:	f242 0402 	movw	r4, #8194	; 0x2002
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800242c:	a901      	add	r1, sp, #4
    __HAL_RCC_ADC12_CLK_ENABLE();
 800242e:	9d00      	ldr	r5, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_13;
 8002430:	9401      	str	r4, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002432:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002434:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002436:	f7fe fb95 	bl	8000b64 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800243a:	b007      	add	sp, #28
 800243c:	bd30      	pop	{r4, r5, pc}
 800243e:	bf00      	nop
 8002440:	48000400 	.word	0x48000400

08002444 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 8002444:	6803      	ldr	r3, [r0, #0]
 8002446:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800244a:	d000      	beq.n	800244e <HAL_TIM_Base_MspInit+0xa>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800244c:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 800244e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
{
 8002452:	b082      	sub	sp, #8
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002454:	69da      	ldr	r2, [r3, #28]
 8002456:	f042 0201 	orr.w	r2, r2, #1
 800245a:	61da      	str	r2, [r3, #28]
 800245c:	69db      	ldr	r3, [r3, #28]
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	9301      	str	r3, [sp, #4]
 8002464:	9b01      	ldr	r3, [sp, #4]
}
 8002466:	b002      	add	sp, #8
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop

0800246c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 800246c:	6802      	ldr	r2, [r0, #0]
 800246e:	4b14      	ldr	r3, [pc, #80]	; (80024c0 <HAL_UART_MspInit+0x54>)
 8002470:	429a      	cmp	r2, r3
 8002472:	d000      	beq.n	8002476 <HAL_UART_MspInit+0xa>
 8002474:	4770      	bx	lr
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002476:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
{
 800247a:	b5f0      	push	{r4, r5, r6, r7, lr}
    __HAL_RCC_USART1_CLK_ENABLE();
 800247c:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800247e:	4811      	ldr	r0, [pc, #68]	; (80024c4 <HAL_UART_MspInit+0x58>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8002480:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002484:	619a      	str	r2, [r3, #24]
 8002486:	699b      	ldr	r3, [r3, #24]
{
 8002488:	b087      	sub	sp, #28
    __HAL_RCC_USART1_CLK_ENABLE();
 800248a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800248e:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002490:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002492:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002494:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002496:	2630      	movs	r6, #48	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002498:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800249a:	2401      	movs	r4, #1
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800249c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800249e:	9204      	str	r2, [sp, #16]
    __HAL_RCC_USART1_CLK_ENABLE();
 80024a0:	9f00      	ldr	r7, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80024a2:	9601      	str	r6, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a4:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024a6:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024a8:	f7fe fb5c 	bl	8000b64 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80024ac:	2200      	movs	r2, #0
 80024ae:	4611      	mov	r1, r2
 80024b0:	2025      	movs	r0, #37	; 0x25
 80024b2:	f7fe fac5 	bl	8000a40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80024b6:	2025      	movs	r0, #37	; 0x25
 80024b8:	f7fe faf8 	bl	8000aac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80024bc:	b007      	add	sp, #28
 80024be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024c0:	40013800 	.word	0x40013800
 80024c4:	48000800 	.word	0x48000800

080024c8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80024c8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024ca:	f7fd fea5 	bl	8000218 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80024d2:	f7fe bb1f 	b.w	8000b14 <HAL_SYSTICK_IRQHandler>
 80024d6:	bf00      	nop

080024d8 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80024d8:	4801      	ldr	r0, [pc, #4]	; (80024e0 <USART1_IRQHandler+0x8>)
 80024da:	f7ff bd55 	b.w	8001f88 <HAL_UART_IRQHandler>
 80024de:	bf00      	nop
 80024e0:	2000008c 	.word	0x2000008c

080024e4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024e4:	4917      	ldr	r1, [pc, #92]	; (8002544 <SystemInit+0x60>)
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80024e6:	4b18      	ldr	r3, [pc, #96]	; (8002548 <SystemInit+0x64>)

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80024e8:	4a18      	ldr	r2, [pc, #96]	; (800254c <SystemInit+0x68>)

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80024ea:	4819      	ldr	r0, [pc, #100]	; (8002550 <SystemInit+0x6c>)
{
 80024ec:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024ee:	f8d1 4088 	ldr.w	r4, [r1, #136]	; 0x88
 80024f2:	f444 0470 	orr.w	r4, r4, #15728640	; 0xf00000
 80024f6:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
  RCC->CR |= 0x00000001U;
 80024fa:	681c      	ldr	r4, [r3, #0]
 80024fc:	f044 0401 	orr.w	r4, r4, #1
 8002500:	601c      	str	r4, [r3, #0]
  RCC->CFGR &= 0xF87FC00CU;
 8002502:	685c      	ldr	r4, [r3, #4]
 8002504:	4022      	ands	r2, r4
 8002506:	605a      	str	r2, [r3, #4]
  RCC->CR &= 0xFEF6FFFFU;
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800250e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002512:	601a      	str	r2, [r3, #0]
  RCC->CR &= 0xFFFBFFFFU;
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800251a:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= 0xFF80FFFFU;
 800251c:	685a      	ldr	r2, [r3, #4]
 800251e:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002522:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8002524:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002526:	f022 020f 	bic.w	r2, r2, #15
 800252a:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->CFGR3 &= 0xFF00FCCCU;
 800252c:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800252e:	2400      	movs	r4, #0
  RCC->CFGR3 &= 0xFF00FCCCU;
 8002530:	4010      	ands	r0, r2

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002532:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  RCC->CFGR3 &= 0xFF00FCCCU;
 8002536:	6318      	str	r0, [r3, #48]	; 0x30
  RCC->CIR = 0x00000000U;
 8002538:	609c      	str	r4, [r3, #8]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800253a:	608a      	str	r2, [r1, #8]
#endif
}
 800253c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	e000ed00 	.word	0xe000ed00
 8002548:	40021000 	.word	0x40021000
 800254c:	f87fc00c 	.word	0xf87fc00c
 8002550:	ff00fccc 	.word	0xff00fccc

08002554 <Int2String.part.0>:
	uint8_t digits = 0;

	if (maxL == 0)
		return 0;

	if (value < 0)
 8002554:	2900      	cmp	r1, #0
uint8_t Int2String(char* outputString, int32_t value, uint8_t maxL)
 8002556:	b4f0      	push	{r4, r5, r6, r7}
	if (value < 0)
 8002558:	db26      	blt.n	80025a8 <Int2String.part.0+0x54>
	int numWritten = 0;
 800255a:	2600      	movs	r6, #0
		maxL--;
		value = -value;
		numWritten = 1;
	}

	if (value < 10)
 800255c:	2909      	cmp	r1, #9
 800255e:	dd07      	ble.n	8002570 <Int2String.part.0+0x1c>
		digits = 1;
	else if (value < 100)
 8002560:	2963      	cmp	r1, #99	; 0x63
 8002562:	dc1c      	bgt.n	800259e <Int2String.part.0+0x4a>
		digits = 2;
 8002564:	2702      	movs	r7, #2
	else if (value < 10000)
		digits = 4;
	else
		digits = 5;

	if (digits > maxL)
 8002566:	42ba      	cmp	r2, r7
 8002568:	d205      	bcs.n	8002576 <Int2String.part.0+0x22>
		return 0; // error - not enough space in output string!
 800256a:	2000      	movs	r0, #0
		writePosition--;
		numWritten++;
	}

	return numWritten;
}
 800256c:	bcf0      	pop	{r4, r5, r6, r7}
 800256e:	4770      	bx	lr
		digits = 1;
 8002570:	2701      	movs	r7, #1
	if (digits > maxL)
 8002572:	42ba      	cmp	r2, r7
 8002574:	d3f9      	bcc.n	800256a <Int2String.part.0+0x16>
		outputString[writePosition-1] = (char) ((value % 10) + 48);
 8002576:	4d14      	ldr	r5, [pc, #80]	; (80025c8 <Int2String.part.0+0x74>)
 8002578:	19c2      	adds	r2, r0, r7
 800257a:	fb85 3401 	smull	r3, r4, r5, r1
 800257e:	17cb      	asrs	r3, r1, #31
 8002580:	ebc3 03a4 	rsb	r3, r3, r4, asr #2
 8002584:	eb03 0483 	add.w	r4, r3, r3, lsl #2
 8002588:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
 800258c:	3130      	adds	r1, #48	; 0x30
 800258e:	f802 1d01 	strb.w	r1, [r2, #-1]!
	while (writePosition > 0)
 8002592:	4282      	cmp	r2, r0
		value /= 10;
 8002594:	4619      	mov	r1, r3
	while (writePosition > 0)
 8002596:	d1f0      	bne.n	800257a <Int2String.part.0+0x26>
	return numWritten;
 8002598:	19f0      	adds	r0, r6, r7
}
 800259a:	bcf0      	pop	{r4, r5, r6, r7}
 800259c:	4770      	bx	lr
	else if (value < 1000)
 800259e:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 80025a2:	da09      	bge.n	80025b8 <Int2String.part.0+0x64>
		digits = 3;
 80025a4:	2703      	movs	r7, #3
 80025a6:	e7e4      	b.n	8002572 <Int2String.part.0+0x1e>
		maxL--;
 80025a8:	3a01      	subs	r2, #1
		outputString[0] = '-';
 80025aa:	232d      	movs	r3, #45	; 0x2d
		maxL--;
 80025ac:	b2d2      	uxtb	r2, r2
		value = -value;
 80025ae:	4249      	negs	r1, r1
		outputString[0] = '-';
 80025b0:	f800 3b01 	strb.w	r3, [r0], #1
		numWritten = 1;
 80025b4:	2601      	movs	r6, #1
 80025b6:	e7d1      	b.n	800255c <Int2String.part.0+0x8>
	else if (value < 10000)
 80025b8:	f242 770f 	movw	r7, #9999	; 0x270f
		digits = 5;
 80025bc:	42b9      	cmp	r1, r7
 80025be:	bfd4      	ite	le
 80025c0:	2704      	movle	r7, #4
 80025c2:	2705      	movgt	r7, #5
 80025c4:	e7d5      	b.n	8002572 <Int2String.part.0+0x1e>
 80025c6:	bf00      	nop
 80025c8:	66666667 	.word	0x66666667

080025cc <UserInitialise>:
	irms_accum = 0;
 80025cc:	4a25      	ldr	r2, [pc, #148]	; (8002664 <UserInitialise+0x98>)
	adcFlag = false;
 80025ce:	4926      	ldr	r1, [pc, #152]	; (8002668 <UserInitialise+0x9c>)
{
 80025d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	irms_accum = 0;
 80025d2:	2000      	movs	r0, #0
	uartRxFlag = false;
 80025d4:	f8df e0c0 	ldr.w	lr, [pc, #192]	; 8002698 <UserInitialise+0xcc>
	adcchan = 0;
 80025d8:	4b24      	ldr	r3, [pc, #144]	; (800266c <UserInitialise+0xa0>)
	samplectr = 0;
 80025da:	4c25      	ldr	r4, [pc, #148]	; (8002670 <UserInitialise+0xa4>)
	digit = 0;
 80025dc:	4d25      	ldr	r5, [pc, #148]	; (8002674 <UserInitialise+0xa8>)
	irms_accum = 0;
 80025de:	6010      	str	r0, [r2, #0]
	tempSetpoint = 60;		// initial value
 80025e0:	4f25      	ldr	r7, [pc, #148]	; (8002678 <UserInitialise+0xac>)
	vrms_accum = 0;
 80025e2:	4e26      	ldr	r6, [pc, #152]	; (800267c <UserInitialise+0xb0>)
	uartRxFlag = false;
 80025e4:	2200      	movs	r2, #0
 80025e6:	f88e 2000 	strb.w	r2, [lr]
	adcchan = 0;
 80025ea:	701a      	strb	r2, [r3, #0]
	adcFlag = false;
 80025ec:	700a      	strb	r2, [r1, #0]
	numberMap[0] = 0b00111111;
 80025ee:	4b24      	ldr	r3, [pc, #144]	; (8002680 <UserInitialise+0xb4>)
	samplectr = 0;
 80025f0:	7022      	strb	r2, [r4, #0]
	digit = 0;
 80025f2:	702a      	strb	r2, [r5, #0]
	tempSetpoint = 60;		// initial value
 80025f4:	223c      	movs	r2, #60	; 0x3c
 80025f6:	803a      	strh	r2, [r7, #0]
	numberMap[0] = 0b00111111;
 80025f8:	223f      	movs	r2, #63	; 0x3f
	pinsValue[0] = numberMap[1];
 80025fa:	4922      	ldr	r1, [pc, #136]	; (8002684 <UserInitialise+0xb8>)
	vrms_accum = 0;
 80025fc:	6030      	str	r0, [r6, #0]
	numberMap[0] = 0b00111111;
 80025fe:	701a      	strb	r2, [r3, #0]
	numberMap[4] = 0b01100110;
 8002600:	2766      	movs	r7, #102	; 0x66
	numberMap[6] = 0b01111101;
 8002602:	267d      	movs	r6, #125	; 0x7d
	numberMap[7] = 0b00000111;
 8002604:	2207      	movs	r2, #7
	numberMap[9] = 0b01100111;
 8002606:	2067      	movs	r0, #103	; 0x67
	segements[0] = 0b0001;
 8002608:	4c1f      	ldr	r4, [pc, #124]	; (8002688 <UserInitialise+0xbc>)
	numberMap[4] = 0b01100110;
 800260a:	711f      	strb	r7, [r3, #4]
	segements[0] = 0b0001;
 800260c:	2501      	movs	r5, #1
	numberMap[1] = 0b00000110;
 800260e:	2706      	movs	r7, #6
	numberMap[6] = 0b01111101;
 8002610:	719e      	strb	r6, [r3, #6]
	numberMap[7] = 0b00000111;
 8002612:	71da      	strb	r2, [r3, #7]
	numberMap[2] = 0b01011011;
 8002614:	265b      	movs	r6, #91	; 0x5b
	numberMap[5] = 0b01101101;
 8002616:	226d      	movs	r2, #109	; 0x6d
	numberMap[9] = 0b01100111;
 8002618:	7258      	strb	r0, [r3, #9]
	numberMap[3] = 0b01001111;
 800261a:	f04f 0e4f 	mov.w	lr, #79	; 0x4f
	numberMap[8] = 0b01111111;
 800261e:	207f      	movs	r0, #127	; 0x7f
	numberMap[3] = 0b01001111;
 8002620:	f883 e003 	strb.w	lr, [r3, #3]
	numberMap[1] = 0b00000110;
 8002624:	705f      	strb	r7, [r3, #1]
	pinsValue[0] = numberMap[1];
 8002626:	700f      	strb	r7, [r1, #0]
	numberMap[2] = 0b01011011;
 8002628:	709e      	strb	r6, [r3, #2]
	pinsValue[3] = numberMap[2];
 800262a:	70ce      	strb	r6, [r1, #3]
	numberMap[5] = 0b01101101;
 800262c:	715a      	strb	r2, [r3, #5]
	pinsValue[2] = numberMap[5];
 800262e:	708a      	strb	r2, [r1, #2]
	numberMap[8] = 0b01111111;
 8002630:	7218      	strb	r0, [r3, #8]
	pinsValue[1] = numberMap[8];
 8002632:	7048      	strb	r0, [r1, #1]
	segements[1] = 0b0010;
 8002634:	f04f 0e02 	mov.w	lr, #2
	HAL_UART_Receive_IT(&huart1, (uint8_t*)&uartRxChar, 1);	// UART interrupt after 1 character was received
 8002638:	462a      	mov	r2, r5
	segements[2] = 0b0100;
 800263a:	2704      	movs	r7, #4
	segements[3] = 0b1000;
 800263c:	2608      	movs	r6, #8
	HAL_UART_Receive_IT(&huart1, (uint8_t*)&uartRxChar, 1);	// UART interrupt after 1 character was received
 800263e:	4913      	ldr	r1, [pc, #76]	; (800268c <UserInitialise+0xc0>)
 8002640:	4813      	ldr	r0, [pc, #76]	; (8002690 <UserInitialise+0xc4>)
	segements[1] = 0b0010;
 8002642:	f884 e001 	strb.w	lr, [r4, #1]
	segements[2] = 0b0100;
 8002646:	70a7      	strb	r7, [r4, #2]
	segements[3] = 0b1000;
 8002648:	70e6      	strb	r6, [r4, #3]
	segements[0] = 0b0001;
 800264a:	7025      	strb	r5, [r4, #0]
	HAL_UART_Receive_IT(&huart1, (uint8_t*)&uartRxChar, 1);	// UART interrupt after 1 character was received
 800264c:	f7ff f9a6 	bl	800199c <HAL_UART_Receive_IT>
	__HAL_TIM_ENABLE(&htim2);
 8002650:	4b10      	ldr	r3, [pc, #64]	; (8002694 <UserInitialise+0xc8>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	432a      	orrs	r2, r5
 8002658:	601a      	str	r2, [r3, #0]
	__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 800265a:	68da      	ldr	r2, [r3, #12]
 800265c:	432a      	orrs	r2, r5
 800265e:	60da      	str	r2, [r3, #12]
 8002660:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002662:	bf00      	nop
 8002664:	200002cc 	.word	0x200002cc
 8002668:	200002de 	.word	0x200002de
 800266c:	200002a6 	.word	0x200002a6
 8002670:	2000018c 	.word	0x2000018c
 8002674:	2000016c 	.word	0x2000016c
 8002678:	2000021c 	.word	0x2000021c
 800267c:	200002c4 	.word	0x200002c4
 8002680:	20000170 	.word	0x20000170
 8002684:	200002a8 	.word	0x200002a8
 8002688:	20000184 	.word	0x20000184
 800268c:	2000021e 	.word	0x2000021e
 8002690:	2000008c 	.word	0x2000008c
 8002694:	2000012c 	.word	0x2000012c
 8002698:	200002c8 	.word	0x200002c8

0800269c <String2Int>:
	if (*inputString == '\0')
 800269c:	7802      	ldrb	r2, [r0, #0]
 800269e:	2a00      	cmp	r2, #0
 80026a0:	d034      	beq.n	800270c <String2Int+0x70>
{
 80026a2:	b430      	push	{r4, r5}
	if (*inputString == '-')
 80026a4:	2a2d      	cmp	r2, #45	; 0x2d
 80026a6:	bf08      	it	eq
 80026a8:	7842      	ldrbeq	r2, [r0, #1]
	while ((*inputString >= '0') && (*inputString <= '9'))
 80026aa:	f1a2 0230 	sub.w	r2, r2, #48	; 0x30
 80026ae:	b2d3      	uxtb	r3, r2
		sign = -1;
 80026b0:	bf06      	itte	eq
 80026b2:	f04f 35ff 	moveq.w	r5, #4294967295
		inputString++;
 80026b6:	3001      	addeq	r0, #1
	int sign = 1;
 80026b8:	2501      	movne	r5, #1
	while ((*inputString >= '0') && (*inputString <= '9'))
 80026ba:	2b09      	cmp	r3, #9
 80026bc:	f04f 0300 	mov.w	r3, #0
 80026c0:	d908      	bls.n	80026d4 <String2Int+0x38>
 80026c2:	e01f      	b.n	8002704 <String2Int+0x68>
		if (((sign == 1) && (returnValue >= 32768)) ||
 80026c4:	1c6a      	adds	r2, r5, #1
 80026c6:	d011      	beq.n	80026ec <String2Int+0x50>
	while ((*inputString >= '0') && (*inputString <= '9'))
 80026c8:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80026cc:	3a30      	subs	r2, #48	; 0x30
 80026ce:	b2d4      	uxtb	r4, r2
 80026d0:	2c09      	cmp	r4, #9
 80026d2:	d814      	bhi.n	80026fe <String2Int+0x62>
		returnValue *= 10;
 80026d4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
		if (((sign == 1) && (returnValue >= 32768)) ||
 80026d8:	2d01      	cmp	r5, #1
		returnValue += (*inputString - 48);
 80026da:	eb02 0343 	add.w	r3, r2, r3, lsl #1
		if (((sign == 1) && (returnValue >= 32768)) ||
 80026de:	d1f1      	bne.n	80026c4 <String2Int+0x28>
 80026e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026e4:	dbf0      	blt.n	80026c8 <String2Int+0x2c>
		return 0;
 80026e6:	2000      	movs	r0, #0
}
 80026e8:	bc30      	pop	{r4, r5}
 80026ea:	4770      	bx	lr
				((sign == -1) && (returnValue >= 32769)))
 80026ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026f0:	dcf9      	bgt.n	80026e6 <String2Int+0x4a>
	while ((*inputString >= '0') && (*inputString <= '9'))
 80026f2:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80026f6:	3a30      	subs	r2, #48	; 0x30
 80026f8:	b2d4      	uxtb	r4, r2
 80026fa:	2c09      	cmp	r4, #9
 80026fc:	d9ea      	bls.n	80026d4 <String2Int+0x38>
 80026fe:	fb13 f305 	smulbb	r3, r3, r5
 8002702:	b21b      	sxth	r3, r3
	return 1;
 8002704:	2001      	movs	r0, #1
	*outputInt = (int16_t)(sign * returnValue);
 8002706:	800b      	strh	r3, [r1, #0]
}
 8002708:	bc30      	pop	{r4, r5}
 800270a:	4770      	bx	lr
		return 0;
 800270c:	4610      	mov	r0, r2
 800270e:	4770      	bx	lr

08002710 <DecodeCmd>:
{
 8002710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	switch (cmdBuf[1])
 8002714:	4b7c      	ldr	r3, [pc, #496]	; (8002908 <DecodeCmd+0x1f8>)
 8002716:	785b      	ldrb	r3, [r3, #1]
 8002718:	3b41      	subs	r3, #65	; 0x41
 800271a:	2b0a      	cmp	r3, #10
 800271c:	f200 80e9 	bhi.w	80028f2 <DecodeCmd+0x1e2>
 8002720:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002724:	00e700dd 	.word	0x00e700dd
 8002728:	00e700e7 	.word	0x00e700e7
 800272c:	009b00e7 	.word	0x009b00e7
 8002730:	00e7007e 	.word	0x00e7007e
 8002734:	00e700e7 	.word	0x00e700e7
 8002738:	000b      	.short	0x000b
		txBuf[0] = '$'; txBuf[1] = 'K'; txBuf[2] = ',';
 800273a:	4c74      	ldr	r4, [pc, #464]	; (800290c <DecodeCmd+0x1fc>)
		numcharswritten += Int2String(txBuf+numcharswritten, irms, 10);
 800273c:	4974      	ldr	r1, [pc, #464]	; (8002910 <DecodeCmd+0x200>)
		txBuf[0] = '$'; txBuf[1] = 'K'; txBuf[2] = ',';
 800273e:	2224      	movs	r2, #36	; 0x24
 8002740:	262c      	movs	r6, #44	; 0x2c
 8002742:	234b      	movs	r3, #75	; 0x4b
 8002744:	7022      	strb	r2, [r4, #0]
 8002746:	1ce0      	adds	r0, r4, #3
 8002748:	6809      	ldr	r1, [r1, #0]
 800274a:	7063      	strb	r3, [r4, #1]
 800274c:	220a      	movs	r2, #10
 800274e:	70a6      	strb	r6, [r4, #2]
 8002750:	f7ff ff00 	bl	8002554 <Int2String.part.0>
		numcharswritten += Int2String(txBuf+numcharswritten, vrms, 10);
 8002754:	4a6f      	ldr	r2, [pc, #444]	; (8002914 <DecodeCmd+0x204>)
		numcharswritten += Int2String(txBuf+numcharswritten, irms, 10);
 8002756:	1cc3      	adds	r3, r0, #3
		txBuf[numcharswritten] = ','; numcharswritten++;
 8002758:	3004      	adds	r0, #4
 800275a:	b2db      	uxtb	r3, r3
 800275c:	b2c5      	uxtb	r5, r0
 800275e:	1960      	adds	r0, r4, r5
 8002760:	6811      	ldr	r1, [r2, #0]
 8002762:	54e6      	strb	r6, [r4, r3]
 8002764:	220a      	movs	r2, #10
 8002766:	f7ff fef5 	bl	8002554 <Int2String.part.0>
		numcharswritten += Int2String(txBuf+numcharswritten, vrms, 10);
 800276a:	182b      	adds	r3, r5, r0
 800276c:	b2db      	uxtb	r3, r3
		txBuf[numcharswritten] = ','; numcharswritten++;
 800276e:	1c5d      	adds	r5, r3, #1
 8002770:	b2ed      	uxtb	r5, r5
 8002772:	1960      	adds	r0, r4, r5
 8002774:	220a      	movs	r2, #10
 8002776:	2100      	movs	r1, #0
 8002778:	54e6      	strb	r6, [r4, r3]
 800277a:	f7ff feeb 	bl	8002554 <Int2String.part.0>
		numcharswritten += Int2String(txBuf+numcharswritten, 0, 10);    // temp ambient
 800277e:	182b      	adds	r3, r5, r0
 8002780:	b2db      	uxtb	r3, r3
		txBuf[numcharswritten] = ','; numcharswritten++;
 8002782:	1c5d      	adds	r5, r3, #1
 8002784:	b2ed      	uxtb	r5, r5
 8002786:	1960      	adds	r0, r4, r5
 8002788:	220a      	movs	r2, #10
 800278a:	2100      	movs	r1, #0
 800278c:	54e6      	strb	r6, [r4, r3]
 800278e:	f7ff fee1 	bl	8002554 <Int2String.part.0>
		numcharswritten += Int2String(txBuf+numcharswritten, 0, 10);    // temp water
 8002792:	182b      	adds	r3, r5, r0
 8002794:	b2db      	uxtb	r3, r3
		txBuf[numcharswritten] = ','; numcharswritten++;
 8002796:	1c5d      	adds	r5, r3, #1
 8002798:	b2ed      	uxtb	r5, r5
 800279a:	1960      	adds	r0, r4, r5
 800279c:	220a      	movs	r2, #10
 800279e:	2100      	movs	r1, #0
 80027a0:	54e6      	strb	r6, [r4, r3]
 80027a2:	f7ff fed7 	bl	8002554 <Int2String.part.0>
		numcharswritten += Int2String(txBuf+numcharswritten, 0, 10);    // flow
 80027a6:	182b      	adds	r3, r5, r0
 80027a8:	b2db      	uxtb	r3, r3
		txBuf[numcharswritten] = ','; numcharswritten++;
 80027aa:	1c5d      	adds	r5, r3, #1
		txBuf[numcharswritten] = 'O'; numcharswritten++;
 80027ac:	1c98      	adds	r0, r3, #2
		txBuf[numcharswritten] = 'F'; numcharswritten++;
 80027ae:	1cd9      	adds	r1, r3, #3
		txBuf[numcharswritten] = 'O'; numcharswritten++;
 80027b0:	b2ed      	uxtb	r5, r5
 80027b2:	f04f 084f 	mov.w	r8, #79	; 0x4f
		txBuf[numcharswritten] = 'F'; numcharswritten++;
 80027b6:	1d1a      	adds	r2, r3, #4
		txBuf[numcharswritten] = 'F'; numcharswritten++;
 80027b8:	b2c0      	uxtb	r0, r0
		txBuf[numcharswritten] = 'F'; numcharswritten++;
 80027ba:	b2c9      	uxtb	r1, r1
		txBuf[numcharswritten] = ','; numcharswritten++;
 80027bc:	54e6      	strb	r6, [r4, r3]
		txBuf[numcharswritten] = ','; numcharswritten++;
 80027be:	b2d2      	uxtb	r2, r2
		txBuf[numcharswritten] = 'O'; numcharswritten++;
 80027c0:	f804 8005 	strb.w	r8, [r4, r5]
		txBuf[numcharswritten] = ','; numcharswritten++;
 80027c4:	f103 0c05 	add.w	ip, r3, #5
		txBuf[numcharswritten] = 'F'; numcharswritten++;
 80027c8:	2546      	movs	r5, #70	; 0x46
		txBuf[numcharswritten] = 'O'; numcharswritten++;
 80027ca:	f103 0e06 	add.w	lr, r3, #6
		txBuf[numcharswritten] = 'P'; numcharswritten++;
 80027ce:	1ddf      	adds	r7, r3, #7
		txBuf[numcharswritten] = 'F'; numcharswritten++;
 80027d0:	5425      	strb	r5, [r4, r0]
		txBuf[numcharswritten] = 'P'; numcharswritten++;
 80027d2:	fa5f fe8e 	uxtb.w	lr, lr
		txBuf[numcharswritten] = 'F'; numcharswritten++;
 80027d6:	5465      	strb	r5, [r4, r1]
		txBuf[numcharswritten] = 'E'; numcharswritten++;
 80027d8:	b2ff      	uxtb	r7, r7
 80027da:	f103 0108 	add.w	r1, r3, #8
		txBuf[numcharswritten] = 'N'; numcharswritten++;
 80027de:	f103 0009 	add.w	r0, r3, #9
		txBuf[numcharswritten] = '\r'; numcharswritten++; txBuf[numcharswritten] = '\n'; numcharswritten++;
 80027e2:	f103 050a 	add.w	r5, r3, #10
		txBuf[numcharswritten] = 'O'; numcharswritten++;
 80027e6:	fa5f fc8c 	uxtb.w	ip, ip
		txBuf[numcharswritten] = '\r'; numcharswritten++; txBuf[numcharswritten] = '\n'; numcharswritten++;
 80027ea:	330b      	adds	r3, #11
		txBuf[numcharswritten] = ','; numcharswritten++;
 80027ec:	54a6      	strb	r6, [r4, r2]
		txBuf[numcharswritten] = 'N'; numcharswritten++;
 80027ee:	b2c9      	uxtb	r1, r1
		txBuf[numcharswritten] = '\r'; numcharswritten++; txBuf[numcharswritten] = '\n'; numcharswritten++;
 80027f0:	b2c0      	uxtb	r0, r0
 80027f2:	b2ed      	uxtb	r5, r5
		txBuf[numcharswritten] = 'E'; numcharswritten++;
 80027f4:	2645      	movs	r6, #69	; 0x45
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuf, numcharswritten, 1000);
 80027f6:	b2da      	uxtb	r2, r3
		txBuf[numcharswritten] = 'P'; numcharswritten++;
 80027f8:	2350      	movs	r3, #80	; 0x50
		txBuf[numcharswritten] = 'O'; numcharswritten++;
 80027fa:	f804 800c 	strb.w	r8, [r4, ip]
		txBuf[numcharswritten] = 'P'; numcharswritten++;
 80027fe:	f804 300e 	strb.w	r3, [r4, lr]
		txBuf[numcharswritten] = 'E'; numcharswritten++;
 8002802:	55e6      	strb	r6, [r4, r7]
		txBuf[numcharswritten] = 'N'; numcharswritten++;
 8002804:	234e      	movs	r3, #78	; 0x4e
		txBuf[numcharswritten] = '\r'; numcharswritten++; txBuf[numcharswritten] = '\n'; numcharswritten++;
 8002806:	270d      	movs	r7, #13
 8002808:	260a      	movs	r6, #10
		txBuf[numcharswritten] = 'N'; numcharswritten++;
 800280a:	5463      	strb	r3, [r4, r1]
		txBuf[numcharswritten] = '\r'; numcharswritten++; txBuf[numcharswritten] = '\n'; numcharswritten++;
 800280c:	5427      	strb	r7, [r4, r0]
 800280e:	5566      	strb	r6, [r4, r5]
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuf, numcharswritten, 1000);
 8002810:	4621      	mov	r1, r4
 8002812:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002816:	4840      	ldr	r0, [pc, #256]	; (8002918 <DecodeCmd+0x208>)
}
 8002818:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuf, numcharswritten, 1000);
 800281c:	f7ff ba7a 	b.w	8001d14 <HAL_UART_Transmit>
		txBuf[0] = '$';	txBuf[1] = 'G';	txBuf[2] = ',';
 8002820:	4c3a      	ldr	r4, [pc, #232]	; (800290c <DecodeCmd+0x1fc>)
		charsL = Int2String(txBuf+3, tempSetpoint, 4);
 8002822:	493e      	ldr	r1, [pc, #248]	; (800291c <DecodeCmd+0x20c>)
		txBuf[0] = '$';	txBuf[1] = 'G';	txBuf[2] = ',';
 8002824:	2224      	movs	r2, #36	; 0x24
 8002826:	232c      	movs	r3, #44	; 0x2c
 8002828:	7022      	strb	r2, [r4, #0]
 800282a:	2547      	movs	r5, #71	; 0x47
 800282c:	1ce0      	adds	r0, r4, #3
 800282e:	f9b1 1000 	ldrsh.w	r1, [r1]
 8002832:	7065      	strb	r5, [r4, #1]
 8002834:	2204      	movs	r2, #4
 8002836:	70a3      	strb	r3, [r4, #2]
 8002838:	f7ff fe8c 	bl	8002554 <Int2String.part.0>
		txBuf[3 + charsL] = '\r'; txBuf[4 + charsL] = '\n';
 800283c:	1825      	adds	r5, r4, r0
 800283e:	260d      	movs	r6, #13
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuf, charsL+5, 1000);
 8002840:	4621      	mov	r1, r4
		txBuf[3 + charsL] = '\r'; txBuf[4 + charsL] = '\n';
 8002842:	240a      	movs	r4, #10
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuf, charsL+5, 1000);
 8002844:	1d42      	adds	r2, r0, #5
		txBuf[3 + charsL] = '\r'; txBuf[4 + charsL] = '\n';
 8002846:	70ee      	strb	r6, [r5, #3]
 8002848:	712c      	strb	r4, [r5, #4]
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuf, charsL+5, 1000);
 800284a:	b292      	uxth	r2, r2
 800284c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002850:	4831      	ldr	r0, [pc, #196]	; (8002918 <DecodeCmd+0x208>)
}
 8002852:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuf, charsL+5, 1000);
 8002856:	f7ff ba5d 	b.w	8001d14 <HAL_UART_Transmit>
		String2Int(cmdBuf+3, &tempSetpoint);
 800285a:	4e30      	ldr	r6, [pc, #192]	; (800291c <DecodeCmd+0x20c>)
		txBuf[0] = '$'; txBuf[1] = 'F';	txBuf[2] = '\r'; txBuf[3] = '\n';
 800285c:	4d2b      	ldr	r5, [pc, #172]	; (800290c <DecodeCmd+0x1fc>)
		String2Int(cmdBuf+3, &tempSetpoint);
 800285e:	4830      	ldr	r0, [pc, #192]	; (8002920 <DecodeCmd+0x210>)
 8002860:	4c30      	ldr	r4, [pc, #192]	; (8002924 <DecodeCmd+0x214>)
 8002862:	4631      	mov	r1, r6
 8002864:	f7ff ff1a 	bl	800269c <String2Int>
		txBuf[0] = '$'; txBuf[1] = 'F';	txBuf[2] = '\r'; txBuf[3] = '\n';
 8002868:	2124      	movs	r1, #36	; 0x24
 800286a:	2346      	movs	r3, #70	; 0x46
 800286c:	220d      	movs	r2, #13
 800286e:	7029      	strb	r1, [r5, #0]
 8002870:	706b      	strb	r3, [r5, #1]
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuf, 4, 1000);
 8002872:	4629      	mov	r1, r5
 8002874:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
		txBuf[0] = '$'; txBuf[1] = 'F';	txBuf[2] = '\r'; txBuf[3] = '\n';
 8002878:	70aa      	strb	r2, [r5, #2]
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuf, 4, 1000);
 800287a:	4827      	ldr	r0, [pc, #156]	; (8002918 <DecodeCmd+0x208>)
 800287c:	2204      	movs	r2, #4
		txBuf[0] = '$'; txBuf[1] = 'F';	txBuf[2] = '\r'; txBuf[3] = '\n';
 800287e:	270a      	movs	r7, #10
 8002880:	70ef      	strb	r7, [r5, #3]
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuf, 4, 1000);
 8002882:	f7ff fa47 	bl	8001d14 <HAL_UART_Transmit>
 8002886:	f9b6 1000 	ldrsh.w	r1, [r6]
 800288a:	4620      	mov	r0, r4
 800288c:	2204      	movs	r2, #4
 800288e:	f7ff fe61 	bl	8002554 <Int2String.part.0>
		while (k < charsL)
 8002892:	f8df c0a8 	ldr.w	ip, [pc, #168]	; 800293c <DecodeCmd+0x22c>
 8002896:	f8dc 6000 	ldr.w	r6, [ip]
 800289a:	42b0      	cmp	r0, r6
 800289c:	dd18      	ble.n	80028d0 <DecodeCmd+0x1c0>
 800289e:	4d22      	ldr	r5, [pc, #136]	; (8002928 <DecodeCmd+0x218>)
					pinsValue[k] = numberMap[i];
 80028a0:	4f22      	ldr	r7, [pc, #136]	; (800292c <DecodeCmd+0x21c>)
 80028a2:	4435      	add	r5, r6
 80028a4:	eb00 0e04 	add.w	lr, r0, r4
 80028a8:	4426      	add	r6, r4
			for (i=0; i <10; i++)
 80028aa:	2200      	movs	r2, #0
 80028ac:	f816 4b01 	ldrb.w	r4, [r6], #1
 80028b0:	4611      	mov	r1, r2
				if (tempF[k] == (i+0x30))
 80028b2:	f101 0330 	add.w	r3, r1, #48	; 0x30
 80028b6:	429c      	cmp	r4, r3
 80028b8:	f102 0201 	add.w	r2, r2, #1
 80028bc:	d01b      	beq.n	80028f6 <DecodeCmd+0x1e6>
			for (i=0; i <10; i++)
 80028be:	2a0a      	cmp	r2, #10
 80028c0:	4611      	mov	r1, r2
 80028c2:	d1f6      	bne.n	80028b2 <DecodeCmd+0x1a2>
		while (k < charsL)
 80028c4:	4576      	cmp	r6, lr
 80028c6:	f105 0501 	add.w	r5, r5, #1
 80028ca:	d1ee      	bne.n	80028aa <DecodeCmd+0x19a>
 80028cc:	4b18      	ldr	r3, [pc, #96]	; (8002930 <DecodeCmd+0x220>)
 80028ce:	6019      	str	r1, [r3, #0]
		g_length = charsL;
 80028d0:	4a18      	ldr	r2, [pc, #96]	; (8002934 <DecodeCmd+0x224>)
		k = 0;
 80028d2:	2300      	movs	r3, #0
		g_length = charsL;
 80028d4:	7010      	strb	r0, [r2, #0]
		k = 0;
 80028d6:	f8cc 3000 	str.w	r3, [ip]
		break;
 80028da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		HAL_UART_Transmit(&huart1, (uint8_t*)txStudentNo, 13, 1000);
 80028de:	4b16      	ldr	r3, [pc, #88]	; (8002938 <DecodeCmd+0x228>)
 80028e0:	480d      	ldr	r0, [pc, #52]	; (8002918 <DecodeCmd+0x208>)
 80028e2:	6819      	ldr	r1, [r3, #0]
 80028e4:	220d      	movs	r2, #13
 80028e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
}
 80028ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		HAL_UART_Transmit(&huart1, (uint8_t*)txStudentNo, 13, 1000);
 80028ee:	f7ff ba11 	b.w	8001d14 <HAL_UART_Transmit>
 80028f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					pinsValue[k] = numberMap[i];
 80028f6:	5c7b      	ldrb	r3, [r7, r1]
 80028f8:	702b      	strb	r3, [r5, #0]
		while (k < charsL)
 80028fa:	4576      	cmp	r6, lr
					pinsValue[k] = numberMap[i];
 80028fc:	f04f 010b 	mov.w	r1, #11
 8002900:	f105 0501 	add.w	r5, r5, #1
		while (k < charsL)
 8002904:	d1d1      	bne.n	80028aa <DecodeCmd+0x19a>
 8002906:	e7e1      	b.n	80028cc <DecodeCmd+0x1bc>
 8002908:	20000274 	.word	0x20000274
 800290c:	20000194 	.word	0x20000194
 8002910:	20000270 	.word	0x20000270
 8002914:	200002d0 	.word	0x200002d0
 8002918:	2000008c 	.word	0x2000008c
 800291c:	2000021c 	.word	0x2000021c
 8002920:	20000277 	.word	0x20000277
 8002924:	200002b4 	.word	0x200002b4
 8002928:	200002a8 	.word	0x200002a8
 800292c:	20000170 	.word	0x20000170
 8002930:	20000028 	.word	0x20000028
 8002934:	20000024 	.word	0x20000024
 8002938:	20000004 	.word	0x20000004
 800293c:	20000030 	.word	0x20000030

08002940 <writeToPins>:
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET); //f
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9,GPIO_PIN_SET); //g
}

void writeToPins(uint8_t segments[], uint8_t pins[], int segmentsL)
{
 8002940:	b570      	push	{r4, r5, r6, lr}

	if(in == segmentsL)
 8002942:	4d73      	ldr	r5, [pc, #460]	; (8002b10 <writeToPins+0x1d0>)
 8002944:	782b      	ldrb	r3, [r5, #0]
 8002946:	4293      	cmp	r3, r2
{
 8002948:	460c      	mov	r4, r1
	if(in == segmentsL)
 800294a:	f000 80db 	beq.w	8002b04 <writeToPins+0x1c4>
	{
		in = 0;
	}
	else
	{
		in++;
 800294e:	3301      	adds	r3, #1
 8002950:	b2da      	uxtb	r2, r3
	}

	switch(in)
 8002952:	1e53      	subs	r3, r2, #1
		in++;
 8002954:	702a      	strb	r2, [r5, #0]
	switch(in)
 8002956:	2b03      	cmp	r3, #3
 8002958:	d82a      	bhi.n	80029b0 <writeToPins+0x70>
 800295a:	e8df f003 	tbb	[pc, r3]
 800295e:	97b5      	.short	0x97b5
 8002960:	0279      	.short	0x0279
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,(~(segements[2] >> 3) & 0b00000001)); //4
	}
	break;
	case 4:
	{
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,(~(segements[3] >> 0) & 0b00000001)); //1
 8002962:	4e6c      	ldr	r6, [pc, #432]	; (8002b14 <writeToPins+0x1d4>)
 8002964:	486c      	ldr	r0, [pc, #432]	; (8002b18 <writeToPins+0x1d8>)
 8002966:	78f2      	ldrb	r2, [r6, #3]
 8002968:	43d2      	mvns	r2, r2
 800296a:	f002 0201 	and.w	r2, r2, #1
 800296e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002972:	f7fe f9e1 	bl	8000d38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,(~(segements[3] >> 1) & 0b00000001)); //2
 8002976:	78f2      	ldrb	r2, [r6, #3]
 8002978:	4867      	ldr	r0, [pc, #412]	; (8002b18 <writeToPins+0x1d8>)
 800297a:	ea6f 0252 	mvn.w	r2, r2, lsr #1
 800297e:	f002 0201 	and.w	r2, r2, #1
 8002982:	2110      	movs	r1, #16
 8002984:	f7fe f9d8 	bl	8000d38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,(~(segements[3] >> 2) & 0b00000001)); //3
 8002988:	78f2      	ldrb	r2, [r6, #3]
 800298a:	4863      	ldr	r0, [pc, #396]	; (8002b18 <writeToPins+0x1d8>)
 800298c:	ea6f 0292 	mvn.w	r2, r2, lsr #2
 8002990:	f002 0201 	and.w	r2, r2, #1
 8002994:	2120      	movs	r1, #32
 8002996:	f7fe f9cf 	bl	8000d38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,(~(segements[3] >> 3) & 0b00000001)); //4
 800299a:	78f2      	ldrb	r2, [r6, #3]
 800299c:	485e      	ldr	r0, [pc, #376]	; (8002b18 <writeToPins+0x1d8>)
 800299e:	ea6f 02d2 	mvn.w	r2, r2, lsr #3
 80029a2:	f002 0201 	and.w	r2, r2, #1
 80029a6:	2108      	movs	r1, #8
 80029a8:	f7fe f9c6 	bl	8000d38 <HAL_GPIO_WritePin>
 80029ac:	782b      	ldrb	r3, [r5, #0]
 80029ae:	3b01      	subs	r3, #1
 80029b0:	461a      	mov	r2, r3
	}
	break;
	}

	i = (int)(in - 1);
 80029b2:	4d5a      	ldr	r5, [pc, #360]	; (8002b1c <writeToPins+0x1dc>)
 80029b4:	602b      	str	r3, [r5, #0]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5, (~(pins[i] >> 0) & 0b00000001)); //a
 80029b6:	5ca2      	ldrb	r2, [r4, r2]
 80029b8:	43d2      	mvns	r2, r2
 80029ba:	f002 0201 	and.w	r2, r2, #1
 80029be:	2120      	movs	r1, #32
 80029c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029c4:	f7fe f9b8 	bl	8000d38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6, (~(pins[i] >> 1) & 0b00000001)); //b
 80029c8:	682b      	ldr	r3, [r5, #0]
 80029ca:	5ce2      	ldrb	r2, [r4, r3]
 80029cc:	ea6f 0252 	mvn.w	r2, r2, lsr #1
 80029d0:	f002 0201 	and.w	r2, r2, #1
 80029d4:	2140      	movs	r1, #64	; 0x40
 80029d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029da:	f7fe f9ad 	bl	8000d38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7, (~(pins[i] >> 2) & 0b00000001)); //c
 80029de:	682b      	ldr	r3, [r5, #0]
 80029e0:	5ce2      	ldrb	r2, [r4, r3]
 80029e2:	ea6f 0292 	mvn.w	r2, r2, lsr #2
 80029e6:	f002 0201 	and.w	r2, r2, #1
 80029ea:	2180      	movs	r1, #128	; 0x80
 80029ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029f0:	f7fe f9a2 	bl	8000d38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_6, (~(pins[i] >> 3) & 0b00000001)); //d
 80029f4:	682b      	ldr	r3, [r5, #0]
 80029f6:	4848      	ldr	r0, [pc, #288]	; (8002b18 <writeToPins+0x1d8>)
 80029f8:	5ce2      	ldrb	r2, [r4, r3]
 80029fa:	ea6f 02d2 	mvn.w	r2, r2, lsr #3
 80029fe:	f002 0201 	and.w	r2, r2, #1
 8002a02:	2140      	movs	r1, #64	; 0x40
 8002a04:	f7fe f998 	bl	8000d38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7, (~(pins[i] >> 4) & 0b00000001)); //e
 8002a08:	682b      	ldr	r3, [r5, #0]
 8002a0a:	4845      	ldr	r0, [pc, #276]	; (8002b20 <writeToPins+0x1e0>)
 8002a0c:	5ce2      	ldrb	r2, [r4, r3]
 8002a0e:	ea6f 1212 	mvn.w	r2, r2, lsr #4
 8002a12:	f002 0201 	and.w	r2, r2, #1
 8002a16:	2180      	movs	r1, #128	; 0x80
 8002a18:	f7fe f98e 	bl	8000d38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8, (~(pins[i] >> 5) & 0b00000001)); //f
 8002a1c:	682b      	ldr	r3, [r5, #0]
 8002a1e:	5ce2      	ldrb	r2, [r4, r3]
 8002a20:	ea6f 1252 	mvn.w	r2, r2, lsr #5
 8002a24:	f002 0201 	and.w	r2, r2, #1
 8002a28:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a30:	f7fe f982 	bl	8000d38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9, (~(pins[i] >> 6) & 0b00000001)); //g
 8002a34:	682b      	ldr	r3, [r5, #0]
 8002a36:	5ce2      	ldrb	r2, [r4, r3]
 8002a38:	ea6f 1292 	mvn.w	r2, r2, lsr #6
 8002a3c:	f002 0201 	and.w	r2, r2, #1
 8002a40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000

}
 8002a48:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9, (~(pins[i] >> 6) & 0b00000001)); //g
 8002a4c:	f7fe b974 	b.w	8000d38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,(~(segements[2] >> 0) & 0b00000001)); //1
 8002a50:	4e30      	ldr	r6, [pc, #192]	; (8002b14 <writeToPins+0x1d4>)
 8002a52:	4831      	ldr	r0, [pc, #196]	; (8002b18 <writeToPins+0x1d8>)
 8002a54:	78b2      	ldrb	r2, [r6, #2]
 8002a56:	43d2      	mvns	r2, r2
 8002a58:	f002 0201 	and.w	r2, r2, #1
 8002a5c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a60:	f7fe f96a 	bl	8000d38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,(~(segements[2] >> 1) & 0b00000001)); //2
 8002a64:	78b2      	ldrb	r2, [r6, #2]
 8002a66:	482c      	ldr	r0, [pc, #176]	; (8002b18 <writeToPins+0x1d8>)
 8002a68:	ea6f 0252 	mvn.w	r2, r2, lsr #1
 8002a6c:	f002 0201 	and.w	r2, r2, #1
 8002a70:	2110      	movs	r1, #16
 8002a72:	f7fe f961 	bl	8000d38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,(~(segements[2] >> 2) & 0b00000001)); //3
 8002a76:	78b2      	ldrb	r2, [r6, #2]
 8002a78:	4827      	ldr	r0, [pc, #156]	; (8002b18 <writeToPins+0x1d8>)
 8002a7a:	ea6f 0292 	mvn.w	r2, r2, lsr #2
 8002a7e:	f002 0201 	and.w	r2, r2, #1
 8002a82:	2120      	movs	r1, #32
 8002a84:	f7fe f958 	bl	8000d38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,(~(segements[2] >> 3) & 0b00000001)); //4
 8002a88:	78b2      	ldrb	r2, [r6, #2]
 8002a8a:	e787      	b.n	800299c <writeToPins+0x5c>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,(~(segements[1] >> 0) & 0b00000001)); //1
 8002a8c:	4e21      	ldr	r6, [pc, #132]	; (8002b14 <writeToPins+0x1d4>)
 8002a8e:	4822      	ldr	r0, [pc, #136]	; (8002b18 <writeToPins+0x1d8>)
 8002a90:	7872      	ldrb	r2, [r6, #1]
 8002a92:	43d2      	mvns	r2, r2
 8002a94:	f002 0201 	and.w	r2, r2, #1
 8002a98:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a9c:	f7fe f94c 	bl	8000d38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,(~(segements[1] >> 1) & 0b00000001)); //2
 8002aa0:	7872      	ldrb	r2, [r6, #1]
 8002aa2:	481d      	ldr	r0, [pc, #116]	; (8002b18 <writeToPins+0x1d8>)
 8002aa4:	ea6f 0252 	mvn.w	r2, r2, lsr #1
 8002aa8:	f002 0201 	and.w	r2, r2, #1
 8002aac:	2110      	movs	r1, #16
 8002aae:	f7fe f943 	bl	8000d38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,(~(segements[1] >> 2) & 0b00000001)); //3
 8002ab2:	7872      	ldrb	r2, [r6, #1]
 8002ab4:	4818      	ldr	r0, [pc, #96]	; (8002b18 <writeToPins+0x1d8>)
 8002ab6:	ea6f 0292 	mvn.w	r2, r2, lsr #2
 8002aba:	f002 0201 	and.w	r2, r2, #1
 8002abe:	2120      	movs	r1, #32
 8002ac0:	f7fe f93a 	bl	8000d38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,(~(segements[1] >> 3) & 0b00000001)); //4
 8002ac4:	7872      	ldrb	r2, [r6, #1]
 8002ac6:	e769      	b.n	800299c <writeToPins+0x5c>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,(~(segements[0] >> 0) & 0b00000001)); //1
 8002ac8:	4e12      	ldr	r6, [pc, #72]	; (8002b14 <writeToPins+0x1d4>)
 8002aca:	4813      	ldr	r0, [pc, #76]	; (8002b18 <writeToPins+0x1d8>)
 8002acc:	7832      	ldrb	r2, [r6, #0]
 8002ace:	43d2      	mvns	r2, r2
 8002ad0:	f002 0201 	and.w	r2, r2, #1
 8002ad4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ad8:	f7fe f92e 	bl	8000d38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,(~(segements[0] >> 1) & 0b00000001)); //2
 8002adc:	7832      	ldrb	r2, [r6, #0]
 8002ade:	480e      	ldr	r0, [pc, #56]	; (8002b18 <writeToPins+0x1d8>)
 8002ae0:	ea6f 0252 	mvn.w	r2, r2, lsr #1
 8002ae4:	f002 0201 	and.w	r2, r2, #1
 8002ae8:	2110      	movs	r1, #16
 8002aea:	f7fe f925 	bl	8000d38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,(~(segements[0] >> 2) & 0b00000001)); //3
 8002aee:	7832      	ldrb	r2, [r6, #0]
 8002af0:	4809      	ldr	r0, [pc, #36]	; (8002b18 <writeToPins+0x1d8>)
 8002af2:	ea6f 0292 	mvn.w	r2, r2, lsr #2
 8002af6:	f002 0201 	and.w	r2, r2, #1
 8002afa:	2120      	movs	r1, #32
 8002afc:	f7fe f91c 	bl	8000d38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,(~(segements[0] >> 3) & 0b00000001)); //4
 8002b00:	7832      	ldrb	r2, [r6, #0]
 8002b02:	e74b      	b.n	800299c <writeToPins+0x5c>
		in = 0;
 8002b04:	2300      	movs	r3, #0
 8002b06:	f04f 32ff 	mov.w	r2, #4294967295
 8002b0a:	702b      	strb	r3, [r5, #0]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	e750      	b.n	80029b2 <writeToPins+0x72>
 8002b10:	2000002c 	.word	0x2000002c
 8002b14:	20000184 	.word	0x20000184
 8002b18:	48000400 	.word	0x48000400
 8002b1c:	20000028 	.word	0x20000028
 8002b20:	48000800 	.word	0x48000800

08002b24 <User>:
{
 8002b24:	b570      	push	{r4, r5, r6, lr}
	if (uartRxFlag)
 8002b26:	4c43      	ldr	r4, [pc, #268]	; (8002c34 <User+0x110>)
 8002b28:	7823      	ldrb	r3, [r4, #0]
{
 8002b2a:	b086      	sub	sp, #24
	if (uartRxFlag)
 8002b2c:	b193      	cbz	r3, 8002b54 <User+0x30>
		if (uartRxChar == '$')
 8002b2e:	4b42      	ldr	r3, [pc, #264]	; (8002c38 <User+0x114>)
 8002b30:	4d42      	ldr	r5, [pc, #264]	; (8002c3c <User+0x118>)
 8002b32:	781a      	ldrb	r2, [r3, #0]
 8002b34:	2a24      	cmp	r2, #36	; 0x24
 8002b36:	d059      	beq.n	8002bec <User+0xc8>
		if (cmdBufPos < cmdBufL)
 8002b38:	882b      	ldrh	r3, [r5, #0]
 8002b3a:	2b31      	cmp	r3, #49	; 0x31
 8002b3c:	d96d      	bls.n	8002c1a <User+0xf6>
 8002b3e:	4940      	ldr	r1, [pc, #256]	; (8002c40 <User+0x11c>)
		if ((cmdBufPos >= 4) && (cmdBuf[0] == '$') && (cmdBuf[cmdBufPos-2] == '\r') && (cmdBuf[cmdBufPos-1] == '\n'))
 8002b40:	780a      	ldrb	r2, [r1, #0]
 8002b42:	2a24      	cmp	r2, #36	; 0x24
 8002b44:	d05b      	beq.n	8002bfe <User+0xda>
		uartRxFlag = false;  // clear the flag - the 'receive character' event has been handled.
 8002b46:	2300      	movs	r3, #0
		HAL_UART_Receive_IT(&huart1, (uint8_t*)&uartRxChar, 1);	// UART interrupt after 1 character was received
 8002b48:	2201      	movs	r2, #1
 8002b4a:	493b      	ldr	r1, [pc, #236]	; (8002c38 <User+0x114>)
 8002b4c:	483d      	ldr	r0, [pc, #244]	; (8002c44 <User+0x120>)
		uartRxFlag = false;  // clear the flag - the 'receive character' event has been handled.
 8002b4e:	7023      	strb	r3, [r4, #0]
		HAL_UART_Receive_IT(&huart1, (uint8_t*)&uartRxChar, 1);	// UART interrupt after 1 character was received
 8002b50:	f7fe ff24 	bl	800199c <HAL_UART_Receive_IT>
	if(adcFlag == 1U)
 8002b54:	4d3c      	ldr	r5, [pc, #240]	; (8002c48 <User+0x124>)
 8002b56:	782b      	ldrb	r3, [r5, #0]
 8002b58:	b323      	cbz	r3, 8002ba4 <User+0x80>
		if (adcchan == 0)
 8002b5a:	4c3c      	ldr	r4, [pc, #240]	; (8002c4c <User+0x128>)
 8002b5c:	7823      	ldrb	r3, [r4, #0]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d032      	beq.n	8002bc8 <User+0xa4>
		else if (adcchan == 1)
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d05c      	beq.n	8002c20 <User+0xfc>
		adcchan++;
 8002b66:	3301      	adds	r3, #1
 8002b68:	b2db      	uxtb	r3, r3
		if (adcchan >= 2)
 8002b6a:	2b01      	cmp	r3, #1
		adcchan++;
 8002b6c:	7023      	strb	r3, [r4, #0]
		if (adcchan >= 2)
 8002b6e:	d939      	bls.n	8002be4 <User+0xc0>
			samplectr++;
 8002b70:	4a37      	ldr	r2, [pc, #220]	; (8002c50 <User+0x12c>)
 8002b72:	7813      	ldrb	r3, [r2, #0]
 8002b74:	3301      	adds	r3, #1
 8002b76:	b2db      	uxtb	r3, r3
			adcchan = 0;
 8002b78:	2100      	movs	r1, #0
			if (samplectr >= RMS_WINDOW)
 8002b7a:	2b27      	cmp	r3, #39	; 0x27
			adcchan = 0;
 8002b7c:	7021      	strb	r1, [r4, #0]
			if (samplectr >= RMS_WINDOW)
 8002b7e:	d821      	bhi.n	8002bc4 <User+0xa0>
			samplectr++;
 8002b80:	7013      	strb	r3, [r2, #0]
		case 0: chdef.Channel = ADC_CHANNEL_12; break;  //V
 8002b82:	230c      	movs	r3, #12
 8002b84:	9300      	str	r3, [sp, #0]
		chdef.SingleDiff = ADC_SINGLE_ENDED;
 8002b86:	2400      	movs	r4, #0
		chdef.Rank = 1;
 8002b88:	2301      	movs	r3, #1
		HAL_ADC_ConfigChannel(&hadc1, &chdef);
 8002b8a:	4669      	mov	r1, sp
 8002b8c:	4831      	ldr	r0, [pc, #196]	; (8002c54 <User+0x130>)
		chdef.Rank = 1;
 8002b8e:	9301      	str	r3, [sp, #4]
		chdef.SingleDiff = ADC_SINGLE_ENDED;
 8002b90:	9403      	str	r4, [sp, #12]
		chdef.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002b92:	9402      	str	r4, [sp, #8]
		chdef.OffsetNumber = ADC_OFFSET_NONE;
 8002b94:	9404      	str	r4, [sp, #16]
		chdef.Offset = 0;
 8002b96:	9405      	str	r4, [sp, #20]
		HAL_ADC_ConfigChannel(&hadc1, &chdef);
 8002b98:	f7fd fd38 	bl	800060c <HAL_ADC_ConfigChannel>
		HAL_ADC_Start(&hadc1);
 8002b9c:	482d      	ldr	r0, [pc, #180]	; (8002c54 <User+0x130>)
 8002b9e:	f7fd fcc7 	bl	8000530 <HAL_ADC_Start>
		adcFlag = 0;
 8002ba2:	702c      	strb	r4, [r5, #0]
	uint32_t tick = HAL_GetTick();
 8002ba4:	f7fd fb40 	bl	8000228 <HAL_GetTick>
	if (tick != lasttick)
 8002ba8:	4b2b      	ldr	r3, [pc, #172]	; (8002c58 <User+0x134>)
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	4290      	cmp	r0, r2
	uint32_t tick = HAL_GetTick();
 8002bae:	4604      	mov	r4, r0
	if (tick != lasttick)
 8002bb0:	d006      	beq.n	8002bc0 <User+0x9c>
		writeToPins(segements, pinsValue, g_length);
 8002bb2:	4a2a      	ldr	r2, [pc, #168]	; (8002c5c <User+0x138>)
 8002bb4:	492a      	ldr	r1, [pc, #168]	; (8002c60 <User+0x13c>)
 8002bb6:	7812      	ldrb	r2, [r2, #0]
 8002bb8:	482a      	ldr	r0, [pc, #168]	; (8002c64 <User+0x140>)
		lasttick = tick;
 8002bba:	601c      	str	r4, [r3, #0]
		writeToPins(segements, pinsValue, g_length);
 8002bbc:	f7ff fec0 	bl	8002940 <writeToPins>
}
 8002bc0:	b006      	add	sp, #24
 8002bc2:	bd70      	pop	{r4, r5, r6, pc}
				samplectr = 0;
 8002bc4:	7011      	strb	r1, [r2, #0]
 8002bc6:	e7dc      	b.n	8002b82 <User+0x5e>
			vsample[samplectr] = HAL_ADC_GetValue(&hadc1);
 8002bc8:	4b21      	ldr	r3, [pc, #132]	; (8002c50 <User+0x12c>)
 8002bca:	4822      	ldr	r0, [pc, #136]	; (8002c54 <User+0x130>)
 8002bcc:	781e      	ldrb	r6, [r3, #0]
 8002bce:	f7fd fd19 	bl	8000604 <HAL_ADC_GetValue>
 8002bd2:	7823      	ldrb	r3, [r4, #0]
 8002bd4:	4a24      	ldr	r2, [pc, #144]	; (8002c68 <User+0x144>)
		adcchan++;
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	b2db      	uxtb	r3, r3
		if (adcchan >= 2)
 8002bda:	2b01      	cmp	r3, #1
			vsample[samplectr] = HAL_ADC_GetValue(&hadc1);
 8002bdc:	f822 0016 	strh.w	r0, [r2, r6, lsl #1]
		adcchan++;
 8002be0:	7023      	strb	r3, [r4, #0]
		if (adcchan >= 2)
 8002be2:	d8c5      	bhi.n	8002b70 <User+0x4c>
		switch (adcchan)
 8002be4:	d1cd      	bne.n	8002b82 <User+0x5e>
		case 1: chdef.Channel = ADC_CHANNEL_13; break;  //I
 8002be6:	230d      	movs	r3, #13
 8002be8:	9300      	str	r3, [sp, #0]
 8002bea:	e7cc      	b.n	8002b86 <User+0x62>
 8002bec:	2300      	movs	r3, #0
 8002bee:	2001      	movs	r0, #1
			cmdBuf[cmdBufPos++] = uartRxChar;
 8002bf0:	4913      	ldr	r1, [pc, #76]	; (8002c40 <User+0x11c>)
 8002bf2:	8028      	strh	r0, [r5, #0]
		if ((cmdBufPos >= 4) && (cmdBuf[0] == '$') && (cmdBuf[cmdBufPos-2] == '\r') && (cmdBuf[cmdBufPos-1] == '\n'))
 8002bf4:	2803      	cmp	r0, #3
			cmdBuf[cmdBufPos++] = uartRxChar;
 8002bf6:	54ca      	strb	r2, [r1, r3]
		if ((cmdBufPos >= 4) && (cmdBuf[0] == '$') && (cmdBuf[cmdBufPos-2] == '\r') && (cmdBuf[cmdBufPos-1] == '\n'))
 8002bf8:	d9a5      	bls.n	8002b46 <User+0x22>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	e7a0      	b.n	8002b40 <User+0x1c>
 8002bfe:	440b      	add	r3, r1
 8002c00:	f813 2c02 	ldrb.w	r2, [r3, #-2]
 8002c04:	2a0d      	cmp	r2, #13
 8002c06:	d19e      	bne.n	8002b46 <User+0x22>
 8002c08:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8002c0c:	2b0a      	cmp	r3, #10
 8002c0e:	d19a      	bne.n	8002b46 <User+0x22>
			DecodeCmd();
 8002c10:	f7ff fd7e 	bl	8002710 <DecodeCmd>
			cmdBufPos = 0;	// clear buffer
 8002c14:	2300      	movs	r3, #0
 8002c16:	802b      	strh	r3, [r5, #0]
 8002c18:	e795      	b.n	8002b46 <User+0x22>
 8002c1a:	1c58      	adds	r0, r3, #1
 8002c1c:	b280      	uxth	r0, r0
 8002c1e:	e7e7      	b.n	8002bf0 <User+0xcc>
			isample[samplectr] = HAL_ADC_GetValue(&hadc1);
 8002c20:	4b0b      	ldr	r3, [pc, #44]	; (8002c50 <User+0x12c>)
 8002c22:	480c      	ldr	r0, [pc, #48]	; (8002c54 <User+0x130>)
 8002c24:	781e      	ldrb	r6, [r3, #0]
 8002c26:	f7fd fced 	bl	8000604 <HAL_ADC_GetValue>
 8002c2a:	4a10      	ldr	r2, [pc, #64]	; (8002c6c <User+0x148>)
 8002c2c:	7823      	ldrb	r3, [r4, #0]
 8002c2e:	f822 0016 	strh.w	r0, [r2, r6, lsl #1]
 8002c32:	e798      	b.n	8002b66 <User+0x42>
 8002c34:	200002c8 	.word	0x200002c8
 8002c38:	2000021e 	.word	0x2000021e
 8002c3c:	200002dc 	.word	0x200002dc
 8002c40:	20000274 	.word	0x20000274
 8002c44:	2000008c 	.word	0x2000008c
 8002c48:	200002de 	.word	0x200002de
 8002c4c:	200002a6 	.word	0x200002a6
 8002c50:	2000018c 	.word	0x2000018c
 8002c54:	20000038 	.word	0x20000038
 8002c58:	20000190 	.word	0x20000190
 8002c5c:	20000024 	.word	0x20000024
 8002c60:	200002a8 	.word	0x200002a8
 8002c64:	20000184 	.word	0x20000184
 8002c68:	200001c8 	.word	0x200001c8
 8002c6c:	20000220 	.word	0x20000220

08002c70 <HAL_UART_RxCpltCallback>:
// This function will execute whenever a character is received from the UART
void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
	// the interrupt handler will automatically put the received character in the uartRXChar variable (no need to write any code for that).
	// so all we do it set flag to indicate character was received, and then process the received character further in the main loop
	uartRxFlag = true;
 8002c70:	4b01      	ldr	r3, [pc, #4]	; (8002c78 <HAL_UART_RxCpltCallback+0x8>)
 8002c72:	2201      	movs	r2, #1
 8002c74:	701a      	strb	r2, [r3, #0]
 8002c76:	4770      	bx	lr
 8002c78:	200002c8 	.word	0x200002c8

08002c7c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002c7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002cb4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002c80:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002c82:	e003      	b.n	8002c8c <LoopCopyDataInit>

08002c84 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002c84:	4b0c      	ldr	r3, [pc, #48]	; (8002cb8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002c86:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002c88:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002c8a:	3104      	adds	r1, #4

08002c8c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002c8c:	480b      	ldr	r0, [pc, #44]	; (8002cbc <LoopForever+0xa>)
	ldr	r3, =_edata
 8002c8e:	4b0c      	ldr	r3, [pc, #48]	; (8002cc0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002c90:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002c92:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002c94:	d3f6      	bcc.n	8002c84 <CopyDataInit>
	ldr	r2, =_sbss
 8002c96:	4a0b      	ldr	r2, [pc, #44]	; (8002cc4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002c98:	e002      	b.n	8002ca0 <LoopFillZerobss>

08002c9a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002c9a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002c9c:	f842 3b04 	str.w	r3, [r2], #4

08002ca0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002ca0:	4b09      	ldr	r3, [pc, #36]	; (8002cc8 <LoopForever+0x16>)
	cmp	r2, r3
 8002ca2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002ca4:	d3f9      	bcc.n	8002c9a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002ca6:	f7ff fc1d 	bl	80024e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002caa:	f000 f811 	bl	8002cd0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002cae:	f7ff fa61 	bl	8002174 <main>

08002cb2 <LoopForever>:

LoopForever:
    b LoopForever
 8002cb2:	e7fe      	b.n	8002cb2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002cb4:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8002cb8:	08002d84 	.word	0x08002d84
	ldr	r0, =_sdata
 8002cbc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002cc0:	20000008 	.word	0x20000008
	ldr	r2, =_sbss
 8002cc4:	20000008 	.word	0x20000008
	ldr	r3, = _ebss
 8002cc8:	200002e0 	.word	0x200002e0

08002ccc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002ccc:	e7fe      	b.n	8002ccc <ADC1_2_IRQHandler>
	...

08002cd0 <__libc_init_array>:
 8002cd0:	b570      	push	{r4, r5, r6, lr}
 8002cd2:	4e0d      	ldr	r6, [pc, #52]	; (8002d08 <__libc_init_array+0x38>)
 8002cd4:	4c0d      	ldr	r4, [pc, #52]	; (8002d0c <__libc_init_array+0x3c>)
 8002cd6:	1ba4      	subs	r4, r4, r6
 8002cd8:	10a4      	asrs	r4, r4, #2
 8002cda:	2500      	movs	r5, #0
 8002cdc:	42a5      	cmp	r5, r4
 8002cde:	d109      	bne.n	8002cf4 <__libc_init_array+0x24>
 8002ce0:	4e0b      	ldr	r6, [pc, #44]	; (8002d10 <__libc_init_array+0x40>)
 8002ce2:	4c0c      	ldr	r4, [pc, #48]	; (8002d14 <__libc_init_array+0x44>)
 8002ce4:	f000 f818 	bl	8002d18 <_init>
 8002ce8:	1ba4      	subs	r4, r4, r6
 8002cea:	10a4      	asrs	r4, r4, #2
 8002cec:	2500      	movs	r5, #0
 8002cee:	42a5      	cmp	r5, r4
 8002cf0:	d105      	bne.n	8002cfe <__libc_init_array+0x2e>
 8002cf2:	bd70      	pop	{r4, r5, r6, pc}
 8002cf4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002cf8:	4798      	blx	r3
 8002cfa:	3501      	adds	r5, #1
 8002cfc:	e7ee      	b.n	8002cdc <__libc_init_array+0xc>
 8002cfe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d02:	4798      	blx	r3
 8002d04:	3501      	adds	r5, #1
 8002d06:	e7f2      	b.n	8002cee <__libc_init_array+0x1e>
 8002d08:	08002d7c 	.word	0x08002d7c
 8002d0c:	08002d7c 	.word	0x08002d7c
 8002d10:	08002d7c 	.word	0x08002d7c
 8002d14:	08002d80 	.word	0x08002d80

08002d18 <_init>:
 8002d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d1a:	bf00      	nop
 8002d1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d1e:	bc08      	pop	{r3}
 8002d20:	469e      	mov	lr, r3
 8002d22:	4770      	bx	lr

08002d24 <_fini>:
 8002d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d26:	bf00      	nop
 8002d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d2a:	bc08      	pop	{r3}
 8002d2c:	469e      	mov	lr, r3
 8002d2e:	4770      	bx	lr
