// Seed: 1103486271
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wor id_3,
    input wire id_4,
    input supply1 id_5,
    input wand id_6
);
  logic [1 : 1 'b0] id_8 = id_2;
  parameter id_9 = 1 == 1;
  always id_8 <= #id_8 id_4;
  logic id_10;
  ;
  assign id_3 = id_1;
endmodule
module module_1 (
    input wire id_0,
    output tri id_1,
    input supply0 id_2,
    input wand id_3,
    input tri0 id_4
    , id_6
);
  assign id_6 = id_3;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_4
  );
endmodule
