# RISC-V RTL Processor Design

This project implements three microarchitectures of a 32-bit RISC-V processor using Verilog:
- Single-cycle
- Multi-cycle
- Pipelined


![Single-Cycle Microarchitecture](images/Single-cycle_Processor.png)
Single-Cycle Processor

![Multicycle Microarchitecture](images/Multicycle_Processor.png)
Multipath Processor

![Pipelined Microarchitecture](images/Pipelined_Processor.png)
Pipelined Processor
