read_verilog ../top.v
synth_xilinx -arch xc6s -abc9
write_verilog synth.v
