\hypertarget{group___v_r_e_f___peripheral___access___layer}{}\doxysection{VREF Peripheral Access Layer}
\label{group___v_r_e_f___peripheral___access___layer}\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___v_r_e_f___register___masks}{VREF Register Masks}}
\item 
\mbox{\hyperlink{group___w_d_o_g___peripheral___access___layer}{WDOG Peripheral Access Layer}}
\item 
\mbox{\hyperlink{group___bit___field___generic___macros}{Macros for use with bit field definitions (xxx\+\_\+\+SHIFT, xxx\+\_\+\+MASK).}}
\item 
\mbox{\hyperlink{group___s_d_k___compatibility___symbols}{SDK Compatibility}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_v_r_e_f___type}{VREF\+\_\+\+Type}}
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac2f336dedf67a3b6dc792098c25f1197}{SC1}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabecccecd01b0d465123a2dc166db4141}{CFG1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga722c7bd03a5d7b185bf43bdb5f846d43}{CFG2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2d5ff162ed91ca88f1f5ce93926a28a8}{R}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab69f073a5103823855dfa98e8b75ec9c}{CV1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa6d0c2c2ba809736fd08737b76334280}{CV2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab3540714d43d0b62818c72e8dc20d90a}{SC2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac9553a6641fb9da34cb7a0b63c7b2d4e}{SC3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9c229965c5de3a76f0f694f7f008bd27}{OFS}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac25efaaa034049fd39719cfe5b8ef3a0}{PG}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga986be295f88a5b585ac89b5ae6a75f57}{MG}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1ac68ed297fff3a0b27ccd90a55b2f28}{CLPD}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae959a34b13cf9ea0076fda72fcf4cf70}{CLPS}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf8205d2a8f6f433a429ad72e094d617e}{CLP4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacc34fda0519e96304c90539eaa110979}{CLP3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga07deba1a9895548e459d751b6d4a9a9b}{CLP2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa7869ef75cfd5cd705846e5ab901e275}{CLP1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga01995af9e111222e08476c9aee76677c}{CLP0}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}{RESERVED\+\_\+0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaddad8cc46860498791a191bb20eaabee}{CLMD}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga58148ff5ccf31e3492e95fefe99ada53}{CLMS}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae20cd4616d206938dcbdd0d89294a1c5}{CLM4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1cc2d6954ca002237cf69c29c4c8fdaf}{CLM3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4711a30f2fd22f8aeab7f895a48e23e5}{CLM2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf1f1f4e8be5d496b5ee572702254ca97}{CLM1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga387c7f0803d309215cb3a8e950a3306e}{CLM0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga896a4a1f7862550beba46cd8e2e2317b}{MPRA}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabc36545658b11a98b00c51de3a3c5d42}{RESERVED\+\_\+0}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae1b74145d956e4f06a59881f23aaa7a3}{PACRA}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2c740e89a51c22d18560a674a92e4f1e}{PACRB}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf32727b5e3b99080e4b185bed4835743}{PACRC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga230a8f141b20cdb4e7f0f2ac13661be1}{PACRD}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga751eb9bad252d2a0d98a9d0f0c8ae7d4}{RESERVED\+\_\+1}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga35e81b01702e22944b8e8f2258f2aacd}{PACRE}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga38dc2ff796c83d514ae1391433b32588}{PACRF}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9c85664a10990daaa8847dadc54328e1}{PACRG}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad8bf363a362293354ef7a817bfe12c31}{PACRH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga779efcab301c5794b68c0e944333aaa0}{PACRI}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabf3acdc13e6a9a11571b02268fc654ce}{PACRJ}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2bb3a7433a2660b6f14f8e71eadd5cce}{PACRK}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadb41dc5d16380be9e11e3205bd7da1a7}{PACRL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadf5e18b2976aaa78636616eab3dec674}{PACRM}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga161b9fba03bbe07ba7f7a8d50da97a51}{PACRN}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabd939951c6073a0ecb5d56aed0b1f942}{PACRO}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3b51b9ee44617dedea460d1a531db9fe}{PACRP}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga290262cc4edb96ebeefaae3da3cda0d7}{RESERVED\+\_\+2}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8f7f8d13e89ff056716554def249398b}{PACRU}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8d30f22766bc0456616fa4f22e3620e1}{PRS}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga144e7a888c9f93089fd78220bc77af8b}{RESERVED\+\_\+0}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga95ba78b551cc36ed4649ad3693aa9978}{CRS}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabc2dc38106b6ab2d3320e9269cd05504}{RESERVED\+\_\+1}} \mbox{[}236\mbox{]}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8d30f22766bc0456616fa4f22e3620e1}{PRS}}\\
\>uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga144e7a888c9f93089fd78220bc77af8b}{RESERVED\_0}} \mbox{[}12\mbox{]}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga95ba78b551cc36ed4649ad3693aa9978}{CRS}}\\
\>uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabc2dc38106b6ab2d3320e9269cd05504}{RESERVED\_1}} \mbox{[}236\mbox{]}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga49d038f708567a8218c8fc391776faa9}{SLAVE}} \mbox{[}5\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga95040200b47ad000d4d10a0a3cc26328}{MGPCR0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27bab6401c5712f0f544475a30c7f228}{MGPCR1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6f91643603313549f066d2f445fbe58b}{RESERVED\+\_\+2}} \mbox{[}252\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7565ef72e26c5097db4bea3ec5fa9e14}{MGPCR2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae6f7bcb4c19541862a0ea955208a38f2}{RESERVED\+\_\+3}} \mbox{[}252\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf1901496c3e52eee108a21efaa7a4e17}{MGPCR3}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga269f43b5f47b1d3dadb76a9bb547eb2c}{RESERVED\+\_\+4}} \mbox{[}252\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga30337708f5ac98f037caf0dbc449801b}{MGPCR4}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac434c3049fc8beb09dd04d55973be5a5}{RESERVED\+\_\+5}} \mbox{[}252\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gade0f01dbebdaf29c21c507b7acf1ae33}{MGPCR5}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}{MCR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga57996484e084b8cc5005765971c49681}{CTRL1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae7b8b29e4cdd642fd36ac94c68c33357}{TIMER}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}{RESERVED\+\_\+0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5c2048bfa07070031acbee2dd7e64391}{RXMGMASK}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga30926c424788b94e5d29ab98cb8bac1e}{RX14\+MASK}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab3ebd58a3a24c6ca80f804ea56fd3d3b}{RX15\+MASK}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6b6c4a2f3760d4fb727c7c070d0555e4}{ESR1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}{RESERVED\+\_\+1}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0071f98a0dbef8205320a7b4b1dd9031}{IMASK1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacc19a07675d1806592b3ed4a92f91e1c}{RESERVED\+\_\+2}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa45c5366e27007e4ceedba56462d190c}{IFLAG1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa664264685320acc9b7ce3c69b986c39}{CTRL2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga39e345241e4dcbd3d51d8aedfcdb03c8}{ESR2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga86684537b595133db57a7bcc73843d2a}{RESERVED\+\_\+3}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa45f956fe143e80070116cda6ecf5f1b}{CRCR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0dea8ce252243b9f7caaabeb24bd880a}{RXFGMASK}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga068e84aeb58da0d6b60963aba62ca254}{RXFIR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3109898e317e51e909c069ce9e83d7be}{RESERVED\+\_\+4}} \mbox{[}48\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5824868cf314b1873a3c1b60bc0a1882}{CS}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga88105bb6b46e81bf45146d2a365bc255}{ID}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga821a0a45a9a29769080940eebb8550d9}{WORD0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9092b2359729c2cbd906dfff0471d867}{WORD1}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5824868cf314b1873a3c1b60bc0a1882}{CS}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga88105bb6b46e81bf45146d2a365bc255}{ID}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga821a0a45a9a29769080940eebb8550d9}{WORD0}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9092b2359729c2cbd906dfff0471d867}{WORD1}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga407be563596fc665508ae27472081670}{MB}} \mbox{[}16\mbox{]}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9e4f40ea0c686c93942d705bcbbdcc98}{RESERVED\+\_\+5}} \mbox{[}1792\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga22ac97ce9a5bdf88fe8244dda097722b}{RXIMR}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7d0c035500e69d383300e0d668d13a54}{DIRECT}} \mbox{[}16\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga466296441eef561a0b5b1146e008a92c}{RESERVED\+\_\+0}} \mbox{[}2048\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga52fad60ce449396fd0dda3f7865dd542}{LDR\+\_\+\+CASR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacea2f4c55625e6357485c7b17095084b}{LDR\+\_\+\+CAA}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga893c71c21b4b55e6a7c84accb517e149}{LDR\+\_\+\+CA}} \mbox{[}9\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7c4bd80405f38ccb35aaefc0f779684a}{RESERVED\+\_\+1}} \mbox{[}20\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad22ce20e7ca15c2fdb392414d4a934a6}{STR\+\_\+\+CASR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab3ad8bd9d03821985fc068bdb44cb79d}{STR\+\_\+\+CAA}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d48e521076ac72f94f3d2503305b08f}{STR\+\_\+\+CA}} \mbox{[}9\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac602b4f02cf3d5e8d341cd9f7afc343e}{RESERVED\+\_\+2}} \mbox{[}20\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad8857e24aaeeca92308c3b239f5236bc}{ADR\+\_\+\+CASR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa8d7c013c073684dfb41fc8b14aacfd2}{ADR\+\_\+\+CAA}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga95e69da399dbfb92eb4a22cc98310d85}{ADR\+\_\+\+CA}} \mbox{[}9\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6c5f07c0d51983920ebca05f9e650883}{RESERVED\+\_\+3}} \mbox{[}20\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9042ac788b844d1e2675bf69dac6f8b6}{RADR\+\_\+\+CASR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga172165899909ca47b7d966c1e24b30a2}{RADR\+\_\+\+CAA}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga83523d7434c7bef3ac1894cb81a9f4b5}{RADR\+\_\+\+CA}} \mbox{[}9\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae2739c72b0603dfc566d2ace64eb4aba}{RESERVED\+\_\+4}} \mbox{[}84\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga58630299543ab6cbaee0e57351cabb8e}{XOR\+\_\+\+CASR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga09f591ebc786dc021e32e4a25fc57cf2}{XOR\+\_\+\+CAA}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga21c1872000245448705abaf0aa93a310}{XOR\+\_\+\+CA}} \mbox{[}9\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9610bff148407bb0bb1979e0e7c9263a}{RESERVED\+\_\+5}} \mbox{[}20\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf0d636f7e010fffbb43efa20db3bf3ea}{ROTL\+\_\+\+CASR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1c96461e2e5b1b4e9f1c730eb786ee0a}{ROTL\+\_\+\+CAA}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0b1280c88913b5fbf92826967aa708cd}{ROTL\+\_\+\+CA}} \mbox{[}9\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8cafc46e436960561298a1760b00c183}{RESERVED\+\_\+6}} \mbox{[}276\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga059bacc3bbbb405a8ea8ef330b77ab56}{AESC\+\_\+\+CASR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga16d2a221d0a7c3f07583a6215e88e6bb}{AESC\+\_\+\+CAA}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga59fb404875ce573d1a37a8283d8797b6}{AESC\+\_\+\+CA}} \mbox{[}9\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7a67a27505bd4086d8923203f3b0e865}{RESERVED\+\_\+7}} \mbox{[}20\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5f10e412e8a854eac83da5a01e48cc5a}{AESIC\+\_\+\+CASR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga31fd954e9ab3113ba3febc85f9dec36f}{AESIC\+\_\+\+CAA}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga93f384d53d5a0c3a60d70d5a1ee212b5}{AESIC\+\_\+\+CA}} \mbox{[}9\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga02e7a916df429e8749930cda0f1bd9e3}{CR0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabdb5e2aed90a3a46151c8bb740665579}{CR1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga366faa2333304f3085d824a6b21d6f43}{FPR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3fa18be8bc25b11eff5d36fbad087a91}{SCR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga67ee6ed882d48b23ff9b82a947a1e2ea}{DACCR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaa661e87917570b0139052849a7a1dae}{MUXCR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga309b886425c6fe607ddc0ea652f9b194}{CGH1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga11bdc2466acff90f1374d817bc1ed866}{CGL1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga84d40ea282f57da8f5fae00f40398a5b}{CGH2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5b34f67e8f631ee467ef7bb5807928af}{CGL2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga84eb9eb3539cff16c79647ab05ac460a}{OC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga63059b18d3d1ea9d10b88744c30e6f20}{MSC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaadbb65d4dd1c34987caf4632f7674dd1}{CMD1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9c388250948760641b6e24886ebfd605}{CMD2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga63eadd8e8284c674163c9a0c7e33182e}{CMD3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadac134f6fa860ce95fa218a286ea09ef}{CMD4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae086b2bc67d37e48e34f64d9bc6ba5a2}{PPS}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga87df1a716c395b3f3474710e434e41dc}{DMA}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga44be1f08c4a0d20cf3bdb48bf3663b70}{DATAL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3eb82fbd05f954f025010a891f8028a9}{DATAH}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga44be1f08c4a0d20cf3bdb48bf3663b70}{DATAL}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3eb82fbd05f954f025010a891f8028a9}{DATAH}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9ea137d83a9dbadbb600d629e1ff162e}{ACCESS16BIT}}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga54cb6b41986c241ca85af803e9cd6101}{DATA}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga163f838a6515d380cb432907c426bc64}{DATALL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1ef159257b3795329d68a57e5cc30643}{DATALU}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1ae430029da74ff7be05faacdc59576e}{DATAHL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae47c42d55e7ad2cdd02f961ee06b5573}{DATAHU}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga163f838a6515d380cb432907c426bc64}{DATALL}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1ef159257b3795329d68a57e5cc30643}{DATALU}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1ae430029da74ff7be05faacdc59576e}{DATAHL}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae47c42d55e7ad2cdd02f961ee06b5573}{DATAHU}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga130c9e00fa6f4e062de588cd9e3d5936}{ACCESS8BIT}}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>struct \{\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga44be1f08c4a0d20cf3bdb48bf3663b70}{DATAL}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3eb82fbd05f954f025010a891f8028a9}{DATAH}}\\
\>\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9ea137d83a9dbadbb600d629e1ff162e}{ACCESS16BIT}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga54cb6b41986c241ca85af803e9cd6101}{DATA}}\\
\>struct \{\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga163f838a6515d380cb432907c426bc64}{DATALL}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1ef159257b3795329d68a57e5cc30643}{DATALU}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1ae430029da74ff7be05faacdc59576e}{DATAHL}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae47c42d55e7ad2cdd02f961ee06b5573}{DATAHU}}\\
\>\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga130c9e00fa6f4e062de588cd9e3d5936}{ACCESS8BIT}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3db53ca358ccb8e3dfeb62c2f71a8448}{GPOLYL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga635b66f3e8a368aabdd651fe725bfa36}{GPOLYH}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3db53ca358ccb8e3dfeb62c2f71a8448}{GPOLYL}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga635b66f3e8a368aabdd651fe725bfa36}{GPOLYH}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0800e837c3dfdeb9ac37ecb5c711c108}{GPOLY\_ACCESS16BIT}}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaefb2690f2047875284c294b569ade0e}{GPOLY}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab4c8b1ce10cf280d14eeadbf4d28faea}{GPOLYLL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa738174a3b5ce005524e42dd0670f72b}{GPOLYLU}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa29e5636bf295e2ca5dcbf6e93a41f0c}{GPOLYHL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga841ae4123bbe7480b32801f08c191d19}{GPOLYHU}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab4c8b1ce10cf280d14eeadbf4d28faea}{GPOLYLL}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa738174a3b5ce005524e42dd0670f72b}{GPOLYLU}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa29e5636bf295e2ca5dcbf6e93a41f0c}{GPOLYHL}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga841ae4123bbe7480b32801f08c191d19}{GPOLYHU}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga409b201615eef91ceb83779b928b5db9}{GPOLY\_ACCESS8BIT}}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>struct \{\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3db53ca358ccb8e3dfeb62c2f71a8448}{GPOLYL}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga635b66f3e8a368aabdd651fe725bfa36}{GPOLYH}}\\
\>\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0800e837c3dfdeb9ac37ecb5c711c108}{GPOLY\_ACCESS16BIT}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaefb2690f2047875284c294b569ade0e}{GPOLY}}\\
\>struct \{\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab4c8b1ce10cf280d14eeadbf4d28faea}{GPOLYLL}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa738174a3b5ce005524e42dd0670f72b}{GPOLYLU}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa29e5636bf295e2ca5dcbf6e93a41f0c}{GPOLYHL}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga841ae4123bbe7480b32801f08c191d19}{GPOLYHU}}\\
\>\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga409b201615eef91ceb83779b928b5db9}{GPOLY\_ACCESS8BIT}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga15fc8d35f045f329b80c544bef35ff64}{CTRL}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}{RESERVED\+\_\+0}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9fa4d5c80c99d30e4b06313353d2cb9c}{CTRLHU}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}{RESERVED\_0}} \mbox{[}3\mbox{]}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9fa4d5c80c99d30e4b06313353d2cb9c}{CTRLHU}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab867f7fbd5cff95c83003892931c669b}{CTRL\_ACCESS8BIT}}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga15fc8d35f045f329b80c544bef35ff64}{CTRL}}\\
\>struct \{\\
\>\>uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}{RESERVED\_0}} \mbox{[}3\mbox{]}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9fa4d5c80c99d30e4b06313353d2cb9c}{CTRLHU}}\\
\>\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab867f7fbd5cff95c83003892931c669b}{CTRL\_ACCESS8BIT}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2727b3fe1ebf5d8aa026f51a4857e293}{DATL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab715ae4b8d7a52b050b97bb1048fc2a2}{DATH}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2727b3fe1ebf5d8aa026f51a4857e293}{DATL}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab715ae4b8d7a52b050b97bb1048fc2a2}{DATH}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadcdbe6e403a77739867c5a12edd43699}{DAT}} \mbox{[}16\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5634132d0d636b9eac05627fe9e2b2f9}{SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0efd9120430014bffb829dea9ae59849}{C0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}{C1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}{C2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga80b8bfa41d30c891884904851a949a12}{ES}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}{RESERVED\+\_\+0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2113e9581c43022c6c940eea384f49f7}{ERQ}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}{RESERVED\+\_\+1}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga12046d2ab6e0818c9c11b4e96d66a2e0}{EEI}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf8cbb6695cfc2845b17aa66c639d9bdc}{CEEI}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga31235a08f568be7aa41963234a9d676c}{SEEI}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac08ea0244abc5bc617eb46876d356511}{CERQ}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga325eddaf96c9a3e8006e525499c2d5eb}{SERQ}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8257711f5ac3a22ed38ac14eda8831c5}{CDNE}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga20abbb37927be43e6e153072de17c02f}{SSRT}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3266bc4362b6e24d9ae98b3488fb720f}{CERR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae32bc5cf579720c458820a648a99f90e}{CINT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacc19a07675d1806592b3ed4a92f91e1c}{RESERVED\+\_\+2}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}{INT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2e4cf360c8569570721315e4ec5efee5}{RESERVED\+\_\+3}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6f69896b68c911026a7b60170918a560}{ERR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6ea8e8615e2c3fed17a661c8b53db8a9}{RESERVED\+\_\+4}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac2dd2bc08cfd3cd38caf70219e38cd8a}{HRS}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae08518891cb5153b83d67e6933cd96ff}{RESERVED\+\_\+5}} \mbox{[}200\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac549f134c2167ee60b0ea44e0e1fef9e}{DCHPRI3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacc170f4c29e6e83f6abb9f835b04b32a}{DCHPRI2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf3a2877c556f586face2959ad88d8349}{DCHPRI1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga37c9d7181170ae42cdd3f3015ccaa111}{DCHPRI0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga699ef2f3833d9724d139eda3cafd4c51}{DCHPRI7}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf58167db6a396dd8b911bdf727aa0508}{DCHPRI6}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab08c1db5ec2486af1d9e2be04fbc32aa}{DCHPRI5}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga546872f6598981f587359601f9182aa9}{DCHPRI4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafe5d180de2e4ac85ec9c5a198b493fa1}{DCHPRI11}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad89cea2129f18c16263c7383eaea10d4}{DCHPRI10}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9e497459616a07fad7de6402dad70ef5}{DCHPRI9}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac9c0c6b16944865cce7e8470a8dab8c1}{DCHPRI8}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d0f9e0c450a440f2d33e9a771f84670}{DCHPRI15}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6978e204f22d0ceaa1e03cdcc8455218}{DCHPRI14}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga41f53769a34e9d43e1edf0d39caa59d2}{DCHPRI13}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga069305bd8b4e87574fe99961a1cb4cc0}{DCHPRI12}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga222a688bd3bb82670d021b03aef88679}{RESERVED\+\_\+6}} \mbox{[}3824\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga821c25191533123bf8aca63e3dc2b79e}{SADDR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab83ecd61515a229daa91f7ee98f377d7}{SOFF}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae655267e67e5ed42554564818a5422a1}{ATTR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8f4cffafefaf231b801283ca5d654125}{NBYTES\+\_\+\+MLNO}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4ca15ca859d32b7405fec0e035863764}{NBYTES\+\_\+\+MLOFFNO}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaff877f0653947773777885cf96ca8098}{NBYTES\+\_\+\+MLOFFYES}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8f4cffafefaf231b801283ca5d654125}{NBYTES\_MLNO}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4ca15ca859d32b7405fec0e035863764}{NBYTES\_MLOFFNO}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaff877f0653947773777885cf96ca8098}{NBYTES\_MLOFFYES}}\\
\} \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga259cfcca8e9764142934b37873e0b2ea}{SLAST}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga706b944a77eb19423f60d87e3f7facbf}{DADDR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1cd05224fedad4b18ec18af04700e5b2}{DOFF}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad232c9d002cea1a66ba0d49605828ab2}{CITER\+\_\+\+ELINKNO}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6a35c3e4c1c84fe962daab113a8ba311}{CITER\+\_\+\+ELINKYES}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad232c9d002cea1a66ba0d49605828ab2}{CITER\_ELINKNO}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6a35c3e4c1c84fe962daab113a8ba311}{CITER\_ELINKYES}}\\
\} \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadf082fdeed70ba0ae69108d9f081ffcd}{DLAST\+\_\+\+SGA}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab5d0eeb11a728846c639375a18225d1f}{CSR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad63eb624e138bbf46358e24f2c4dd2b9}{BITER\+\_\+\+ELINKNO}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5263f1dc5e2f995abda4a3af52b1a09c}{BITER\+\_\+\+ELINKYES}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad63eb624e138bbf46358e24f2c4dd2b9}{BITER\_ELINKNO}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5263f1dc5e2f995abda4a3af52b1a09c}{BITER\_ELINKYES}}\\
\} \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga821c25191533123bf8aca63e3dc2b79e}{SADDR}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab83ecd61515a229daa91f7ee98f377d7}{SOFF}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae655267e67e5ed42554564818a5422a1}{ATTR}}\\
\>union \{\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8f4cffafefaf231b801283ca5d654125}{NBYTES\_MLNO}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4ca15ca859d32b7405fec0e035863764}{NBYTES\_MLOFFNO}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaff877f0653947773777885cf96ca8098}{NBYTES\_MLOFFYES}}\\
\>\} \\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga259cfcca8e9764142934b37873e0b2ea}{SLAST}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga706b944a77eb19423f60d87e3f7facbf}{DADDR}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1cd05224fedad4b18ec18af04700e5b2}{DOFF}}\\
\>union \{\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad232c9d002cea1a66ba0d49605828ab2}{CITER\_ELINKNO}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6a35c3e4c1c84fe962daab113a8ba311}{CITER\_ELINKYES}}\\
\>\} \\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadf082fdeed70ba0ae69108d9f081ffcd}{DLAST\_SGA}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab5d0eeb11a728846c639375a18225d1f}{CSR}}\\
\>union \{\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad63eb624e138bbf46358e24f2c4dd2b9}{BITER\_ELINKNO}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5263f1dc5e2f995abda4a3af52b1a09c}{BITER\_ELINKYES}}\\
\>\} \\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf15b2633e9ccf94d6a2d61bb3291d8bd}{TCD}} \mbox{[}16\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaeaae1065e5ae88272eaa568f53ebc081}{CHCFG}} \mbox{[}16\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}{RESERVED\+\_\+0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga05ae409ff16cdfb67db7da884bc754fe}{EIR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga04e3f6ea5af8954c66abd2a6a8b267c8}{EIMR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}{RESERVED\+\_\+1}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga599e1eea91be0c79d3cae22017eaab71}{RDAR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadf43b4fab7d23c0ec0460a909c0f7c17}{TDAR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2e60525cb6cf392df908d0e076003558}{RESERVED\+\_\+2}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadafb614304cc42f044f8f558a5b9b340}{RESERVED\+\_\+3}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5732262f75ac691f797822c003bc284f}{MMFR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaea79ef1ea1be4f26ae5bb69f275809fe}{MSCR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga28abdcb21be439741a5d93fd91acff26}{RESERVED\+\_\+4}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3b46ac79c15a26f46a1f80c2e8eac38a}{MIBC}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac994386404e26f26f6bd1d6a01d17825}{RESERVED\+\_\+5}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa254b15c18f852d005da907e52a50c25}{RESERVED\+\_\+6}} \mbox{[}60\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}{TCR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8f61329171a8b4d554f60e46471ef6e7}{RESERVED\+\_\+7}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga687759e3d144a33dbc210784b178e9d4}{PALR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga473f8facf1825f54104e6983ce52bfe5}{PAUR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab12bbb11036d78ad8b1c3dedcf98e5e5}{OPD}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae966cab4db7c6918819d94b5d86b724c}{RESERVED\+\_\+8}} \mbox{[}40\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac3a57e20852b5364afdaedf394055711}{IAUR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1f0623f114c4654296929c9759760511}{IALR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa6bdfb62c8d14eb874b1fe261ac65977}{GAUR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf21ae8e3ccc958f313b49eb80dbfa9f6}{GALR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf7aaeb486c85a458f5ce129f0d3efde9}{RESERVED\+\_\+9}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6f998d9c7881c536321d01486f45e762}{TFWR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac2f7b081f7b017963765b3b77e7211da}{RESERVED\+\_\+10}} \mbox{[}56\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7eda4bf49994b05a251b0912e8da1dab}{RDSR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaec31d2f10b3f9355318e8cc1fbdf2256}{TDSR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafd532fd00205c7220b5297911dec03b6}{MRBR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0c8ba5d1f4665648e9d202bb51a8a712}{RESERVED\+\_\+11}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafe03d0d221895523af2f04cb4d9bffde}{RSFL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga19d1ada2a3173e7a98019a06f225ca1b}{RSEM}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0f6b49bfc3852683aa0aad71ac04a16e}{RAEM}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacedabff5ab54259a941c628f14d49425}{RAFL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga02c3a9264952dcae9b7a318840127a91}{TSEM}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad2e6e0c9711ff56392ec464df937ca60}{TAEM}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabd65e2dd155f2feef477f2cfa4944417}{TAFL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad3911df332cf29c7f90c10fd5bc50945}{TIPG}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaec76f970dad1a88f16fba2ebd320b4d2}{FTRL}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga25415f08b1c72e5eb7e9df0accbc647e}{RESERVED\+\_\+12}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab097ec03994319ea1c1828f658f1ccd5}{TACC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga600feb14b73fe63772d050bfb7517ee0}{RACC}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf4d674d6ab98823edf86eeec41445834}{RESERVED\+\_\+13}} \mbox{[}60\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga249efa2e09d4eaaca401fd5d0c9ea6db}{RMON\+\_\+\+T\+\_\+\+PACKETS}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2515be4fc15d5a32d6919fddb7f4715e}{RMON\+\_\+\+T\+\_\+\+BC\+\_\+\+PKT}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0ad31fd558803b36545551f51cd5ad48}{RMON\+\_\+\+T\+\_\+\+MC\+\_\+\+PKT}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6c0a8e6e64ee686299b43b4f27a536ee}{RMON\+\_\+\+T\+\_\+\+CRC\+\_\+\+ALIGN}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4917a98c71a46e6953efeee6058352c6}{RMON\+\_\+\+T\+\_\+\+UNDERSIZE}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaed13287b0e5f9fa24d990f98215852db}{RMON\+\_\+\+T\+\_\+\+OVERSIZE}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga43ff03080792022c5185c36be6c1a3c5}{RMON\+\_\+\+T\+\_\+\+FRAG}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf9bf25576c07f0aa60ecc4e22abd8221}{RMON\+\_\+\+T\+\_\+\+JAB}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaeb3c90dd51644caef781d9bfe024cc34}{RMON\+\_\+\+T\+\_\+\+COL}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1d5232b06af7603d13d2f1ab3a045e3a}{RMON\+\_\+\+T\+\_\+\+P64}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac5c60306f0cbf3296aeb3a2144c64318}{RMON\+\_\+\+T\+\_\+\+P65\+TO127}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8935928022e4abf9f86401bf076bf8b5}{RMON\+\_\+\+T\+\_\+\+P128\+TO255}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf019ca567266ea7a1319f463f5ded206}{RMON\+\_\+\+T\+\_\+\+P256\+TO511}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0c1c2ade9ca60d9e4c26e3b9bb62ca9a}{RMON\+\_\+\+T\+\_\+\+P512\+TO1023}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0e2ad1f67bcf39cf401b641b78efb860}{RMON\+\_\+\+T\+\_\+\+P1024\+TO2047}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae6d9a2af05e1aba8b3df363807fd4682}{RMON\+\_\+\+T\+\_\+\+P\+\_\+\+GTE2048}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa4c2d440cda7c77793260d588ac6c915}{RMON\+\_\+\+T\+\_\+\+OCTETS}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0943ae88ae0698acdb00a67d1893aef5}{RESERVED\+\_\+14}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga42bb724ae44d259b06839016ef3db803}{IEEE\+\_\+\+T\+\_\+\+FRAME\+\_\+\+OK}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga07b7009646b0f9892f126314f4ba028b}{IEEE\+\_\+\+T\+\_\+1\+COL}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5a6436fcacd4c51bc96d717b7dd6cdd7}{IEEE\+\_\+\+T\+\_\+\+MCOL}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga650526b1a0351d7f5d2c42fe946fd3f2}{IEEE\+\_\+\+T\+\_\+\+DEF}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac32365ce3b782aa9ebb4f9de2fa28ffd}{IEEE\+\_\+\+T\+\_\+\+LCOL}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71897a36736e41a93fb634711097978e}{IEEE\+\_\+\+T\+\_\+\+EXCOL}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae15aca0c18a3014721e0e8a77fd3a70b}{IEEE\+\_\+\+T\+\_\+\+MACERR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf1c5422fe921b0b0198a1d28c5de8dda}{IEEE\+\_\+\+T\+\_\+\+CSERR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga85af68e1546357d066381983ecd827d0}{RESERVED\+\_\+15}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga98b119533baaba320cd092c35a3c80d5}{IEEE\+\_\+\+T\+\_\+\+FDXFC}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaed75ad63ba078d681a7c0af134a55e36}{IEEE\+\_\+\+T\+\_\+\+OCTETS\+\_\+\+OK}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga97f8c9ba8db74b4d14e28350623b3297}{RESERVED\+\_\+16}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga56f6d97274f93f49b3fe6ea36b02e936}{RMON\+\_\+\+R\+\_\+\+PACKETS}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6459c121962efde5c35d444d3dce19c7}{RMON\+\_\+\+R\+\_\+\+BC\+\_\+\+PKT}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga73f455f86576de6c6f8bc81fd55f1ccc}{RMON\+\_\+\+R\+\_\+\+MC\+\_\+\+PKT}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga98acbbbfee54ea1c4761ee5951e2d126}{RMON\+\_\+\+R\+\_\+\+CRC\+\_\+\+ALIGN}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad97d01d705241a209ef718530e148ff8}{RMON\+\_\+\+R\+\_\+\+UNDERSIZE}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2c290a5355b4926b7474f6182a307ac5}{RMON\+\_\+\+R\+\_\+\+OVERSIZE}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaee35958691ebf65df297df51e831818e}{RMON\+\_\+\+R\+\_\+\+FRAG}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaab2ebadf7930c35c12988b9fe13d5717}{RMON\+\_\+\+R\+\_\+\+JAB}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8956946025a75febd1810e01fe51f80e}{RESERVED\+\_\+17}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7734364705f07e224edb096017ec3ec2}{RMON\+\_\+\+R\+\_\+\+P64}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga52905aa4385d66a0c9d843c7bef57da5}{RMON\+\_\+\+R\+\_\+\+P65\+TO127}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga292f0125073f649729d64219c1d7dc52}{RMON\+\_\+\+R\+\_\+\+P128\+TO255}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga58322abf0730d2787f99f25acb9560c6}{RMON\+\_\+\+R\+\_\+\+P256\+TO511}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf77be1e3f50ad88ef065ae705921e078}{RMON\+\_\+\+R\+\_\+\+P512\+TO1023}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf34a91d827363118fe9b09dff356fc40}{RMON\+\_\+\+R\+\_\+\+P1024\+TO2047}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaca835ef3ce11b8556e13ce28f2ddbb3a}{RMON\+\_\+\+R\+\_\+\+P\+\_\+\+GTE2048}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0bdaf564c0d4534a985a8dc0fd40febf}{RMON\+\_\+\+R\+\_\+\+OCTETS}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabd7570267e8053469bc67fb7d88b7273}{IEEE\+\_\+\+R\+\_\+\+DROP}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabc5c979ecc331b9ffceb8994a8d5779e}{IEEE\+\_\+\+R\+\_\+\+FRAME\+\_\+\+OK}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadbe0a01a11c33ff52bb25b0a0a90b935}{IEEE\+\_\+\+R\+\_\+\+CRC}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71ae8081654678261e58e6bf065d7b05}{IEEE\+\_\+\+R\+\_\+\+ALIGN}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga688d2eaab3727da02627623b2e391188}{IEEE\+\_\+\+R\+\_\+\+MACERR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf5a432f715ccd177fe4ee898b429153b}{IEEE\+\_\+\+R\+\_\+\+FDXFC}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2bcf57cf8ad339722cc9766b66262e98}{IEEE\+\_\+\+R\+\_\+\+OCTETS\+\_\+\+OK}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga756a30817dd0820a87e6e6577eb0fc4a}{RESERVED\+\_\+18}} \mbox{[}284\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf739ab1d646156a8c3a6e36c8036ea98}{ATCR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabe873ea7694464d23e493f7b819c47db}{ATVR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1bfe4afb9ec3c16b8b2312ee6f91422d}{ATOFF}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7348bf3172b8e3e9a3d00296943a0215}{ATPER}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga323cc17c6788899528240028c7010f1f}{ATCOR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga453a69ec5c138933ed14f75a630a1a79}{ATINC}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab7597794380c561565a1ccc7b976c090}{ATSTMP}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d9039fdfc2de61c8840616585d6f8c1}{RESERVED\+\_\+19}} \mbox{[}488\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa0c8a7c3033edc4f7bf62a7ebd8e1b06}{TGSR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}{TCSR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacbf8e0ec377fe890176a18307fd35a21}{TCCR}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}{TCSR}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacbf8e0ec377fe890176a18307fd35a21}{TCCR}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga480d60f4fa978874b19424568d28cd40}{CHANNEL}} \mbox{[}4\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga80bef1f8e65ba67e749bdee702aceb9a}{CTRL}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga47ffbf57d1749471af68be10a93828bf}{SERV}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac44f3913c6ac3424ee9b0c8a2d907df8}{CMPL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab53d2f0bf05dd3c526364b7df09fb906}{CMPH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf9ab99d74989193a551ecdde079dc3dd}{CSAR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa3996f8519c6ea0bc401efe7c8c3a09d}{CSMR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0fec501e836e61f4357f33451b5846c3}{CSCR}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf9ab99d74989193a551ecdde079dc3dd}{CSAR}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa3996f8519c6ea0bc401efe7c8c3a09d}{CSMR}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0fec501e836e61f4357f33451b5846c3}{CSCR}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3147bc500f8b146650a80632ce0e4f42}{CS}} \mbox{[}6\mbox{]}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga33a1c574e559dc57bb2fc28166bf6341}{RESERVED\+\_\+0}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac46ac81d2f5d1aa197ef7c23314710af}{CSPMCR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga78f7ac1c9cc55542d3350387c83c5f37}{PFAPR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga49876565828348d94752e398239ca0b3}{PFB0\+CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71e702d9f9449e9be78f586aa1f86974}{PFB1\+CR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf4371fac6e68ff762b0c76c55ade6b91}{RESERVED\+\_\+0}} \mbox{[}244\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafbef7be4132f76a31f1a0e0311c2fc92}{TAGVDW0S}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga283e3e05f6df99bb519c742e82b9780d}{TAGVDW1S}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac6ab468a5fa5f4676e320650f42acb51}{TAGVDW2S}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga35dd309b49b2d2e1092a1ada9beece08}{TAGVDW3S}} \mbox{[}4\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2b49646d4f332d1141142fea1e0bd93a}{RESERVED\+\_\+1}} \mbox{[}192\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga00388e078eb17507e099f6d133a40b86}{DATA\+\_\+U}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab7bcabc6d40839653e0a8be3b502df61}{DATA\+\_\+L}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga00388e078eb17507e099f6d133a40b86}{DATA\_U}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab7bcabc6d40839653e0a8be3b502df61}{DATA\_L}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3f4925f03ef02bb94a72c4ad64da8d39}{SET}} \mbox{[}4\mbox{]}\mbox{[}4\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaef000e29f3b219eb64c053000c22fe97}{FSTAT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga06f204f3d6e31fa8b5c3af07bc098278}{FCNFG}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9c289cf99054de8442c0847062613f18}{FSEC}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4a588e9f6d971bfa0ec727d08935c72e}{FOPT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9a966008c6b3e9777985b820a50c7634}{FCCOB3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga70dba78a9955734512a852eeea205781}{FCCOB2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3b45993d28df53171645290c45bdb55c}{FCCOB1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga339e554f6ce0e1633a1e07f5ee9fd2ca}{FCCOB0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4fa927e3370c85b13ea9ad67312d3ec1}{FCCOB7}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7355e1e5bbdc6795f789840a8b281087}{FCCOB6}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga94dea30a2694ee7f503572038ba68249}{FCCOB5}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadfd02f97965934a771d87e054c1fde3e}{FCCOB4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga547577f975c70d66760366cc120462b0}{FCCOBB}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1b1815ddd62683aeabdeac281ff2b4e9}{FCCOBA}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadfbc3fe490e0f3d6d67facdc8e0d3497}{FCCOB9}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga02485b6c951602d1fc7bc5c4ffc13994}{FCCOB8}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacb3c733a52a45ab759f6a6d76d59b86c}{FPROT3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9c86520f3dd610ad464ad0a595a761a9}{FPROT2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga76768ab2e99c7ff366200d94db19eeea}{FPROT1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga85880705c28fcc199112e1ed40773677}{FPROT0}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1d386ff4b328960f430b4c63f61423fa}{RESERVED\+\_\+0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae38802fa1bc51a2b95592c00674eeabb}{FEPROT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0e61864bd2fa7d2a00f4b6fd9bfe83f2}{FDPROT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71c139861c5c28b6a6e81b2b1c72946a}{SC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6095a27d764d06750fc0d642e08f8b2a}{CNT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa35a6713b1e2aafa0749f986730795cb}{MOD}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3c6b2dbabce20880a5d35da93176e863}{Cn\+SC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabbc17ee9708ecdd4ddc9cb9e528bdbac}{CnV}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3c6b2dbabce20880a5d35da93176e863}{CnSC}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabbc17ee9708ecdd4ddc9cb9e528bdbac}{CnV}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga23b073c9f92e284cfecb058b9ab8d8c8}{CONTROLS}} \mbox{[}8\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab9e4113be225c74c8ae0c675b0015680}{CNTIN}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0b3f4c41f87ca52c3b6bca0bafa0df6b}{STATUS}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga85444f56cd69d2ea9b5f4bfd5a65bd51}{MODE}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaf260293f48b1c4779012028d6751b17}{SYNC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga222fc778fbb047aedf124d5d58138b0f}{OUTINIT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaeb5c512e19542b384fd232b05d18ba64}{OUTMASK}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga26b6fa0ba5b755cebdc2e3457f8a5172}{COMBINE}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4a65a29756f74ae8195109f77532ac6a}{DEADTIME}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9abcc76868e079ede7576489d123ac7c}{EXTTRIG}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9037a11797290aef4ac48048c07e2e89}{POL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga445f6787ba69b18d2b1b932d05251650}{FMS}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4db3bd27e96389911d0d4b7f88f56f67}{FILTER}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0a9cb2e0e324f36b63ede8e74c240c61}{FLTCTRL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9416ddd62b5d7ccea41cb9bb4cd7b29f}{QDCTRL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga42f5a13cd52a3f76b0b20e3e7cb441b4}{CONF}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga296edfeed698fa1795ab0a2d74f1aebc}{FLTPOL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga86aac8f9f563e6968d407e77a6e7228c}{SYNCONF}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9602fe994bffb88ab285bdd81caadca3}{INVCTRL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga098b0b5a2b0f2bf3e7387898e05b7b04}{SWOCTRL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2181335ca6c317af7217403fd597bb2d}{PWMLOAD}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaef77a53fb6962f329978c788b3c1e637}{PDOR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3aa2323e3b596f8c9f191acb2ad7f75d}{PSOR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac53cb29f8a090565bec5e94b6b808572}{PCOR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1c26bce9144a9606d3f8a60dc750b063}{PTOR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1013b95ac09a1205ba0528ad32ad1edc}{PDIR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga441a96d3febd01d841b24561b4d036a3}{PDDR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacb6a1bc3db8fa6148894140daa6b97e1}{A1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga59168eda4690de8b4b61d6b940d010a6}{F}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}{C1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0542ffc7618a0893938748eef9c87474}{S}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6c0edcafd91c3baa698617799de6ec35}{D}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}{C2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1150d16f9855062058c3b12511dcd188}{FLT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae9dab8ef1aad113e4a4f83a1dc78e357}{RA}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7da5c460cfe30d313f3f057de44ae6b6}{SMB}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae8436760942c43a7f6b6b8561803dfd7}{A2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae84d7b4597381d16c807ac8c0f77b12c}{SLTH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae154cfc39aa9ad234093c3a7a469a27d}{SLTL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}{TCSR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac45e21023c3fd22f6a7217adf594e1cf}{TCR1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6f5b1e92ab914ccb0f1b97526680f96c}{TCR2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacb3874d5b17f1a69cda183bfb5c19f01}{TCR3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab18c2c7b12ad4a466b93d1a13f7ccda6}{TCR4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga643051e6a1c91721805df0d32f89527c}{TCR5}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}{RESERVED\+\_\+0}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6fe1dda34b3cea236dfdd02efe92a380}{TDR}} \mbox{[}2\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga53762b5329df1577d65fb443ec732a11}{RESERVED\+\_\+1}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac783a4997e25dad22398e06c1508e439}{TFR}} \mbox{[}2\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa9d0b1e93a23f2a1a4399b7dc8ca3f00}{RESERVED\+\_\+2}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3e887c5c285e65bbc87c0a23c531aba6}{TMR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa4a10ace4c244776c53d30a60206c08b}{RESERVED\+\_\+3}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4bd87e1ea284e1d076f3578a2baaf46f}{RCSR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga578197fc638ed6de2a5d613f5990b271}{RCR1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9560604d875c42e73b93cb4633d13485}{RCR2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf7349cdff6c10c51c1121cb773a4c66f}{RCR3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2759578aeb0559bb082711fb098cab86}{RCR4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gada7710d759d7acf10943abc061455f3d}{RCR5}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71033e44d51c3ca5bd7d938bf1685d47}{RESERVED\+\_\+4}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa97af36158211310136147fda0520b5e}{RDR}} \mbox{[}2\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaf405456524d9a896032b2d5360a1b7e}{RESERVED\+\_\+5}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga210275a17eb72f5b784d3cbf55217661}{RFR}} \mbox{[}2\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7ba5060aa714d2b81fe98e158a77524e}{RESERVED\+\_\+6}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaed92ad6e80b4c577d8f78cb77ac11f4e}{RMR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8f61329171a8b4d554f60e46471ef6e7}{RESERVED\+\_\+7}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}{MCR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae43f5aa9a8b7b52312047fe51eb0a8c2}{MDR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa97f1aae59ce6efd1a22b9ca279058f0}{PE1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga995e13620d64851a128d6d2e03b6713e}{PE2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae66b179d39862bb7d0f8ba9b4c2c58a8}{PE3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7c081e6d23713bc4eec0ab17965a8dff}{PE4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaafdc4eddd9d9e84f3175cf74e29f1b0}{ME}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga07810538c8d6aba73ee3dd0c573256c7}{F1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8390d51184687794c312ac5148cc9e2b}{F2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9830952a98862ed103ad0cff61b77bb5}{F3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafbd6f1eb8283eca63c4ea3c3d657f149}{FILT1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5704aaa9940312ccd60ee44f31932094}{FILT2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8670159f3a9ccefebd38368189765e17}{RST}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga876dd0a8546697065f406b7543e27af2}{CSR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga909d70d4d88dd6731a07b76a21c8214b}{PSR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3fbfa42319981886e98899e3ee069f81}{CMR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafabfe869c2da8a9974cac1da36481312}{CNR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}{C1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}{C2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6533a725e5ee4892879f0b6d9dd6675a}{C3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadb3f29cb83f573e65eb091a7a79e2e43}{C4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5c3e6553034f7993105ebde9d573236b}{C5}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf5f7dd7e0de054a868809b27a17e4207}{C6}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0542ffc7618a0893938748eef9c87474}{S}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4be6979b69000068ac5203085d425825}{RESERVED\+\_\+0}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga369ca7d5284929a823dab79b7d10d81f}{SC}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga83b2d6f5756a9b0aa609216190380d5f}{RESERVED\+\_\+1}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga168419f9fd3337173f29d6dde2133745}{ATCVH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9659cfc372d5156510bdda5bb491fdbb}{ATCVL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga97f1c9dcf32bf6af23cd6b977e99d40f}{C7}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga287edae47cc7c449d8ee31b6089559d4}{C8}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}{RESERVED\+\_\+0}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga59d6723930c0cbfd56a7451ec569b598}{PLASC}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga951da47dda3dfe3452e96e494178fad4}{PLAMC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0e8f6d2b4768813502c16962a6c75e44}{ISCR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaedae6a32773e8626b678e67a1f6b13d6}{ETBCC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gace579fc1ab2fca46ff5f20200744c4f1}{ETBRL}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga97b3c7397055c35f026f3004ad845275}{ETBCNT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga751eb9bad252d2a0d98a9d0f0c8ae7d4}{RESERVED\+\_\+1}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga83109858f979abb8e707b989d88d54bf}{PID}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7d27c275caa809e8b950cb9fb1f52ea5}{BACKKEY3}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae0ad5dd66c2109955a90e1a6f4720a43}{BACKKEY2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga42fa40dda0fa3aee0b861bdf6ffa1eae}{BACKKEY1}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa0da3d6ede3a90b0697a300ddf18cd65}{BACKKEY0}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae3df2dcb7a5f33570f8cc15cc8126810}{BACKKEY7}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3076fe0bf30cde224dfb9c944d517de0}{BACKKEY6}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa4ca5b627931a03b02c1d4ac01e664d5}{BACKKEY5}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga925e5cd64e47102087d0a66af786a626}{BACKKEY4}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae95f76fe298558644b1a5c8acc1cdf3a}{FPROT3}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae87543688ebb5c30285916eaa270c014}{FPROT2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae00ef9e85bce41b17b8c85e226bfeadb}{FPROT1}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga060054d1f5f54bb8a55d0eeb7cd8ae29}{FPROT0}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9c289cf99054de8442c0847062613f18}{FSEC}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4a588e9f6d971bfa0ec727d08935c72e}{FOPT}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab0f3424deecc64d5eb53e21c4b98290a}{FEPROT}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab8c86749c6e17e098c55c08aa58fb1c1}{FDPROT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa8badb87f4f3dc685e151d16014db8f0}{CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71c139861c5c28b6a6e81b2b1c72946a}{SC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa35a6713b1e2aafa0749f986730795cb}{MOD}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5a2def14363813fcf6287e3edd1104bf}{CNT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga84172a8f32e3e8ab454c186f973d63be}{IDLY}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7bf92f3ccb47d979d85a1c09ca148024}{C1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gababb54850c6689ddd1ac5723d7551f6a}{S}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga826415186f68fa272f4659ba9af7c392}{DLY}} \mbox{[}2\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaac9256575be36cd190e28da6992eb9b3}{RESERVED\+\_\+0}} \mbox{[}24\mbox{]}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7bf92f3ccb47d979d85a1c09ca148024}{C1}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gababb54850c6689ddd1ac5723d7551f6a}{S}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga826415186f68fa272f4659ba9af7c392}{DLY}} \mbox{[}2\mbox{]}\\
\>uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaac9256575be36cd190e28da6992eb9b3}{RESERVED\_0}} \mbox{[}24\mbox{]}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad22972c4003a339652a86b074081aee4}{CH}} \mbox{[}2\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1d2660ebf6d20840dfeb986ccf7af4f3}{INTC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}{INT}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1d2660ebf6d20840dfeb986ccf7af4f3}{INTC}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}{INT}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga95ac12ba449cc79b825f942b6d29c597}{DAC}} \mbox{[}2\mbox{]}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad8a834e9c0be4b8a1f57679868c10f2d}{RESERVED\+\_\+1}} \mbox{[}48\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafd7953396f7b3622bc91168b9cfd6aae}{POEN}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae44cca13adf17daf17265abea2edb710}{PODLY}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}{MCR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8a05a5b3da78aef59223205ee54c22b5}{RESERVED\+\_\+0}} \mbox{[}252\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7066d020800ce5572217b4dd7be33245}{LDVAL}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad4fcb6f0bd4cbbc890593eeb21152a92}{CVAL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad205d7250cea8af8b177be3e861193d8}{TCTRL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga38fdb1e5ac5dd95a6f67e651ded71276}{TFLG}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7066d020800ce5572217b4dd7be33245}{LDVAL}}\\
\>\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad4fcb6f0bd4cbbc890593eeb21152a92}{CVAL}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad205d7250cea8af8b177be3e861193d8}{TCTRL}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga38fdb1e5ac5dd95a6f67e651ded71276}{TFLG}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3196acb697cd321dd9f7497b216fbfb8}{CHANNEL}} \mbox{[}4\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga183606de7c919c44520d5625860eaebd}{LVDSC1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga22e5df8ec02f6f9fb1aae7aab10f7ac6}{LVDSC2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac2fc2acedfe2248d41dfbaaccd2a582e}{REGSC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga25bc9eea888d201d852deb4819850bb2}{PCR}} \mbox{[}32\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7ca65d71461aa5e76eb2266ab7ccd0cf}{GPCLR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabc885669f9579a0514a37a62fc070ec7}{GPCHR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga33a1c574e559dc57bb2fc28166bf6341}{RESERVED\+\_\+0}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga810f6911c38333115775f924be784050}{ISFR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga110c7cdc6ff066e67353a119359731f2}{RESERVED\+\_\+1}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga08715ad30e568d84770805b6bdbc1cfb}{DFER}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad85d97f511fdb6626888603d5c970d3d}{DFCR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac0bb591e49f732d8010df56312388c74}{DFWR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga41d4e6ae9fb47445146929d15e97153f}{SRS0}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2164524ec77565baad264a25fbc65378}{SRS1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1d386ff4b328960f430b4c63f61423fa}{RESERVED\+\_\+0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadb3a6cb8a3c37e9a55ab12962d0983d1}{RPFC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9423324babed28ac7e0a6990356c8cb1}{RPFW}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga83b2d6f5756a9b0aa609216190380d5f}{RESERVED\+\_\+1}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaab9056b0fa2520560ed862f6bbde62d5}{MR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad1d411f494430b8bfb7e89e78efd49be}{REG}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad1d411f494430b8bfb7e89e78efd49be}{REG}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa4e5f09c578d8d5c138b41a1e740df3f}{SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab8002a02f2493e5718814fb1b0b0f4e8}{ER}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga14a5329da9f87f50c64cc56e21bdd562}{OR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga87e3001757a0cd493785f1f3337dd0e8}{TSR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga72bb9b7d61fe3262cd2a6070a7bd5b69}{TPR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga98069e908f0dbdf30857c4c33e5680b8}{TAR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}{TCR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7006c26539198fbc8729e0386bffdd40}{LR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6566f8cfbd1d8aa7e8db046aa35e77db}{IER}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf5222eec51632c0f88eb2a3d0ec01bf2}{RESERVED\+\_\+0}} \mbox{[}2016\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga112ea3e423f8edcd02965122fea0433b}{WAR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa3bf8166b9c18e747652c1cb489a54ad}{RAR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5faf862a2959435c8593e46ebc556ec7}{DSADDR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9f9b6d19cd4e74ea6eeaa705328e7f74}{BLKATTR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga36131cec3559ac2988019df27ecdace4}{CMDARG}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3015ac9f1cbb9fe880d346521783f479}{XFERTYP}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad184f191e589977878810a7928b86cca}{CMDRSP}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1b5d16498d603c9560eaec51c9431747}{DATPORT}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa3de0ff8130a446f28bc8bceca15501c}{PRSSTAT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad66c30417fba3cdaa46be7ae1ac08ff2}{PROCTL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaf4c7a736d3642f87d615b538e7696e2}{SYSCTL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab2a2eb6abddb0830e64595289d121ebf}{IRQSTAT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6fe708359ce072299bd38cee3be1c913}{IRQSTATEN}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7c4a15d213d6f5016a29746a3a660485}{IRQSIGEN}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga529946a02b908ffad2b189bc08c38b06}{AC12\+ERR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga73dfc37156a450d49ec75627cbdcd499}{HTCAPBLT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf376a0eb86aeb220c638a59b38a372bc}{WML}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}{RESERVED\+\_\+0}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga879095f3afc53d94fbf0c7e2cbc16f49}{FEVT}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8e1a5a5c26b845e94b25570e42202612}{ADMAES}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab418d6ab842253ec1556bd0683bea1cf}{ADSADDR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga30320ad485493928a2f7198e40227043}{RESERVED\+\_\+1}} \mbox{[}100\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga87a1f785e501e18ed2c06222b361741f}{VENDOR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf8e7ecba38e254125b45008783ff62c3}{MMCBOOT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1e23711e9e444e5d829041e531103d74}{RESERVED\+\_\+2}} \mbox{[}52\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6fb8df4ccedb41b45d7103c792355b8b}{HOSTVER}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2dd2ae7d066d4b4240fe56f72f0f7095}{SOPT1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae691410c960f357d63ab3b479cb59641}{SOPT1\+CFG}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae7904b8fe3af1def40d58c2ca8123e44}{RESERVED\+\_\+0}} \mbox{[}4092\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3f8dc2ae265d799ec159ccd2c2fddabd}{SOPT2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}{RESERVED\+\_\+1}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5e152370dc7f083dff49c4e56e669435}{SOPT4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad3423d05c1b61a09639d9ea8b5d3ea66}{SOPT5}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacc19a07675d1806592b3ed4a92f91e1c}{RESERVED\+\_\+2}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9a5cff1a3ad3808a7b9478791a37915d}{SOPT7}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga86684537b595133db57a7bcc73843d2a}{RESERVED\+\_\+3}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5baf01a3a36a117e2bebdd02d6d6876a}{SDID}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga56f3400a3098ef029b33068a871051da}{SCGC1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga60de3b2b35648ee6eec819ffa3243fd7}{SCGC2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga759ea74edf1679b433c736d994f3ac16}{SCGC3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga342559d79209f064052a8a005bfd38a3}{SCGC4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0c6b967745d0bb3e1bd280f7dd98db49}{SCGC5}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8075f4fb5887b43eba04eb636853be29}{SCGC6}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafa6e40b1dfd085e74bffc345bd359205}{SCGC7}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga063b97a92c34c2c0cb7f8746f9f50f3c}{CLKDIV1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa5a0af4eb767983cb4031ba24d2bc9d6}{CLKDIV2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1b5282422d8bb162cd742775e5f9864f}{FCFG1}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga48581edecb6a9421e0e159dca5bf8c8c}{FCFG2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae6ab5d5097134742b3f025d951a482aa}{UIDH}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6526be9b8cd1160be6ff367641220e96}{UIDMH}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9d04f09d406768348505eb747ade1e23}{UIDML}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaac796478e9fdd908d4bccc7b754de080}{UIDL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab80b0e0bb4c1aa3e20de93cee5828603}{PMPROT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga96fa5644eba54c5bf0a4c5c16ad4f6f7}{PMCTRL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga813a3036c963ab3498eca297988777f8}{VLLSCTRL}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad38d8d9691e23bb395d7b9030040693a}{PMSTAT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}{MCR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}{RESERVED\+\_\+0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}{TCR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga90305b1c98db19c193acfe3f454523bd}{CTAR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8203e168b85b6c31c5b2bbda76d37e75}{CTAR\+\_\+\+SLAVE}} \mbox{[}1\mbox{]}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga90305b1c98db19c193acfe3f454523bd}{CTAR}} \mbox{[}2\mbox{]}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8203e168b85b6c31c5b2bbda76d37e75}{CTAR\_SLAVE}} \mbox{[}1\mbox{]}\\
\}; \\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga53762b5329df1577d65fb443ec732a11}{RESERVED\+\_\+1}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad10ae0d821edec8a6cf1bf982a307b91}{RSER}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad84d20ccbf12eca9317af4e4511033a8}{PUSHR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8588010724781cfb5aa384b100ca9d7e}{PUSHR\+\_\+\+SLAVE}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad84d20ccbf12eca9317af4e4511033a8}{PUSHR}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8588010724781cfb5aa384b100ca9d7e}{PUSHR\_SLAVE}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7adaf881f37145caba5861609765d994}{POPR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga32896f14fd2897523a91974664932241}{TXFR0}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27755ff1a835bbd95f58ecdba1f2795b}{TXFR1}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga331a5555b34b49975fd14f52d0989790}{TXFR2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabb7709e9633e66598f149c96d12e2640}{TXFR3}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad7de7b234e4846024bdeb9198f89edba}{RESERVED\+\_\+2}} \mbox{[}48\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac60db58d1ff9c9bae1ff1460dd6972ab}{RXFR0}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafdbe91d4e8ea80ec8bcc8c89551429e1}{RXFR1}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac4caeaac62400fb5d871f11574557a22}{RXFR2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa997d3f01aca2c5e21a526b29e466f27}{RXFR3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafb421388460a6f91dc5a6a192d886912}{CESR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf18bafaac3b2ce682652a0ce35d863c5}{RESERVED\+\_\+0}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaafc8f097baa38e6a29b751eb0b97316}{EAR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaec2dafc0fa1bdd2c7bd75d2eb12dbef}{EDR}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaafc8f097baa38e6a29b751eb0b97316}{EAR}}\\
\>\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaec2dafc0fa1bdd2c7bd75d2eb12dbef}{EDR}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab09a59fc2dab98db3bb4b14506b1bea4}{SP}} \mbox{[}5\mbox{]}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaed973faccea151edaf3bdaa2664da441}{RESERVED\+\_\+1}} \mbox{[}968\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa052a52bc368d47899920f359ba10ce6}{WORD}} \mbox{[}12\mbox{]}\mbox{[}4\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga91ced9af85b6245589cbf0d6688d5ad8}{RESERVED\+\_\+2}} \mbox{[}832\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga361969cc7784783c8fabc39826ef8afb}{RGDAAC}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf1f73251625b304407339862ce318059}{BDH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaca4463c928e7f65eaa324dd97fb6abae}{BDL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}{C1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}{C2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac4e320927bd72445c49414603b05f792}{S1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaafdaf251d5cfeb18803536542a880459}{S2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6533a725e5ee4892879f0b6d9dd6675a}{C3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6c0edcafd91c3baa698617799de6ec35}{D}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga87caead6e07d105afdea1716b3f1f152}{MA1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga09350a7ee6276cea8738dc77ad2049e3}{MA2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadb3f29cb83f573e65eb091a7a79e2e43}{C4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5c3e6553034f7993105ebde9d573236b}{C5}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d3d35ae9e1bc397340a6023f07ec322}{ED}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa62c7c6909f49371ea23e96495683177}{MODEM}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa413417ccc390c4bb044c5d58a120d2f}{IR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4be6979b69000068ac5203085d425825}{RESERVED\+\_\+0}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga580cd25116c33ee9703cc34f8523ca8b}{PFIFO}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga394dc1927a59650f39e5799021bf09c7}{CFIFO}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaeb03a7d2de0c18c66911428d9cb8f080}{SFIFO}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6ae4511f2de721dec3862bab06d93ea6}{TWFIFO}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9a7e6b6b0b62fc431bc6d647c7fa3ccf}{TCFIFO}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2584067355457f0ec79d3bf90ac6dd50}{RWFIFO}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae5670233e71dda04d5b3a4ccbfdd9cc1}{RCFIFO}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga83b2d6f5756a9b0aa609216190380d5f}{RESERVED\+\_\+1}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacdab11c41c499a94d80bd2d347ec97cb}{C7816}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae76758451e5a49d5a7ecc5107aa6aaec}{IE7816}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga53d4127ba86dcb65e9c60a5900fb5376}{IS7816}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga289ac6ac0e4e72a6573a8c55097fa5c6}{WP7816\+T0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf679a01a3deb11118ddb0034211a17b4}{WP7816\+T1}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga289ac6ac0e4e72a6573a8c55097fa5c6}{WP7816T0}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf679a01a3deb11118ddb0034211a17b4}{WP7816T1}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac7724a1254eff9850cc2c043fa2d0534}{WN7816}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga83913e1e59cc5b6a9f2906fab663be39}{WF7816}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa2febdf8acc41a1c2092f4448fcd4211}{ET7816}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7215388cabf525598a5fc937eb20ed31}{TL7816}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga077edc39b83ba91d23059f34a17d48fb}{PERID}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}{RESERVED\+\_\+0}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa175a27eddae37d758847685effe7ab0}{IDCOMP}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8920d7bfe319ce3f5af958ad4c8f2cca}{RESERVED\+\_\+1}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9131f08aa5a24b8c9ef95d51f62810de}{REV}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga76a9ec2331c09e8e213dfb169fbac870}{RESERVED\+\_\+2}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3b414f3639d8e9ccdeccf5ec15029b9c}{ADDINFO}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2a68f89086ca788e9123a2281decfe22}{RESERVED\+\_\+3}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d1d7ec675ab125cf2ab80856b331ace}{OTGISTAT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga22ca61cf43a11168ba32640820999621}{RESERVED\+\_\+4}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9163191d69b422a5a3e93580acff9900}{OTGICR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9e87bdf948b19c8681f1f83ee5a8c000}{RESERVED\+\_\+5}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa9a15a9e6a2d8a83f9c29421d339f23e}{OTGSTAT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae0b71ab9559e72dc3679ec091756e67b}{RESERVED\+\_\+6}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4553c1b11f27973e373f3d7e0b5b4e56}{OTGCTL}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaeb2dfc39c8b07c9be26576a181da1af4}{RESERVED\+\_\+7}} \mbox{[}99\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab7cffdbb22df189f2a80d3b52a61a68b}{ISTAT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5876421d4a610aa1ec8c55142a7d131f}{RESERVED\+\_\+8}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2c270099e9174761280fdd00e12f9487}{INTEN}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae729f0fe5f746293938b5fe9cf4006fa}{RESERVED\+\_\+9}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaae749069a75330cb4543daa28772e327}{ERRSTAT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0db623c4034ae906a2590d0ad4b9dcc9}{RESERVED\+\_\+10}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab65f35c56895733ec3c11e246b4d99ec}{ERREN}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gade5b57b27f61c17492288127d23b8586}{RESERVED\+\_\+11}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga14ef8aa2216b90fe692d18077ce4b343}{STAT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8bcfbb17f5c9418441c1998b58fe61bf}{RESERVED\+\_\+12}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacb7581e8a603234f71f2e32a3f5463c5}{CTL}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga92854cf727a032a192888fd92932deec}{RESERVED\+\_\+13}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6e9a6805bc92c5472f62e96726172684}{ADDR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacad0f574453da7955f80d4a5dbf4663e}{RESERVED\+\_\+14}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa7781256e3a9e7b62eb5a91f8dde5161}{BDTPAGE1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga115b799187006fc5de8eb06f8d42b9bb}{RESERVED\+\_\+15}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabf88cf17801830b6a5bc9c58717253ec}{FRMNUML}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4b1433abf0bec8b6193215357e46a446}{RESERVED\+\_\+16}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaad768bb6ae15f475e43811151dc885a0}{FRMNUMH}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga14ad2e574cba9d9c7e8cbaa4e5a078b6}{RESERVED\+\_\+17}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7b7092c149691d46d224f9986a9ad2ba}{TOKEN}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae5ed9af52b1a25b9ee9a4938a2b2ca3a}{RESERVED\+\_\+18}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga664d93365324a7dcc740fa58f095e7ab}{SOFTHLD}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabda59b9594c175e7b2b7ba3b2298b599}{RESERVED\+\_\+19}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3fe7074e6a65a34004b987874bba06e1}{BDTPAGE2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga263b76687b296e92811dda9e8051c708}{RESERVED\+\_\+20}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf9ace2f6c534877065e28aef9a09512a}{BDTPAGE3}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4b77a54e00f92e751d8361dbfa0af382}{RESERVED\+\_\+21}} \mbox{[}11\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad696ad5082cb8aef65756299d5eb897e}{ENDPT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}{RESERVED\+\_\+0}} \mbox{[}3\mbox{]}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad696ad5082cb8aef65756299d5eb897e}{ENDPT}}\\
\>uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}{RESERVED\_0}} \mbox{[}3\mbox{]}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac83d80f191b6a45f290a8a08001c43fd}{ENDPOINT}} \mbox{[}16\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2fc819f4661814727300843a6c591223}{USBCTRL}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga16bcb91413a3db4481d7d500e8e6f82b}{RESERVED\+\_\+22}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga25809d192dc2d1e4b676d5b6c935973f}{OBSERVE}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga88d2f4b5276717d52836ada8b48997cf}{RESERVED\+\_\+23}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad042c540de71ddbe331a097886f11579}{CONTROL}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3d696ac9cc19fd1715dfaa4d8b0871ae}{RESERVED\+\_\+24}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac89afa76ff77065c1cf493a11c82b831}{USBTRC0}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaad6d5cb712dabba62eea5adf66b4f58e}{RESERVED\+\_\+25}} \mbox{[}7\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac817eb85b2155f60ef10f06dcb3b3adc}{USBFRMADJUST}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga156410ff21a5fb0c8378dd1778a91cc9}{RESERVED\+\_\+26}} \mbox{[}43\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa40fc6462cf87d4569e0039075b5890b}{CLK\+\_\+\+RECOVER\+\_\+\+CTRL}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0a68d7345f63f9bfd5d11ff07db64d88}{RESERVED\+\_\+27}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9cd5cd20ce5d7dbf868a7af12fe69b81}{CLK\+\_\+\+RECOVER\+\_\+\+IRC\+\_\+\+EN}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6678449777d6b957055fdfa2a8668db7}{RESERVED\+\_\+28}} \mbox{[}23\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga45cfec446adcac8826db39db8dfb292d}{CLK\+\_\+\+RECOVER\+\_\+\+INT\+\_\+\+STATUS}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga60054d9772af540ff3d88432d724137f}{CONTROL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae883ef34c3cebbf0536f20bfa53e5c51}{CLOCK}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaece2c880dc5ba01a2fc9326dc080dc26}{STATUS}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}{RESERVED\+\_\+0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga53736efbc01ccdca17ec2bb80e6541a6}{TIMER0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga488da43683bd603819fd5f6676aef010}{TIMER1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga83314016b4061d012e5bdbef334cf9f1}{TIMER2\+\_\+\+BC11}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab057146a69560e422a2d325bb2c0a677}{TIMER2\+\_\+\+BC12}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga83314016b4061d012e5bdbef334cf9f1}{TIMER2\_BC11}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab057146a69560e422a2d325bb2c0a677}{TIMER2\_BC12}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacdaf356ffe42125ef3a82e4439a2e3c9}{TRM}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga369ca7d5284929a823dab79b7d10d81f}{SC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad4d85fbd5ff5d1ba1aeb7e49adb9b1fd}{STCTRLH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaab3e807406cde45883ef340be06568cb}{STCTRLL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga23960179757a36ca719156a5c90c8675}{TOVALH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9ccb8f22716c09c39bb0cfd02aba69f4}{TOVALL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa1bde3a7b29baa67659b12f0a4a494ac}{WINH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaced61c61e5299b565e8b257e59562d85}{WINL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad6e11b03f76f4f5c7f7af63c6adf72ef}{REFRESH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae5d5ccb6817e2e1e51eac125b01856de}{UNLOCK}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga020e8a3bc802277ebdea61f18a256c65}{TMROUTH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad5ebd770efd696047aa4ac98538a798d}{TMROUTL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga095ee56174bca40b8f3b42792b2aa554}{RSTCNT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac91805542c28a212cea60963b3983981}{PRESC}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaef2adb5b89b56dc60fe6d9a02b3c444d}\label{group___v_r_e_f___peripheral___access___layer_gaef2adb5b89b56dc60fe6d9a02b3c444d}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  @22}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga78026eb032408c0203d899fdb894428f}\label{group___v_r_e_f___peripheral___access___layer_ga78026eb032408c0203d899fdb894428f}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  @24}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga91e57bff8bedf4a69969e508d8e2a13d}\label{group___v_r_e_f___peripheral___access___layer_ga91e57bff8bedf4a69969e508d8e2a13d}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  @26}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf3b6994903d35d0ed5ca002b650728e1}\label{group___v_r_e_f___peripheral___access___layer_gaf3b6994903d35d0ed5ca002b650728e1}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  @35}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga065e4412ab5d5d07a02a777736ec157d}\label{group___v_r_e_f___peripheral___access___layer_ga065e4412ab5d5d07a02a777736ec157d}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  @37}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa9e21794a08c3d7211f55e0347fd570d}\label{group___v_r_e_f___peripheral___access___layer_gaa9e21794a08c3d7211f55e0347fd570d}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  @39}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5d076d28314b5016c5b0fab64a573b83}\label{group___v_r_e_f___peripheral___access___layer_ga5d076d28314b5016c5b0fab64a573b83}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  @48}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae92c8ba2afce7b8c8fac8c49ee50f12d}\label{group___v_r_e_f___peripheral___access___layer_gae92c8ba2afce7b8c8fac8c49ee50f12d}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  @50}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga80b78f2b3b4596683018e991236f4169}\label{group___v_r_e_f___peripheral___access___layer_ga80b78f2b3b4596683018e991236f4169}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  @53}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadd81f0ab2f7285fa1502eec8718708e0}\label{group___v_r_e_f___peripheral___access___layer_gadd81f0ab2f7285fa1502eec8718708e0}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union  \{ ... \}  @56}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacb6a1bc3db8fa6148894140daa6b97e1}\label{group___v_r_e_f___peripheral___access___layer_gacb6a1bc3db8fa6148894140daa6b97e1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!A1@{A1}}
\index{A1@{A1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{A1}{A1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t A1}

I2C Address Register 1, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae8436760942c43a7f6b6b8561803dfd7}\label{group___v_r_e_f___peripheral___access___layer_gae8436760942c43a7f6b6b8561803dfd7}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!A2@{A2}}
\index{A2@{A2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{A2}{A2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t A2}

I2C Address Register 2, offset\+: 0x9 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga529946a02b908ffad2b189bc08c38b06}\label{group___v_r_e_f___peripheral___access___layer_ga529946a02b908ffad2b189bc08c38b06}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!AC12ERR@{AC12ERR}}
\index{AC12ERR@{AC12ERR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{AC12ERR}{AC12ERR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t AC12\+ERR}

Auto CMD12 Error Status Register, offset\+: 0x3C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9ea137d83a9dbadbb600d629e1ff162e}\label{group___v_r_e_f___peripheral___access___layer_ga9ea137d83a9dbadbb600d629e1ff162e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ACCESS16BIT@{ACCESS16BIT}}
\index{ACCESS16BIT@{ACCESS16BIT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily struct  \{ ... \}  ACCESS16\+BIT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9ea137d83a9dbadbb600d629e1ff162e}\label{group___v_r_e_f___peripheral___access___layer_ga9ea137d83a9dbadbb600d629e1ff162e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ACCESS16BIT@{ACCESS16BIT}}
\index{ACCESS16BIT@{ACCESS16BIT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily struct  \{ ... \}  ACCESS16\+BIT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga130c9e00fa6f4e062de588cd9e3d5936}\label{group___v_r_e_f___peripheral___access___layer_ga130c9e00fa6f4e062de588cd9e3d5936}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ACCESS8BIT@{ACCESS8BIT}}
\index{ACCESS8BIT@{ACCESS8BIT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily struct  \{ ... \}  ACCESS8\+BIT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga130c9e00fa6f4e062de588cd9e3d5936}\label{group___v_r_e_f___peripheral___access___layer_ga130c9e00fa6f4e062de588cd9e3d5936}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ACCESS8BIT@{ACCESS8BIT}}
\index{ACCESS8BIT@{ACCESS8BIT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily struct  \{ ... \}  ACCESS8\+BIT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3b414f3639d8e9ccdeccf5ec15029b9c}\label{group___v_r_e_f___peripheral___access___layer_ga3b414f3639d8e9ccdeccf5ec15029b9c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ADDINFO@{ADDINFO}}
\index{ADDINFO@{ADDINFO}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADDINFO}{ADDINFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t ADDINFO}

Peripheral Additional Info register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6e9a6805bc92c5472f62e96726172684}\label{group___v_r_e_f___peripheral___access___layer_ga6e9a6805bc92c5472f62e96726172684}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ADDR@{ADDR}}
\index{ADDR@{ADDR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADDR}{ADDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t ADDR}

Address register, offset\+: 0x98 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8e1a5a5c26b845e94b25570e42202612}\label{group___v_r_e_f___peripheral___access___layer_ga8e1a5a5c26b845e94b25570e42202612}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ADMAES@{ADMAES}}
\index{ADMAES@{ADMAES}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADMAES}{ADMAES}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ADMAES}

ADMA Error Status register, offset\+: 0x54 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga95e69da399dbfb92eb4a22cc98310d85}\label{group___v_r_e_f___peripheral___access___layer_ga95e69da399dbfb92eb4a22cc98310d85}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ADR\_CA@{ADR\_CA}}
\index{ADR\_CA@{ADR\_CA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADR\_CA}{ADR\_CA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t ADR\+\_\+\+CA\mbox{[}9\mbox{]}}

General Purpose Register 0 -\/ Add to register command..General Purpose Register 8 -\/ Add to register command, array offset\+: 0x8\+C8, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa8d7c013c073684dfb41fc8b14aacfd2}\label{group___v_r_e_f___peripheral___access___layer_gaa8d7c013c073684dfb41fc8b14aacfd2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ADR\_CAA@{ADR\_CAA}}
\index{ADR\_CAA@{ADR\_CAA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADR\_CAA}{ADR\_CAA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t ADR\+\_\+\+CAA}

Accumulator register -\/ Add to register command, offset\+: 0x8\+C4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad8857e24aaeeca92308c3b239f5236bc}\label{group___v_r_e_f___peripheral___access___layer_gad8857e24aaeeca92308c3b239f5236bc}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ADR\_CASR@{ADR\_CASR}}
\index{ADR\_CASR@{ADR\_CASR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADR\_CASR}{ADR\_CASR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t ADR\+\_\+\+CASR}

Status register -\/ Add Register command, offset\+: 0x8\+C0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab418d6ab842253ec1556bd0683bea1cf}\label{group___v_r_e_f___peripheral___access___layer_gab418d6ab842253ec1556bd0683bea1cf}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ADSADDR@{ADSADDR}}
\index{ADSADDR@{ADSADDR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ADSADDR}{ADSADDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADSADDR}

ADMA System Addressregister, offset\+: 0x58 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga59fb404875ce573d1a37a8283d8797b6}\label{group___v_r_e_f___peripheral___access___layer_ga59fb404875ce573d1a37a8283d8797b6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!AESC\_CA@{AESC\_CA}}
\index{AESC\_CA@{AESC\_CA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{AESC\_CA}{AESC\_CA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t AESC\+\_\+\+CA\mbox{[}9\mbox{]}}

General Purpose Register 0 -\/ AES Column Operation command..General Purpose Register 8 -\/ AES Column Operation command, array offset\+: 0x\+B08, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga16d2a221d0a7c3f07583a6215e88e6bb}\label{group___v_r_e_f___peripheral___access___layer_ga16d2a221d0a7c3f07583a6215e88e6bb}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!AESC\_CAA@{AESC\_CAA}}
\index{AESC\_CAA@{AESC\_CAA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{AESC\_CAA}{AESC\_CAA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t AESC\+\_\+\+CAA}

Accumulator register -\/ AES Column Operation command, offset\+: 0x\+B04 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga059bacc3bbbb405a8ea8ef330b77ab56}\label{group___v_r_e_f___peripheral___access___layer_ga059bacc3bbbb405a8ea8ef330b77ab56}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!AESC\_CASR@{AESC\_CASR}}
\index{AESC\_CASR@{AESC\_CASR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{AESC\_CASR}{AESC\_CASR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t AESC\+\_\+\+CASR}

Status register -\/ AES Column Operation command, offset\+: 0x\+B00 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga93f384d53d5a0c3a60d70d5a1ee212b5}\label{group___v_r_e_f___peripheral___access___layer_ga93f384d53d5a0c3a60d70d5a1ee212b5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!AESIC\_CA@{AESIC\_CA}}
\index{AESIC\_CA@{AESIC\_CA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{AESIC\_CA}{AESIC\_CA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t AESIC\+\_\+\+CA\mbox{[}9\mbox{]}}

General Purpose Register 0 -\/ AES Inverse Column Operation command..General Purpose Register 8 -\/ AES Inverse Column Operation command, array offset\+: 0x\+B48, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga31fd954e9ab3113ba3febc85f9dec36f}\label{group___v_r_e_f___peripheral___access___layer_ga31fd954e9ab3113ba3febc85f9dec36f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!AESIC\_CAA@{AESIC\_CAA}}
\index{AESIC\_CAA@{AESIC\_CAA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{AESIC\_CAA}{AESIC\_CAA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t AESIC\+\_\+\+CAA}

Accumulator register -\/ AES Inverse Column Operation command, offset\+: 0x\+B44 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5f10e412e8a854eac83da5a01e48cc5a}\label{group___v_r_e_f___peripheral___access___layer_ga5f10e412e8a854eac83da5a01e48cc5a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!AESIC\_CASR@{AESIC\_CASR}}
\index{AESIC\_CASR@{AESIC\_CASR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{AESIC\_CASR}{AESIC\_CASR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t AESIC\+\_\+\+CASR}

Status register -\/ AES Inverse Column Operation command, offset\+: 0x\+B40 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga323cc17c6788899528240028c7010f1f}\label{group___v_r_e_f___peripheral___access___layer_ga323cc17c6788899528240028c7010f1f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ATCOR@{ATCOR}}
\index{ATCOR@{ATCOR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ATCOR}{ATCOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ATCOR}

Timer Correction Register, offset\+: 0x410 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf739ab1d646156a8c3a6e36c8036ea98}\label{group___v_r_e_f___peripheral___access___layer_gaf739ab1d646156a8c3a6e36c8036ea98}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ATCR@{ATCR}}
\index{ATCR@{ATCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ATCR}{ATCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ATCR}

Adjustable Timer Control Register, offset\+: 0x400 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga168419f9fd3337173f29d6dde2133745}\label{group___v_r_e_f___peripheral___access___layer_ga168419f9fd3337173f29d6dde2133745}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ATCVH@{ATCVH}}
\index{ATCVH@{ATCVH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ATCVH}{ATCVH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t ATCVH}

MCG Auto Trim Compare Value High Register, offset\+: 0xA \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9659cfc372d5156510bdda5bb491fdbb}\label{group___v_r_e_f___peripheral___access___layer_ga9659cfc372d5156510bdda5bb491fdbb}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ATCVL@{ATCVL}}
\index{ATCVL@{ATCVL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ATCVL}{ATCVL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t ATCVL}

MCG Auto Trim Compare Value Low Register, offset\+: 0xB \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga453a69ec5c138933ed14f75a630a1a79}\label{group___v_r_e_f___peripheral___access___layer_ga453a69ec5c138933ed14f75a630a1a79}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ATINC@{ATINC}}
\index{ATINC@{ATINC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ATINC}{ATINC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ATINC}

Time-\/\+Stamping Clock Period Register, offset\+: 0x414 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1bfe4afb9ec3c16b8b2312ee6f91422d}\label{group___v_r_e_f___peripheral___access___layer_ga1bfe4afb9ec3c16b8b2312ee6f91422d}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ATOFF@{ATOFF}}
\index{ATOFF@{ATOFF}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ATOFF}{ATOFF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ATOFF}

Timer Offset Register, offset\+: 0x408 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7348bf3172b8e3e9a3d00296943a0215}\label{group___v_r_e_f___peripheral___access___layer_ga7348bf3172b8e3e9a3d00296943a0215}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ATPER@{ATPER}}
\index{ATPER@{ATPER}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ATPER}{ATPER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ATPER}

Timer Period Register, offset\+: 0x40C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab7597794380c561565a1ccc7b976c090}\label{group___v_r_e_f___peripheral___access___layer_gab7597794380c561565a1ccc7b976c090}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ATSTMP@{ATSTMP}}
\index{ATSTMP@{ATSTMP}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ATSTMP}{ATSTMP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ATSTMP}

Timestamp of Last Transmitted Frame, offset\+: 0x418 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae655267e67e5ed42554564818a5422a1}\label{group___v_r_e_f___peripheral___access___layer_gae655267e67e5ed42554564818a5422a1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ATTR@{ATTR}}
\index{ATTR@{ATTR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ATTR}{ATTR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t ATTR}

TCD Transfer Attributes, array offset\+: 0x1006, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae655267e67e5ed42554564818a5422a1}\label{group___v_r_e_f___peripheral___access___layer_gae655267e67e5ed42554564818a5422a1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ATTR@{ATTR}}
\index{ATTR@{ATTR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ATTR}{ATTR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t ATTR}

TCD Transfer Attributes, array offset\+: 0x1006, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabe873ea7694464d23e493f7b819c47db}\label{group___v_r_e_f___peripheral___access___layer_gabe873ea7694464d23e493f7b819c47db}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ATVR@{ATVR}}
\index{ATVR@{ATVR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ATVR}{ATVR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ATVR}

Timer Value Register, offset\+: 0x404 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa0da3d6ede3a90b0697a300ddf18cd65}\label{group___v_r_e_f___peripheral___access___layer_gaa0da3d6ede3a90b0697a300ddf18cd65}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!BACKKEY0@{BACKKEY0}}
\index{BACKKEY0@{BACKKEY0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{BACKKEY0}{BACKKEY0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t BACKKEY0}

Backdoor Comparison Key 0., offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga42fa40dda0fa3aee0b861bdf6ffa1eae}\label{group___v_r_e_f___peripheral___access___layer_ga42fa40dda0fa3aee0b861bdf6ffa1eae}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!BACKKEY1@{BACKKEY1}}
\index{BACKKEY1@{BACKKEY1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{BACKKEY1}{BACKKEY1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t BACKKEY1}

Backdoor Comparison Key 1., offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae0ad5dd66c2109955a90e1a6f4720a43}\label{group___v_r_e_f___peripheral___access___layer_gae0ad5dd66c2109955a90e1a6f4720a43}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!BACKKEY2@{BACKKEY2}}
\index{BACKKEY2@{BACKKEY2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{BACKKEY2}{BACKKEY2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t BACKKEY2}

Backdoor Comparison Key 2., offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7d27c275caa809e8b950cb9fb1f52ea5}\label{group___v_r_e_f___peripheral___access___layer_ga7d27c275caa809e8b950cb9fb1f52ea5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!BACKKEY3@{BACKKEY3}}
\index{BACKKEY3@{BACKKEY3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{BACKKEY3}{BACKKEY3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t BACKKEY3}

Backdoor Comparison Key 3., offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga925e5cd64e47102087d0a66af786a626}\label{group___v_r_e_f___peripheral___access___layer_ga925e5cd64e47102087d0a66af786a626}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!BACKKEY4@{BACKKEY4}}
\index{BACKKEY4@{BACKKEY4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{BACKKEY4}{BACKKEY4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t BACKKEY4}

Backdoor Comparison Key 4., offset\+: 0x7 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa4ca5b627931a03b02c1d4ac01e664d5}\label{group___v_r_e_f___peripheral___access___layer_gaa4ca5b627931a03b02c1d4ac01e664d5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!BACKKEY5@{BACKKEY5}}
\index{BACKKEY5@{BACKKEY5}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{BACKKEY5}{BACKKEY5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t BACKKEY5}

Backdoor Comparison Key 5., offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3076fe0bf30cde224dfb9c944d517de0}\label{group___v_r_e_f___peripheral___access___layer_ga3076fe0bf30cde224dfb9c944d517de0}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!BACKKEY6@{BACKKEY6}}
\index{BACKKEY6@{BACKKEY6}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{BACKKEY6}{BACKKEY6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t BACKKEY6}

Backdoor Comparison Key 6., offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae3df2dcb7a5f33570f8cc15cc8126810}\label{group___v_r_e_f___peripheral___access___layer_gae3df2dcb7a5f33570f8cc15cc8126810}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!BACKKEY7@{BACKKEY7}}
\index{BACKKEY7@{BACKKEY7}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{BACKKEY7}{BACKKEY7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t BACKKEY7}

Backdoor Comparison Key 7., offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf1f73251625b304407339862ce318059}\label{group___v_r_e_f___peripheral___access___layer_gaf1f73251625b304407339862ce318059}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!BDH@{BDH}}
\index{BDH@{BDH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{BDH}{BDH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t BDH}

UART Baud Rate Registers\+: High, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaca4463c928e7f65eaa324dd97fb6abae}\label{group___v_r_e_f___peripheral___access___layer_gaca4463c928e7f65eaa324dd97fb6abae}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!BDL@{BDL}}
\index{BDL@{BDL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{BDL}{BDL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t BDL}

UART Baud Rate Registers\+: Low, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa7781256e3a9e7b62eb5a91f8dde5161}\label{group___v_r_e_f___peripheral___access___layer_gaa7781256e3a9e7b62eb5a91f8dde5161}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!BDTPAGE1@{BDTPAGE1}}
\index{BDTPAGE1@{BDTPAGE1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{BDTPAGE1}{BDTPAGE1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t BDTPAGE1}

BDT Page register 1, offset\+: 0x9C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3fe7074e6a65a34004b987874bba06e1}\label{group___v_r_e_f___peripheral___access___layer_ga3fe7074e6a65a34004b987874bba06e1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!BDTPAGE2@{BDTPAGE2}}
\index{BDTPAGE2@{BDTPAGE2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{BDTPAGE2}{BDTPAGE2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t BDTPAGE2}

BDT Page Register 2, offset\+: 0x\+B0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf9ace2f6c534877065e28aef9a09512a}\label{group___v_r_e_f___peripheral___access___layer_gaf9ace2f6c534877065e28aef9a09512a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!BDTPAGE3@{BDTPAGE3}}
\index{BDTPAGE3@{BDTPAGE3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{BDTPAGE3}{BDTPAGE3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t BDTPAGE3}

BDT Page Register 3, offset\+: 0x\+B4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad63eb624e138bbf46358e24f2c4dd2b9}\label{group___v_r_e_f___peripheral___access___layer_gad63eb624e138bbf46358e24f2c4dd2b9}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!BITER\_ELINKNO@{BITER\_ELINKNO}}
\index{BITER\_ELINKNO@{BITER\_ELINKNO}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{BITER\_ELINKNO}{BITER\_ELINKNO}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t BITER\+\_\+\+ELINKNO}

TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset\+: 0x101E, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad63eb624e138bbf46358e24f2c4dd2b9}\label{group___v_r_e_f___peripheral___access___layer_gad63eb624e138bbf46358e24f2c4dd2b9}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!BITER\_ELINKNO@{BITER\_ELINKNO}}
\index{BITER\_ELINKNO@{BITER\_ELINKNO}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{BITER\_ELINKNO}{BITER\_ELINKNO}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t BITER\+\_\+\+ELINKNO}

TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset\+: 0x101E, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5263f1dc5e2f995abda4a3af52b1a09c}\label{group___v_r_e_f___peripheral___access___layer_ga5263f1dc5e2f995abda4a3af52b1a09c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!BITER\_ELINKYES@{BITER\_ELINKYES}}
\index{BITER\_ELINKYES@{BITER\_ELINKYES}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{BITER\_ELINKYES}{BITER\_ELINKYES}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t BITER\+\_\+\+ELINKYES}

TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset\+: 0x101E, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5263f1dc5e2f995abda4a3af52b1a09c}\label{group___v_r_e_f___peripheral___access___layer_ga5263f1dc5e2f995abda4a3af52b1a09c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!BITER\_ELINKYES@{BITER\_ELINKYES}}
\index{BITER\_ELINKYES@{BITER\_ELINKYES}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{BITER\_ELINKYES}{BITER\_ELINKYES}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t BITER\+\_\+\+ELINKYES}

TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset\+: 0x101E, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9f9b6d19cd4e74ea6eeaa705328e7f74}\label{group___v_r_e_f___peripheral___access___layer_ga9f9b6d19cd4e74ea6eeaa705328e7f74}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!BLKATTR@{BLKATTR}}
\index{BLKATTR@{BLKATTR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{BLKATTR}{BLKATTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BLKATTR}

Block Attributes register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0efd9120430014bffb829dea9ae59849}\label{group___v_r_e_f___peripheral___access___layer_ga0efd9120430014bffb829dea9ae59849}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C0@{C0}}
\index{C0@{C0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C0}{C0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C0}

DAC Control Register, offset\+: 0x21 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}\label{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C1@{C1}}
\index{C1@{C1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C1}{C1}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C1}

DAC Control Register 1, offset\+: 0x22 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}\label{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C1@{C1}}
\index{C1@{C1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C1}{C1}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C1}

I2C Control Register 1, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}\label{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C1@{C1}}
\index{C1@{C1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C1}{C1}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C1}

MCG Control 1 Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7bf92f3ccb47d979d85a1c09ca148024}\label{group___v_r_e_f___peripheral___access___layer_ga7bf92f3ccb47d979d85a1c09ca148024}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C1@{C1}}
\index{C1@{C1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C1}{C1}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C1}

Channel n Control register 1, array offset\+: 0x10, array step\+: 0x28 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7bf92f3ccb47d979d85a1c09ca148024}\label{group___v_r_e_f___peripheral___access___layer_ga7bf92f3ccb47d979d85a1c09ca148024}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C1@{C1}}
\index{C1@{C1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C1}{C1}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C1}

Channel n Control register 1, array offset\+: 0x10, array step\+: 0x28 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}\label{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C1@{C1}}
\index{C1@{C1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C1}{C1}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C1}

UART Control Register 1, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}\label{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C2@{C2}}
\index{C2@{C2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C2}{C2}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C2}

DAC Control Register 2, offset\+: 0x23 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}\label{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C2@{C2}}
\index{C2@{C2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C2}{C2}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C2}

I2C Control Register 2, offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}\label{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C2@{C2}}
\index{C2@{C2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C2}{C2}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C2}

MCG Control 2 Register, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}\label{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C2@{C2}}
\index{C2@{C2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C2}{C2}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C2}

UART Control Register 2, offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6533a725e5ee4892879f0b6d9dd6675a}\label{group___v_r_e_f___peripheral___access___layer_ga6533a725e5ee4892879f0b6d9dd6675a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C3@{C3}}
\index{C3@{C3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C3}{C3}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C3}

MCG Control 3 Register, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6533a725e5ee4892879f0b6d9dd6675a}\label{group___v_r_e_f___peripheral___access___layer_ga6533a725e5ee4892879f0b6d9dd6675a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C3@{C3}}
\index{C3@{C3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C3}{C3}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C3}

UART Control Register 3, offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadb3f29cb83f573e65eb091a7a79e2e43}\label{group___v_r_e_f___peripheral___access___layer_gadb3f29cb83f573e65eb091a7a79e2e43}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C4@{C4}}
\index{C4@{C4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C4}{C4}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C4}

MCG Control 4 Register, offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadb3f29cb83f573e65eb091a7a79e2e43}\label{group___v_r_e_f___peripheral___access___layer_gadb3f29cb83f573e65eb091a7a79e2e43}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C4@{C4}}
\index{C4@{C4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C4}{C4}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C4}

UART Control Register 4, offset\+: 0xA \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5c3e6553034f7993105ebde9d573236b}\label{group___v_r_e_f___peripheral___access___layer_ga5c3e6553034f7993105ebde9d573236b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C5@{C5}}
\index{C5@{C5}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C5}{C5}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C5}

MCG Control 5 Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5c3e6553034f7993105ebde9d573236b}\label{group___v_r_e_f___peripheral___access___layer_ga5c3e6553034f7993105ebde9d573236b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C5@{C5}}
\index{C5@{C5}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C5}{C5}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C5}

UART Control Register 5, offset\+: 0xB \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf5f7dd7e0de054a868809b27a17e4207}\label{group___v_r_e_f___peripheral___access___layer_gaf5f7dd7e0de054a868809b27a17e4207}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C6@{C6}}
\index{C6@{C6}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C6}{C6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C6}

MCG Control 6 Register, offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga97f1c9dcf32bf6af23cd6b977e99d40f}\label{group___v_r_e_f___peripheral___access___layer_ga97f1c9dcf32bf6af23cd6b977e99d40f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C7@{C7}}
\index{C7@{C7}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C7}{C7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C7}

MCG Control 7 Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacdab11c41c499a94d80bd2d347ec97cb}\label{group___v_r_e_f___peripheral___access___layer_gacdab11c41c499a94d80bd2d347ec97cb}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C7816@{C7816}}
\index{C7816@{C7816}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C7816}{C7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C7816}

UART 7816 Control Register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga287edae47cc7c449d8ee31b6089559d4}\label{group___v_r_e_f___peripheral___access___layer_ga287edae47cc7c449d8ee31b6089559d4}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!C8@{C8}}
\index{C8@{C8}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{C8}{C8}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C8}

MCG Control 8 Register, offset\+: 0xD \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8257711f5ac3a22ed38ac14eda8831c5}\label{group___v_r_e_f___peripheral___access___layer_ga8257711f5ac3a22ed38ac14eda8831c5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CDNE@{CDNE}}
\index{CDNE@{CDNE}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CDNE}{CDNE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t CDNE}

Clear DONE Status Bit Register, offset\+: 0x1C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf8cbb6695cfc2845b17aa66c639d9bdc}\label{group___v_r_e_f___peripheral___access___layer_gaf8cbb6695cfc2845b17aa66c639d9bdc}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CEEI@{CEEI}}
\index{CEEI@{CEEI}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CEEI}{CEEI}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t CEEI}

Clear Enable Error Interrupt Register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac08ea0244abc5bc617eb46876d356511}\label{group___v_r_e_f___peripheral___access___layer_gac08ea0244abc5bc617eb46876d356511}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CERQ@{CERQ}}
\index{CERQ@{CERQ}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CERQ}{CERQ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t CERQ}

Clear Enable Request Register, offset\+: 0x1A \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3266bc4362b6e24d9ae98b3488fb720f}\label{group___v_r_e_f___peripheral___access___layer_ga3266bc4362b6e24d9ae98b3488fb720f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CERR@{CERR}}
\index{CERR@{CERR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CERR}{CERR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t CERR}

Clear Error Register, offset\+: 0x1E \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafb421388460a6f91dc5a6a192d886912}\label{group___v_r_e_f___peripheral___access___layer_gafb421388460a6f91dc5a6a192d886912}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CESR@{CESR}}
\index{CESR@{CESR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CESR}{CESR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CESR}

Control/\+Error Status Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabecccecd01b0d465123a2dc166db4141}\label{group___v_r_e_f___peripheral___access___layer_gabecccecd01b0d465123a2dc166db4141}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CFG1@{CFG1}}
\index{CFG1@{CFG1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CFG1}{CFG1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFG1}

ADC Configuration Register 1, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga722c7bd03a5d7b185bf43bdb5f846d43}\label{group___v_r_e_f___peripheral___access___layer_ga722c7bd03a5d7b185bf43bdb5f846d43}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CFG2@{CFG2}}
\index{CFG2@{CFG2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CFG2}{CFG2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFG2}

ADC Configuration Register 2, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga394dc1927a59650f39e5799021bf09c7}\label{group___v_r_e_f___peripheral___access___layer_ga394dc1927a59650f39e5799021bf09c7}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CFIFO@{CFIFO}}
\index{CFIFO@{CFIFO}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CFIFO}{CFIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CFIFO}

UART FIFO Control Register, offset\+: 0x11 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga309b886425c6fe607ddc0ea652f9b194}\label{group___v_r_e_f___peripheral___access___layer_ga309b886425c6fe607ddc0ea652f9b194}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CGH1@{CGH1}}
\index{CGH1@{CGH1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CGH1}{CGH1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CGH1}

CMT Carrier Generator High Data Register 1, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga84d40ea282f57da8f5fae00f40398a5b}\label{group___v_r_e_f___peripheral___access___layer_ga84d40ea282f57da8f5fae00f40398a5b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CGH2@{CGH2}}
\index{CGH2@{CGH2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CGH2}{CGH2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CGH2}

CMT Carrier Generator High Data Register 2, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga11bdc2466acff90f1374d817bc1ed866}\label{group___v_r_e_f___peripheral___access___layer_ga11bdc2466acff90f1374d817bc1ed866}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CGL1@{CGL1}}
\index{CGL1@{CGL1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CGL1}{CGL1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CGL1}

CMT Carrier Generator Low Data Register 1, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5b34f67e8f631ee467ef7bb5807928af}\label{group___v_r_e_f___peripheral___access___layer_ga5b34f67e8f631ee467ef7bb5807928af}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CGL2@{CGL2}}
\index{CGL2@{CGL2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CGL2}{CGL2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CGL2}

CMT Carrier Generator Low Data Register 2, offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad22972c4003a339652a86b074081aee4}\label{group___v_r_e_f___peripheral___access___layer_gad22972c4003a339652a86b074081aee4}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CH@{CH}}
\index{CH@{CH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  CH\mbox{[}2\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga480d60f4fa978874b19424568d28cd40}\label{group___v_r_e_f___peripheral___access___layer_ga480d60f4fa978874b19424568d28cd40}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CHANNEL@{CHANNEL}}
\index{CHANNEL@{CHANNEL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily struct  \{ ... \}  CHANNEL\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3196acb697cd321dd9f7497b216fbfb8}\label{group___v_r_e_f___peripheral___access___layer_ga3196acb697cd321dd9f7497b216fbfb8}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CHANNEL@{CHANNEL}}
\index{CHANNEL@{CHANNEL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily struct  \{ ... \}  CHANNEL\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaeaae1065e5ae88272eaa568f53ebc081}\label{group___v_r_e_f___peripheral___access___layer_gaeaae1065e5ae88272eaa568f53ebc081}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CHCFG@{CHCFG}}
\index{CHCFG@{CHCFG}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CHCFG}{CHCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CHCFG\mbox{[}16\mbox{]}}

Channel Configuration register, array offset\+: 0x0, array step\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae32bc5cf579720c458820a648a99f90e}\label{group___v_r_e_f___peripheral___access___layer_gae32bc5cf579720c458820a648a99f90e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CINT@{CINT}}
\index{CINT@{CINT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CINT}{CINT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t CINT}

Clear Interrupt Request Register, offset\+: 0x1F \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad232c9d002cea1a66ba0d49605828ab2}\label{group___v_r_e_f___peripheral___access___layer_gad232c9d002cea1a66ba0d49605828ab2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CITER\_ELINKNO@{CITER\_ELINKNO}}
\index{CITER\_ELINKNO@{CITER\_ELINKNO}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CITER\_ELINKNO}{CITER\_ELINKNO}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t CITER\+\_\+\+ELINKNO}

TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset\+: 0x1016, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad232c9d002cea1a66ba0d49605828ab2}\label{group___v_r_e_f___peripheral___access___layer_gad232c9d002cea1a66ba0d49605828ab2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CITER\_ELINKNO@{CITER\_ELINKNO}}
\index{CITER\_ELINKNO@{CITER\_ELINKNO}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CITER\_ELINKNO}{CITER\_ELINKNO}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t CITER\+\_\+\+ELINKNO}

TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset\+: 0x1016, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6a35c3e4c1c84fe962daab113a8ba311}\label{group___v_r_e_f___peripheral___access___layer_ga6a35c3e4c1c84fe962daab113a8ba311}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CITER\_ELINKYES@{CITER\_ELINKYES}}
\index{CITER\_ELINKYES@{CITER\_ELINKYES}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CITER\_ELINKYES}{CITER\_ELINKYES}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t CITER\+\_\+\+ELINKYES}

TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset\+: 0x1016, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6a35c3e4c1c84fe962daab113a8ba311}\label{group___v_r_e_f___peripheral___access___layer_ga6a35c3e4c1c84fe962daab113a8ba311}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CITER\_ELINKYES@{CITER\_ELINKYES}}
\index{CITER\_ELINKYES@{CITER\_ELINKYES}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CITER\_ELINKYES}{CITER\_ELINKYES}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t CITER\+\_\+\+ELINKYES}

TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset\+: 0x1016, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa40fc6462cf87d4569e0039075b5890b}\label{group___v_r_e_f___peripheral___access___layer_gaa40fc6462cf87d4569e0039075b5890b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLK\_RECOVER\_CTRL@{CLK\_RECOVER\_CTRL}}
\index{CLK\_RECOVER\_CTRL@{CLK\_RECOVER\_CTRL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLK\_RECOVER\_CTRL}{CLK\_RECOVER\_CTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CLK\+\_\+\+RECOVER\+\_\+\+CTRL}

USB Clock recovery control, offset\+: 0x140 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga45cfec446adcac8826db39db8dfb292d}\label{group___v_r_e_f___peripheral___access___layer_ga45cfec446adcac8826db39db8dfb292d}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLK\_RECOVER\_INT\_STATUS@{CLK\_RECOVER\_INT\_STATUS}}
\index{CLK\_RECOVER\_INT\_STATUS@{CLK\_RECOVER\_INT\_STATUS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLK\_RECOVER\_INT\_STATUS}{CLK\_RECOVER\_INT\_STATUS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CLK\+\_\+\+RECOVER\+\_\+\+INT\+\_\+\+STATUS}

Clock recovery separated interrupt status, offset\+: 0x15C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9cd5cd20ce5d7dbf868a7af12fe69b81}\label{group___v_r_e_f___peripheral___access___layer_ga9cd5cd20ce5d7dbf868a7af12fe69b81}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLK\_RECOVER\_IRC\_EN@{CLK\_RECOVER\_IRC\_EN}}
\index{CLK\_RECOVER\_IRC\_EN@{CLK\_RECOVER\_IRC\_EN}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLK\_RECOVER\_IRC\_EN}{CLK\_RECOVER\_IRC\_EN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CLK\+\_\+\+RECOVER\+\_\+\+IRC\+\_\+\+EN}

IRC48M oscillator enable register, offset\+: 0x144 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga063b97a92c34c2c0cb7f8746f9f50f3c}\label{group___v_r_e_f___peripheral___access___layer_ga063b97a92c34c2c0cb7f8746f9f50f3c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLKDIV1@{CLKDIV1}}
\index{CLKDIV1@{CLKDIV1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLKDIV1}{CLKDIV1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLKDIV1}

System Clock Divider Register 1, offset\+: 0x1044 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa5a0af4eb767983cb4031ba24d2bc9d6}\label{group___v_r_e_f___peripheral___access___layer_gaa5a0af4eb767983cb4031ba24d2bc9d6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLKDIV2@{CLKDIV2}}
\index{CLKDIV2@{CLKDIV2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLKDIV2}{CLKDIV2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLKDIV2}

System Clock Divider Register 2, offset\+: 0x1048 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga387c7f0803d309215cb3a8e950a3306e}\label{group___v_r_e_f___peripheral___access___layer_ga387c7f0803d309215cb3a8e950a3306e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLM0@{CLM0}}
\index{CLM0@{CLM0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLM0}{CLM0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLM0}

ADC Minus-\/\+Side General Calibration Value Register, offset\+: 0x6C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf1f1f4e8be5d496b5ee572702254ca97}\label{group___v_r_e_f___peripheral___access___layer_gaf1f1f4e8be5d496b5ee572702254ca97}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLM1@{CLM1}}
\index{CLM1@{CLM1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLM1}{CLM1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLM1}

ADC Minus-\/\+Side General Calibration Value Register, offset\+: 0x68 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4711a30f2fd22f8aeab7f895a48e23e5}\label{group___v_r_e_f___peripheral___access___layer_ga4711a30f2fd22f8aeab7f895a48e23e5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLM2@{CLM2}}
\index{CLM2@{CLM2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLM2}{CLM2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLM2}

ADC Minus-\/\+Side General Calibration Value Register, offset\+: 0x64 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1cc2d6954ca002237cf69c29c4c8fdaf}\label{group___v_r_e_f___peripheral___access___layer_ga1cc2d6954ca002237cf69c29c4c8fdaf}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLM3@{CLM3}}
\index{CLM3@{CLM3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLM3}{CLM3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLM3}

ADC Minus-\/\+Side General Calibration Value Register, offset\+: 0x60 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae20cd4616d206938dcbdd0d89294a1c5}\label{group___v_r_e_f___peripheral___access___layer_gae20cd4616d206938dcbdd0d89294a1c5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLM4@{CLM4}}
\index{CLM4@{CLM4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLM4}{CLM4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLM4}

ADC Minus-\/\+Side General Calibration Value Register, offset\+: 0x5C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaddad8cc46860498791a191bb20eaabee}\label{group___v_r_e_f___peripheral___access___layer_gaddad8cc46860498791a191bb20eaabee}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLMD@{CLMD}}
\index{CLMD@{CLMD}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLMD}{CLMD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLMD}

ADC Minus-\/\+Side General Calibration Value Register, offset\+: 0x54 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga58148ff5ccf31e3492e95fefe99ada53}\label{group___v_r_e_f___peripheral___access___layer_ga58148ff5ccf31e3492e95fefe99ada53}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLMS@{CLMS}}
\index{CLMS@{CLMS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLMS}{CLMS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLMS}

ADC Minus-\/\+Side General Calibration Value Register, offset\+: 0x58 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae883ef34c3cebbf0536f20bfa53e5c51}\label{group___v_r_e_f___peripheral___access___layer_gae883ef34c3cebbf0536f20bfa53e5c51}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLOCK@{CLOCK}}
\index{CLOCK@{CLOCK}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLOCK}{CLOCK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLOCK}

Clock register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga01995af9e111222e08476c9aee76677c}\label{group___v_r_e_f___peripheral___access___layer_ga01995af9e111222e08476c9aee76677c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLP0@{CLP0}}
\index{CLP0@{CLP0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLP0}{CLP0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLP0}

ADC Plus-\/\+Side General Calibration Value Register, offset\+: 0x4C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa7869ef75cfd5cd705846e5ab901e275}\label{group___v_r_e_f___peripheral___access___layer_gaa7869ef75cfd5cd705846e5ab901e275}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLP1@{CLP1}}
\index{CLP1@{CLP1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLP1}{CLP1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLP1}

ADC Plus-\/\+Side General Calibration Value Register, offset\+: 0x48 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga07deba1a9895548e459d751b6d4a9a9b}\label{group___v_r_e_f___peripheral___access___layer_ga07deba1a9895548e459d751b6d4a9a9b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLP2@{CLP2}}
\index{CLP2@{CLP2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLP2}{CLP2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLP2}

ADC Plus-\/\+Side General Calibration Value Register, offset\+: 0x44 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacc34fda0519e96304c90539eaa110979}\label{group___v_r_e_f___peripheral___access___layer_gacc34fda0519e96304c90539eaa110979}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLP3@{CLP3}}
\index{CLP3@{CLP3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLP3}{CLP3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLP3}

ADC Plus-\/\+Side General Calibration Value Register, offset\+: 0x40 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf8205d2a8f6f433a429ad72e094d617e}\label{group___v_r_e_f___peripheral___access___layer_gaf8205d2a8f6f433a429ad72e094d617e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLP4@{CLP4}}
\index{CLP4@{CLP4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLP4}{CLP4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLP4}

ADC Plus-\/\+Side General Calibration Value Register, offset\+: 0x3C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1ac68ed297fff3a0b27ccd90a55b2f28}\label{group___v_r_e_f___peripheral___access___layer_ga1ac68ed297fff3a0b27ccd90a55b2f28}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLPD@{CLPD}}
\index{CLPD@{CLPD}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLPD}{CLPD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLPD}

ADC Plus-\/\+Side General Calibration Value Register, offset\+: 0x34 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae959a34b13cf9ea0076fda72fcf4cf70}\label{group___v_r_e_f___peripheral___access___layer_gae959a34b13cf9ea0076fda72fcf4cf70}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CLPS@{CLPS}}
\index{CLPS@{CLPS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CLPS}{CLPS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLPS}

ADC Plus-\/\+Side General Calibration Value Register, offset\+: 0x38 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaadbb65d4dd1c34987caf4632f7674dd1}\label{group___v_r_e_f___peripheral___access___layer_gaadbb65d4dd1c34987caf4632f7674dd1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CMD1@{CMD1}}
\index{CMD1@{CMD1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CMD1}{CMD1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CMD1}

CMT Modulator Data Register Mark High, offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9c388250948760641b6e24886ebfd605}\label{group___v_r_e_f___peripheral___access___layer_ga9c388250948760641b6e24886ebfd605}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CMD2@{CMD2}}
\index{CMD2@{CMD2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CMD2}{CMD2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CMD2}

CMT Modulator Data Register Mark Low, offset\+: 0x7 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga63eadd8e8284c674163c9a0c7e33182e}\label{group___v_r_e_f___peripheral___access___layer_ga63eadd8e8284c674163c9a0c7e33182e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CMD3@{CMD3}}
\index{CMD3@{CMD3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CMD3}{CMD3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CMD3}

CMT Modulator Data Register Space High, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadac134f6fa860ce95fa218a286ea09ef}\label{group___v_r_e_f___peripheral___access___layer_gadac134f6fa860ce95fa218a286ea09ef}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CMD4@{CMD4}}
\index{CMD4@{CMD4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CMD4}{CMD4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CMD4}

CMT Modulator Data Register Space Low, offset\+: 0x9 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga36131cec3559ac2988019df27ecdace4}\label{group___v_r_e_f___peripheral___access___layer_ga36131cec3559ac2988019df27ecdace4}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CMDARG@{CMDARG}}
\index{CMDARG@{CMDARG}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CMDARG}{CMDARG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CMDARG}

Command Argument register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad184f191e589977878810a7928b86cca}\label{group___v_r_e_f___peripheral___access___layer_gad184f191e589977878810a7928b86cca}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CMDRSP@{CMDRSP}}
\index{CMDRSP@{CMDRSP}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CMDRSP}{CMDRSP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CMDRSP\mbox{[}4\mbox{]}}

Command Response 0..Command Response 3, array offset\+: 0x10, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab53d2f0bf05dd3c526364b7df09fb906}\label{group___v_r_e_f___peripheral___access___layer_gab53d2f0bf05dd3c526364b7df09fb906}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CMPH@{CMPH}}
\index{CMPH@{CMPH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CMPH}{CMPH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CMPH}

Compare High Register, offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac44f3913c6ac3424ee9b0c8a2d907df8}\label{group___v_r_e_f___peripheral___access___layer_gac44f3913c6ac3424ee9b0c8a2d907df8}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CMPL@{CMPL}}
\index{CMPL@{CMPL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CMPL}{CMPL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CMPL}

Compare Low Register, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3fbfa42319981886e98899e3ee069f81}\label{group___v_r_e_f___peripheral___access___layer_ga3fbfa42319981886e98899e3ee069f81}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CMR@{CMR}}
\index{CMR@{CMR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CMR}{CMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CMR}

Low Power Timer Compare Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafabfe869c2da8a9974cac1da36481312}\label{group___v_r_e_f___peripheral___access___layer_gafabfe869c2da8a9974cac1da36481312}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CNR@{CNR}}
\index{CNR@{CNR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CNR}{CNR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CNR}

Low Power Timer Counter Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3c6b2dbabce20880a5d35da93176e863}\label{group___v_r_e_f___peripheral___access___layer_ga3c6b2dbabce20880a5d35da93176e863}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CnSC@{CnSC}}
\index{CnSC@{CnSC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CnSC}{CnSC}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Cn\+SC}

Channel (n) Status And Control, array offset\+: 0xC, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3c6b2dbabce20880a5d35da93176e863}\label{group___v_r_e_f___peripheral___access___layer_ga3c6b2dbabce20880a5d35da93176e863}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CnSC@{CnSC}}
\index{CnSC@{CnSC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CnSC}{CnSC}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Cn\+SC}

Channel (n) Status And Control, array offset\+: 0xC, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6095a27d764d06750fc0d642e08f8b2a}\label{group___v_r_e_f___peripheral___access___layer_ga6095a27d764d06750fc0d642e08f8b2a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CNT@{CNT}}
\index{CNT@{CNT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CNT}{CNT}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CNT}

Counter, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5a2def14363813fcf6287e3edd1104bf}\label{group___v_r_e_f___peripheral___access___layer_ga5a2def14363813fcf6287e3edd1104bf}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CNT@{CNT}}
\index{CNT@{CNT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CNT}{CNT}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CNT}

Counter register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab9e4113be225c74c8ae0c675b0015680}\label{group___v_r_e_f___peripheral___access___layer_gab9e4113be225c74c8ae0c675b0015680}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CNTIN@{CNTIN}}
\index{CNTIN@{CNTIN}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CNTIN}{CNTIN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CNTIN}

Counter Initial Value, offset\+: 0x4C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabbc17ee9708ecdd4ddc9cb9e528bdbac}\label{group___v_r_e_f___peripheral___access___layer_gabbc17ee9708ecdd4ddc9cb9e528bdbac}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CnV@{CnV}}
\index{CnV@{CnV}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CnV}{CnV}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CnV}

Channel (n) Value, array offset\+: 0x10, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabbc17ee9708ecdd4ddc9cb9e528bdbac}\label{group___v_r_e_f___peripheral___access___layer_gabbc17ee9708ecdd4ddc9cb9e528bdbac}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CnV@{CnV}}
\index{CnV@{CnV}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CnV}{CnV}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CnV}

Channel (n) Value, array offset\+: 0x10, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga26b6fa0ba5b755cebdc2e3457f8a5172}\label{group___v_r_e_f___peripheral___access___layer_ga26b6fa0ba5b755cebdc2e3457f8a5172}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!COMBINE@{COMBINE}}
\index{COMBINE@{COMBINE}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{COMBINE}{COMBINE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t COMBINE}

Function For Linked Channels, offset\+: 0x64 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga42f5a13cd52a3f76b0b20e3e7cb441b4}\label{group___v_r_e_f___peripheral___access___layer_ga42f5a13cd52a3f76b0b20e3e7cb441b4}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CONF@{CONF}}
\index{CONF@{CONF}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CONF}{CONF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CONF}

Configuration, offset\+: 0x84 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad042c540de71ddbe331a097886f11579}\label{group___v_r_e_f___peripheral___access___layer_gad042c540de71ddbe331a097886f11579}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CONTROL@{CONTROL}}
\index{CONTROL@{CONTROL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CONTROL}{CONTROL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CONTROL}

USB OTG Control register, offset\+: 0x108 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga60054d9772af540ff3d88432d724137f}\label{group___v_r_e_f___peripheral___access___layer_ga60054d9772af540ff3d88432d724137f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CONTROL@{CONTROL}}
\index{CONTROL@{CONTROL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CONTROL}{CONTROL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CONTROL}

Control register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga23b073c9f92e284cfecb058b9ab8d8c8}\label{group___v_r_e_f___peripheral___access___layer_ga23b073c9f92e284cfecb058b9ab8d8c8}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CONTROLS@{CONTROLS}}
\index{CONTROLS@{CONTROLS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  CONTROLS\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}\label{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CR@{CR}}
\index{CR@{CR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

Control Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}\label{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CR@{CR}}
\index{CR@{CR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

Control Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa8badb87f4f3dc685e151d16014db8f0}\label{group___v_r_e_f___peripheral___access___layer_gaa8badb87f4f3dc685e151d16014db8f0}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CR@{CR}}
\index{CR@{CR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CR}

OSC Control Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}\label{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CR@{CR}}
\index{CR@{CR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

RNGA Control Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}\label{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CR@{CR}}
\index{CR@{CR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

RTC Control Register, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga02e7a916df429e8749930cda0f1bd9e3}\label{group___v_r_e_f___peripheral___access___layer_ga02e7a916df429e8749930cda0f1bd9e3}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CR0@{CR0}}
\index{CR0@{CR0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CR0}{CR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CR0}

CMP Control Register 0, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabdb5e2aed90a3a46151c8bb740665579}\label{group___v_r_e_f___peripheral___access___layer_gabdb5e2aed90a3a46151c8bb740665579}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CR1@{CR1}}
\index{CR1@{CR1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CR1}

CMP Control Register 1, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa45f956fe143e80070116cda6ecf5f1b}\label{group___v_r_e_f___peripheral___access___layer_gaa45f956fe143e80070116cda6ecf5f1b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CRCR@{CRCR}}
\index{CRCR@{CRCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CRCR}{CRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CRCR}

CRC Register, offset\+: 0x44 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga95ba78b551cc36ed4649ad3693aa9978}\label{group___v_r_e_f___peripheral___access___layer_ga95ba78b551cc36ed4649ad3693aa9978}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CRS@{CRS}}
\index{CRS@{CRS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CRS}{CRS}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRS}

Control Register, array offset\+: 0x10, array step\+: 0x100 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga95ba78b551cc36ed4649ad3693aa9978}\label{group___v_r_e_f___peripheral___access___layer_ga95ba78b551cc36ed4649ad3693aa9978}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CRS@{CRS}}
\index{CRS@{CRS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CRS}{CRS}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRS}

Control Register, array offset\+: 0x10, array step\+: 0x100 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5824868cf314b1873a3c1b60bc0a1882}\label{group___v_r_e_f___peripheral___access___layer_ga5824868cf314b1873a3c1b60bc0a1882}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CS@{CS}}
\index{CS@{CS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CS}{CS}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CS}

Message Buffer 0 CS Register..Message Buffer 15 CS Register, array offset\+: 0x80, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5824868cf314b1873a3c1b60bc0a1882}\label{group___v_r_e_f___peripheral___access___layer_ga5824868cf314b1873a3c1b60bc0a1882}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CS@{CS}}
\index{CS@{CS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CS}{CS}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CS}

Message Buffer 0 CS Register..Message Buffer 15 CS Register, array offset\+: 0x80, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3147bc500f8b146650a80632ce0e4f42}\label{group___v_r_e_f___peripheral___access___layer_ga3147bc500f8b146650a80632ce0e4f42}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CS@{CS}}
\index{CS@{CS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily struct  \{ ... \}  CS\mbox{[}6\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf9ab99d74989193a551ecdde079dc3dd}\label{group___v_r_e_f___peripheral___access___layer_gaf9ab99d74989193a551ecdde079dc3dd}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CSAR@{CSAR}}
\index{CSAR@{CSAR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CSAR}{CSAR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSAR}

Chip Select Address Register, array offset\+: 0x0, array step\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf9ab99d74989193a551ecdde079dc3dd}\label{group___v_r_e_f___peripheral___access___layer_gaf9ab99d74989193a551ecdde079dc3dd}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CSAR@{CSAR}}
\index{CSAR@{CSAR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CSAR}{CSAR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSAR}

Chip Select Address Register, array offset\+: 0x0, array step\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0fec501e836e61f4357f33451b5846c3}\label{group___v_r_e_f___peripheral___access___layer_ga0fec501e836e61f4357f33451b5846c3}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CSCR@{CSCR}}
\index{CSCR@{CSCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CSCR}{CSCR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSCR}

Chip Select Control Register, array offset\+: 0x8, array step\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0fec501e836e61f4357f33451b5846c3}\label{group___v_r_e_f___peripheral___access___layer_ga0fec501e836e61f4357f33451b5846c3}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CSCR@{CSCR}}
\index{CSCR@{CSCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CSCR}{CSCR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSCR}

Chip Select Control Register, array offset\+: 0x8, array step\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa3996f8519c6ea0bc401efe7c8c3a09d}\label{group___v_r_e_f___peripheral___access___layer_gaa3996f8519c6ea0bc401efe7c8c3a09d}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CSMR@{CSMR}}
\index{CSMR@{CSMR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CSMR}{CSMR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSMR}

Chip Select Mask Register, array offset\+: 0x4, array step\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa3996f8519c6ea0bc401efe7c8c3a09d}\label{group___v_r_e_f___peripheral___access___layer_gaa3996f8519c6ea0bc401efe7c8c3a09d}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CSMR@{CSMR}}
\index{CSMR@{CSMR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CSMR}{CSMR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSMR}

Chip Select Mask Register, array offset\+: 0x4, array step\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac46ac81d2f5d1aa197ef7c23314710af}\label{group___v_r_e_f___peripheral___access___layer_gac46ac81d2f5d1aa197ef7c23314710af}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CSPMCR@{CSPMCR}}
\index{CSPMCR@{CSPMCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CSPMCR}{CSPMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSPMCR}

Chip Select port Multiplexing Control Register, offset\+: 0x60 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab5d0eeb11a728846c639375a18225d1f}\label{group___v_r_e_f___peripheral___access___layer_gab5d0eeb11a728846c639375a18225d1f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CSR@{CSR}}
\index{CSR@{CSR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t CSR}

TCD Control and Status, array offset\+: 0x101C, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab5d0eeb11a728846c639375a18225d1f}\label{group___v_r_e_f___peripheral___access___layer_gab5d0eeb11a728846c639375a18225d1f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CSR@{CSR}}
\index{CSR@{CSR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t CSR}

TCD Control and Status, array offset\+: 0x101C, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga876dd0a8546697065f406b7543e27af2}\label{group___v_r_e_f___peripheral___access___layer_ga876dd0a8546697065f406b7543e27af2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CSR@{CSR}}
\index{CSR@{CSR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR}

Low Power Timer Control Status Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga90305b1c98db19c193acfe3f454523bd}\label{group___v_r_e_f___peripheral___access___layer_ga90305b1c98db19c193acfe3f454523bd}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CTAR@{CTAR}}
\index{CTAR@{CTAR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CTAR}{CTAR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CTAR\mbox{[}2\mbox{]}}

Clock and Transfer Attributes Register (In Master Mode), array offset\+: 0xC, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga90305b1c98db19c193acfe3f454523bd}\label{group___v_r_e_f___peripheral___access___layer_ga90305b1c98db19c193acfe3f454523bd}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CTAR@{CTAR}}
\index{CTAR@{CTAR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CTAR}{CTAR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CTAR\mbox{[}2\mbox{]}}

Clock and Transfer Attributes Register (In Master Mode), array offset\+: 0xC, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8203e168b85b6c31c5b2bbda76d37e75}\label{group___v_r_e_f___peripheral___access___layer_ga8203e168b85b6c31c5b2bbda76d37e75}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CTAR\_SLAVE@{CTAR\_SLAVE}}
\index{CTAR\_SLAVE@{CTAR\_SLAVE}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CTAR\_SLAVE}{CTAR\_SLAVE}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CTAR\+\_\+\+SLAVE\mbox{[}1\mbox{]}}

Clock and Transfer Attributes Register (In Slave Mode), array offset\+: 0xC, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8203e168b85b6c31c5b2bbda76d37e75}\label{group___v_r_e_f___peripheral___access___layer_ga8203e168b85b6c31c5b2bbda76d37e75}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CTAR\_SLAVE@{CTAR\_SLAVE}}
\index{CTAR\_SLAVE@{CTAR\_SLAVE}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CTAR\_SLAVE}{CTAR\_SLAVE}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CTAR\+\_\+\+SLAVE\mbox{[}1\mbox{]}}

Clock and Transfer Attributes Register (In Slave Mode), array offset\+: 0xC, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacb7581e8a603234f71f2e32a3f5463c5}\label{group___v_r_e_f___peripheral___access___layer_gacb7581e8a603234f71f2e32a3f5463c5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CTL@{CTL}}
\index{CTL@{CTL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CTL}{CTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CTL}

Control register, offset\+: 0x94 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga15fc8d35f045f329b80c544bef35ff64}\label{group___v_r_e_f___peripheral___access___layer_ga15fc8d35f045f329b80c544bef35ff64}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CTRL}

CRC Control register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga15fc8d35f045f329b80c544bef35ff64}\label{group___v_r_e_f___peripheral___access___layer_ga15fc8d35f045f329b80c544bef35ff64}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CTRL}

CRC Control register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga80bef1f8e65ba67e749bdee702aceb9a}\label{group___v_r_e_f___peripheral___access___layer_ga80bef1f8e65ba67e749bdee702aceb9a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CTRL}

Control Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga57996484e084b8cc5005765971c49681}\label{group___v_r_e_f___peripheral___access___layer_ga57996484e084b8cc5005765971c49681}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CTRL1@{CTRL1}}
\index{CTRL1@{CTRL1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CTRL1}{CTRL1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CTRL1}

Control 1 register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa664264685320acc9b7ce3c69b986c39}\label{group___v_r_e_f___peripheral___access___layer_gaa664264685320acc9b7ce3c69b986c39}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CTRL2@{CTRL2}}
\index{CTRL2@{CTRL2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CTRL2}{CTRL2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CTRL2}

Control 2 register, offset\+: 0x34 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab867f7fbd5cff95c83003892931c669b}\label{group___v_r_e_f___peripheral___access___layer_gab867f7fbd5cff95c83003892931c669b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CTRL\_ACCESS8BIT@{CTRL\_ACCESS8BIT}}
\index{CTRL\_ACCESS8BIT@{CTRL\_ACCESS8BIT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily struct  \{ ... \}  CTRL\+\_\+\+ACCESS8\+BIT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab867f7fbd5cff95c83003892931c669b}\label{group___v_r_e_f___peripheral___access___layer_gab867f7fbd5cff95c83003892931c669b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CTRL\_ACCESS8BIT@{CTRL\_ACCESS8BIT}}
\index{CTRL\_ACCESS8BIT@{CTRL\_ACCESS8BIT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily struct  \{ ... \}  CTRL\+\_\+\+ACCESS8\+BIT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9fa4d5c80c99d30e4b06313353d2cb9c}\label{group___v_r_e_f___peripheral___access___layer_ga9fa4d5c80c99d30e4b06313353d2cb9c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CTRLHU@{CTRLHU}}
\index{CTRLHU@{CTRLHU}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CTRLHU}{CTRLHU}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CTRLHU}

CRC\+\_\+\+CTRLHU register., offset\+: 0xB \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9fa4d5c80c99d30e4b06313353d2cb9c}\label{group___v_r_e_f___peripheral___access___layer_ga9fa4d5c80c99d30e4b06313353d2cb9c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CTRLHU@{CTRLHU}}
\index{CTRLHU@{CTRLHU}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CTRLHU}{CTRLHU}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CTRLHU}

CRC\+\_\+\+CTRLHU register., offset\+: 0xB \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab69f073a5103823855dfa98e8b75ec9c}\label{group___v_r_e_f___peripheral___access___layer_gab69f073a5103823855dfa98e8b75ec9c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CV1@{CV1}}
\index{CV1@{CV1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CV1}{CV1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CV1}

Compare Value Registers, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa6d0c2c2ba809736fd08737b76334280}\label{group___v_r_e_f___peripheral___access___layer_gaa6d0c2c2ba809736fd08737b76334280}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CV2@{CV2}}
\index{CV2@{CV2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CV2}{CV2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CV2}

Compare Value Registers, offset\+: 0x1C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad4fcb6f0bd4cbbc890593eeb21152a92}\label{group___v_r_e_f___peripheral___access___layer_gad4fcb6f0bd4cbbc890593eeb21152a92}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CVAL@{CVAL}}
\index{CVAL@{CVAL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CVAL}{CVAL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CVAL}

Current Timer Value Register, array offset\+: 0x104, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad4fcb6f0bd4cbbc890593eeb21152a92}\label{group___v_r_e_f___peripheral___access___layer_gad4fcb6f0bd4cbbc890593eeb21152a92}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!CVAL@{CVAL}}
\index{CVAL@{CVAL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CVAL}{CVAL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CVAL}

Current Timer Value Register, array offset\+: 0x104, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6c0edcafd91c3baa698617799de6ec35}\label{group___v_r_e_f___peripheral___access___layer_ga6c0edcafd91c3baa698617799de6ec35}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!D@{D}}
\index{D@{D}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{D}{D}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D}

I2C Data I/O register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6c0edcafd91c3baa698617799de6ec35}\label{group___v_r_e_f___peripheral___access___layer_ga6c0edcafd91c3baa698617799de6ec35}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!D@{D}}
\index{D@{D}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{D}{D}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D}

UART Data Register, offset\+: 0x7 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga95ac12ba449cc79b825f942b6d29c597}\label{group___v_r_e_f___peripheral___access___layer_ga95ac12ba449cc79b825f942b6d29c597}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DAC@{DAC}}
\index{DAC@{DAC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  DAC\mbox{[}2\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga67ee6ed882d48b23ff9b82a947a1e2ea}\label{group___v_r_e_f___peripheral___access___layer_ga67ee6ed882d48b23ff9b82a947a1e2ea}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DACCR@{DACCR}}
\index{DACCR@{DACCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DACCR}{DACCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DACCR}

DAC Control Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga706b944a77eb19423f60d87e3f7facbf}\label{group___v_r_e_f___peripheral___access___layer_ga706b944a77eb19423f60d87e3f7facbf}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DADDR@{DADDR}}
\index{DADDR@{DADDR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DADDR}{DADDR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DADDR}

TCD Destination Address, array offset\+: 0x1010, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga706b944a77eb19423f60d87e3f7facbf}\label{group___v_r_e_f___peripheral___access___layer_ga706b944a77eb19423f60d87e3f7facbf}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DADDR@{DADDR}}
\index{DADDR@{DADDR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DADDR}{DADDR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DADDR}

TCD Destination Address, array offset\+: 0x1010, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadcdbe6e403a77739867c5a12edd43699}\label{group___v_r_e_f___peripheral___access___layer_gadcdbe6e403a77739867c5a12edd43699}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DAT@{DAT}}
\index{DAT@{DAT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  DAT\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga54cb6b41986c241ca85af803e9cd6101}\label{group___v_r_e_f___peripheral___access___layer_ga54cb6b41986c241ca85af803e9cd6101}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATA@{DATA}}
\index{DATA@{DATA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATA}{DATA}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DATA}

CRC Data register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga54cb6b41986c241ca85af803e9cd6101}\label{group___v_r_e_f___peripheral___access___layer_ga54cb6b41986c241ca85af803e9cd6101}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATA@{DATA}}
\index{DATA@{DATA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATA}{DATA}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DATA}

CRC Data register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab7bcabc6d40839653e0a8be3b502df61}\label{group___v_r_e_f___peripheral___access___layer_gab7bcabc6d40839653e0a8be3b502df61}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATA\_L@{DATA\_L}}
\index{DATA\_L@{DATA\_L}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATA\_L}{DATA\_L}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DATA\+\_\+L}

Cache Data Storage (lower word), array offset\+: 0x204, array step\+: index$\ast$0x20, index2$\ast$0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab7bcabc6d40839653e0a8be3b502df61}\label{group___v_r_e_f___peripheral___access___layer_gab7bcabc6d40839653e0a8be3b502df61}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATA\_L@{DATA\_L}}
\index{DATA\_L@{DATA\_L}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATA\_L}{DATA\_L}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DATA\+\_\+L}

Cache Data Storage (lower word), array offset\+: 0x204, array step\+: index$\ast$0x20, index2$\ast$0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga00388e078eb17507e099f6d133a40b86}\label{group___v_r_e_f___peripheral___access___layer_ga00388e078eb17507e099f6d133a40b86}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATA\_U@{DATA\_U}}
\index{DATA\_U@{DATA\_U}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATA\_U}{DATA\_U}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DATA\+\_\+U}

Cache Data Storage (upper word), array offset\+: 0x200, array step\+: index$\ast$0x20, index2$\ast$0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga00388e078eb17507e099f6d133a40b86}\label{group___v_r_e_f___peripheral___access___layer_ga00388e078eb17507e099f6d133a40b86}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATA\_U@{DATA\_U}}
\index{DATA\_U@{DATA\_U}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATA\_U}{DATA\_U}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DATA\+\_\+U}

Cache Data Storage (upper word), array offset\+: 0x200, array step\+: index$\ast$0x20, index2$\ast$0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3eb82fbd05f954f025010a891f8028a9}\label{group___v_r_e_f___peripheral___access___layer_ga3eb82fbd05f954f025010a891f8028a9}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATAH@{DATAH}}
\index{DATAH@{DATAH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATAH}{DATAH}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t DATAH}

CRC\+\_\+\+DATAH register., offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3eb82fbd05f954f025010a891f8028a9}\label{group___v_r_e_f___peripheral___access___layer_ga3eb82fbd05f954f025010a891f8028a9}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATAH@{DATAH}}
\index{DATAH@{DATAH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATAH}{DATAH}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t DATAH}

CRC\+\_\+\+DATAH register., offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1ae430029da74ff7be05faacdc59576e}\label{group___v_r_e_f___peripheral___access___layer_ga1ae430029da74ff7be05faacdc59576e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATAHL@{DATAHL}}
\index{DATAHL@{DATAHL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATAHL}{DATAHL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DATAHL}

CRC\+\_\+\+DATAHL register., offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1ae430029da74ff7be05faacdc59576e}\label{group___v_r_e_f___peripheral___access___layer_ga1ae430029da74ff7be05faacdc59576e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATAHL@{DATAHL}}
\index{DATAHL@{DATAHL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATAHL}{DATAHL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DATAHL}

CRC\+\_\+\+DATAHL register., offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae47c42d55e7ad2cdd02f961ee06b5573}\label{group___v_r_e_f___peripheral___access___layer_gae47c42d55e7ad2cdd02f961ee06b5573}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATAHU@{DATAHU}}
\index{DATAHU@{DATAHU}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATAHU}{DATAHU}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DATAHU}

CRC\+\_\+\+DATAHU register., offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae47c42d55e7ad2cdd02f961ee06b5573}\label{group___v_r_e_f___peripheral___access___layer_gae47c42d55e7ad2cdd02f961ee06b5573}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATAHU@{DATAHU}}
\index{DATAHU@{DATAHU}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATAHU}{DATAHU}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DATAHU}

CRC\+\_\+\+DATAHU register., offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga44be1f08c4a0d20cf3bdb48bf3663b70}\label{group___v_r_e_f___peripheral___access___layer_ga44be1f08c4a0d20cf3bdb48bf3663b70}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATAL@{DATAL}}
\index{DATAL@{DATAL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATAL}{DATAL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t DATAL}

CRC\+\_\+\+DATAL register., offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga44be1f08c4a0d20cf3bdb48bf3663b70}\label{group___v_r_e_f___peripheral___access___layer_ga44be1f08c4a0d20cf3bdb48bf3663b70}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATAL@{DATAL}}
\index{DATAL@{DATAL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATAL}{DATAL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t DATAL}

CRC\+\_\+\+DATAL register., offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga163f838a6515d380cb432907c426bc64}\label{group___v_r_e_f___peripheral___access___layer_ga163f838a6515d380cb432907c426bc64}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATALL@{DATALL}}
\index{DATALL@{DATALL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATALL}{DATALL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DATALL}

CRC\+\_\+\+DATALL register., offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga163f838a6515d380cb432907c426bc64}\label{group___v_r_e_f___peripheral___access___layer_ga163f838a6515d380cb432907c426bc64}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATALL@{DATALL}}
\index{DATALL@{DATALL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATALL}{DATALL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DATALL}

CRC\+\_\+\+DATALL register., offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1ef159257b3795329d68a57e5cc30643}\label{group___v_r_e_f___peripheral___access___layer_ga1ef159257b3795329d68a57e5cc30643}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATALU@{DATALU}}
\index{DATALU@{DATALU}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATALU}{DATALU}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DATALU}

CRC\+\_\+\+DATALU register., offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1ef159257b3795329d68a57e5cc30643}\label{group___v_r_e_f___peripheral___access___layer_ga1ef159257b3795329d68a57e5cc30643}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATALU@{DATALU}}
\index{DATALU@{DATALU}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATALU}{DATALU}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DATALU}

CRC\+\_\+\+DATALU register., offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab715ae4b8d7a52b050b97bb1048fc2a2}\label{group___v_r_e_f___peripheral___access___layer_gab715ae4b8d7a52b050b97bb1048fc2a2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATH@{DATH}}
\index{DATH@{DATH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATH}{DATH}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DATH}

DAC Data High Register, array offset\+: 0x1, array step\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab715ae4b8d7a52b050b97bb1048fc2a2}\label{group___v_r_e_f___peripheral___access___layer_gab715ae4b8d7a52b050b97bb1048fc2a2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATH@{DATH}}
\index{DATH@{DATH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATH}{DATH}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DATH}

DAC Data High Register, array offset\+: 0x1, array step\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2727b3fe1ebf5d8aa026f51a4857e293}\label{group___v_r_e_f___peripheral___access___layer_ga2727b3fe1ebf5d8aa026f51a4857e293}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATL@{DATL}}
\index{DATL@{DATL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATL}{DATL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DATL}

DAC Data Low Register, array offset\+: 0x0, array step\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2727b3fe1ebf5d8aa026f51a4857e293}\label{group___v_r_e_f___peripheral___access___layer_ga2727b3fe1ebf5d8aa026f51a4857e293}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATL@{DATL}}
\index{DATL@{DATL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATL}{DATL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DATL}

DAC Data Low Register, array offset\+: 0x0, array step\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1b5d16498d603c9560eaec51c9431747}\label{group___v_r_e_f___peripheral___access___layer_ga1b5d16498d603c9560eaec51c9431747}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DATPORT@{DATPORT}}
\index{DATPORT@{DATPORT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DATPORT}{DATPORT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DATPORT}

Buffer Data Port register, offset\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga37c9d7181170ae42cdd3f3015ccaa111}\label{group___v_r_e_f___peripheral___access___layer_ga37c9d7181170ae42cdd3f3015ccaa111}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DCHPRI0@{DCHPRI0}}
\index{DCHPRI0@{DCHPRI0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DCHPRI0}{DCHPRI0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DCHPRI0}

Channel n Priority Register, offset\+: 0x103 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf3a2877c556f586face2959ad88d8349}\label{group___v_r_e_f___peripheral___access___layer_gaf3a2877c556f586face2959ad88d8349}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DCHPRI1@{DCHPRI1}}
\index{DCHPRI1@{DCHPRI1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DCHPRI1}{DCHPRI1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DCHPRI1}

Channel n Priority Register, offset\+: 0x102 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad89cea2129f18c16263c7383eaea10d4}\label{group___v_r_e_f___peripheral___access___layer_gad89cea2129f18c16263c7383eaea10d4}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DCHPRI10@{DCHPRI10}}
\index{DCHPRI10@{DCHPRI10}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DCHPRI10}{DCHPRI10}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DCHPRI10}

Channel n Priority Register, offset\+: 0x109 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafe5d180de2e4ac85ec9c5a198b493fa1}\label{group___v_r_e_f___peripheral___access___layer_gafe5d180de2e4ac85ec9c5a198b493fa1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DCHPRI11@{DCHPRI11}}
\index{DCHPRI11@{DCHPRI11}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DCHPRI11}{DCHPRI11}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DCHPRI11}

Channel n Priority Register, offset\+: 0x108 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga069305bd8b4e87574fe99961a1cb4cc0}\label{group___v_r_e_f___peripheral___access___layer_ga069305bd8b4e87574fe99961a1cb4cc0}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DCHPRI12@{DCHPRI12}}
\index{DCHPRI12@{DCHPRI12}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DCHPRI12}{DCHPRI12}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DCHPRI12}

Channel n Priority Register, offset\+: 0x10F \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga41f53769a34e9d43e1edf0d39caa59d2}\label{group___v_r_e_f___peripheral___access___layer_ga41f53769a34e9d43e1edf0d39caa59d2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DCHPRI13@{DCHPRI13}}
\index{DCHPRI13@{DCHPRI13}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DCHPRI13}{DCHPRI13}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DCHPRI13}

Channel n Priority Register, offset\+: 0x10E \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6978e204f22d0ceaa1e03cdcc8455218}\label{group___v_r_e_f___peripheral___access___layer_ga6978e204f22d0ceaa1e03cdcc8455218}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DCHPRI14@{DCHPRI14}}
\index{DCHPRI14@{DCHPRI14}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DCHPRI14}{DCHPRI14}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DCHPRI14}

Channel n Priority Register, offset\+: 0x10D \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6d0f9e0c450a440f2d33e9a771f84670}\label{group___v_r_e_f___peripheral___access___layer_ga6d0f9e0c450a440f2d33e9a771f84670}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DCHPRI15@{DCHPRI15}}
\index{DCHPRI15@{DCHPRI15}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DCHPRI15}{DCHPRI15}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DCHPRI15}

Channel n Priority Register, offset\+: 0x10C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacc170f4c29e6e83f6abb9f835b04b32a}\label{group___v_r_e_f___peripheral___access___layer_gacc170f4c29e6e83f6abb9f835b04b32a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DCHPRI2@{DCHPRI2}}
\index{DCHPRI2@{DCHPRI2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DCHPRI2}{DCHPRI2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DCHPRI2}

Channel n Priority Register, offset\+: 0x101 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac549f134c2167ee60b0ea44e0e1fef9e}\label{group___v_r_e_f___peripheral___access___layer_gac549f134c2167ee60b0ea44e0e1fef9e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DCHPRI3@{DCHPRI3}}
\index{DCHPRI3@{DCHPRI3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DCHPRI3}{DCHPRI3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DCHPRI3}

Channel n Priority Register, offset\+: 0x100 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga546872f6598981f587359601f9182aa9}\label{group___v_r_e_f___peripheral___access___layer_ga546872f6598981f587359601f9182aa9}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DCHPRI4@{DCHPRI4}}
\index{DCHPRI4@{DCHPRI4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DCHPRI4}{DCHPRI4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DCHPRI4}

Channel n Priority Register, offset\+: 0x107 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab08c1db5ec2486af1d9e2be04fbc32aa}\label{group___v_r_e_f___peripheral___access___layer_gab08c1db5ec2486af1d9e2be04fbc32aa}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DCHPRI5@{DCHPRI5}}
\index{DCHPRI5@{DCHPRI5}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DCHPRI5}{DCHPRI5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DCHPRI5}

Channel n Priority Register, offset\+: 0x106 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf58167db6a396dd8b911bdf727aa0508}\label{group___v_r_e_f___peripheral___access___layer_gaf58167db6a396dd8b911bdf727aa0508}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DCHPRI6@{DCHPRI6}}
\index{DCHPRI6@{DCHPRI6}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DCHPRI6}{DCHPRI6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DCHPRI6}

Channel n Priority Register, offset\+: 0x105 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga699ef2f3833d9724d139eda3cafd4c51}\label{group___v_r_e_f___peripheral___access___layer_ga699ef2f3833d9724d139eda3cafd4c51}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DCHPRI7@{DCHPRI7}}
\index{DCHPRI7@{DCHPRI7}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DCHPRI7}{DCHPRI7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DCHPRI7}

Channel n Priority Register, offset\+: 0x104 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac9c0c6b16944865cce7e8470a8dab8c1}\label{group___v_r_e_f___peripheral___access___layer_gac9c0c6b16944865cce7e8470a8dab8c1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DCHPRI8@{DCHPRI8}}
\index{DCHPRI8@{DCHPRI8}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DCHPRI8}{DCHPRI8}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DCHPRI8}

Channel n Priority Register, offset\+: 0x10B \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9e497459616a07fad7de6402dad70ef5}\label{group___v_r_e_f___peripheral___access___layer_ga9e497459616a07fad7de6402dad70ef5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DCHPRI9@{DCHPRI9}}
\index{DCHPRI9@{DCHPRI9}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DCHPRI9}{DCHPRI9}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DCHPRI9}

Channel n Priority Register, offset\+: 0x10A \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4a65a29756f74ae8195109f77532ac6a}\label{group___v_r_e_f___peripheral___access___layer_ga4a65a29756f74ae8195109f77532ac6a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DEADTIME@{DEADTIME}}
\index{DEADTIME@{DEADTIME}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DEADTIME}{DEADTIME}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DEADTIME}

Deadtime Insertion Control, offset\+: 0x68 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad85d97f511fdb6626888603d5c970d3d}\label{group___v_r_e_f___peripheral___access___layer_gad85d97f511fdb6626888603d5c970d3d}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DFCR@{DFCR}}
\index{DFCR@{DFCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DFCR}{DFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFCR}

Digital Filter Clock Register, offset\+: 0x\+C4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga08715ad30e568d84770805b6bdbc1cfb}\label{group___v_r_e_f___peripheral___access___layer_ga08715ad30e568d84770805b6bdbc1cfb}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DFER@{DFER}}
\index{DFER@{DFER}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DFER}{DFER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFER}

Digital Filter Enable Register, offset\+: 0x\+C0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac0bb591e49f732d8010df56312388c74}\label{group___v_r_e_f___peripheral___access___layer_gac0bb591e49f732d8010df56312388c74}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DFWR@{DFWR}}
\index{DFWR@{DFWR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DFWR}{DFWR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DFWR}

Digital Filter Width Register, offset\+: 0x\+C8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7d0c035500e69d383300e0d668d13a54}\label{group___v_r_e_f___peripheral___access___layer_ga7d0c035500e69d383300e0d668d13a54}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DIRECT@{DIRECT}}
\index{DIRECT@{DIRECT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DIRECT}{DIRECT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t DIRECT\mbox{[}16\mbox{]}}

Direct access register 0..Direct access register 15, array offset\+: 0x0, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadf082fdeed70ba0ae69108d9f081ffcd}\label{group___v_r_e_f___peripheral___access___layer_gadf082fdeed70ba0ae69108d9f081ffcd}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DLAST\_SGA@{DLAST\_SGA}}
\index{DLAST\_SGA@{DLAST\_SGA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DLAST\_SGA}{DLAST\_SGA}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DLAST\+\_\+\+SGA}

TCD Last Destination Address Adjustment/\+Scatter Gather Address, array offset\+: 0x1018, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadf082fdeed70ba0ae69108d9f081ffcd}\label{group___v_r_e_f___peripheral___access___layer_gadf082fdeed70ba0ae69108d9f081ffcd}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DLAST\_SGA@{DLAST\_SGA}}
\index{DLAST\_SGA@{DLAST\_SGA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DLAST\_SGA}{DLAST\_SGA}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DLAST\+\_\+\+SGA}

TCD Last Destination Address Adjustment/\+Scatter Gather Address, array offset\+: 0x1018, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga826415186f68fa272f4659ba9af7c392}\label{group___v_r_e_f___peripheral___access___layer_ga826415186f68fa272f4659ba9af7c392}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DLY@{DLY}}
\index{DLY@{DLY}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DLY}{DLY}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DLY\mbox{[}2\mbox{]}}

Channel n Delay 0 register..Channel n Delay 1 register, array offset\+: 0x18, array step\+: index$\ast$0x28, index2$\ast$0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga826415186f68fa272f4659ba9af7c392}\label{group___v_r_e_f___peripheral___access___layer_ga826415186f68fa272f4659ba9af7c392}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DLY@{DLY}}
\index{DLY@{DLY}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DLY}{DLY}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DLY\mbox{[}2\mbox{]}}

Channel n Delay 0 register..Channel n Delay 1 register, array offset\+: 0x18, array step\+: index$\ast$0x28, index2$\ast$0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga87df1a716c395b3f3474710e434e41dc}\label{group___v_r_e_f___peripheral___access___layer_ga87df1a716c395b3f3474710e434e41dc}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DMA@{DMA}}
\index{DMA@{DMA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DMA}{DMA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DMA}

CMT Direct Memory Access Register, offset\+: 0xB \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1cd05224fedad4b18ec18af04700e5b2}\label{group___v_r_e_f___peripheral___access___layer_ga1cd05224fedad4b18ec18af04700e5b2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DOFF@{DOFF}}
\index{DOFF@{DOFF}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DOFF}{DOFF}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t DOFF}

TCD Signed Destination Address Offset, array offset\+: 0x1014, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1cd05224fedad4b18ec18af04700e5b2}\label{group___v_r_e_f___peripheral___access___layer_ga1cd05224fedad4b18ec18af04700e5b2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DOFF@{DOFF}}
\index{DOFF@{DOFF}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DOFF}{DOFF}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t DOFF}

TCD Signed Destination Address Offset, array offset\+: 0x1014, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5faf862a2959435c8593e46ebc556ec7}\label{group___v_r_e_f___peripheral___access___layer_ga5faf862a2959435c8593e46ebc556ec7}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!DSADDR@{DSADDR}}
\index{DSADDR@{DSADDR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{DSADDR}{DSADDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DSADDR}

DMA System Address register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaafc8f097baa38e6a29b751eb0b97316}\label{group___v_r_e_f___peripheral___access___layer_gaaafc8f097baa38e6a29b751eb0b97316}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!EAR@{EAR}}
\index{EAR@{EAR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{EAR}{EAR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t EAR}

Error Address Register, slave port n, array offset\+: 0x10, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaafc8f097baa38e6a29b751eb0b97316}\label{group___v_r_e_f___peripheral___access___layer_gaaafc8f097baa38e6a29b751eb0b97316}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!EAR@{EAR}}
\index{EAR@{EAR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{EAR}{EAR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t EAR}

Error Address Register, slave port n, array offset\+: 0x10, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1c146954c72b1cc2c05a85dd55ae5c9b}\label{group___v_r_e_f___peripheral___access___layer_ga1c146954c72b1cc2c05a85dd55ae5c9b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ECR@{ECR}}
\index{ECR@{ECR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ECR}{ECR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ECR}

Error Counter, offset\+: 0x1C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1c146954c72b1cc2c05a85dd55ae5c9b}\label{group___v_r_e_f___peripheral___access___layer_ga1c146954c72b1cc2c05a85dd55ae5c9b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ECR@{ECR}}
\index{ECR@{ECR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ECR}{ECR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ECR}

Ethernet Control Register, offset\+: 0x24 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6d3d35ae9e1bc397340a6023f07ec322}\label{group___v_r_e_f___peripheral___access___layer_ga6d3d35ae9e1bc397340a6023f07ec322}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ED@{ED}}
\index{ED@{ED}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ED}{ED}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t ED}

UART Extended Data Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaec2dafc0fa1bdd2c7bd75d2eb12dbef}\label{group___v_r_e_f___peripheral___access___layer_gaaec2dafc0fa1bdd2c7bd75d2eb12dbef}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!EDR@{EDR}}
\index{EDR@{EDR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{EDR}{EDR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t EDR}

Error Detail Register, slave port n, array offset\+: 0x14, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaec2dafc0fa1bdd2c7bd75d2eb12dbef}\label{group___v_r_e_f___peripheral___access___layer_gaaec2dafc0fa1bdd2c7bd75d2eb12dbef}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!EDR@{EDR}}
\index{EDR@{EDR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{EDR}{EDR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t EDR}

Error Detail Register, slave port n, array offset\+: 0x14, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga12046d2ab6e0818c9c11b4e96d66a2e0}\label{group___v_r_e_f___peripheral___access___layer_ga12046d2ab6e0818c9c11b4e96d66a2e0}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!EEI@{EEI}}
\index{EEI@{EEI}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{EEI}{EEI}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EEI}

Enable Error Interrupt Register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga04e3f6ea5af8954c66abd2a6a8b267c8}\label{group___v_r_e_f___peripheral___access___layer_ga04e3f6ea5af8954c66abd2a6a8b267c8}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!EIMR@{EIMR}}
\index{EIMR@{EIMR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{EIMR}{EIMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EIMR}

Interrupt Mask Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga05ae409ff16cdfb67db7da884bc754fe}\label{group___v_r_e_f___peripheral___access___layer_ga05ae409ff16cdfb67db7da884bc754fe}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!EIR@{EIR}}
\index{EIR@{EIR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{EIR}{EIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EIR}

Interrupt Event Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac83d80f191b6a45f290a8a08001c43fd}\label{group___v_r_e_f___peripheral___access___layer_gac83d80f191b6a45f290a8a08001c43fd}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ENDPOINT@{ENDPOINT}}
\index{ENDPOINT@{ENDPOINT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  ENDPOINT\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad696ad5082cb8aef65756299d5eb897e}\label{group___v_r_e_f___peripheral___access___layer_gad696ad5082cb8aef65756299d5eb897e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ENDPT@{ENDPT}}
\index{ENDPT@{ENDPT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ENDPT}{ENDPT}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t ENDPT}

Endpoint Control register, array offset\+: 0x\+C0, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad696ad5082cb8aef65756299d5eb897e}\label{group___v_r_e_f___peripheral___access___layer_gad696ad5082cb8aef65756299d5eb897e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ENDPT@{ENDPT}}
\index{ENDPT@{ENDPT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ENDPT}{ENDPT}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t ENDPT}

Endpoint Control register, array offset\+: 0x\+C0, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab8002a02f2493e5718814fb1b0b0f4e8}\label{group___v_r_e_f___peripheral___access___layer_gab8002a02f2493e5718814fb1b0b0f4e8}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ER@{ER}}
\index{ER@{ER}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ER}{ER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t ER}

RNGA Entropy Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2113e9581c43022c6c940eea384f49f7}\label{group___v_r_e_f___peripheral___access___layer_ga2113e9581c43022c6c940eea384f49f7}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ERQ@{ERQ}}
\index{ERQ@{ERQ}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ERQ}{ERQ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ERQ}

Enable Request Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6f69896b68c911026a7b60170918a560}\label{group___v_r_e_f___peripheral___access___layer_ga6f69896b68c911026a7b60170918a560}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ERR@{ERR}}
\index{ERR@{ERR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ERR}{ERR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ERR}

Error Register, offset\+: 0x2C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab65f35c56895733ec3c11e246b4d99ec}\label{group___v_r_e_f___peripheral___access___layer_gab65f35c56895733ec3c11e246b4d99ec}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ERREN@{ERREN}}
\index{ERREN@{ERREN}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ERREN}{ERREN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t ERREN}

Error Interrupt Enable register, offset\+: 0x8C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaae749069a75330cb4543daa28772e327}\label{group___v_r_e_f___peripheral___access___layer_gaae749069a75330cb4543daa28772e327}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ERRSTAT@{ERRSTAT}}
\index{ERRSTAT@{ERRSTAT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ERRSTAT}{ERRSTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t ERRSTAT}

Error Interrupt Status register, offset\+: 0x88 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga80b8bfa41d30c891884904851a949a12}\label{group___v_r_e_f___peripheral___access___layer_ga80b8bfa41d30c891884904851a949a12}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ES@{ES}}
\index{ES@{ES}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ES}{ES}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ES}

Error Status Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6b6c4a2f3760d4fb727c7c070d0555e4}\label{group___v_r_e_f___peripheral___access___layer_ga6b6c4a2f3760d4fb727c7c070d0555e4}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ESR1@{ESR1}}
\index{ESR1@{ESR1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ESR1}{ESR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ESR1}

Error and Status 1 register, offset\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga39e345241e4dcbd3d51d8aedfcdb03c8}\label{group___v_r_e_f___peripheral___access___layer_ga39e345241e4dcbd3d51d8aedfcdb03c8}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ESR2@{ESR2}}
\index{ESR2@{ESR2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ESR2}{ESR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ESR2}

Error and Status 2 register, offset\+: 0x38 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa2febdf8acc41a1c2092f4448fcd4211}\label{group___v_r_e_f___peripheral___access___layer_gaa2febdf8acc41a1c2092f4448fcd4211}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ET7816@{ET7816}}
\index{ET7816@{ET7816}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ET7816}{ET7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t ET7816}

UART 7816 Error Threshold Register, offset\+: 0x1E \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaedae6a32773e8626b678e67a1f6b13d6}\label{group___v_r_e_f___peripheral___access___layer_gaedae6a32773e8626b678e67a1f6b13d6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ETBCC@{ETBCC}}
\index{ETBCC@{ETBCC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ETBCC}{ETBCC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ETBCC}

ETB Counter Control register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga97b3c7397055c35f026f3004ad845275}\label{group___v_r_e_f___peripheral___access___layer_ga97b3c7397055c35f026f3004ad845275}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ETBCNT@{ETBCNT}}
\index{ETBCNT@{ETBCNT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ETBCNT}{ETBCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ETBCNT}

ETB Counter Value register, offset\+: 0x1C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gace579fc1ab2fca46ff5f20200744c4f1}\label{group___v_r_e_f___peripheral___access___layer_gace579fc1ab2fca46ff5f20200744c4f1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ETBRL@{ETBRL}}
\index{ETBRL@{ETBRL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ETBRL}{ETBRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ETBRL}

ETB Reload register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9abcc76868e079ede7576489d123ac7c}\label{group___v_r_e_f___peripheral___access___layer_ga9abcc76868e079ede7576489d123ac7c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!EXTTRIG@{EXTTRIG}}
\index{EXTTRIG@{EXTTRIG}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{EXTTRIG}{EXTTRIG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTTRIG}

FTM External Trigger, offset\+: 0x6C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga59168eda4690de8b4b61d6b940d010a6}\label{group___v_r_e_f___peripheral___access___layer_ga59168eda4690de8b4b61d6b940d010a6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!F@{F}}
\index{F@{F}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{F}{F}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F}

I2C Frequency Divider register, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga07810538c8d6aba73ee3dd0c573256c7}\label{group___v_r_e_f___peripheral___access___layer_ga07810538c8d6aba73ee3dd0c573256c7}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!F1@{F1}}
\index{F1@{F1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{F1}{F1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F1}

LLWU Flag 1 register, offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8390d51184687794c312ac5148cc9e2b}\label{group___v_r_e_f___peripheral___access___layer_ga8390d51184687794c312ac5148cc9e2b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!F2@{F2}}
\index{F2@{F2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{F2}{F2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F2}

LLWU Flag 2 register, offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9830952a98862ed103ad0cff61b77bb5}\label{group___v_r_e_f___peripheral___access___layer_ga9830952a98862ed103ad0cff61b77bb5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!F3@{F3}}
\index{F3@{F3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{F3}{F3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t F3}

LLWU Flag 3 register, offset\+: 0x7 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga339e554f6ce0e1633a1e07f5ee9fd2ca}\label{group___v_r_e_f___peripheral___access___layer_ga339e554f6ce0e1633a1e07f5ee9fd2ca}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FCCOB0@{FCCOB0}}
\index{FCCOB0@{FCCOB0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FCCOB0}{FCCOB0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FCCOB0}

Flash Common Command Object Registers, offset\+: 0x7 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3b45993d28df53171645290c45bdb55c}\label{group___v_r_e_f___peripheral___access___layer_ga3b45993d28df53171645290c45bdb55c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FCCOB1@{FCCOB1}}
\index{FCCOB1@{FCCOB1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FCCOB1}{FCCOB1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FCCOB1}

Flash Common Command Object Registers, offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga70dba78a9955734512a852eeea205781}\label{group___v_r_e_f___peripheral___access___layer_ga70dba78a9955734512a852eeea205781}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FCCOB2@{FCCOB2}}
\index{FCCOB2@{FCCOB2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FCCOB2}{FCCOB2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FCCOB2}

Flash Common Command Object Registers, offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9a966008c6b3e9777985b820a50c7634}\label{group___v_r_e_f___peripheral___access___layer_ga9a966008c6b3e9777985b820a50c7634}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FCCOB3@{FCCOB3}}
\index{FCCOB3@{FCCOB3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FCCOB3}{FCCOB3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FCCOB3}

Flash Common Command Object Registers, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadfd02f97965934a771d87e054c1fde3e}\label{group___v_r_e_f___peripheral___access___layer_gadfd02f97965934a771d87e054c1fde3e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FCCOB4@{FCCOB4}}
\index{FCCOB4@{FCCOB4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FCCOB4}{FCCOB4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FCCOB4}

Flash Common Command Object Registers, offset\+: 0xB \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga94dea30a2694ee7f503572038ba68249}\label{group___v_r_e_f___peripheral___access___layer_ga94dea30a2694ee7f503572038ba68249}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FCCOB5@{FCCOB5}}
\index{FCCOB5@{FCCOB5}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FCCOB5}{FCCOB5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FCCOB5}

Flash Common Command Object Registers, offset\+: 0xA \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7355e1e5bbdc6795f789840a8b281087}\label{group___v_r_e_f___peripheral___access___layer_ga7355e1e5bbdc6795f789840a8b281087}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FCCOB6@{FCCOB6}}
\index{FCCOB6@{FCCOB6}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FCCOB6}{FCCOB6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FCCOB6}

Flash Common Command Object Registers, offset\+: 0x9 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4fa927e3370c85b13ea9ad67312d3ec1}\label{group___v_r_e_f___peripheral___access___layer_ga4fa927e3370c85b13ea9ad67312d3ec1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FCCOB7@{FCCOB7}}
\index{FCCOB7@{FCCOB7}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FCCOB7}{FCCOB7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FCCOB7}

Flash Common Command Object Registers, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga02485b6c951602d1fc7bc5c4ffc13994}\label{group___v_r_e_f___peripheral___access___layer_ga02485b6c951602d1fc7bc5c4ffc13994}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FCCOB8@{FCCOB8}}
\index{FCCOB8@{FCCOB8}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FCCOB8}{FCCOB8}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FCCOB8}

Flash Common Command Object Registers, offset\+: 0xF \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadfbc3fe490e0f3d6d67facdc8e0d3497}\label{group___v_r_e_f___peripheral___access___layer_gadfbc3fe490e0f3d6d67facdc8e0d3497}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FCCOB9@{FCCOB9}}
\index{FCCOB9@{FCCOB9}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FCCOB9}{FCCOB9}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FCCOB9}

Flash Common Command Object Registers, offset\+: 0xE \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1b1815ddd62683aeabdeac281ff2b4e9}\label{group___v_r_e_f___peripheral___access___layer_ga1b1815ddd62683aeabdeac281ff2b4e9}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FCCOBA@{FCCOBA}}
\index{FCCOBA@{FCCOBA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FCCOBA}{FCCOBA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FCCOBA}

Flash Common Command Object Registers, offset\+: 0xD \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga547577f975c70d66760366cc120462b0}\label{group___v_r_e_f___peripheral___access___layer_ga547577f975c70d66760366cc120462b0}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FCCOBB@{FCCOBB}}
\index{FCCOBB@{FCCOBB}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FCCOBB}{FCCOBB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FCCOBB}

Flash Common Command Object Registers, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1b5282422d8bb162cd742775e5f9864f}\label{group___v_r_e_f___peripheral___access___layer_ga1b5282422d8bb162cd742775e5f9864f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FCFG1@{FCFG1}}
\index{FCFG1@{FCFG1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FCFG1}{FCFG1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FCFG1}

Flash Configuration Register 1, offset\+: 0x104C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga48581edecb6a9421e0e159dca5bf8c8c}\label{group___v_r_e_f___peripheral___access___layer_ga48581edecb6a9421e0e159dca5bf8c8c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FCFG2@{FCFG2}}
\index{FCFG2@{FCFG2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FCFG2}{FCFG2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t FCFG2}

Flash Configuration Register 2, offset\+: 0x1050 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga06f204f3d6e31fa8b5c3af07bc098278}\label{group___v_r_e_f___peripheral___access___layer_ga06f204f3d6e31fa8b5c3af07bc098278}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FCNFG@{FCNFG}}
\index{FCNFG@{FCNFG}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FCNFG}{FCNFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FCNFG}

Flash Configuration Register, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0e61864bd2fa7d2a00f4b6fd9bfe83f2}\label{group___v_r_e_f___peripheral___access___layer_ga0e61864bd2fa7d2a00f4b6fd9bfe83f2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FDPROT@{FDPROT}}
\index{FDPROT@{FDPROT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FDPROT}{FDPROT}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FDPROT}

Data Flash Protection Register, offset\+: 0x17 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab8c86749c6e17e098c55c08aa58fb1c1}\label{group___v_r_e_f___peripheral___access___layer_gab8c86749c6e17e098c55c08aa58fb1c1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FDPROT@{FDPROT}}
\index{FDPROT@{FDPROT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FDPROT}{FDPROT}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t FDPROT}

Non-\/volatile D-\/\+Flash Protection Register, offset\+: 0xF \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae38802fa1bc51a2b95592c00674eeabb}\label{group___v_r_e_f___peripheral___access___layer_gae38802fa1bc51a2b95592c00674eeabb}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FEPROT@{FEPROT}}
\index{FEPROT@{FEPROT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FEPROT}{FEPROT}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FEPROT}

EEPROM Protection Register, offset\+: 0x16 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab0f3424deecc64d5eb53e21c4b98290a}\label{group___v_r_e_f___peripheral___access___layer_gab0f3424deecc64d5eb53e21c4b98290a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FEPROT@{FEPROT}}
\index{FEPROT@{FEPROT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FEPROT}{FEPROT}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t FEPROT}

Non-\/volatile EERAM Protection Register, offset\+: 0xE \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga879095f3afc53d94fbf0c7e2cbc16f49}\label{group___v_r_e_f___peripheral___access___layer_ga879095f3afc53d94fbf0c7e2cbc16f49}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FEVT@{FEVT}}
\index{FEVT@{FEVT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FEVT}{FEVT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t FEVT}

Force Event register, offset\+: 0x50 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafbd6f1eb8283eca63c4ea3c3d657f149}\label{group___v_r_e_f___peripheral___access___layer_gafbd6f1eb8283eca63c4ea3c3d657f149}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FILT1@{FILT1}}
\index{FILT1@{FILT1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FILT1}{FILT1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FILT1}

LLWU Pin Filter 1 register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5704aaa9940312ccd60ee44f31932094}\label{group___v_r_e_f___peripheral___access___layer_ga5704aaa9940312ccd60ee44f31932094}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FILT2@{FILT2}}
\index{FILT2@{FILT2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FILT2}{FILT2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FILT2}

LLWU Pin Filter 2 register, offset\+: 0x9 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4db3bd27e96389911d0d4b7f88f56f67}\label{group___v_r_e_f___peripheral___access___layer_ga4db3bd27e96389911d0d4b7f88f56f67}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FILTER@{FILTER}}
\index{FILTER@{FILTER}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FILTER}{FILTER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FILTER}

Input Capture Filter Control, offset\+: 0x78 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1150d16f9855062058c3b12511dcd188}\label{group___v_r_e_f___peripheral___access___layer_ga1150d16f9855062058c3b12511dcd188}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FLT@{FLT}}
\index{FLT@{FLT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLT}{FLT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FLT}

I2C Programmable Input Glitch Filter register, offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0a9cb2e0e324f36b63ede8e74c240c61}\label{group___v_r_e_f___peripheral___access___layer_ga0a9cb2e0e324f36b63ede8e74c240c61}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FLTCTRL@{FLTCTRL}}
\index{FLTCTRL@{FLTCTRL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLTCTRL}{FLTCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLTCTRL}

Fault Control, offset\+: 0x7C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga296edfeed698fa1795ab0a2d74f1aebc}\label{group___v_r_e_f___peripheral___access___layer_ga296edfeed698fa1795ab0a2d74f1aebc}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FLTPOL@{FLTPOL}}
\index{FLTPOL@{FLTPOL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLTPOL}{FLTPOL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLTPOL}

FTM Fault Input Polarity, offset\+: 0x88 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga445f6787ba69b18d2b1b932d05251650}\label{group___v_r_e_f___peripheral___access___layer_ga445f6787ba69b18d2b1b932d05251650}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FMS@{FMS}}
\index{FMS@{FMS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FMS}{FMS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FMS}

Fault Mode Status, offset\+: 0x74 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4a588e9f6d971bfa0ec727d08935c72e}\label{group___v_r_e_f___peripheral___access___layer_ga4a588e9f6d971bfa0ec727d08935c72e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FOPT@{FOPT}}
\index{FOPT@{FOPT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FOPT}{FOPT}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t FOPT}

Flash Option Register, offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4a588e9f6d971bfa0ec727d08935c72e}\label{group___v_r_e_f___peripheral___access___layer_ga4a588e9f6d971bfa0ec727d08935c72e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FOPT@{FOPT}}
\index{FOPT@{FOPT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FOPT}{FOPT}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t FOPT}

Non-\/volatile Flash Option Register, offset\+: 0xD \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga366faa2333304f3085d824a6b21d6f43}\label{group___v_r_e_f___peripheral___access___layer_ga366faa2333304f3085d824a6b21d6f43}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FPR@{FPR}}
\index{FPR@{FPR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FPR}{FPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FPR}

CMP Filter Period Register, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga85880705c28fcc199112e1ed40773677}\label{group___v_r_e_f___peripheral___access___layer_ga85880705c28fcc199112e1ed40773677}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FPROT0@{FPROT0}}
\index{FPROT0@{FPROT0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FPROT0}{FPROT0}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FPROT0}

Program Flash Protection Registers, offset\+: 0x13 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga060054d1f5f54bb8a55d0eeb7cd8ae29}\label{group___v_r_e_f___peripheral___access___layer_ga060054d1f5f54bb8a55d0eeb7cd8ae29}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FPROT0@{FPROT0}}
\index{FPROT0@{FPROT0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FPROT0}{FPROT0}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t FPROT0}

Non-\/volatile P-\/\+Flash Protection 0 -\/ High Register, offset\+: 0xB \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga76768ab2e99c7ff366200d94db19eeea}\label{group___v_r_e_f___peripheral___access___layer_ga76768ab2e99c7ff366200d94db19eeea}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FPROT1@{FPROT1}}
\index{FPROT1@{FPROT1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FPROT1}{FPROT1}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FPROT1}

Program Flash Protection Registers, offset\+: 0x12 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae00ef9e85bce41b17b8c85e226bfeadb}\label{group___v_r_e_f___peripheral___access___layer_gae00ef9e85bce41b17b8c85e226bfeadb}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FPROT1@{FPROT1}}
\index{FPROT1@{FPROT1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FPROT1}{FPROT1}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t FPROT1}

Non-\/volatile P-\/\+Flash Protection 0 -\/ Low Register, offset\+: 0xA \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9c86520f3dd610ad464ad0a595a761a9}\label{group___v_r_e_f___peripheral___access___layer_ga9c86520f3dd610ad464ad0a595a761a9}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FPROT2@{FPROT2}}
\index{FPROT2@{FPROT2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FPROT2}{FPROT2}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FPROT2}

Program Flash Protection Registers, offset\+: 0x11 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae87543688ebb5c30285916eaa270c014}\label{group___v_r_e_f___peripheral___access___layer_gae87543688ebb5c30285916eaa270c014}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FPROT2@{FPROT2}}
\index{FPROT2@{FPROT2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FPROT2}{FPROT2}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t FPROT2}

Non-\/volatile P-\/\+Flash Protection 1 -\/ High Register, offset\+: 0x9 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacb3c733a52a45ab759f6a6d76d59b86c}\label{group___v_r_e_f___peripheral___access___layer_gacb3c733a52a45ab759f6a6d76d59b86c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FPROT3@{FPROT3}}
\index{FPROT3@{FPROT3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FPROT3}{FPROT3}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FPROT3}

Program Flash Protection Registers, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae95f76fe298558644b1a5c8acc1cdf3a}\label{group___v_r_e_f___peripheral___access___layer_gae95f76fe298558644b1a5c8acc1cdf3a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FPROT3@{FPROT3}}
\index{FPROT3@{FPROT3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FPROT3}{FPROT3}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t FPROT3}

Non-\/volatile P-\/\+Flash Protection 1 -\/ Low Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaad768bb6ae15f475e43811151dc885a0}\label{group___v_r_e_f___peripheral___access___layer_gaad768bb6ae15f475e43811151dc885a0}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FRMNUMH@{FRMNUMH}}
\index{FRMNUMH@{FRMNUMH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FRMNUMH}{FRMNUMH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FRMNUMH}

Frame Number register High, offset\+: 0x\+A4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabf88cf17801830b6a5bc9c58717253ec}\label{group___v_r_e_f___peripheral___access___layer_gabf88cf17801830b6a5bc9c58717253ec}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FRMNUML@{FRMNUML}}
\index{FRMNUML@{FRMNUML}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FRMNUML}{FRMNUML}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FRMNUML}

Frame Number register Low, offset\+: 0x\+A0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9c289cf99054de8442c0847062613f18}\label{group___v_r_e_f___peripheral___access___layer_ga9c289cf99054de8442c0847062613f18}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FSEC@{FSEC}}
\index{FSEC@{FSEC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FSEC}{FSEC}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t FSEC}

Flash Security Register, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9c289cf99054de8442c0847062613f18}\label{group___v_r_e_f___peripheral___access___layer_ga9c289cf99054de8442c0847062613f18}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FSEC@{FSEC}}
\index{FSEC@{FSEC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FSEC}{FSEC}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t FSEC}

Non-\/volatile Flash Security Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaef000e29f3b219eb64c053000c22fe97}\label{group___v_r_e_f___peripheral___access___layer_gaef000e29f3b219eb64c053000c22fe97}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FSTAT@{FSTAT}}
\index{FSTAT@{FSTAT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FSTAT}{FSTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t FSTAT}

Flash Status Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaec76f970dad1a88f16fba2ebd320b4d2}\label{group___v_r_e_f___peripheral___access___layer_gaec76f970dad1a88f16fba2ebd320b4d2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!FTRL@{FTRL}}
\index{FTRL@{FTRL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FTRL}{FTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FTRL}

Frame Truncation Length, offset\+: 0x1\+B0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf21ae8e3ccc958f313b49eb80dbfa9f6}\label{group___v_r_e_f___peripheral___access___layer_gaf21ae8e3ccc958f313b49eb80dbfa9f6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GALR@{GALR}}
\index{GALR@{GALR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GALR}{GALR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GALR}

Descriptor Group Lower Address Register, offset\+: 0x124 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa6bdfb62c8d14eb874b1fe261ac65977}\label{group___v_r_e_f___peripheral___access___layer_gaa6bdfb62c8d14eb874b1fe261ac65977}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GAUR@{GAUR}}
\index{GAUR@{GAUR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GAUR}{GAUR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GAUR}

Descriptor Group Upper Address Register, offset\+: 0x120 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabc885669f9579a0514a37a62fc070ec7}\label{group___v_r_e_f___peripheral___access___layer_gabc885669f9579a0514a37a62fc070ec7}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPCHR@{GPCHR}}
\index{GPCHR@{GPCHR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPCHR}{GPCHR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t GPCHR}

Global Pin Control High Register, offset\+: 0x84 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7ca65d71461aa5e76eb2266ab7ccd0cf}\label{group___v_r_e_f___peripheral___access___layer_ga7ca65d71461aa5e76eb2266ab7ccd0cf}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPCLR@{GPCLR}}
\index{GPCLR@{GPCLR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPCLR}{GPCLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t GPCLR}

Global Pin Control Low Register, offset\+: 0x80 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaefb2690f2047875284c294b569ade0e}\label{group___v_r_e_f___peripheral___access___layer_gaaefb2690f2047875284c294b569ade0e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPOLY@{GPOLY}}
\index{GPOLY@{GPOLY}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPOLY}{GPOLY}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPOLY}

CRC Polynomial register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaefb2690f2047875284c294b569ade0e}\label{group___v_r_e_f___peripheral___access___layer_gaaefb2690f2047875284c294b569ade0e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPOLY@{GPOLY}}
\index{GPOLY@{GPOLY}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPOLY}{GPOLY}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPOLY}

CRC Polynomial register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0800e837c3dfdeb9ac37ecb5c711c108}\label{group___v_r_e_f___peripheral___access___layer_ga0800e837c3dfdeb9ac37ecb5c711c108}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPOLY\_ACCESS16BIT@{GPOLY\_ACCESS16BIT}}
\index{GPOLY\_ACCESS16BIT@{GPOLY\_ACCESS16BIT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily struct  \{ ... \}  GPOLY\+\_\+\+ACCESS16\+BIT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0800e837c3dfdeb9ac37ecb5c711c108}\label{group___v_r_e_f___peripheral___access___layer_ga0800e837c3dfdeb9ac37ecb5c711c108}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPOLY\_ACCESS16BIT@{GPOLY\_ACCESS16BIT}}
\index{GPOLY\_ACCESS16BIT@{GPOLY\_ACCESS16BIT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily struct  \{ ... \}  GPOLY\+\_\+\+ACCESS16\+BIT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga409b201615eef91ceb83779b928b5db9}\label{group___v_r_e_f___peripheral___access___layer_ga409b201615eef91ceb83779b928b5db9}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPOLY\_ACCESS8BIT@{GPOLY\_ACCESS8BIT}}
\index{GPOLY\_ACCESS8BIT@{GPOLY\_ACCESS8BIT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily struct  \{ ... \}  GPOLY\+\_\+\+ACCESS8\+BIT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga409b201615eef91ceb83779b928b5db9}\label{group___v_r_e_f___peripheral___access___layer_ga409b201615eef91ceb83779b928b5db9}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPOLY\_ACCESS8BIT@{GPOLY\_ACCESS8BIT}}
\index{GPOLY\_ACCESS8BIT@{GPOLY\_ACCESS8BIT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily struct  \{ ... \}  GPOLY\+\_\+\+ACCESS8\+BIT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga635b66f3e8a368aabdd651fe725bfa36}\label{group___v_r_e_f___peripheral___access___layer_ga635b66f3e8a368aabdd651fe725bfa36}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPOLYH@{GPOLYH}}
\index{GPOLYH@{GPOLYH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPOLYH}{GPOLYH}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t GPOLYH}

CRC\+\_\+\+GPOLYH register., offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga635b66f3e8a368aabdd651fe725bfa36}\label{group___v_r_e_f___peripheral___access___layer_ga635b66f3e8a368aabdd651fe725bfa36}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPOLYH@{GPOLYH}}
\index{GPOLYH@{GPOLYH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPOLYH}{GPOLYH}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t GPOLYH}

CRC\+\_\+\+GPOLYH register., offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa29e5636bf295e2ca5dcbf6e93a41f0c}\label{group___v_r_e_f___peripheral___access___layer_gaa29e5636bf295e2ca5dcbf6e93a41f0c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPOLYHL@{GPOLYHL}}
\index{GPOLYHL@{GPOLYHL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPOLYHL}{GPOLYHL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t GPOLYHL}

CRC\+\_\+\+GPOLYHL register., offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa29e5636bf295e2ca5dcbf6e93a41f0c}\label{group___v_r_e_f___peripheral___access___layer_gaa29e5636bf295e2ca5dcbf6e93a41f0c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPOLYHL@{GPOLYHL}}
\index{GPOLYHL@{GPOLYHL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPOLYHL}{GPOLYHL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t GPOLYHL}

CRC\+\_\+\+GPOLYHL register., offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga841ae4123bbe7480b32801f08c191d19}\label{group___v_r_e_f___peripheral___access___layer_ga841ae4123bbe7480b32801f08c191d19}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPOLYHU@{GPOLYHU}}
\index{GPOLYHU@{GPOLYHU}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPOLYHU}{GPOLYHU}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t GPOLYHU}

CRC\+\_\+\+GPOLYHU register., offset\+: 0x7 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga841ae4123bbe7480b32801f08c191d19}\label{group___v_r_e_f___peripheral___access___layer_ga841ae4123bbe7480b32801f08c191d19}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPOLYHU@{GPOLYHU}}
\index{GPOLYHU@{GPOLYHU}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPOLYHU}{GPOLYHU}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t GPOLYHU}

CRC\+\_\+\+GPOLYHU register., offset\+: 0x7 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3db53ca358ccb8e3dfeb62c2f71a8448}\label{group___v_r_e_f___peripheral___access___layer_ga3db53ca358ccb8e3dfeb62c2f71a8448}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPOLYL@{GPOLYL}}
\index{GPOLYL@{GPOLYL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPOLYL}{GPOLYL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t GPOLYL}

CRC\+\_\+\+GPOLYL register., offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3db53ca358ccb8e3dfeb62c2f71a8448}\label{group___v_r_e_f___peripheral___access___layer_ga3db53ca358ccb8e3dfeb62c2f71a8448}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPOLYL@{GPOLYL}}
\index{GPOLYL@{GPOLYL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPOLYL}{GPOLYL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t GPOLYL}

CRC\+\_\+\+GPOLYL register., offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab4c8b1ce10cf280d14eeadbf4d28faea}\label{group___v_r_e_f___peripheral___access___layer_gab4c8b1ce10cf280d14eeadbf4d28faea}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPOLYLL@{GPOLYLL}}
\index{GPOLYLL@{GPOLYLL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPOLYLL}{GPOLYLL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t GPOLYLL}

CRC\+\_\+\+GPOLYLL register., offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab4c8b1ce10cf280d14eeadbf4d28faea}\label{group___v_r_e_f___peripheral___access___layer_gab4c8b1ce10cf280d14eeadbf4d28faea}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPOLYLL@{GPOLYLL}}
\index{GPOLYLL@{GPOLYLL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPOLYLL}{GPOLYLL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t GPOLYLL}

CRC\+\_\+\+GPOLYLL register., offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa738174a3b5ce005524e42dd0670f72b}\label{group___v_r_e_f___peripheral___access___layer_gaa738174a3b5ce005524e42dd0670f72b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPOLYLU@{GPOLYLU}}
\index{GPOLYLU@{GPOLYLU}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPOLYLU}{GPOLYLU}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t GPOLYLU}

CRC\+\_\+\+GPOLYLU register., offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa738174a3b5ce005524e42dd0670f72b}\label{group___v_r_e_f___peripheral___access___layer_gaa738174a3b5ce005524e42dd0670f72b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!GPOLYLU@{GPOLYLU}}
\index{GPOLYLU@{GPOLYLU}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPOLYLU}{GPOLYLU}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t GPOLYLU}

CRC\+\_\+\+GPOLYLU register., offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6fb8df4ccedb41b45d7103c792355b8b}\label{group___v_r_e_f___peripheral___access___layer_ga6fb8df4ccedb41b45d7103c792355b8b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!HOSTVER@{HOSTVER}}
\index{HOSTVER@{HOSTVER}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{HOSTVER}{HOSTVER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t HOSTVER}

Host Controller Version, offset\+: 0x\+FC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac2dd2bc08cfd3cd38caf70219e38cd8a}\label{group___v_r_e_f___peripheral___access___layer_gac2dd2bc08cfd3cd38caf70219e38cd8a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!HRS@{HRS}}
\index{HRS@{HRS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{HRS}{HRS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t HRS}

Hardware Request Status Register, offset\+: 0x34 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga73dfc37156a450d49ec75627cbdcd499}\label{group___v_r_e_f___peripheral___access___layer_ga73dfc37156a450d49ec75627cbdcd499}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!HTCAPBLT@{HTCAPBLT}}
\index{HTCAPBLT@{HTCAPBLT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{HTCAPBLT}{HTCAPBLT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t HTCAPBLT}

Host Controller Capabilities, offset\+: 0x40 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1f0623f114c4654296929c9759760511}\label{group___v_r_e_f___peripheral___access___layer_ga1f0623f114c4654296929c9759760511}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IALR@{IALR}}
\index{IALR@{IALR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IALR}{IALR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IALR}

Descriptor Individual Lower Address Register, offset\+: 0x11C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac3a57e20852b5364afdaedf394055711}\label{group___v_r_e_f___peripheral___access___layer_gac3a57e20852b5364afdaedf394055711}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IAUR@{IAUR}}
\index{IAUR@{IAUR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IAUR}{IAUR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IAUR}

Descriptor Individual Upper Address Register, offset\+: 0x118 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga88105bb6b46e81bf45146d2a365bc255}\label{group___v_r_e_f___peripheral___access___layer_ga88105bb6b46e81bf45146d2a365bc255}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ID@{ID}}
\index{ID@{ID}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ID}{ID}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ID}

Message Buffer 0 ID Register..Message Buffer 15 ID Register, array offset\+: 0x84, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga88105bb6b46e81bf45146d2a365bc255}\label{group___v_r_e_f___peripheral___access___layer_ga88105bb6b46e81bf45146d2a365bc255}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ID@{ID}}
\index{ID@{ID}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ID}{ID}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ID}

Message Buffer 0 ID Register..Message Buffer 15 ID Register, array offset\+: 0x84, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa175a27eddae37d758847685effe7ab0}\label{group___v_r_e_f___peripheral___access___layer_gaa175a27eddae37d758847685effe7ab0}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IDCOMP@{IDCOMP}}
\index{IDCOMP@{IDCOMP}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IDCOMP}{IDCOMP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t IDCOMP}

Peripheral ID Complement register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga84172a8f32e3e8ab454c186f973d63be}\label{group___v_r_e_f___peripheral___access___layer_ga84172a8f32e3e8ab454c186f973d63be}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IDLY@{IDLY}}
\index{IDLY@{IDLY}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IDLY}{IDLY}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IDLY}

Interrupt Delay register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae76758451e5a49d5a7ecc5107aa6aaec}\label{group___v_r_e_f___peripheral___access___layer_gae76758451e5a49d5a7ecc5107aa6aaec}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IE7816@{IE7816}}
\index{IE7816@{IE7816}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IE7816}{IE7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t IE7816}

UART 7816 Interrupt Enable Register, offset\+: 0x19 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71ae8081654678261e58e6bf065d7b05}\label{group___v_r_e_f___peripheral___access___layer_ga71ae8081654678261e58e6bf065d7b05}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IEEE\_R\_ALIGN@{IEEE\_R\_ALIGN}}
\index{IEEE\_R\_ALIGN@{IEEE\_R\_ALIGN}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IEEE\_R\_ALIGN}{IEEE\_R\_ALIGN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t IEEE\+\_\+\+R\+\_\+\+ALIGN}

Frames Received with Alignment Error Statistic Register, offset\+: 0x2\+D4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadbe0a01a11c33ff52bb25b0a0a90b935}\label{group___v_r_e_f___peripheral___access___layer_gadbe0a01a11c33ff52bb25b0a0a90b935}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IEEE\_R\_CRC@{IEEE\_R\_CRC}}
\index{IEEE\_R\_CRC@{IEEE\_R\_CRC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IEEE\_R\_CRC}{IEEE\_R\_CRC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t IEEE\+\_\+\+R\+\_\+\+CRC}

Frames Received with CRC Error Statistic Register, offset\+: 0x2\+D0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabd7570267e8053469bc67fb7d88b7273}\label{group___v_r_e_f___peripheral___access___layer_gabd7570267e8053469bc67fb7d88b7273}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IEEE\_R\_DROP@{IEEE\_R\_DROP}}
\index{IEEE\_R\_DROP@{IEEE\_R\_DROP}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IEEE\_R\_DROP}{IEEE\_R\_DROP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t IEEE\+\_\+\+R\+\_\+\+DROP}

Frames not Counted Correctly Statistic Register, offset\+: 0x2\+C8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf5a432f715ccd177fe4ee898b429153b}\label{group___v_r_e_f___peripheral___access___layer_gaf5a432f715ccd177fe4ee898b429153b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IEEE\_R\_FDXFC@{IEEE\_R\_FDXFC}}
\index{IEEE\_R\_FDXFC@{IEEE\_R\_FDXFC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IEEE\_R\_FDXFC}{IEEE\_R\_FDXFC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t IEEE\+\_\+\+R\+\_\+\+FDXFC}

Flow Control Pause Frames Received Statistic Register, offset\+: 0x2\+DC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabc5c979ecc331b9ffceb8994a8d5779e}\label{group___v_r_e_f___peripheral___access___layer_gabc5c979ecc331b9ffceb8994a8d5779e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IEEE\_R\_FRAME\_OK@{IEEE\_R\_FRAME\_OK}}
\index{IEEE\_R\_FRAME\_OK@{IEEE\_R\_FRAME\_OK}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IEEE\_R\_FRAME\_OK}{IEEE\_R\_FRAME\_OK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t IEEE\+\_\+\+R\+\_\+\+FRAME\+\_\+\+OK}

Frames Received OK Statistic Register, offset\+: 0x2\+CC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga688d2eaab3727da02627623b2e391188}\label{group___v_r_e_f___peripheral___access___layer_ga688d2eaab3727da02627623b2e391188}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IEEE\_R\_MACERR@{IEEE\_R\_MACERR}}
\index{IEEE\_R\_MACERR@{IEEE\_R\_MACERR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IEEE\_R\_MACERR}{IEEE\_R\_MACERR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t IEEE\+\_\+\+R\+\_\+\+MACERR}

Receive FIFO Overflow Count Statistic Register, offset\+: 0x2\+D8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2bcf57cf8ad339722cc9766b66262e98}\label{group___v_r_e_f___peripheral___access___layer_ga2bcf57cf8ad339722cc9766b66262e98}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IEEE\_R\_OCTETS\_OK@{IEEE\_R\_OCTETS\_OK}}
\index{IEEE\_R\_OCTETS\_OK@{IEEE\_R\_OCTETS\_OK}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IEEE\_R\_OCTETS\_OK}{IEEE\_R\_OCTETS\_OK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t IEEE\+\_\+\+R\+\_\+\+OCTETS\+\_\+\+OK}

Octet Count for Frames Received without Error Statistic Register, offset\+: 0x2\+E0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga07b7009646b0f9892f126314f4ba028b}\label{group___v_r_e_f___peripheral___access___layer_ga07b7009646b0f9892f126314f4ba028b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IEEE\_T\_1COL@{IEEE\_T\_1COL}}
\index{IEEE\_T\_1COL@{IEEE\_T\_1COL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IEEE\_T\_1COL}{IEEE\_T\_1COL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t IEEE\+\_\+\+T\+\_\+1\+COL}

Frames Transmitted with Single Collision Statistic Register, offset\+: 0x250 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf1c5422fe921b0b0198a1d28c5de8dda}\label{group___v_r_e_f___peripheral___access___layer_gaf1c5422fe921b0b0198a1d28c5de8dda}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IEEE\_T\_CSERR@{IEEE\_T\_CSERR}}
\index{IEEE\_T\_CSERR@{IEEE\_T\_CSERR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IEEE\_T\_CSERR}{IEEE\_T\_CSERR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t IEEE\+\_\+\+T\+\_\+\+CSERR}

Frames Transmitted with Carrier Sense Error Statistic Register, offset\+: 0x268 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga650526b1a0351d7f5d2c42fe946fd3f2}\label{group___v_r_e_f___peripheral___access___layer_ga650526b1a0351d7f5d2c42fe946fd3f2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IEEE\_T\_DEF@{IEEE\_T\_DEF}}
\index{IEEE\_T\_DEF@{IEEE\_T\_DEF}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IEEE\_T\_DEF}{IEEE\_T\_DEF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t IEEE\+\_\+\+T\+\_\+\+DEF}

Frames Transmitted after Deferral Delay Statistic Register, offset\+: 0x258 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71897a36736e41a93fb634711097978e}\label{group___v_r_e_f___peripheral___access___layer_ga71897a36736e41a93fb634711097978e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IEEE\_T\_EXCOL@{IEEE\_T\_EXCOL}}
\index{IEEE\_T\_EXCOL@{IEEE\_T\_EXCOL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IEEE\_T\_EXCOL}{IEEE\_T\_EXCOL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t IEEE\+\_\+\+T\+\_\+\+EXCOL}

Frames Transmitted with Excessive Collisions Statistic Register, offset\+: 0x260 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga98b119533baaba320cd092c35a3c80d5}\label{group___v_r_e_f___peripheral___access___layer_ga98b119533baaba320cd092c35a3c80d5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IEEE\_T\_FDXFC@{IEEE\_T\_FDXFC}}
\index{IEEE\_T\_FDXFC@{IEEE\_T\_FDXFC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IEEE\_T\_FDXFC}{IEEE\_T\_FDXFC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t IEEE\+\_\+\+T\+\_\+\+FDXFC}

Flow Control Pause Frames Transmitted Statistic Register, offset\+: 0x270 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga42bb724ae44d259b06839016ef3db803}\label{group___v_r_e_f___peripheral___access___layer_ga42bb724ae44d259b06839016ef3db803}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IEEE\_T\_FRAME\_OK@{IEEE\_T\_FRAME\_OK}}
\index{IEEE\_T\_FRAME\_OK@{IEEE\_T\_FRAME\_OK}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IEEE\_T\_FRAME\_OK}{IEEE\_T\_FRAME\_OK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t IEEE\+\_\+\+T\+\_\+\+FRAME\+\_\+\+OK}

Frames Transmitted OK Statistic Register, offset\+: 0x24C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac32365ce3b782aa9ebb4f9de2fa28ffd}\label{group___v_r_e_f___peripheral___access___layer_gac32365ce3b782aa9ebb4f9de2fa28ffd}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IEEE\_T\_LCOL@{IEEE\_T\_LCOL}}
\index{IEEE\_T\_LCOL@{IEEE\_T\_LCOL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IEEE\_T\_LCOL}{IEEE\_T\_LCOL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t IEEE\+\_\+\+T\+\_\+\+LCOL}

Frames Transmitted with Late Collision Statistic Register, offset\+: 0x25C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae15aca0c18a3014721e0e8a77fd3a70b}\label{group___v_r_e_f___peripheral___access___layer_gae15aca0c18a3014721e0e8a77fd3a70b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IEEE\_T\_MACERR@{IEEE\_T\_MACERR}}
\index{IEEE\_T\_MACERR@{IEEE\_T\_MACERR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IEEE\_T\_MACERR}{IEEE\_T\_MACERR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t IEEE\+\_\+\+T\+\_\+\+MACERR}

Frames Transmitted with Tx FIFO Underrun Statistic Register, offset\+: 0x264 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5a6436fcacd4c51bc96d717b7dd6cdd7}\label{group___v_r_e_f___peripheral___access___layer_ga5a6436fcacd4c51bc96d717b7dd6cdd7}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IEEE\_T\_MCOL@{IEEE\_T\_MCOL}}
\index{IEEE\_T\_MCOL@{IEEE\_T\_MCOL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IEEE\_T\_MCOL}{IEEE\_T\_MCOL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t IEEE\+\_\+\+T\+\_\+\+MCOL}

Frames Transmitted with Multiple Collisions Statistic Register, offset\+: 0x254 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaed75ad63ba078d681a7c0af134a55e36}\label{group___v_r_e_f___peripheral___access___layer_gaed75ad63ba078d681a7c0af134a55e36}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IEEE\_T\_OCTETS\_OK@{IEEE\_T\_OCTETS\_OK}}
\index{IEEE\_T\_OCTETS\_OK@{IEEE\_T\_OCTETS\_OK}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IEEE\_T\_OCTETS\_OK}{IEEE\_T\_OCTETS\_OK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t IEEE\+\_\+\+T\+\_\+\+OCTETS\+\_\+\+OK}

Octet Count for Frames Transmitted w/o Error Statistic Register, offset\+: 0x274 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6566f8cfbd1d8aa7e8db046aa35e77db}\label{group___v_r_e_f___peripheral___access___layer_ga6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IER@{IER}}
\index{IER@{IER}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IER}

RTC Interrupt Enable Register, offset\+: 0x1C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa45c5366e27007e4ceedba56462d190c}\label{group___v_r_e_f___peripheral___access___layer_gaa45c5366e27007e4ceedba56462d190c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IFLAG1@{IFLAG1}}
\index{IFLAG1@{IFLAG1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IFLAG1}{IFLAG1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IFLAG1}

Interrupt Flags 1 register, offset\+: 0x30 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0071f98a0dbef8205320a7b4b1dd9031}\label{group___v_r_e_f___peripheral___access___layer_ga0071f98a0dbef8205320a7b4b1dd9031}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IMASK1@{IMASK1}}
\index{IMASK1@{IMASK1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IMASK1}{IMASK1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IMASK1}

Interrupt Masks 1 register, offset\+: 0x28 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}\label{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!INT@{INT}}
\index{INT@{INT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{INT}{INT}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t INT}

Interrupt Request Register, offset\+: 0x24 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}\label{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!INT@{INT}}
\index{INT@{INT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{INT}{INT}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t INT}

DAC Interval n register, array offset\+: 0x154, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}\label{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!INT@{INT}}
\index{INT@{INT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{INT}{INT}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t INT}

DAC Interval n register, array offset\+: 0x154, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1d2660ebf6d20840dfeb986ccf7af4f3}\label{group___v_r_e_f___peripheral___access___layer_ga1d2660ebf6d20840dfeb986ccf7af4f3}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!INTC@{INTC}}
\index{INTC@{INTC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{INTC}{INTC}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t INTC}

DAC Interval Trigger n Control register, array offset\+: 0x150, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1d2660ebf6d20840dfeb986ccf7af4f3}\label{group___v_r_e_f___peripheral___access___layer_ga1d2660ebf6d20840dfeb986ccf7af4f3}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!INTC@{INTC}}
\index{INTC@{INTC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{INTC}{INTC}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t INTC}

DAC Interval Trigger n Control register, array offset\+: 0x150, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2c270099e9174761280fdd00e12f9487}\label{group___v_r_e_f___peripheral___access___layer_ga2c270099e9174761280fdd00e12f9487}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!INTEN@{INTEN}}
\index{INTEN@{INTEN}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{INTEN}{INTEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t INTEN}

Interrupt Enable register, offset\+: 0x84 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9602fe994bffb88ab285bdd81caadca3}\label{group___v_r_e_f___peripheral___access___layer_ga9602fe994bffb88ab285bdd81caadca3}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!INVCTRL@{INVCTRL}}
\index{INVCTRL@{INVCTRL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{INVCTRL}{INVCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t INVCTRL}

FTM Inverting Control, offset\+: 0x90 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa413417ccc390c4bb044c5d58a120d2f}\label{group___v_r_e_f___peripheral___access___layer_gaa413417ccc390c4bb044c5d58a120d2f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IR@{IR}}
\index{IR@{IR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IR}{IR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t IR}

UART Infrared Register, offset\+: 0xE \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7c4a15d213d6f5016a29746a3a660485}\label{group___v_r_e_f___peripheral___access___layer_ga7c4a15d213d6f5016a29746a3a660485}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IRQSIGEN@{IRQSIGEN}}
\index{IRQSIGEN@{IRQSIGEN}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IRQSIGEN}{IRQSIGEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IRQSIGEN}

Interrupt Signal Enable register, offset\+: 0x38 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab2a2eb6abddb0830e64595289d121ebf}\label{group___v_r_e_f___peripheral___access___layer_gab2a2eb6abddb0830e64595289d121ebf}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IRQSTAT@{IRQSTAT}}
\index{IRQSTAT@{IRQSTAT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IRQSTAT}{IRQSTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IRQSTAT}

Interrupt Status register, offset\+: 0x30 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6fe708359ce072299bd38cee3be1c913}\label{group___v_r_e_f___peripheral___access___layer_ga6fe708359ce072299bd38cee3be1c913}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IRQSTATEN@{IRQSTATEN}}
\index{IRQSTATEN@{IRQSTATEN}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IRQSTATEN}{IRQSTATEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IRQSTATEN}

Interrupt Status Enable register, offset\+: 0x34 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga53d4127ba86dcb65e9c60a5900fb5376}\label{group___v_r_e_f___peripheral___access___layer_ga53d4127ba86dcb65e9c60a5900fb5376}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!IS7816@{IS7816}}
\index{IS7816@{IS7816}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{IS7816}{IS7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t IS7816}

UART 7816 Interrupt Status Register, offset\+: 0x1A \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0e8f6d2b4768813502c16962a6c75e44}\label{group___v_r_e_f___peripheral___access___layer_ga0e8f6d2b4768813502c16962a6c75e44}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ISCR@{ISCR}}
\index{ISCR@{ISCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ISCR}{ISCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISCR}

Interrupt Status Register, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga810f6911c38333115775f924be784050}\label{group___v_r_e_f___peripheral___access___layer_ga810f6911c38333115775f924be784050}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ISFR@{ISFR}}
\index{ISFR@{ISFR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ISFR}{ISFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISFR}

Interrupt Status Flag Register, offset\+: 0x\+A0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab7cffdbb22df189f2a80d3b52a61a68b}\label{group___v_r_e_f___peripheral___access___layer_gab7cffdbb22df189f2a80d3b52a61a68b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ISTAT@{ISTAT}}
\index{ISTAT@{ISTAT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ISTAT}{ISTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t ISTAT}

Interrupt Status register, offset\+: 0x80 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga893c71c21b4b55e6a7c84accb517e149}\label{group___v_r_e_f___peripheral___access___layer_ga893c71c21b4b55e6a7c84accb517e149}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!LDR\_CA@{LDR\_CA}}
\index{LDR\_CA@{LDR\_CA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LDR\_CA}{LDR\_CA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t LDR\+\_\+\+CA\mbox{[}9\mbox{]}}

General Purpose Register 0 -\/ Load Register command..General Purpose Register 8 -\/ Load Register command, array offset\+: 0x848, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacea2f4c55625e6357485c7b17095084b}\label{group___v_r_e_f___peripheral___access___layer_gacea2f4c55625e6357485c7b17095084b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!LDR\_CAA@{LDR\_CAA}}
\index{LDR\_CAA@{LDR\_CAA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LDR\_CAA}{LDR\_CAA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t LDR\+\_\+\+CAA}

Accumulator register -\/ Load Register command, offset\+: 0x844 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga52fad60ce449396fd0dda3f7865dd542}\label{group___v_r_e_f___peripheral___access___layer_ga52fad60ce449396fd0dda3f7865dd542}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!LDR\_CASR@{LDR\_CASR}}
\index{LDR\_CASR@{LDR\_CASR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LDR\_CASR}{LDR\_CASR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t LDR\+\_\+\+CASR}

Status register -\/ Load Register command, offset\+: 0x840 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7066d020800ce5572217b4dd7be33245}\label{group___v_r_e_f___peripheral___access___layer_ga7066d020800ce5572217b4dd7be33245}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!LDVAL@{LDVAL}}
\index{LDVAL@{LDVAL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LDVAL}{LDVAL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LDVAL}

Timer Load Value Register, array offset\+: 0x100, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7066d020800ce5572217b4dd7be33245}\label{group___v_r_e_f___peripheral___access___layer_ga7066d020800ce5572217b4dd7be33245}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!LDVAL@{LDVAL}}
\index{LDVAL@{LDVAL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LDVAL}{LDVAL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LDVAL}

Timer Load Value Register, array offset\+: 0x100, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7006c26539198fbc8729e0386bffdd40}\label{group___v_r_e_f___peripheral___access___layer_ga7006c26539198fbc8729e0386bffdd40}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!LR@{LR}}
\index{LR@{LR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LR}{LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LR}

RTC Lock Register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga183606de7c919c44520d5625860eaebd}\label{group___v_r_e_f___peripheral___access___layer_ga183606de7c919c44520d5625860eaebd}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!LVDSC1@{LVDSC1}}
\index{LVDSC1@{LVDSC1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LVDSC1}{LVDSC1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t LVDSC1}

Low Voltage Detect Status And Control 1 register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga22e5df8ec02f6f9fb1aae7aab10f7ac6}\label{group___v_r_e_f___peripheral___access___layer_ga22e5df8ec02f6f9fb1aae7aab10f7ac6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!LVDSC2@{LVDSC2}}
\index{LVDSC2@{LVDSC2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LVDSC2}{LVDSC2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t LVDSC2}

Low Voltage Detect Status And Control 2 register, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga87caead6e07d105afdea1716b3f1f152}\label{group___v_r_e_f___peripheral___access___layer_ga87caead6e07d105afdea1716b3f1f152}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MA1@{MA1}}
\index{MA1@{MA1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MA1}{MA1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t MA1}

UART Match Address Registers 1, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga09350a7ee6276cea8738dc77ad2049e3}\label{group___v_r_e_f___peripheral___access___layer_ga09350a7ee6276cea8738dc77ad2049e3}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MA2@{MA2}}
\index{MA2@{MA2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MA2}{MA2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t MA2}

UART Match Address Registers 2, offset\+: 0x9 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga407be563596fc665508ae27472081670}\label{group___v_r_e_f___peripheral___access___layer_ga407be563596fc665508ae27472081670}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MB@{MB}}
\index{MB@{MB}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  MB\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}\label{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MCR@{MCR}}
\index{MCR@{MCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MCR}{MCR}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCR}

Module Configuration Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}\label{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MCR@{MCR}}
\index{MCR@{MCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MCR}{MCR}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCR}

SAI MCLK Control Register, offset\+: 0x100 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}\label{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MCR@{MCR}}
\index{MCR@{MCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MCR}{MCR}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCR}

PIT Module Control Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}\label{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MCR@{MCR}}
\index{MCR@{MCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MCR}{MCR}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCR}

Module Configuration Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae43f5aa9a8b7b52312047fe51eb0a8c2}\label{group___v_r_e_f___peripheral___access___layer_gae43f5aa9a8b7b52312047fe51eb0a8c2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MDR@{MDR}}
\index{MDR@{MDR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MDR}{MDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MDR}

SAI MCLK Divide Register, offset\+: 0x104 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaafdc4eddd9d9e84f3175cf74e29f1b0}\label{group___v_r_e_f___peripheral___access___layer_gaaafdc4eddd9d9e84f3175cf74e29f1b0}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ME@{ME}}
\index{ME@{ME}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ME}{ME}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t ME}

LLWU Module Enable register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga986be295f88a5b585ac89b5ae6a75f57}\label{group___v_r_e_f___peripheral___access___layer_ga986be295f88a5b585ac89b5ae6a75f57}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MG@{MG}}
\index{MG@{MG}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MG}{MG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MG}

ADC Minus-\/\+Side Gain Register, offset\+: 0x30 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga95040200b47ad000d4d10a0a3cc26328}\label{group___v_r_e_f___peripheral___access___layer_ga95040200b47ad000d4d10a0a3cc26328}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MGPCR0@{MGPCR0}}
\index{MGPCR0@{MGPCR0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MGPCR0}{MGPCR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MGPCR0}

Master General Purpose Control Register, offset\+: 0x800 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga27bab6401c5712f0f544475a30c7f228}\label{group___v_r_e_f___peripheral___access___layer_ga27bab6401c5712f0f544475a30c7f228}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MGPCR1@{MGPCR1}}
\index{MGPCR1@{MGPCR1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MGPCR1}{MGPCR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MGPCR1}

Master General Purpose Control Register, offset\+: 0x900 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7565ef72e26c5097db4bea3ec5fa9e14}\label{group___v_r_e_f___peripheral___access___layer_ga7565ef72e26c5097db4bea3ec5fa9e14}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MGPCR2@{MGPCR2}}
\index{MGPCR2@{MGPCR2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MGPCR2}{MGPCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MGPCR2}

Master General Purpose Control Register, offset\+: 0x\+A00 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf1901496c3e52eee108a21efaa7a4e17}\label{group___v_r_e_f___peripheral___access___layer_gaf1901496c3e52eee108a21efaa7a4e17}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MGPCR3@{MGPCR3}}
\index{MGPCR3@{MGPCR3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MGPCR3}{MGPCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MGPCR3}

Master General Purpose Control Register, offset\+: 0x\+B00 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga30337708f5ac98f037caf0dbc449801b}\label{group___v_r_e_f___peripheral___access___layer_ga30337708f5ac98f037caf0dbc449801b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MGPCR4@{MGPCR4}}
\index{MGPCR4@{MGPCR4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MGPCR4}{MGPCR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MGPCR4}

Master General Purpose Control Register, offset\+: 0x\+C00 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gade0f01dbebdaf29c21c507b7acf1ae33}\label{group___v_r_e_f___peripheral___access___layer_gade0f01dbebdaf29c21c507b7acf1ae33}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MGPCR5@{MGPCR5}}
\index{MGPCR5@{MGPCR5}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MGPCR5}{MGPCR5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MGPCR5}

Master General Purpose Control Register, offset\+: 0x\+D00 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3b46ac79c15a26f46a1f80c2e8eac38a}\label{group___v_r_e_f___peripheral___access___layer_ga3b46ac79c15a26f46a1f80c2e8eac38a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MIBC@{MIBC}}
\index{MIBC@{MIBC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MIBC}{MIBC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MIBC}

MIB Control Register, offset\+: 0x64 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf8e7ecba38e254125b45008783ff62c3}\label{group___v_r_e_f___peripheral___access___layer_gaf8e7ecba38e254125b45008783ff62c3}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MMCBOOT@{MMCBOOT}}
\index{MMCBOOT@{MMCBOOT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MMCBOOT}{MMCBOOT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MMCBOOT}

MMC Boot register, offset\+: 0x\+C4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5732262f75ac691f797822c003bc284f}\label{group___v_r_e_f___peripheral___access___layer_ga5732262f75ac691f797822c003bc284f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MMFR@{MMFR}}
\index{MMFR@{MMFR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MMFR}{MMFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MMFR}

MII Management Frame Register, offset\+: 0x40 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa35a6713b1e2aafa0749f986730795cb}\label{group___v_r_e_f___peripheral___access___layer_gaa35a6713b1e2aafa0749f986730795cb}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MOD@{MOD}}
\index{MOD@{MOD}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MOD}{MOD}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MOD}

Modulo, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa35a6713b1e2aafa0749f986730795cb}\label{group___v_r_e_f___peripheral___access___layer_gaa35a6713b1e2aafa0749f986730795cb}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MOD@{MOD}}
\index{MOD@{MOD}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MOD}{MOD}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MOD}

Modulus register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga85444f56cd69d2ea9b5f4bfd5a65bd51}\label{group___v_r_e_f___peripheral___access___layer_ga85444f56cd69d2ea9b5f4bfd5a65bd51}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MODE@{MODE}}
\index{MODE@{MODE}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MODE}{MODE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MODE}

Features Mode Selection, offset\+: 0x54 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa62c7c6909f49371ea23e96495683177}\label{group___v_r_e_f___peripheral___access___layer_gaa62c7c6909f49371ea23e96495683177}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MODEM@{MODEM}}
\index{MODEM@{MODEM}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MODEM}{MODEM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t MODEM}

UART Modem Register, offset\+: 0xD \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga896a4a1f7862550beba46cd8e2e2317b}\label{group___v_r_e_f___peripheral___access___layer_ga896a4a1f7862550beba46cd8e2e2317b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MPRA@{MPRA}}
\index{MPRA@{MPRA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MPRA}{MPRA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MPRA}

Master Privilege Register A, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaab9056b0fa2520560ed862f6bbde62d5}\label{group___v_r_e_f___peripheral___access___layer_gaab9056b0fa2520560ed862f6bbde62d5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MR@{MR}}
\index{MR@{MR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MR}{MR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t MR}

Mode Register, offset\+: 0x7 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafd532fd00205c7220b5297911dec03b6}\label{group___v_r_e_f___peripheral___access___layer_gafd532fd00205c7220b5297911dec03b6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MRBR@{MRBR}}
\index{MRBR@{MRBR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MRBR}{MRBR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MRBR}

Maximum Receive Buffer Size Register, offset\+: 0x188 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga63059b18d3d1ea9d10b88744c30e6f20}\label{group___v_r_e_f___peripheral___access___layer_ga63059b18d3d1ea9d10b88744c30e6f20}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MSC@{MSC}}
\index{MSC@{MSC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MSC}{MSC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t MSC}

CMT Modulator Status and Control Register, offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaea79ef1ea1be4f26ae5bb69f275809fe}\label{group___v_r_e_f___peripheral___access___layer_gaea79ef1ea1be4f26ae5bb69f275809fe}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MSCR@{MSCR}}
\index{MSCR@{MSCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MSCR}{MSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MSCR}

MII Speed Control Register, offset\+: 0x44 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaa661e87917570b0139052849a7a1dae}\label{group___v_r_e_f___peripheral___access___layer_gaaa661e87917570b0139052849a7a1dae}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!MUXCR@{MUXCR}}
\index{MUXCR@{MUXCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MUXCR}{MUXCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t MUXCR}

MUX Control Register, offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8f4cffafefaf231b801283ca5d654125}\label{group___v_r_e_f___peripheral___access___layer_ga8f4cffafefaf231b801283ca5d654125}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!NBYTES\_MLNO@{NBYTES\_MLNO}}
\index{NBYTES\_MLNO@{NBYTES\_MLNO}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{NBYTES\_MLNO}{NBYTES\_MLNO}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NBYTES\+\_\+\+MLNO}

TCD Minor Byte Count (Minor Loop Disabled), array offset\+: 0x1008, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8f4cffafefaf231b801283ca5d654125}\label{group___v_r_e_f___peripheral___access___layer_ga8f4cffafefaf231b801283ca5d654125}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!NBYTES\_MLNO@{NBYTES\_MLNO}}
\index{NBYTES\_MLNO@{NBYTES\_MLNO}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{NBYTES\_MLNO}{NBYTES\_MLNO}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NBYTES\+\_\+\+MLNO}

TCD Minor Byte Count (Minor Loop Disabled), array offset\+: 0x1008, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4ca15ca859d32b7405fec0e035863764}\label{group___v_r_e_f___peripheral___access___layer_ga4ca15ca859d32b7405fec0e035863764}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!NBYTES\_MLOFFNO@{NBYTES\_MLOFFNO}}
\index{NBYTES\_MLOFFNO@{NBYTES\_MLOFFNO}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{NBYTES\_MLOFFNO}{NBYTES\_MLOFFNO}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NBYTES\+\_\+\+MLOFFNO}

TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled), array offset\+: 0x1008, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4ca15ca859d32b7405fec0e035863764}\label{group___v_r_e_f___peripheral___access___layer_ga4ca15ca859d32b7405fec0e035863764}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!NBYTES\_MLOFFNO@{NBYTES\_MLOFFNO}}
\index{NBYTES\_MLOFFNO@{NBYTES\_MLOFFNO}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{NBYTES\_MLOFFNO}{NBYTES\_MLOFFNO}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NBYTES\+\_\+\+MLOFFNO}

TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled), array offset\+: 0x1008, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaff877f0653947773777885cf96ca8098}\label{group___v_r_e_f___peripheral___access___layer_gaff877f0653947773777885cf96ca8098}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!NBYTES\_MLOFFYES@{NBYTES\_MLOFFYES}}
\index{NBYTES\_MLOFFYES@{NBYTES\_MLOFFYES}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{NBYTES\_MLOFFYES}{NBYTES\_MLOFFYES}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NBYTES\+\_\+\+MLOFFYES}

TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled), array offset\+: 0x1008, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaff877f0653947773777885cf96ca8098}\label{group___v_r_e_f___peripheral___access___layer_gaff877f0653947773777885cf96ca8098}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!NBYTES\_MLOFFYES@{NBYTES\_MLOFFYES}}
\index{NBYTES\_MLOFFYES@{NBYTES\_MLOFFYES}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{NBYTES\_MLOFFYES}{NBYTES\_MLOFFYES}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NBYTES\+\_\+\+MLOFFYES}

TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled), array offset\+: 0x1008, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga25809d192dc2d1e4b676d5b6c935973f}\label{group___v_r_e_f___peripheral___access___layer_ga25809d192dc2d1e4b676d5b6c935973f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!OBSERVE@{OBSERVE}}
\index{OBSERVE@{OBSERVE}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{OBSERVE}{OBSERVE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t OBSERVE}

USB OTG Observe register, offset\+: 0x104 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga84eb9eb3539cff16c79647ab05ac460a}\label{group___v_r_e_f___peripheral___access___layer_ga84eb9eb3539cff16c79647ab05ac460a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!OC@{OC}}
\index{OC@{OC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{OC}{OC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t OC}

CMT Output Control Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9c229965c5de3a76f0f694f7f008bd27}\label{group___v_r_e_f___peripheral___access___layer_ga9c229965c5de3a76f0f694f7f008bd27}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!OFS@{OFS}}
\index{OFS@{OFS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{OFS}{OFS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OFS}

ADC Offset Correction Register, offset\+: 0x28 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab12bbb11036d78ad8b1c3dedcf98e5e5}\label{group___v_r_e_f___peripheral___access___layer_gab12bbb11036d78ad8b1c3dedcf98e5e5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!OPD@{OPD}}
\index{OPD@{OPD}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{OPD}{OPD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPD}

Opcode/\+Pause Duration Register, offset\+: 0x\+EC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga14a5329da9f87f50c64cc56e21bdd562}\label{group___v_r_e_f___peripheral___access___layer_ga14a5329da9f87f50c64cc56e21bdd562}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!OR@{OR}}
\index{OR@{OR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{OR}{OR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t OR}

RNGA Output Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4553c1b11f27973e373f3d7e0b5b4e56}\label{group___v_r_e_f___peripheral___access___layer_ga4553c1b11f27973e373f3d7e0b5b4e56}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!OTGCTL@{OTGCTL}}
\index{OTGCTL@{OTGCTL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{OTGCTL}{OTGCTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t OTGCTL}

OTG Control register, offset\+: 0x1C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9163191d69b422a5a3e93580acff9900}\label{group___v_r_e_f___peripheral___access___layer_ga9163191d69b422a5a3e93580acff9900}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!OTGICR@{OTGICR}}
\index{OTGICR@{OTGICR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{OTGICR}{OTGICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t OTGICR}

OTG Interrupt Control register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6d1d7ec675ab125cf2ab80856b331ace}\label{group___v_r_e_f___peripheral___access___layer_ga6d1d7ec675ab125cf2ab80856b331ace}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!OTGISTAT@{OTGISTAT}}
\index{OTGISTAT@{OTGISTAT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{OTGISTAT}{OTGISTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t OTGISTAT}

OTG Interrupt Status register, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa9a15a9e6a2d8a83f9c29421d339f23e}\label{group___v_r_e_f___peripheral___access___layer_gaa9a15a9e6a2d8a83f9c29421d339f23e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!OTGSTAT@{OTGSTAT}}
\index{OTGSTAT@{OTGSTAT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{OTGSTAT}{OTGSTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t OTGSTAT}

OTG Status register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga222fc778fbb047aedf124d5d58138b0f}\label{group___v_r_e_f___peripheral___access___layer_ga222fc778fbb047aedf124d5d58138b0f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!OUTINIT@{OUTINIT}}
\index{OUTINIT@{OUTINIT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{OUTINIT}{OUTINIT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OUTINIT}

Initial State For Channels Output, offset\+: 0x5C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaeb5c512e19542b384fd232b05d18ba64}\label{group___v_r_e_f___peripheral___access___layer_gaeb5c512e19542b384fd232b05d18ba64}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!OUTMASK@{OUTMASK}}
\index{OUTMASK@{OUTMASK}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{OUTMASK}{OUTMASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OUTMASK}

Output Mask, offset\+: 0x60 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae1b74145d956e4f06a59881f23aaa7a3}\label{group___v_r_e_f___peripheral___access___layer_gae1b74145d956e4f06a59881f23aaa7a3}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PACRA@{PACRA}}
\index{PACRA@{PACRA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PACRA}{PACRA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRA}

Peripheral Access Control Register, offset\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2c740e89a51c22d18560a674a92e4f1e}\label{group___v_r_e_f___peripheral___access___layer_ga2c740e89a51c22d18560a674a92e4f1e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PACRB@{PACRB}}
\index{PACRB@{PACRB}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PACRB}{PACRB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRB}

Peripheral Access Control Register, offset\+: 0x24 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf32727b5e3b99080e4b185bed4835743}\label{group___v_r_e_f___peripheral___access___layer_gaf32727b5e3b99080e4b185bed4835743}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PACRC@{PACRC}}
\index{PACRC@{PACRC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PACRC}{PACRC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRC}

Peripheral Access Control Register, offset\+: 0x28 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga230a8f141b20cdb4e7f0f2ac13661be1}\label{group___v_r_e_f___peripheral___access___layer_ga230a8f141b20cdb4e7f0f2ac13661be1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PACRD@{PACRD}}
\index{PACRD@{PACRD}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PACRD}{PACRD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRD}

Peripheral Access Control Register, offset\+: 0x2C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga35e81b01702e22944b8e8f2258f2aacd}\label{group___v_r_e_f___peripheral___access___layer_ga35e81b01702e22944b8e8f2258f2aacd}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PACRE@{PACRE}}
\index{PACRE@{PACRE}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PACRE}{PACRE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRE}

Peripheral Access Control Register, offset\+: 0x40 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga38dc2ff796c83d514ae1391433b32588}\label{group___v_r_e_f___peripheral___access___layer_ga38dc2ff796c83d514ae1391433b32588}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PACRF@{PACRF}}
\index{PACRF@{PACRF}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PACRF}{PACRF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRF}

Peripheral Access Control Register, offset\+: 0x44 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9c85664a10990daaa8847dadc54328e1}\label{group___v_r_e_f___peripheral___access___layer_ga9c85664a10990daaa8847dadc54328e1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PACRG@{PACRG}}
\index{PACRG@{PACRG}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PACRG}{PACRG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRG}

Peripheral Access Control Register, offset\+: 0x48 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad8bf363a362293354ef7a817bfe12c31}\label{group___v_r_e_f___peripheral___access___layer_gad8bf363a362293354ef7a817bfe12c31}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PACRH@{PACRH}}
\index{PACRH@{PACRH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PACRH}{PACRH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRH}

Peripheral Access Control Register, offset\+: 0x4C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga779efcab301c5794b68c0e944333aaa0}\label{group___v_r_e_f___peripheral___access___layer_ga779efcab301c5794b68c0e944333aaa0}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PACRI@{PACRI}}
\index{PACRI@{PACRI}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PACRI}{PACRI}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRI}

Peripheral Access Control Register, offset\+: 0x50 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabf3acdc13e6a9a11571b02268fc654ce}\label{group___v_r_e_f___peripheral___access___layer_gabf3acdc13e6a9a11571b02268fc654ce}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PACRJ@{PACRJ}}
\index{PACRJ@{PACRJ}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PACRJ}{PACRJ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRJ}

Peripheral Access Control Register, offset\+: 0x54 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2bb3a7433a2660b6f14f8e71eadd5cce}\label{group___v_r_e_f___peripheral___access___layer_ga2bb3a7433a2660b6f14f8e71eadd5cce}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PACRK@{PACRK}}
\index{PACRK@{PACRK}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PACRK}{PACRK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRK}

Peripheral Access Control Register, offset\+: 0x58 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadb41dc5d16380be9e11e3205bd7da1a7}\label{group___v_r_e_f___peripheral___access___layer_gadb41dc5d16380be9e11e3205bd7da1a7}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PACRL@{PACRL}}
\index{PACRL@{PACRL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PACRL}{PACRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRL}

Peripheral Access Control Register, offset\+: 0x5C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadf5e18b2976aaa78636616eab3dec674}\label{group___v_r_e_f___peripheral___access___layer_gadf5e18b2976aaa78636616eab3dec674}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PACRM@{PACRM}}
\index{PACRM@{PACRM}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PACRM}{PACRM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRM}

Peripheral Access Control Register, offset\+: 0x60 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga161b9fba03bbe07ba7f7a8d50da97a51}\label{group___v_r_e_f___peripheral___access___layer_ga161b9fba03bbe07ba7f7a8d50da97a51}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PACRN@{PACRN}}
\index{PACRN@{PACRN}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PACRN}{PACRN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRN}

Peripheral Access Control Register, offset\+: 0x64 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabd939951c6073a0ecb5d56aed0b1f942}\label{group___v_r_e_f___peripheral___access___layer_gabd939951c6073a0ecb5d56aed0b1f942}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PACRO@{PACRO}}
\index{PACRO@{PACRO}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PACRO}{PACRO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRO}

Peripheral Access Control Register, offset\+: 0x68 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3b51b9ee44617dedea460d1a531db9fe}\label{group___v_r_e_f___peripheral___access___layer_ga3b51b9ee44617dedea460d1a531db9fe}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PACRP@{PACRP}}
\index{PACRP@{PACRP}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PACRP}{PACRP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRP}

Peripheral Access Control Register, offset\+: 0x6C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8f7f8d13e89ff056716554def249398b}\label{group___v_r_e_f___peripheral___access___layer_ga8f7f8d13e89ff056716554def249398b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PACRU@{PACRU}}
\index{PACRU@{PACRU}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PACRU}{PACRU}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRU}

Peripheral Access Control Register, offset\+: 0x80 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga687759e3d144a33dbc210784b178e9d4}\label{group___v_r_e_f___peripheral___access___layer_ga687759e3d144a33dbc210784b178e9d4}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PALR@{PALR}}
\index{PALR@{PALR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PALR}{PALR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PALR}

Physical Address Lower Register, offset\+: 0x\+E4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga473f8facf1825f54104e6983ce52bfe5}\label{group___v_r_e_f___peripheral___access___layer_ga473f8facf1825f54104e6983ce52bfe5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PAUR@{PAUR}}
\index{PAUR@{PAUR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PAUR}{PAUR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PAUR}

Physical Address Upper Register, offset\+: 0x\+E8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac53cb29f8a090565bec5e94b6b808572}\label{group___v_r_e_f___peripheral___access___layer_gac53cb29f8a090565bec5e94b6b808572}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PCOR@{PCOR}}
\index{PCOR@{PCOR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PCOR}{PCOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t PCOR}

Port Clear Output Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga25bc9eea888d201d852deb4819850bb2}\label{group___v_r_e_f___peripheral___access___layer_ga25bc9eea888d201d852deb4819850bb2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PCR@{PCR}}
\index{PCR@{PCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PCR}{PCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCR\mbox{[}32\mbox{]}}

Pin Control Register n, array offset\+: 0x0, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga441a96d3febd01d841b24561b4d036a3}\label{group___v_r_e_f___peripheral___access___layer_ga441a96d3febd01d841b24561b4d036a3}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PDDR@{PDDR}}
\index{PDDR@{PDDR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PDDR}{PDDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PDDR}

Port Data Direction Register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1013b95ac09a1205ba0528ad32ad1edc}\label{group___v_r_e_f___peripheral___access___layer_ga1013b95ac09a1205ba0528ad32ad1edc}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PDIR@{PDIR}}
\index{PDIR@{PDIR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PDIR}{PDIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t PDIR}

Port Data Input Register, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaef77a53fb6962f329978c788b3c1e637}\label{group___v_r_e_f___peripheral___access___layer_gaef77a53fb6962f329978c788b3c1e637}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PDOR@{PDOR}}
\index{PDOR@{PDOR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PDOR}{PDOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PDOR}

Port Data Output Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa97f1aae59ce6efd1a22b9ca279058f0}\label{group___v_r_e_f___peripheral___access___layer_gaa97f1aae59ce6efd1a22b9ca279058f0}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PE1@{PE1}}
\index{PE1@{PE1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PE1}{PE1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t PE1}

LLWU Pin Enable 1 register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga995e13620d64851a128d6d2e03b6713e}\label{group___v_r_e_f___peripheral___access___layer_ga995e13620d64851a128d6d2e03b6713e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PE2@{PE2}}
\index{PE2@{PE2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PE2}{PE2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t PE2}

LLWU Pin Enable 2 register, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae66b179d39862bb7d0f8ba9b4c2c58a8}\label{group___v_r_e_f___peripheral___access___layer_gae66b179d39862bb7d0f8ba9b4c2c58a8}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PE3@{PE3}}
\index{PE3@{PE3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PE3}{PE3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t PE3}

LLWU Pin Enable 3 register, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7c081e6d23713bc4eec0ab17965a8dff}\label{group___v_r_e_f___peripheral___access___layer_ga7c081e6d23713bc4eec0ab17965a8dff}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PE4@{PE4}}
\index{PE4@{PE4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PE4}{PE4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t PE4}

LLWU Pin Enable 4 register, offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga077edc39b83ba91d23059f34a17d48fb}\label{group___v_r_e_f___peripheral___access___layer_ga077edc39b83ba91d23059f34a17d48fb}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PERID@{PERID}}
\index{PERID@{PERID}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PERID}{PERID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t PERID}

Peripheral ID register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga78f7ac1c9cc55542d3350387c83c5f37}\label{group___v_r_e_f___peripheral___access___layer_ga78f7ac1c9cc55542d3350387c83c5f37}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PFAPR@{PFAPR}}
\index{PFAPR@{PFAPR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PFAPR}{PFAPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PFAPR}

Flash Access Protection Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga49876565828348d94752e398239ca0b3}\label{group___v_r_e_f___peripheral___access___layer_ga49876565828348d94752e398239ca0b3}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PFB0CR@{PFB0CR}}
\index{PFB0CR@{PFB0CR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PFB0CR}{PFB0CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PFB0\+CR}

Flash Bank 0 Control Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71e702d9f9449e9be78f586aa1f86974}\label{group___v_r_e_f___peripheral___access___layer_ga71e702d9f9449e9be78f586aa1f86974}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PFB1CR@{PFB1CR}}
\index{PFB1CR@{PFB1CR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PFB1CR}{PFB1CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PFB1\+CR}

Flash Bank 1 Control Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga580cd25116c33ee9703cc34f8523ca8b}\label{group___v_r_e_f___peripheral___access___layer_ga580cd25116c33ee9703cc34f8523ca8b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PFIFO@{PFIFO}}
\index{PFIFO@{PFIFO}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PFIFO}{PFIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t PFIFO}

UART FIFO Parameters, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac25efaaa034049fd39719cfe5b8ef3a0}\label{group___v_r_e_f___peripheral___access___layer_gac25efaaa034049fd39719cfe5b8ef3a0}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PG@{PG}}
\index{PG@{PG}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PG}{PG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PG}

ADC Plus-\/\+Side Gain Register, offset\+: 0x2C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga83109858f979abb8e707b989d88d54bf}\label{group___v_r_e_f___peripheral___access___layer_ga83109858f979abb8e707b989d88d54bf}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PID@{PID}}
\index{PID@{PID}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PID}{PID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PID}

Process ID register, offset\+: 0x30 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga951da47dda3dfe3452e96e494178fad4}\label{group___v_r_e_f___peripheral___access___layer_ga951da47dda3dfe3452e96e494178fad4}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PLAMC@{PLAMC}}
\index{PLAMC@{PLAMC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PLAMC}{PLAMC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint16\+\_\+t PLAMC}

Crossbar Switch (AXBS) Master Configuration, offset\+: 0xA \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga59d6723930c0cbfd56a7451ec569b598}\label{group___v_r_e_f___peripheral___access___layer_ga59d6723930c0cbfd56a7451ec569b598}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PLASC@{PLASC}}
\index{PLASC@{PLASC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PLASC}{PLASC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint16\+\_\+t PLASC}

Crossbar Switch (AXBS) Slave Configuration, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga96fa5644eba54c5bf0a4c5c16ad4f6f7}\label{group___v_r_e_f___peripheral___access___layer_ga96fa5644eba54c5bf0a4c5c16ad4f6f7}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PMCTRL@{PMCTRL}}
\index{PMCTRL@{PMCTRL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PMCTRL}{PMCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t PMCTRL}

Power Mode Control register, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab80b0e0bb4c1aa3e20de93cee5828603}\label{group___v_r_e_f___peripheral___access___layer_gab80b0e0bb4c1aa3e20de93cee5828603}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PMPROT@{PMPROT}}
\index{PMPROT@{PMPROT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PMPROT}{PMPROT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t PMPROT}

Power Mode Protection register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad38d8d9691e23bb395d7b9030040693a}\label{group___v_r_e_f___peripheral___access___layer_gad38d8d9691e23bb395d7b9030040693a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PMSTAT@{PMSTAT}}
\index{PMSTAT@{PMSTAT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PMSTAT}{PMSTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t PMSTAT}

Power Mode Status register, offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae44cca13adf17daf17265abea2edb710}\label{group___v_r_e_f___peripheral___access___layer_gae44cca13adf17daf17265abea2edb710}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PODLY@{PODLY}}
\index{PODLY@{PODLY}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PODLY}{PODLY}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PODLY\mbox{[}3\mbox{]}}

Pulse-\/\+Out n Delay register, array offset\+: 0x194, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafd7953396f7b3622bc91168b9cfd6aae}\label{group___v_r_e_f___peripheral___access___layer_gafd7953396f7b3622bc91168b9cfd6aae}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!POEN@{POEN}}
\index{POEN@{POEN}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{POEN}{POEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t POEN}

Pulse-\/\+Out n Enable register, offset\+: 0x190 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9037a11797290aef4ac48048c07e2e89}\label{group___v_r_e_f___peripheral___access___layer_ga9037a11797290aef4ac48048c07e2e89}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!POL@{POL}}
\index{POL@{POL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{POL}{POL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t POL}

Channels Polarity, offset\+: 0x70 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7adaf881f37145caba5861609765d994}\label{group___v_r_e_f___peripheral___access___layer_ga7adaf881f37145caba5861609765d994}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!POPR@{POPR}}
\index{POPR@{POPR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{POPR}{POPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t POPR}

POP RX FIFO Register, offset\+: 0x38 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae086b2bc67d37e48e34f64d9bc6ba5a2}\label{group___v_r_e_f___peripheral___access___layer_gae086b2bc67d37e48e34f64d9bc6ba5a2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PPS@{PPS}}
\index{PPS@{PPS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PPS}{PPS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t PPS}

CMT Primary Prescaler Register, offset\+: 0xA \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac91805542c28a212cea60963b3983981}\label{group___v_r_e_f___peripheral___access___layer_gac91805542c28a212cea60963b3983981}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PRESC@{PRESC}}
\index{PRESC@{PRESC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PRESC}{PRESC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t PRESC}

Watchdog Prescaler register, offset\+: 0x16 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad66c30417fba3cdaa46be7ae1ac08ff2}\label{group___v_r_e_f___peripheral___access___layer_gad66c30417fba3cdaa46be7ae1ac08ff2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PROCTL@{PROCTL}}
\index{PROCTL@{PROCTL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PROCTL}{PROCTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PROCTL}

Protocol Control register, offset\+: 0x28 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8d30f22766bc0456616fa4f22e3620e1}\label{group___v_r_e_f___peripheral___access___layer_ga8d30f22766bc0456616fa4f22e3620e1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PRS@{PRS}}
\index{PRS@{PRS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PRS}{PRS}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PRS}

Priority Registers Slave, array offset\+: 0x0, array step\+: 0x100 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8d30f22766bc0456616fa4f22e3620e1}\label{group___v_r_e_f___peripheral___access___layer_ga8d30f22766bc0456616fa4f22e3620e1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PRS@{PRS}}
\index{PRS@{PRS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PRS}{PRS}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PRS}

Priority Registers Slave, array offset\+: 0x0, array step\+: 0x100 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa3de0ff8130a446f28bc8bceca15501c}\label{group___v_r_e_f___peripheral___access___layer_gaa3de0ff8130a446f28bc8bceca15501c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PRSSTAT@{PRSSTAT}}
\index{PRSSTAT@{PRSSTAT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PRSSTAT}{PRSSTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t PRSSTAT}

Present State register, offset\+: 0x24 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3aa2323e3b596f8c9f191acb2ad7f75d}\label{group___v_r_e_f___peripheral___access___layer_ga3aa2323e3b596f8c9f191acb2ad7f75d}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PSOR@{PSOR}}
\index{PSOR@{PSOR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PSOR}{PSOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t PSOR}

Port Set Output Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga909d70d4d88dd6731a07b76a21c8214b}\label{group___v_r_e_f___peripheral___access___layer_ga909d70d4d88dd6731a07b76a21c8214b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PSR@{PSR}}
\index{PSR@{PSR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PSR}{PSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PSR}

Low Power Timer Prescale Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1c26bce9144a9606d3f8a60dc750b063}\label{group___v_r_e_f___peripheral___access___layer_ga1c26bce9144a9606d3f8a60dc750b063}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PTOR@{PTOR}}
\index{PTOR@{PTOR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PTOR}{PTOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t PTOR}

Port Toggle Output Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad84d20ccbf12eca9317af4e4511033a8}\label{group___v_r_e_f___peripheral___access___layer_gad84d20ccbf12eca9317af4e4511033a8}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PUSHR@{PUSHR}}
\index{PUSHR@{PUSHR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PUSHR}{PUSHR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PUSHR}

PUSH TX FIFO Register In Master Mode, offset\+: 0x34 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad84d20ccbf12eca9317af4e4511033a8}\label{group___v_r_e_f___peripheral___access___layer_gad84d20ccbf12eca9317af4e4511033a8}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PUSHR@{PUSHR}}
\index{PUSHR@{PUSHR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PUSHR}{PUSHR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PUSHR}

PUSH TX FIFO Register In Master Mode, offset\+: 0x34 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8588010724781cfb5aa384b100ca9d7e}\label{group___v_r_e_f___peripheral___access___layer_ga8588010724781cfb5aa384b100ca9d7e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PUSHR\_SLAVE@{PUSHR\_SLAVE}}
\index{PUSHR\_SLAVE@{PUSHR\_SLAVE}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PUSHR\_SLAVE}{PUSHR\_SLAVE}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PUSHR\+\_\+\+SLAVE}

PUSH TX FIFO Register In Slave Mode, offset\+: 0x34 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8588010724781cfb5aa384b100ca9d7e}\label{group___v_r_e_f___peripheral___access___layer_ga8588010724781cfb5aa384b100ca9d7e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PUSHR\_SLAVE@{PUSHR\_SLAVE}}
\index{PUSHR\_SLAVE@{PUSHR\_SLAVE}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PUSHR\_SLAVE}{PUSHR\_SLAVE}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PUSHR\+\_\+\+SLAVE}

PUSH TX FIFO Register In Slave Mode, offset\+: 0x34 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2181335ca6c317af7217403fd597bb2d}\label{group___v_r_e_f___peripheral___access___layer_ga2181335ca6c317af7217403fd597bb2d}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!PWMLOAD@{PWMLOAD}}
\index{PWMLOAD@{PWMLOAD}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PWMLOAD}{PWMLOAD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWMLOAD}

FTM PWM Load, offset\+: 0x98 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9416ddd62b5d7ccea41cb9bb4cd7b29f}\label{group___v_r_e_f___peripheral___access___layer_ga9416ddd62b5d7ccea41cb9bb4cd7b29f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!QDCTRL@{QDCTRL}}
\index{QDCTRL@{QDCTRL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{QDCTRL}{QDCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t QDCTRL}

Quadrature Decoder Control And Status, offset\+: 0x80 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2d5ff162ed91ca88f1f5ce93926a28a8}\label{group___v_r_e_f___peripheral___access___layer_ga2d5ff162ed91ca88f1f5ce93926a28a8}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!R@{R}}
\index{R@{R}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{R}{R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\mbox{[}2\mbox{]}}

ADC Data Result Register, array offset\+: 0x10, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae9dab8ef1aad113e4a4f83a1dc78e357}\label{group___v_r_e_f___peripheral___access___layer_gae9dab8ef1aad113e4a4f83a1dc78e357}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RA@{RA}}
\index{RA@{RA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RA}{RA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t RA}

I2C Range Address register, offset\+: 0x7 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga600feb14b73fe63772d050bfb7517ee0}\label{group___v_r_e_f___peripheral___access___layer_ga600feb14b73fe63772d050bfb7517ee0}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RACC@{RACC}}
\index{RACC@{RACC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RACC}{RACC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RACC}

Receive Accelerator Function Configuration, offset\+: 0x1\+C4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga83523d7434c7bef3ac1894cb81a9f4b5}\label{group___v_r_e_f___peripheral___access___layer_ga83523d7434c7bef3ac1894cb81a9f4b5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RADR\_CA@{RADR\_CA}}
\index{RADR\_CA@{RADR\_CA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RADR\_CA}{RADR\_CA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t RADR\+\_\+\+CA\mbox{[}9\mbox{]}}

General Purpose Register 0 -\/ Reverse and Add to Register command..General Purpose Register 8 -\/ Reverse and Add to Register command, array offset\+: 0x908, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga172165899909ca47b7d966c1e24b30a2}\label{group___v_r_e_f___peripheral___access___layer_ga172165899909ca47b7d966c1e24b30a2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RADR\_CAA@{RADR\_CAA}}
\index{RADR\_CAA@{RADR\_CAA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RADR\_CAA}{RADR\_CAA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t RADR\+\_\+\+CAA}

Accumulator register -\/ Reverse and Add to Register command, offset\+: 0x904 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9042ac788b844d1e2675bf69dac6f8b6}\label{group___v_r_e_f___peripheral___access___layer_ga9042ac788b844d1e2675bf69dac6f8b6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RADR\_CASR@{RADR\_CASR}}
\index{RADR\_CASR@{RADR\_CASR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RADR\_CASR}{RADR\_CASR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t RADR\+\_\+\+CASR}

Status register -\/ Reverse and Add to Register command, offset\+: 0x900 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0f6b49bfc3852683aa0aad71ac04a16e}\label{group___v_r_e_f___peripheral___access___layer_ga0f6b49bfc3852683aa0aad71ac04a16e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RAEM@{RAEM}}
\index{RAEM@{RAEM}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RAEM}{RAEM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RAEM}

Receive FIFO Almost Empty Threshold, offset\+: 0x198 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacedabff5ab54259a941c628f14d49425}\label{group___v_r_e_f___peripheral___access___layer_gacedabff5ab54259a941c628f14d49425}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RAFL@{RAFL}}
\index{RAFL@{RAFL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RAFL}{RAFL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RAFL}

Receive FIFO Almost Full Threshold, offset\+: 0x19C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa3bf8166b9c18e747652c1cb489a54ad}\label{group___v_r_e_f___peripheral___access___layer_gaa3bf8166b9c18e747652c1cb489a54ad}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RAR@{RAR}}
\index{RAR@{RAR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RAR}{RAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RAR}

RTC Read Access Register, offset\+: 0x804 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae5670233e71dda04d5b3a4ccbfdd9cc1}\label{group___v_r_e_f___peripheral___access___layer_gae5670233e71dda04d5b3a4ccbfdd9cc1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RCFIFO@{RCFIFO}}
\index{RCFIFO@{RCFIFO}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RCFIFO}{RCFIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t RCFIFO}

UART FIFO Receive Count, offset\+: 0x16 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa1b1b7107fcf35abe39d20f5dfc230ee}\label{group___v_r_e_f___peripheral___access___layer_gaa1b1b7107fcf35abe39d20f5dfc230ee}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RCR@{RCR}}
\index{RCR@{RCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RCR}{RCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCR}

Receive Control Register, offset\+: 0x84 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga578197fc638ed6de2a5d613f5990b271}\label{group___v_r_e_f___peripheral___access___layer_ga578197fc638ed6de2a5d613f5990b271}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RCR1@{RCR1}}
\index{RCR1@{RCR1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RCR1}{RCR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCR1}

SAI Receive Configuration 1 Register, offset\+: 0x84 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9560604d875c42e73b93cb4633d13485}\label{group___v_r_e_f___peripheral___access___layer_ga9560604d875c42e73b93cb4633d13485}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RCR2@{RCR2}}
\index{RCR2@{RCR2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RCR2}{RCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCR2}

SAI Receive Configuration 2 Register, offset\+: 0x88 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf7349cdff6c10c51c1121cb773a4c66f}\label{group___v_r_e_f___peripheral___access___layer_gaf7349cdff6c10c51c1121cb773a4c66f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RCR3@{RCR3}}
\index{RCR3@{RCR3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RCR3}{RCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCR3}

SAI Receive Configuration 3 Register, offset\+: 0x8C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2759578aeb0559bb082711fb098cab86}\label{group___v_r_e_f___peripheral___access___layer_ga2759578aeb0559bb082711fb098cab86}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RCR4@{RCR4}}
\index{RCR4@{RCR4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RCR4}{RCR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCR4}

SAI Receive Configuration 4 Register, offset\+: 0x90 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gada7710d759d7acf10943abc061455f3d}\label{group___v_r_e_f___peripheral___access___layer_gada7710d759d7acf10943abc061455f3d}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RCR5@{RCR5}}
\index{RCR5@{RCR5}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RCR5}{RCR5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCR5}

SAI Receive Configuration 5 Register, offset\+: 0x94 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4bd87e1ea284e1d076f3578a2baaf46f}\label{group___v_r_e_f___peripheral___access___layer_ga4bd87e1ea284e1d076f3578a2baaf46f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RCSR@{RCSR}}
\index{RCSR@{RCSR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RCSR}{RCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCSR}

SAI Receive Control Register, offset\+: 0x80 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga599e1eea91be0c79d3cae22017eaab71}\label{group___v_r_e_f___peripheral___access___layer_ga599e1eea91be0c79d3cae22017eaab71}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RDAR@{RDAR}}
\index{RDAR@{RDAR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RDAR}{RDAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RDAR}

Receive Descriptor Active Register, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa97af36158211310136147fda0520b5e}\label{group___v_r_e_f___peripheral___access___layer_gaa97af36158211310136147fda0520b5e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RDR@{RDR}}
\index{RDR@{RDR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RDR}{RDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RDR\mbox{[}2\mbox{]}}

SAI Receive Data Register, array offset\+: 0x\+A0, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7eda4bf49994b05a251b0912e8da1dab}\label{group___v_r_e_f___peripheral___access___layer_ga7eda4bf49994b05a251b0912e8da1dab}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RDSR@{RDSR}}
\index{RDSR@{RDSR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RDSR}{RDSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RDSR}

Receive Descriptor Ring Start Register, offset\+: 0x180 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad6e11b03f76f4f5c7f7af63c6adf72ef}\label{group___v_r_e_f___peripheral___access___layer_gad6e11b03f76f4f5c7f7af63c6adf72ef}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!REFRESH@{REFRESH}}
\index{REFRESH@{REFRESH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{REFRESH}{REFRESH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t REFRESH}

Watchdog Refresh register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad1d411f494430b8bfb7e89e78efd49be}\label{group___v_r_e_f___peripheral___access___layer_gad1d411f494430b8bfb7e89e78efd49be}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!REG@{REG}}
\index{REG@{REG}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{REG}{REG}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t REG\mbox{[}8\mbox{]}}

Register file register, array offset\+: 0x0, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad1d411f494430b8bfb7e89e78efd49be}\label{group___v_r_e_f___peripheral___access___layer_gad1d411f494430b8bfb7e89e78efd49be}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!REG@{REG}}
\index{REG@{REG}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{REG}{REG}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t REG\mbox{[}8\mbox{]}}

VBAT register file register, array offset\+: 0x0, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac2fc2acedfe2248d41dfbaaccd2a582e}\label{group___v_r_e_f___peripheral___access___layer_gac2fc2acedfe2248d41dfbaaccd2a582e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!REGSC@{REGSC}}
\index{REGSC@{REGSC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{REGSC}{REGSC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t REGSC}

Regulator Status And Control register, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf18bafaac3b2ce682652a0ce35d863c5}\label{group___v_r_e_f___peripheral___access___layer_gaf18bafaac3b2ce682652a0ce35d863c5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [1/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}12\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga144e7a888c9f93089fd78220bc77af8b}\label{group___v_r_e_f___peripheral___access___layer_ga144e7a888c9f93089fd78220bc77af8b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [2/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf18bafaac3b2ce682652a0ce35d863c5}\label{group___v_r_e_f___peripheral___access___layer_gaf18bafaac3b2ce682652a0ce35d863c5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [3/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}12\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4be6979b69000068ac5203085d425825}\label{group___v_r_e_f___peripheral___access___layer_ga4be6979b69000068ac5203085d425825}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [4/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}1\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4be6979b69000068ac5203085d425825}\label{group___v_r_e_f___peripheral___access___layer_ga4be6979b69000068ac5203085d425825}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [5/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}1\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf5222eec51632c0f88eb2a3d0ec01bf2}\label{group___v_r_e_f___peripheral___access___layer_gaf5222eec51632c0f88eb2a3d0ec01bf2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [6/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}2016\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga466296441eef561a0b5b1146e008a92c}\label{group___v_r_e_f___peripheral___access___layer_ga466296441eef561a0b5b1146e008a92c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [7/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}2048\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf4371fac6e68ff762b0c76c55ade6b91}\label{group___v_r_e_f___peripheral___access___layer_gaf4371fac6e68ff762b0c76c55ade6b91}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [8/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}244\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga33a1c574e559dc57bb2fc28166bf6341}\label{group___v_r_e_f___peripheral___access___layer_ga33a1c574e559dc57bb2fc28166bf6341}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [9/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga33a1c574e559dc57bb2fc28166bf6341}\label{group___v_r_e_f___peripheral___access___layer_ga33a1c574e559dc57bb2fc28166bf6341}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [10/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaac9256575be36cd190e28da6992eb9b3}\label{group___v_r_e_f___peripheral___access___layer_gaac9256575be36cd190e28da6992eb9b3}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [11/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga33a1c574e559dc57bb2fc28166bf6341}\label{group___v_r_e_f___peripheral___access___layer_ga33a1c574e559dc57bb2fc28166bf6341}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [12/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8a05a5b3da78aef59223205ee54c22b5}\label{group___v_r_e_f___peripheral___access___layer_ga8a05a5b3da78aef59223205ee54c22b5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [13/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}252\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabc36545658b11a98b00c51de3a3c5d42}\label{group___v_r_e_f___peripheral___access___layer_gabc36545658b11a98b00c51de3a3c5d42}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [14/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}28\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1d386ff4b328960f430b4c63f61423fa}\label{group___v_r_e_f___peripheral___access___layer_ga1d386ff4b328960f430b4c63f61423fa}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [15/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}2\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1d386ff4b328960f430b4c63f61423fa}\label{group___v_r_e_f___peripheral___access___layer_ga1d386ff4b328960f430b4c63f61423fa}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [16/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}2\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}\label{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [17/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}\label{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [18/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}\label{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [19/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}\label{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [20/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae7904b8fe3af1def40d58c2ca8123e44}\label{group___v_r_e_f___peripheral___access___layer_gae7904b8fe3af1def40d58c2ca8123e44}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [21/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}4092\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}\label{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [22/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}\label{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [23/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}\label{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [24/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}\label{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [25/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}\label{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [26/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}\label{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [27/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}\label{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [28/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}\label{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [29/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}\label{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [30/30]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga30320ad485493928a2f7198e40227043}\label{group___v_r_e_f___peripheral___access___layer_ga30320ad485493928a2f7198e40227043}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [1/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}100\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga751eb9bad252d2a0d98a9d0f0c8ae7d4}\label{group___v_r_e_f___peripheral___access___layer_ga751eb9bad252d2a0d98a9d0f0c8ae7d4}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [2/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga751eb9bad252d2a0d98a9d0f0c8ae7d4}\label{group___v_r_e_f___peripheral___access___layer_ga751eb9bad252d2a0d98a9d0f0c8ae7d4}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [3/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2b49646d4f332d1141142fea1e0bd93a}\label{group___v_r_e_f___peripheral___access___layer_ga2b49646d4f332d1141142fea1e0bd93a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [4/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}192\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga83b2d6f5756a9b0aa609216190380d5f}\label{group___v_r_e_f___peripheral___access___layer_ga83b2d6f5756a9b0aa609216190380d5f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [5/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}1\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga83b2d6f5756a9b0aa609216190380d5f}\label{group___v_r_e_f___peripheral___access___layer_ga83b2d6f5756a9b0aa609216190380d5f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [6/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}1\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga83b2d6f5756a9b0aa609216190380d5f}\label{group___v_r_e_f___peripheral___access___layer_ga83b2d6f5756a9b0aa609216190380d5f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [7/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}1\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7c4bd80405f38ccb35aaefc0f779684a}\label{group___v_r_e_f___peripheral___access___layer_ga7c4bd80405f38ccb35aaefc0f779684a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [8/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}20\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf5d62f7537cb7fff3930a3b62418fce4}\label{group___v_r_e_f___peripheral___access___layer_gaf5d62f7537cb7fff3930a3b62418fce4}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [9/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}236\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabc2dc38106b6ab2d3320e9269cd05504}\label{group___v_r_e_f___peripheral___access___layer_gabc2dc38106b6ab2d3320e9269cd05504}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [10/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga53762b5329df1577d65fb443ec732a11}\label{group___v_r_e_f___peripheral___access___layer_ga53762b5329df1577d65fb443ec732a11}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [11/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga53762b5329df1577d65fb443ec732a11}\label{group___v_r_e_f___peripheral___access___layer_ga53762b5329df1577d65fb443ec732a11}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [12/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga110c7cdc6ff066e67353a119359731f2}\label{group___v_r_e_f___peripheral___access___layer_ga110c7cdc6ff066e67353a119359731f2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [13/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}28\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8920d7bfe319ce3f5af958ad4c8f2cca}\label{group___v_r_e_f___peripheral___access___layer_ga8920d7bfe319ce3f5af958ad4c8f2cca}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [14/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad8a834e9c0be4b8a1f57679868c10f2d}\label{group___v_r_e_f___peripheral___access___layer_gad8a834e9c0be4b8a1f57679868c10f2d}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [15/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}48\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}\label{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [16/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}\label{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [17/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}\label{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [18/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}\label{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [19/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaed973faccea151edaf3bdaa2664da441}\label{group___v_r_e_f___peripheral___access___layer_gaed973faccea151edaf3bdaa2664da441}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [20/20]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}968\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0db623c4034ae906a2590d0ad4b9dcc9}\label{group___v_r_e_f___peripheral___access___layer_ga0db623c4034ae906a2590d0ad4b9dcc9}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_10@{RESERVED\_10}}
\index{RESERVED\_10@{RESERVED\_10}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_10}{RESERVED\_10}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+10\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac2f7b081f7b017963765b3b77e7211da}\label{group___v_r_e_f___peripheral___access___layer_gac2f7b081f7b017963765b3b77e7211da}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_10@{RESERVED\_10}}
\index{RESERVED\_10@{RESERVED\_10}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_10}{RESERVED\_10}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+10\mbox{[}56\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gade5b57b27f61c17492288127d23b8586}\label{group___v_r_e_f___peripheral___access___layer_gade5b57b27f61c17492288127d23b8586}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_11@{RESERVED\_11}}
\index{RESERVED\_11@{RESERVED\_11}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_11}{RESERVED\_11}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+11\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0c8ba5d1f4665648e9d202bb51a8a712}\label{group___v_r_e_f___peripheral___access___layer_ga0c8ba5d1f4665648e9d202bb51a8a712}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_11@{RESERVED\_11}}
\index{RESERVED\_11@{RESERVED\_11}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_11}{RESERVED\_11}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+11\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga25415f08b1c72e5eb7e9df0accbc647e}\label{group___v_r_e_f___peripheral___access___layer_ga25415f08b1c72e5eb7e9df0accbc647e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_12@{RESERVED\_12}}
\index{RESERVED\_12@{RESERVED\_12}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_12}{RESERVED\_12}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+12\mbox{[}12\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8bcfbb17f5c9418441c1998b58fe61bf}\label{group___v_r_e_f___peripheral___access___layer_ga8bcfbb17f5c9418441c1998b58fe61bf}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_12@{RESERVED\_12}}
\index{RESERVED\_12@{RESERVED\_12}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_12}{RESERVED\_12}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+12\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga92854cf727a032a192888fd92932deec}\label{group___v_r_e_f___peripheral___access___layer_ga92854cf727a032a192888fd92932deec}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_13@{RESERVED\_13}}
\index{RESERVED\_13@{RESERVED\_13}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_13}{RESERVED\_13}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+13\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf4d674d6ab98823edf86eeec41445834}\label{group___v_r_e_f___peripheral___access___layer_gaf4d674d6ab98823edf86eeec41445834}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_13@{RESERVED\_13}}
\index{RESERVED\_13@{RESERVED\_13}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_13}{RESERVED\_13}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+13\mbox{[}60\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacad0f574453da7955f80d4a5dbf4663e}\label{group___v_r_e_f___peripheral___access___layer_gacad0f574453da7955f80d4a5dbf4663e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_14@{RESERVED\_14}}
\index{RESERVED\_14@{RESERVED\_14}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_14}{RESERVED\_14}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+14\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0943ae88ae0698acdb00a67d1893aef5}\label{group___v_r_e_f___peripheral___access___layer_ga0943ae88ae0698acdb00a67d1893aef5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_14@{RESERVED\_14}}
\index{RESERVED\_14@{RESERVED\_14}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_14}{RESERVED\_14}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+14\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga115b799187006fc5de8eb06f8d42b9bb}\label{group___v_r_e_f___peripheral___access___layer_ga115b799187006fc5de8eb06f8d42b9bb}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_15@{RESERVED\_15}}
\index{RESERVED\_15@{RESERVED\_15}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_15}{RESERVED\_15}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+15\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga85af68e1546357d066381983ecd827d0}\label{group___v_r_e_f___peripheral___access___layer_ga85af68e1546357d066381983ecd827d0}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_15@{RESERVED\_15}}
\index{RESERVED\_15@{RESERVED\_15}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_15}{RESERVED\_15}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+15\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga97f8c9ba8db74b4d14e28350623b3297}\label{group___v_r_e_f___peripheral___access___layer_ga97f8c9ba8db74b4d14e28350623b3297}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_16@{RESERVED\_16}}
\index{RESERVED\_16@{RESERVED\_16}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_16}{RESERVED\_16}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+16\mbox{[}12\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4b1433abf0bec8b6193215357e46a446}\label{group___v_r_e_f___peripheral___access___layer_ga4b1433abf0bec8b6193215357e46a446}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_16@{RESERVED\_16}}
\index{RESERVED\_16@{RESERVED\_16}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_16}{RESERVED\_16}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+16\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga14ad2e574cba9d9c7e8cbaa4e5a078b6}\label{group___v_r_e_f___peripheral___access___layer_ga14ad2e574cba9d9c7e8cbaa4e5a078b6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_17@{RESERVED\_17}}
\index{RESERVED\_17@{RESERVED\_17}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_17}{RESERVED\_17}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+17\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8956946025a75febd1810e01fe51f80e}\label{group___v_r_e_f___peripheral___access___layer_ga8956946025a75febd1810e01fe51f80e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_17@{RESERVED\_17}}
\index{RESERVED\_17@{RESERVED\_17}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_17}{RESERVED\_17}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+17\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga756a30817dd0820a87e6e6577eb0fc4a}\label{group___v_r_e_f___peripheral___access___layer_ga756a30817dd0820a87e6e6577eb0fc4a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_18@{RESERVED\_18}}
\index{RESERVED\_18@{RESERVED\_18}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_18}{RESERVED\_18}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+18\mbox{[}284\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae5ed9af52b1a25b9ee9a4938a2b2ca3a}\label{group___v_r_e_f___peripheral___access___layer_gae5ed9af52b1a25b9ee9a4938a2b2ca3a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_18@{RESERVED\_18}}
\index{RESERVED\_18@{RESERVED\_18}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_18}{RESERVED\_18}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+18\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabda59b9594c175e7b2b7ba3b2298b599}\label{group___v_r_e_f___peripheral___access___layer_gabda59b9594c175e7b2b7ba3b2298b599}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_19@{RESERVED\_19}}
\index{RESERVED\_19@{RESERVED\_19}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_19}{RESERVED\_19}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+19\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6d9039fdfc2de61c8840616585d6f8c1}\label{group___v_r_e_f___peripheral___access___layer_ga6d9039fdfc2de61c8840616585d6f8c1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_19@{RESERVED\_19}}
\index{RESERVED\_19@{RESERVED\_19}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_19}{RESERVED\_19}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+19\mbox{[}488\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2e60525cb6cf392df908d0e076003558}\label{group___v_r_e_f___peripheral___access___layer_ga2e60525cb6cf392df908d0e076003558}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [1/12]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}12\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga290262cc4edb96ebeefaae3da3cda0d7}\label{group___v_r_e_f___peripheral___access___layer_ga290262cc4edb96ebeefaae3da3cda0d7}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [2/12]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac602b4f02cf3d5e8d341cd9f7afc343e}\label{group___v_r_e_f___peripheral___access___layer_gac602b4f02cf3d5e8d341cd9f7afc343e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [3/12]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}20\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa9d0b1e93a23f2a1a4399b7dc8ca3f00}\label{group___v_r_e_f___peripheral___access___layer_gaa9d0b1e93a23f2a1a4399b7dc8ca3f00}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [4/12]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6f91643603313549f066d2f445fbe58b}\label{group___v_r_e_f___peripheral___access___layer_ga6f91643603313549f066d2f445fbe58b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [5/12]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}252\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga76a9ec2331c09e8e213dfb169fbac870}\label{group___v_r_e_f___peripheral___access___layer_ga76a9ec2331c09e8e213dfb169fbac870}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [6/12]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad7de7b234e4846024bdeb9198f89edba}\label{group___v_r_e_f___peripheral___access___layer_gad7de7b234e4846024bdeb9198f89edba}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [7/12]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}48\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacc19a07675d1806592b3ed4a92f91e1c}\label{group___v_r_e_f___peripheral___access___layer_gacc19a07675d1806592b3ed4a92f91e1c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [8/12]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacc19a07675d1806592b3ed4a92f91e1c}\label{group___v_r_e_f___peripheral___access___layer_gacc19a07675d1806592b3ed4a92f91e1c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [9/12]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacc19a07675d1806592b3ed4a92f91e1c}\label{group___v_r_e_f___peripheral___access___layer_gacc19a07675d1806592b3ed4a92f91e1c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [10/12]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1e23711e9e444e5d829041e531103d74}\label{group___v_r_e_f___peripheral___access___layer_ga1e23711e9e444e5d829041e531103d74}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [11/12]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}52\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga91ced9af85b6245589cbf0d6688d5ad8}\label{group___v_r_e_f___peripheral___access___layer_ga91ced9af85b6245589cbf0d6688d5ad8}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [12/12]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}832\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga263b76687b296e92811dda9e8051c708}\label{group___v_r_e_f___peripheral___access___layer_ga263b76687b296e92811dda9e8051c708}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_20@{RESERVED\_20}}
\index{RESERVED\_20@{RESERVED\_20}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_20}{RESERVED\_20}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+20\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4b77a54e00f92e751d8361dbfa0af382}\label{group___v_r_e_f___peripheral___access___layer_ga4b77a54e00f92e751d8361dbfa0af382}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_21@{RESERVED\_21}}
\index{RESERVED\_21@{RESERVED\_21}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_21}{RESERVED\_21}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+21\mbox{[}11\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga16bcb91413a3db4481d7d500e8e6f82b}\label{group___v_r_e_f___peripheral___access___layer_ga16bcb91413a3db4481d7d500e8e6f82b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_22@{RESERVED\_22}}
\index{RESERVED\_22@{RESERVED\_22}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_22}{RESERVED\_22}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+22\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga88d2f4b5276717d52836ada8b48997cf}\label{group___v_r_e_f___peripheral___access___layer_ga88d2f4b5276717d52836ada8b48997cf}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_23@{RESERVED\_23}}
\index{RESERVED\_23@{RESERVED\_23}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_23}{RESERVED\_23}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+23\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3d696ac9cc19fd1715dfaa4d8b0871ae}\label{group___v_r_e_f___peripheral___access___layer_ga3d696ac9cc19fd1715dfaa4d8b0871ae}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_24@{RESERVED\_24}}
\index{RESERVED\_24@{RESERVED\_24}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_24}{RESERVED\_24}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+24\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaad6d5cb712dabba62eea5adf66b4f58e}\label{group___v_r_e_f___peripheral___access___layer_gaad6d5cb712dabba62eea5adf66b4f58e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_25@{RESERVED\_25}}
\index{RESERVED\_25@{RESERVED\_25}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_25}{RESERVED\_25}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+25\mbox{[}7\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga156410ff21a5fb0c8378dd1778a91cc9}\label{group___v_r_e_f___peripheral___access___layer_ga156410ff21a5fb0c8378dd1778a91cc9}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_26@{RESERVED\_26}}
\index{RESERVED\_26@{RESERVED\_26}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_26}{RESERVED\_26}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+26\mbox{[}43\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0a68d7345f63f9bfd5d11ff07db64d88}\label{group___v_r_e_f___peripheral___access___layer_ga0a68d7345f63f9bfd5d11ff07db64d88}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_27@{RESERVED\_27}}
\index{RESERVED\_27@{RESERVED\_27}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_27}{RESERVED\_27}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+27\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6678449777d6b957055fdfa2a8668db7}\label{group___v_r_e_f___peripheral___access___layer_ga6678449777d6b957055fdfa2a8668db7}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_28@{RESERVED\_28}}
\index{RESERVED\_28@{RESERVED\_28}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_28}{RESERVED\_28}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+28\mbox{[}23\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6c5f07c0d51983920ebca05f9e650883}\label{group___v_r_e_f___peripheral___access___layer_ga6c5f07c0d51983920ebca05f9e650883}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+3\mbox{[}20\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadafb614304cc42f044f8f558a5b9b340}\label{group___v_r_e_f___peripheral___access___layer_gadafb614304cc42f044f8f558a5b9b340}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+3\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae6f7bcb4c19541862a0ea955208a38f2}\label{group___v_r_e_f___peripheral___access___layer_gae6f7bcb4c19541862a0ea955208a38f2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+3\mbox{[}252\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa4a10ace4c244776c53d30a60206c08b}\label{group___v_r_e_f___peripheral___access___layer_gaa4a10ace4c244776c53d30a60206c08b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+3\mbox{[}28\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2a68f89086ca788e9123a2281decfe22}\label{group___v_r_e_f___peripheral___access___layer_ga2a68f89086ca788e9123a2281decfe22}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+3\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2e4cf360c8569570721315e4ec5efee5}\label{group___v_r_e_f___peripheral___access___layer_ga2e4cf360c8569570721315e4ec5efee5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+3\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga86684537b595133db57a7bcc73843d2a}\label{group___v_r_e_f___peripheral___access___layer_ga86684537b595133db57a7bcc73843d2a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+3\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga86684537b595133db57a7bcc73843d2a}\label{group___v_r_e_f___peripheral___access___layer_ga86684537b595133db57a7bcc73843d2a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+3\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga269f43b5f47b1d3dadb76a9bb547eb2c}\label{group___v_r_e_f___peripheral___access___layer_ga269f43b5f47b1d3dadb76a9bb547eb2c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_4@{RESERVED\_4}}
\index{RESERVED\_4@{RESERVED\_4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_4}{RESERVED\_4}\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+4\mbox{[}252\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga28abdcb21be439741a5d93fd91acff26}\label{group___v_r_e_f___peripheral___access___layer_ga28abdcb21be439741a5d93fd91acff26}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_4@{RESERVED\_4}}
\index{RESERVED\_4@{RESERVED\_4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_4}{RESERVED\_4}\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+4\mbox{[}28\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga22ca61cf43a11168ba32640820999621}\label{group___v_r_e_f___peripheral___access___layer_ga22ca61cf43a11168ba32640820999621}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_4@{RESERVED\_4}}
\index{RESERVED\_4@{RESERVED\_4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_4}{RESERVED\_4}\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+4\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3109898e317e51e909c069ce9e83d7be}\label{group___v_r_e_f___peripheral___access___layer_ga3109898e317e51e909c069ce9e83d7be}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_4@{RESERVED\_4}}
\index{RESERVED\_4@{RESERVED\_4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_4}{RESERVED\_4}\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+4\mbox{[}48\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6ea8e8615e2c3fed17a661c8b53db8a9}\label{group___v_r_e_f___peripheral___access___layer_ga6ea8e8615e2c3fed17a661c8b53db8a9}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_4@{RESERVED\_4}}
\index{RESERVED\_4@{RESERVED\_4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_4}{RESERVED\_4}\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+4\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae2739c72b0603dfc566d2ace64eb4aba}\label{group___v_r_e_f___peripheral___access___layer_gae2739c72b0603dfc566d2ace64eb4aba}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_4@{RESERVED\_4}}
\index{RESERVED\_4@{RESERVED\_4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_4}{RESERVED\_4}\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+4\mbox{[}84\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71033e44d51c3ca5bd7d938bf1685d47}\label{group___v_r_e_f___peripheral___access___layer_ga71033e44d51c3ca5bd7d938bf1685d47}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_4@{RESERVED\_4}}
\index{RESERVED\_4@{RESERVED\_4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_4}{RESERVED\_4}\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+4\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9e4f40ea0c686c93942d705bcbbdcc98}\label{group___v_r_e_f___peripheral___access___layer_ga9e4f40ea0c686c93942d705bcbbdcc98}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_5@{RESERVED\_5}}
\index{RESERVED\_5@{RESERVED\_5}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_5}{RESERVED\_5}\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+5\mbox{[}1792\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae08518891cb5153b83d67e6933cd96ff}\label{group___v_r_e_f___peripheral___access___layer_gae08518891cb5153b83d67e6933cd96ff}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_5@{RESERVED\_5}}
\index{RESERVED\_5@{RESERVED\_5}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_5}{RESERVED\_5}\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+5\mbox{[}200\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9610bff148407bb0bb1979e0e7c9263a}\label{group___v_r_e_f___peripheral___access___layer_ga9610bff148407bb0bb1979e0e7c9263a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_5@{RESERVED\_5}}
\index{RESERVED\_5@{RESERVED\_5}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_5}{RESERVED\_5}\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+5\mbox{[}20\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaf405456524d9a896032b2d5360a1b7e}\label{group___v_r_e_f___peripheral___access___layer_gaaf405456524d9a896032b2d5360a1b7e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_5@{RESERVED\_5}}
\index{RESERVED\_5@{RESERVED\_5}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_5}{RESERVED\_5}\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+5\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac434c3049fc8beb09dd04d55973be5a5}\label{group___v_r_e_f___peripheral___access___layer_gac434c3049fc8beb09dd04d55973be5a5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_5@{RESERVED\_5}}
\index{RESERVED\_5@{RESERVED\_5}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_5}{RESERVED\_5}\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+5\mbox{[}252\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac994386404e26f26f6bd1d6a01d17825}\label{group___v_r_e_f___peripheral___access___layer_gac994386404e26f26f6bd1d6a01d17825}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_5@{RESERVED\_5}}
\index{RESERVED\_5@{RESERVED\_5}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_5}{RESERVED\_5}\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+5\mbox{[}28\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9e87bdf948b19c8681f1f83ee5a8c000}\label{group___v_r_e_f___peripheral___access___layer_ga9e87bdf948b19c8681f1f83ee5a8c000}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_5@{RESERVED\_5}}
\index{RESERVED\_5@{RESERVED\_5}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_5}{RESERVED\_5}\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+5\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7ba5060aa714d2b81fe98e158a77524e}\label{group___v_r_e_f___peripheral___access___layer_ga7ba5060aa714d2b81fe98e158a77524e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_6@{RESERVED\_6}}
\index{RESERVED\_6@{RESERVED\_6}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_6}{RESERVED\_6}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+6\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8cafc46e436960561298a1760b00c183}\label{group___v_r_e_f___peripheral___access___layer_ga8cafc46e436960561298a1760b00c183}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_6@{RESERVED\_6}}
\index{RESERVED\_6@{RESERVED\_6}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_6}{RESERVED\_6}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+6\mbox{[}276\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga222a688bd3bb82670d021b03aef88679}\label{group___v_r_e_f___peripheral___access___layer_ga222a688bd3bb82670d021b03aef88679}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_6@{RESERVED\_6}}
\index{RESERVED\_6@{RESERVED\_6}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_6}{RESERVED\_6}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+6\mbox{[}3824\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae0b71ab9559e72dc3679ec091756e67b}\label{group___v_r_e_f___peripheral___access___layer_gae0b71ab9559e72dc3679ec091756e67b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_6@{RESERVED\_6}}
\index{RESERVED\_6@{RESERVED\_6}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_6}{RESERVED\_6}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+6\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa254b15c18f852d005da907e52a50c25}\label{group___v_r_e_f___peripheral___access___layer_gaa254b15c18f852d005da907e52a50c25}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_6@{RESERVED\_6}}
\index{RESERVED\_6@{RESERVED\_6}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_6}{RESERVED\_6}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+6\mbox{[}60\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7a67a27505bd4086d8923203f3b0e865}\label{group___v_r_e_f___peripheral___access___layer_ga7a67a27505bd4086d8923203f3b0e865}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_7@{RESERVED\_7}}
\index{RESERVED\_7@{RESERVED\_7}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_7}{RESERVED\_7}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+7\mbox{[}20\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8f61329171a8b4d554f60e46471ef6e7}\label{group___v_r_e_f___peripheral___access___layer_ga8f61329171a8b4d554f60e46471ef6e7}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_7@{RESERVED\_7}}
\index{RESERVED\_7@{RESERVED\_7}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_7}{RESERVED\_7}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+7\mbox{[}28\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8f61329171a8b4d554f60e46471ef6e7}\label{group___v_r_e_f___peripheral___access___layer_ga8f61329171a8b4d554f60e46471ef6e7}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_7@{RESERVED\_7}}
\index{RESERVED\_7@{RESERVED\_7}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_7}{RESERVED\_7}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+7\mbox{[}28\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaeb2dfc39c8b07c9be26576a181da1af4}\label{group___v_r_e_f___peripheral___access___layer_gaeb2dfc39c8b07c9be26576a181da1af4}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_7@{RESERVED\_7}}
\index{RESERVED\_7@{RESERVED\_7}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_7}{RESERVED\_7}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+7\mbox{[}99\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5876421d4a610aa1ec8c55142a7d131f}\label{group___v_r_e_f___peripheral___access___layer_ga5876421d4a610aa1ec8c55142a7d131f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_8@{RESERVED\_8}}
\index{RESERVED\_8@{RESERVED\_8}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_8}{RESERVED\_8}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+8\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae966cab4db7c6918819d94b5d86b724c}\label{group___v_r_e_f___peripheral___access___layer_gae966cab4db7c6918819d94b5d86b724c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_8@{RESERVED\_8}}
\index{RESERVED\_8@{RESERVED\_8}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_8}{RESERVED\_8}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+8\mbox{[}40\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf7aaeb486c85a458f5ce129f0d3efde9}\label{group___v_r_e_f___peripheral___access___layer_gaf7aaeb486c85a458f5ce129f0d3efde9}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_9@{RESERVED\_9}}
\index{RESERVED\_9@{RESERVED\_9}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_9}{RESERVED\_9}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+9\mbox{[}28\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae729f0fe5f746293938b5fe9cf4006fa}\label{group___v_r_e_f___peripheral___access___layer_gae729f0fe5f746293938b5fe9cf4006fa}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RESERVED\_9@{RESERVED\_9}}
\index{RESERVED\_9@{RESERVED\_9}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RESERVED\_9}{RESERVED\_9}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+9\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9131f08aa5a24b8c9ef95d51f62810de}\label{group___v_r_e_f___peripheral___access___layer_ga9131f08aa5a24b8c9ef95d51f62810de}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!REV@{REV}}
\index{REV@{REV}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{REV}{REV}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t REV}

Peripheral Revision register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga210275a17eb72f5b784d3cbf55217661}\label{group___v_r_e_f___peripheral___access___layer_ga210275a17eb72f5b784d3cbf55217661}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RFR@{RFR}}
\index{RFR@{RFR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RFR}{RFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RFR\mbox{[}2\mbox{]}}

SAI Receive FIFO Register, array offset\+: 0x\+C0, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga361969cc7784783c8fabc39826ef8afb}\label{group___v_r_e_f___peripheral___access___layer_ga361969cc7784783c8fabc39826ef8afb}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RGDAAC@{RGDAAC}}
\index{RGDAAC@{RGDAAC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RGDAAC}{RGDAAC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RGDAAC\mbox{[}12\mbox{]}}

Region Descriptor Alternate Access Control n, array offset\+: 0x800, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6459c121962efde5c35d444d3dce19c7}\label{group___v_r_e_f___peripheral___access___layer_ga6459c121962efde5c35d444d3dce19c7}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_R\_BC\_PKT@{RMON\_R\_BC\_PKT}}
\index{RMON\_R\_BC\_PKT@{RMON\_R\_BC\_PKT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_R\_BC\_PKT}{RMON\_R\_BC\_PKT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+R\+\_\+\+BC\+\_\+\+PKT}

Rx Broadcast Packets Statistic Register, offset\+: 0x288 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga98acbbbfee54ea1c4761ee5951e2d126}\label{group___v_r_e_f___peripheral___access___layer_ga98acbbbfee54ea1c4761ee5951e2d126}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_R\_CRC\_ALIGN@{RMON\_R\_CRC\_ALIGN}}
\index{RMON\_R\_CRC\_ALIGN@{RMON\_R\_CRC\_ALIGN}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_R\_CRC\_ALIGN}{RMON\_R\_CRC\_ALIGN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+R\+\_\+\+CRC\+\_\+\+ALIGN}

Rx Packets with CRC/\+Align Error Statistic Register, offset\+: 0x290 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaee35958691ebf65df297df51e831818e}\label{group___v_r_e_f___peripheral___access___layer_gaee35958691ebf65df297df51e831818e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_R\_FRAG@{RMON\_R\_FRAG}}
\index{RMON\_R\_FRAG@{RMON\_R\_FRAG}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_R\_FRAG}{RMON\_R\_FRAG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+R\+\_\+\+FRAG}

Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset\+: 0x29C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaab2ebadf7930c35c12988b9fe13d5717}\label{group___v_r_e_f___peripheral___access___layer_gaab2ebadf7930c35c12988b9fe13d5717}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_R\_JAB@{RMON\_R\_JAB}}
\index{RMON\_R\_JAB@{RMON\_R\_JAB}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_R\_JAB}{RMON\_R\_JAB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+R\+\_\+\+JAB}

Rx Packets Greater Than MAX\+\_\+\+FL Bytes and Bad CRC Statistic Register, offset\+: 0x2\+A0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga73f455f86576de6c6f8bc81fd55f1ccc}\label{group___v_r_e_f___peripheral___access___layer_ga73f455f86576de6c6f8bc81fd55f1ccc}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_R\_MC\_PKT@{RMON\_R\_MC\_PKT}}
\index{RMON\_R\_MC\_PKT@{RMON\_R\_MC\_PKT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_R\_MC\_PKT}{RMON\_R\_MC\_PKT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+R\+\_\+\+MC\+\_\+\+PKT}

Rx Multicast Packets Statistic Register, offset\+: 0x28C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0bdaf564c0d4534a985a8dc0fd40febf}\label{group___v_r_e_f___peripheral___access___layer_ga0bdaf564c0d4534a985a8dc0fd40febf}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_R\_OCTETS@{RMON\_R\_OCTETS}}
\index{RMON\_R\_OCTETS@{RMON\_R\_OCTETS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_R\_OCTETS}{RMON\_R\_OCTETS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+R\+\_\+\+OCTETS}

Rx Octets Statistic Register, offset\+: 0x2\+C4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2c290a5355b4926b7474f6182a307ac5}\label{group___v_r_e_f___peripheral___access___layer_ga2c290a5355b4926b7474f6182a307ac5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_R\_OVERSIZE@{RMON\_R\_OVERSIZE}}
\index{RMON\_R\_OVERSIZE@{RMON\_R\_OVERSIZE}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_R\_OVERSIZE}{RMON\_R\_OVERSIZE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+R\+\_\+\+OVERSIZE}

Rx Packets Greater Than MAX\+\_\+\+FL and Good CRC Statistic Register, offset\+: 0x298 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf34a91d827363118fe9b09dff356fc40}\label{group___v_r_e_f___peripheral___access___layer_gaf34a91d827363118fe9b09dff356fc40}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_R\_P1024TO2047@{RMON\_R\_P1024TO2047}}
\index{RMON\_R\_P1024TO2047@{RMON\_R\_P1024TO2047}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_R\_P1024TO2047}{RMON\_R\_P1024TO2047}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+R\+\_\+\+P1024\+TO2047}

Rx 1024-\/ to 2047-\/Byte Packets Statistic Register, offset\+: 0x2\+BC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga292f0125073f649729d64219c1d7dc52}\label{group___v_r_e_f___peripheral___access___layer_ga292f0125073f649729d64219c1d7dc52}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_R\_P128TO255@{RMON\_R\_P128TO255}}
\index{RMON\_R\_P128TO255@{RMON\_R\_P128TO255}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_R\_P128TO255}{RMON\_R\_P128TO255}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+R\+\_\+\+P128\+TO255}

Rx 128-\/ to 255-\/Byte Packets Statistic Register, offset\+: 0x2\+B0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga58322abf0730d2787f99f25acb9560c6}\label{group___v_r_e_f___peripheral___access___layer_ga58322abf0730d2787f99f25acb9560c6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_R\_P256TO511@{RMON\_R\_P256TO511}}
\index{RMON\_R\_P256TO511@{RMON\_R\_P256TO511}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_R\_P256TO511}{RMON\_R\_P256TO511}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+R\+\_\+\+P256\+TO511}

Rx 256-\/ to 511-\/Byte Packets Statistic Register, offset\+: 0x2\+B4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf77be1e3f50ad88ef065ae705921e078}\label{group___v_r_e_f___peripheral___access___layer_gaf77be1e3f50ad88ef065ae705921e078}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_R\_P512TO1023@{RMON\_R\_P512TO1023}}
\index{RMON\_R\_P512TO1023@{RMON\_R\_P512TO1023}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_R\_P512TO1023}{RMON\_R\_P512TO1023}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+R\+\_\+\+P512\+TO1023}

Rx 512-\/ to 1023-\/Byte Packets Statistic Register, offset\+: 0x2\+B8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7734364705f07e224edb096017ec3ec2}\label{group___v_r_e_f___peripheral___access___layer_ga7734364705f07e224edb096017ec3ec2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_R\_P64@{RMON\_R\_P64}}
\index{RMON\_R\_P64@{RMON\_R\_P64}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_R\_P64}{RMON\_R\_P64}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+R\+\_\+\+P64}

Rx 64-\/Byte Packets Statistic Register, offset\+: 0x2\+A8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga52905aa4385d66a0c9d843c7bef57da5}\label{group___v_r_e_f___peripheral___access___layer_ga52905aa4385d66a0c9d843c7bef57da5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_R\_P65TO127@{RMON\_R\_P65TO127}}
\index{RMON\_R\_P65TO127@{RMON\_R\_P65TO127}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_R\_P65TO127}{RMON\_R\_P65TO127}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+R\+\_\+\+P65\+TO127}

Rx 65-\/ to 127-\/Byte Packets Statistic Register, offset\+: 0x2\+AC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaca835ef3ce11b8556e13ce28f2ddbb3a}\label{group___v_r_e_f___peripheral___access___layer_gaca835ef3ce11b8556e13ce28f2ddbb3a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_R\_P\_GTE2048@{RMON\_R\_P\_GTE2048}}
\index{RMON\_R\_P\_GTE2048@{RMON\_R\_P\_GTE2048}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_R\_P\_GTE2048}{RMON\_R\_P\_GTE2048}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+R\+\_\+\+P\+\_\+\+GTE2048}

Rx Packets Greater than 2048 Bytes Statistic Register, offset\+: 0x2\+C0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga56f6d97274f93f49b3fe6ea36b02e936}\label{group___v_r_e_f___peripheral___access___layer_ga56f6d97274f93f49b3fe6ea36b02e936}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_R\_PACKETS@{RMON\_R\_PACKETS}}
\index{RMON\_R\_PACKETS@{RMON\_R\_PACKETS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_R\_PACKETS}{RMON\_R\_PACKETS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+R\+\_\+\+PACKETS}

Rx Packet Count Statistic Register, offset\+: 0x284 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad97d01d705241a209ef718530e148ff8}\label{group___v_r_e_f___peripheral___access___layer_gad97d01d705241a209ef718530e148ff8}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_R\_UNDERSIZE@{RMON\_R\_UNDERSIZE}}
\index{RMON\_R\_UNDERSIZE@{RMON\_R\_UNDERSIZE}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_R\_UNDERSIZE}{RMON\_R\_UNDERSIZE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+R\+\_\+\+UNDERSIZE}

Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register, offset\+: 0x294 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2515be4fc15d5a32d6919fddb7f4715e}\label{group___v_r_e_f___peripheral___access___layer_ga2515be4fc15d5a32d6919fddb7f4715e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_T\_BC\_PKT@{RMON\_T\_BC\_PKT}}
\index{RMON\_T\_BC\_PKT@{RMON\_T\_BC\_PKT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_T\_BC\_PKT}{RMON\_T\_BC\_PKT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+T\+\_\+\+BC\+\_\+\+PKT}

Tx Broadcast Packets Statistic Register, offset\+: 0x208 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaeb3c90dd51644caef781d9bfe024cc34}\label{group___v_r_e_f___peripheral___access___layer_gaeb3c90dd51644caef781d9bfe024cc34}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_T\_COL@{RMON\_T\_COL}}
\index{RMON\_T\_COL@{RMON\_T\_COL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_T\_COL}{RMON\_T\_COL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+T\+\_\+\+COL}

Tx Collision Count Statistic Register, offset\+: 0x224 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6c0a8e6e64ee686299b43b4f27a536ee}\label{group___v_r_e_f___peripheral___access___layer_ga6c0a8e6e64ee686299b43b4f27a536ee}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_T\_CRC\_ALIGN@{RMON\_T\_CRC\_ALIGN}}
\index{RMON\_T\_CRC\_ALIGN@{RMON\_T\_CRC\_ALIGN}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_T\_CRC\_ALIGN}{RMON\_T\_CRC\_ALIGN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+T\+\_\+\+CRC\+\_\+\+ALIGN}

Tx Packets with CRC/\+Align Error Statistic Register, offset\+: 0x210 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga43ff03080792022c5185c36be6c1a3c5}\label{group___v_r_e_f___peripheral___access___layer_ga43ff03080792022c5185c36be6c1a3c5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_T\_FRAG@{RMON\_T\_FRAG}}
\index{RMON\_T\_FRAG@{RMON\_T\_FRAG}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_T\_FRAG}{RMON\_T\_FRAG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+T\+\_\+\+FRAG}

Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset\+: 0x21C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf9bf25576c07f0aa60ecc4e22abd8221}\label{group___v_r_e_f___peripheral___access___layer_gaf9bf25576c07f0aa60ecc4e22abd8221}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_T\_JAB@{RMON\_T\_JAB}}
\index{RMON\_T\_JAB@{RMON\_T\_JAB}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_T\_JAB}{RMON\_T\_JAB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+T\+\_\+\+JAB}

Tx Packets Greater Than MAX\+\_\+\+FL bytes and Bad CRC Statistic Register, offset\+: 0x220 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0ad31fd558803b36545551f51cd5ad48}\label{group___v_r_e_f___peripheral___access___layer_ga0ad31fd558803b36545551f51cd5ad48}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_T\_MC\_PKT@{RMON\_T\_MC\_PKT}}
\index{RMON\_T\_MC\_PKT@{RMON\_T\_MC\_PKT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_T\_MC\_PKT}{RMON\_T\_MC\_PKT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+T\+\_\+\+MC\+\_\+\+PKT}

Tx Multicast Packets Statistic Register, offset\+: 0x20C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa4c2d440cda7c77793260d588ac6c915}\label{group___v_r_e_f___peripheral___access___layer_gaa4c2d440cda7c77793260d588ac6c915}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_T\_OCTETS@{RMON\_T\_OCTETS}}
\index{RMON\_T\_OCTETS@{RMON\_T\_OCTETS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_T\_OCTETS}{RMON\_T\_OCTETS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+T\+\_\+\+OCTETS}

Tx Octets Statistic Register, offset\+: 0x244 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaed13287b0e5f9fa24d990f98215852db}\label{group___v_r_e_f___peripheral___access___layer_gaed13287b0e5f9fa24d990f98215852db}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_T\_OVERSIZE@{RMON\_T\_OVERSIZE}}
\index{RMON\_T\_OVERSIZE@{RMON\_T\_OVERSIZE}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_T\_OVERSIZE}{RMON\_T\_OVERSIZE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+T\+\_\+\+OVERSIZE}

Tx Packets GT MAX\+\_\+\+FL bytes and Good CRC Statistic Register, offset\+: 0x218 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0e2ad1f67bcf39cf401b641b78efb860}\label{group___v_r_e_f___peripheral___access___layer_ga0e2ad1f67bcf39cf401b641b78efb860}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_T\_P1024TO2047@{RMON\_T\_P1024TO2047}}
\index{RMON\_T\_P1024TO2047@{RMON\_T\_P1024TO2047}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_T\_P1024TO2047}{RMON\_T\_P1024TO2047}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+T\+\_\+\+P1024\+TO2047}

Tx 1024-\/ to 2047-\/byte Packets Statistic Register, offset\+: 0x23C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8935928022e4abf9f86401bf076bf8b5}\label{group___v_r_e_f___peripheral___access___layer_ga8935928022e4abf9f86401bf076bf8b5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_T\_P128TO255@{RMON\_T\_P128TO255}}
\index{RMON\_T\_P128TO255@{RMON\_T\_P128TO255}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_T\_P128TO255}{RMON\_T\_P128TO255}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+T\+\_\+\+P128\+TO255}

Tx 128-\/ to 255-\/byte Packets Statistic Register, offset\+: 0x230 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf019ca567266ea7a1319f463f5ded206}\label{group___v_r_e_f___peripheral___access___layer_gaf019ca567266ea7a1319f463f5ded206}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_T\_P256TO511@{RMON\_T\_P256TO511}}
\index{RMON\_T\_P256TO511@{RMON\_T\_P256TO511}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_T\_P256TO511}{RMON\_T\_P256TO511}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+T\+\_\+\+P256\+TO511}

Tx 256-\/ to 511-\/byte Packets Statistic Register, offset\+: 0x234 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0c1c2ade9ca60d9e4c26e3b9bb62ca9a}\label{group___v_r_e_f___peripheral___access___layer_ga0c1c2ade9ca60d9e4c26e3b9bb62ca9a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_T\_P512TO1023@{RMON\_T\_P512TO1023}}
\index{RMON\_T\_P512TO1023@{RMON\_T\_P512TO1023}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_T\_P512TO1023}{RMON\_T\_P512TO1023}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+T\+\_\+\+P512\+TO1023}

Tx 512-\/ to 1023-\/byte Packets Statistic Register, offset\+: 0x238 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1d5232b06af7603d13d2f1ab3a045e3a}\label{group___v_r_e_f___peripheral___access___layer_ga1d5232b06af7603d13d2f1ab3a045e3a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_T\_P64@{RMON\_T\_P64}}
\index{RMON\_T\_P64@{RMON\_T\_P64}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_T\_P64}{RMON\_T\_P64}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+T\+\_\+\+P64}

Tx 64-\/Byte Packets Statistic Register, offset\+: 0x228 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac5c60306f0cbf3296aeb3a2144c64318}\label{group___v_r_e_f___peripheral___access___layer_gac5c60306f0cbf3296aeb3a2144c64318}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_T\_P65TO127@{RMON\_T\_P65TO127}}
\index{RMON\_T\_P65TO127@{RMON\_T\_P65TO127}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_T\_P65TO127}{RMON\_T\_P65TO127}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+T\+\_\+\+P65\+TO127}

Tx 65-\/ to 127-\/byte Packets Statistic Register, offset\+: 0x22C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae6d9a2af05e1aba8b3df363807fd4682}\label{group___v_r_e_f___peripheral___access___layer_gae6d9a2af05e1aba8b3df363807fd4682}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_T\_P\_GTE2048@{RMON\_T\_P\_GTE2048}}
\index{RMON\_T\_P\_GTE2048@{RMON\_T\_P\_GTE2048}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_T\_P\_GTE2048}{RMON\_T\_P\_GTE2048}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+T\+\_\+\+P\+\_\+\+GTE2048}

Tx Packets Greater Than 2048 Bytes Statistic Register, offset\+: 0x240 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga249efa2e09d4eaaca401fd5d0c9ea6db}\label{group___v_r_e_f___peripheral___access___layer_ga249efa2e09d4eaaca401fd5d0c9ea6db}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_T\_PACKETS@{RMON\_T\_PACKETS}}
\index{RMON\_T\_PACKETS@{RMON\_T\_PACKETS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_T\_PACKETS}{RMON\_T\_PACKETS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+T\+\_\+\+PACKETS}

Tx Packet Count Statistic Register, offset\+: 0x204 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4917a98c71a46e6953efeee6058352c6}\label{group___v_r_e_f___peripheral___access___layer_ga4917a98c71a46e6953efeee6058352c6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMON\_T\_UNDERSIZE@{RMON\_T\_UNDERSIZE}}
\index{RMON\_T\_UNDERSIZE@{RMON\_T\_UNDERSIZE}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMON\_T\_UNDERSIZE}{RMON\_T\_UNDERSIZE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RMON\+\_\+\+T\+\_\+\+UNDERSIZE}

Tx Packets Less Than Bytes and Good CRC Statistic Register, offset\+: 0x214 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaed92ad6e80b4c577d8f78cb77ac11f4e}\label{group___v_r_e_f___peripheral___access___layer_gaed92ad6e80b4c577d8f78cb77ac11f4e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RMR@{RMR}}
\index{RMR@{RMR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RMR}{RMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RMR}

SAI Receive Mask Register, offset\+: 0x\+E0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0b1280c88913b5fbf92826967aa708cd}\label{group___v_r_e_f___peripheral___access___layer_ga0b1280c88913b5fbf92826967aa708cd}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ROTL\_CA@{ROTL\_CA}}
\index{ROTL\_CA@{ROTL\_CA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ROTL\_CA}{ROTL\_CA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t ROTL\+\_\+\+CA\mbox{[}9\mbox{]}}

General Purpose Register 0 -\/ Rotate Left command..General Purpose Register 8 -\/ Rotate Left command, array offset\+: 0x9\+C8, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1c96461e2e5b1b4e9f1c730eb786ee0a}\label{group___v_r_e_f___peripheral___access___layer_ga1c96461e2e5b1b4e9f1c730eb786ee0a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ROTL\_CAA@{ROTL\_CAA}}
\index{ROTL\_CAA@{ROTL\_CAA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ROTL\_CAA}{ROTL\_CAA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t ROTL\+\_\+\+CAA}

Accumulator register -\/ Rotate Left command, offset\+: 0x9\+C4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf0d636f7e010fffbb43efa20db3bf3ea}\label{group___v_r_e_f___peripheral___access___layer_gaf0d636f7e010fffbb43efa20db3bf3ea}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!ROTL\_CASR@{ROTL\_CASR}}
\index{ROTL\_CASR@{ROTL\_CASR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{ROTL\_CASR}{ROTL\_CASR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t ROTL\+\_\+\+CASR}

Status register -\/ Rotate Left command, offset\+: 0x9\+C0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadb3a6cb8a3c37e9a55ab12962d0983d1}\label{group___v_r_e_f___peripheral___access___layer_gadb3a6cb8a3c37e9a55ab12962d0983d1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RPFC@{RPFC}}
\index{RPFC@{RPFC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RPFC}{RPFC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t RPFC}

Reset Pin Filter Control register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9423324babed28ac7e0a6990356c8cb1}\label{group___v_r_e_f___peripheral___access___layer_ga9423324babed28ac7e0a6990356c8cb1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RPFW@{RPFW}}
\index{RPFW@{RPFW}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RPFW}{RPFW}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t RPFW}

Reset Pin Filter Width register, offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga19d1ada2a3173e7a98019a06f225ca1b}\label{group___v_r_e_f___peripheral___access___layer_ga19d1ada2a3173e7a98019a06f225ca1b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RSEM@{RSEM}}
\index{RSEM@{RSEM}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RSEM}{RSEM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RSEM}

Receive FIFO Section Empty Threshold, offset\+: 0x194 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad10ae0d821edec8a6cf1bf982a307b91}\label{group___v_r_e_f___peripheral___access___layer_gad10ae0d821edec8a6cf1bf982a307b91}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RSER@{RSER}}
\index{RSER@{RSER}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RSER}{RSER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RSER}

DMA/\+Interrupt Request Select and Enable Register, offset\+: 0x30 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafe03d0d221895523af2f04cb4d9bffde}\label{group___v_r_e_f___peripheral___access___layer_gafe03d0d221895523af2f04cb4d9bffde}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RSFL@{RSFL}}
\index{RSFL@{RSFL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RSFL}{RSFL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RSFL}

Receive FIFO Section Full Threshold, offset\+: 0x190 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8670159f3a9ccefebd38368189765e17}\label{group___v_r_e_f___peripheral___access___layer_ga8670159f3a9ccefebd38368189765e17}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RST@{RST}}
\index{RST@{RST}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RST}{RST}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t RST}

LLWU Reset Enable register, offset\+: 0xA \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga095ee56174bca40b8f3b42792b2aa554}\label{group___v_r_e_f___peripheral___access___layer_ga095ee56174bca40b8f3b42792b2aa554}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RSTCNT@{RSTCNT}}
\index{RSTCNT@{RSTCNT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RSTCNT}{RSTCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t RSTCNT}

Watchdog Reset Count register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2584067355457f0ec79d3bf90ac6dd50}\label{group___v_r_e_f___peripheral___access___layer_ga2584067355457f0ec79d3bf90ac6dd50}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RWFIFO@{RWFIFO}}
\index{RWFIFO@{RWFIFO}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RWFIFO}{RWFIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t RWFIFO}

UART FIFO Receive Watermark, offset\+: 0x15 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga30926c424788b94e5d29ab98cb8bac1e}\label{group___v_r_e_f___peripheral___access___layer_ga30926c424788b94e5d29ab98cb8bac1e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RX14MASK@{RX14MASK}}
\index{RX14MASK@{RX14MASK}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RX14MASK}{RX14MASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RX14\+MASK}

Rx 14 Mask register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab3ebd58a3a24c6ca80f804ea56fd3d3b}\label{group___v_r_e_f___peripheral___access___layer_gab3ebd58a3a24c6ca80f804ea56fd3d3b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RX15MASK@{RX15MASK}}
\index{RX15MASK@{RX15MASK}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RX15MASK}{RX15MASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RX15\+MASK}

Rx 15 Mask register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0dea8ce252243b9f7caaabeb24bd880a}\label{group___v_r_e_f___peripheral___access___layer_ga0dea8ce252243b9f7caaabeb24bd880a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RXFGMASK@{RXFGMASK}}
\index{RXFGMASK@{RXFGMASK}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RXFGMASK}{RXFGMASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RXFGMASK}

Rx FIFO Global Mask register, offset\+: 0x48 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga068e84aeb58da0d6b60963aba62ca254}\label{group___v_r_e_f___peripheral___access___layer_ga068e84aeb58da0d6b60963aba62ca254}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RXFIR@{RXFIR}}
\index{RXFIR@{RXFIR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RXFIR}{RXFIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RXFIR}

Rx FIFO Information Register, offset\+: 0x4C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac60db58d1ff9c9bae1ff1460dd6972ab}\label{group___v_r_e_f___peripheral___access___layer_gac60db58d1ff9c9bae1ff1460dd6972ab}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RXFR0@{RXFR0}}
\index{RXFR0@{RXFR0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RXFR0}{RXFR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RXFR0}

Receive FIFO Registers, offset\+: 0x7C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafdbe91d4e8ea80ec8bcc8c89551429e1}\label{group___v_r_e_f___peripheral___access___layer_gafdbe91d4e8ea80ec8bcc8c89551429e1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RXFR1@{RXFR1}}
\index{RXFR1@{RXFR1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RXFR1}{RXFR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RXFR1}

Receive FIFO Registers, offset\+: 0x80 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac4caeaac62400fb5d871f11574557a22}\label{group___v_r_e_f___peripheral___access___layer_gac4caeaac62400fb5d871f11574557a22}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RXFR2@{RXFR2}}
\index{RXFR2@{RXFR2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RXFR2}{RXFR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RXFR2}

Receive FIFO Registers, offset\+: 0x84 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa997d3f01aca2c5e21a526b29e466f27}\label{group___v_r_e_f___peripheral___access___layer_gaa997d3f01aca2c5e21a526b29e466f27}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RXFR3@{RXFR3}}
\index{RXFR3@{RXFR3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RXFR3}{RXFR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RXFR3}

Receive FIFO Registers, offset\+: 0x88 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga22ac97ce9a5bdf88fe8244dda097722b}\label{group___v_r_e_f___peripheral___access___layer_ga22ac97ce9a5bdf88fe8244dda097722b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RXIMR@{RXIMR}}
\index{RXIMR@{RXIMR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RXIMR}{RXIMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RXIMR\mbox{[}16\mbox{]}}

Rx Individual Mask Registers, array offset\+: 0x880, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5c2048bfa07070031acbee2dd7e64391}\label{group___v_r_e_f___peripheral___access___layer_ga5c2048bfa07070031acbee2dd7e64391}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!RXMGMASK@{RXMGMASK}}
\index{RXMGMASK@{RXMGMASK}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{RXMGMASK}{RXMGMASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RXMGMASK}

Rx Mailboxes Global Mask Register, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0542ffc7618a0893938748eef9c87474}\label{group___v_r_e_f___peripheral___access___layer_ga0542ffc7618a0893938748eef9c87474}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!S@{S}}
\index{S@{S}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S}{S}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S}

I2C Status register, offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0542ffc7618a0893938748eef9c87474}\label{group___v_r_e_f___peripheral___access___layer_ga0542ffc7618a0893938748eef9c87474}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!S@{S}}
\index{S@{S}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S}{S}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S}

MCG Status Register, offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gababb54850c6689ddd1ac5723d7551f6a}\label{group___v_r_e_f___peripheral___access___layer_gababb54850c6689ddd1ac5723d7551f6a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!S@{S}}
\index{S@{S}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S}{S}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S}

Channel n Status register, array offset\+: 0x14, array step\+: 0x28 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gababb54850c6689ddd1ac5723d7551f6a}\label{group___v_r_e_f___peripheral___access___layer_gababb54850c6689ddd1ac5723d7551f6a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!S@{S}}
\index{S@{S}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S}{S}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S}

Channel n Status register, array offset\+: 0x14, array step\+: 0x28 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac4e320927bd72445c49414603b05f792}\label{group___v_r_e_f___peripheral___access___layer_gac4e320927bd72445c49414603b05f792}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!S1@{S1}}
\index{S1@{S1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S1}{S1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t S1}

UART Status Register 1, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaafdaf251d5cfeb18803536542a880459}\label{group___v_r_e_f___peripheral___access___layer_gaafdaf251d5cfeb18803536542a880459}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!S2@{S2}}
\index{S2@{S2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S2}{S2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S2}

UART Status Register 2, offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga821c25191533123bf8aca63e3dc2b79e}\label{group___v_r_e_f___peripheral___access___layer_ga821c25191533123bf8aca63e3dc2b79e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SADDR@{SADDR}}
\index{SADDR@{SADDR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SADDR}{SADDR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SADDR}

TCD Source Address, array offset\+: 0x1000, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga821c25191533123bf8aca63e3dc2b79e}\label{group___v_r_e_f___peripheral___access___layer_ga821c25191533123bf8aca63e3dc2b79e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SADDR@{SADDR}}
\index{SADDR@{SADDR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SADDR}{SADDR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SADDR}

TCD Source Address, array offset\+: 0x1000, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71c139861c5c28b6a6e81b2b1c72946a}\label{group___v_r_e_f___peripheral___access___layer_ga71c139861c5c28b6a6e81b2b1c72946a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SC@{SC}}
\index{SC@{SC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SC}{SC}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SC}

Status And Control, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga369ca7d5284929a823dab79b7d10d81f}\label{group___v_r_e_f___peripheral___access___layer_ga369ca7d5284929a823dab79b7d10d81f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SC@{SC}}
\index{SC@{SC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SC}{SC}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t SC}

MCG Status and Control Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71c139861c5c28b6a6e81b2b1c72946a}\label{group___v_r_e_f___peripheral___access___layer_ga71c139861c5c28b6a6e81b2b1c72946a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SC@{SC}}
\index{SC@{SC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SC}{SC}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SC}

Status and Control register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga369ca7d5284929a823dab79b7d10d81f}\label{group___v_r_e_f___peripheral___access___layer_ga369ca7d5284929a823dab79b7d10d81f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SC@{SC}}
\index{SC@{SC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SC}{SC}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t SC}

VREF Status and Control Register, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac2f336dedf67a3b6dc792098c25f1197}\label{group___v_r_e_f___peripheral___access___layer_gac2f336dedf67a3b6dc792098c25f1197}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SC1@{SC1}}
\index{SC1@{SC1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SC1}{SC1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SC1\mbox{[}2\mbox{]}}

ADC Status and Control Registers 1, array offset\+: 0x0, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab3540714d43d0b62818c72e8dc20d90a}\label{group___v_r_e_f___peripheral___access___layer_gab3540714d43d0b62818c72e8dc20d90a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SC2@{SC2}}
\index{SC2@{SC2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SC2}{SC2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SC2}

Status and Control Register 2, offset\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac9553a6641fb9da34cb7a0b63c7b2d4e}\label{group___v_r_e_f___peripheral___access___layer_gac9553a6641fb9da34cb7a0b63c7b2d4e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SC3@{SC3}}
\index{SC3@{SC3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SC3}{SC3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SC3}

Status and Control Register 3, offset\+: 0x24 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga56f3400a3098ef029b33068a871051da}\label{group___v_r_e_f___peripheral___access___layer_ga56f3400a3098ef029b33068a871051da}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SCGC1@{SCGC1}}
\index{SCGC1@{SCGC1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SCGC1}{SCGC1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCGC1}

System Clock Gating Control Register 1, offset\+: 0x1028 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga60de3b2b35648ee6eec819ffa3243fd7}\label{group___v_r_e_f___peripheral___access___layer_ga60de3b2b35648ee6eec819ffa3243fd7}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SCGC2@{SCGC2}}
\index{SCGC2@{SCGC2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SCGC2}{SCGC2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCGC2}

System Clock Gating Control Register 2, offset\+: 0x102C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga759ea74edf1679b433c736d994f3ac16}\label{group___v_r_e_f___peripheral___access___layer_ga759ea74edf1679b433c736d994f3ac16}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SCGC3@{SCGC3}}
\index{SCGC3@{SCGC3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SCGC3}{SCGC3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCGC3}

System Clock Gating Control Register 3, offset\+: 0x1030 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga342559d79209f064052a8a005bfd38a3}\label{group___v_r_e_f___peripheral___access___layer_ga342559d79209f064052a8a005bfd38a3}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SCGC4@{SCGC4}}
\index{SCGC4@{SCGC4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SCGC4}{SCGC4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCGC4}

System Clock Gating Control Register 4, offset\+: 0x1034 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0c6b967745d0bb3e1bd280f7dd98db49}\label{group___v_r_e_f___peripheral___access___layer_ga0c6b967745d0bb3e1bd280f7dd98db49}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SCGC5@{SCGC5}}
\index{SCGC5@{SCGC5}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SCGC5}{SCGC5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCGC5}

System Clock Gating Control Register 5, offset\+: 0x1038 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8075f4fb5887b43eba04eb636853be29}\label{group___v_r_e_f___peripheral___access___layer_ga8075f4fb5887b43eba04eb636853be29}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SCGC6@{SCGC6}}
\index{SCGC6@{SCGC6}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SCGC6}{SCGC6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCGC6}

System Clock Gating Control Register 6, offset\+: 0x103C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafa6e40b1dfd085e74bffc345bd359205}\label{group___v_r_e_f___peripheral___access___layer_gafa6e40b1dfd085e74bffc345bd359205}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SCGC7@{SCGC7}}
\index{SCGC7@{SCGC7}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SCGC7}{SCGC7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCGC7}

System Clock Gating Control Register 7, offset\+: 0x1040 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3fa18be8bc25b11eff5d36fbad087a91}\label{group___v_r_e_f___peripheral___access___layer_ga3fa18be8bc25b11eff5d36fbad087a91}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SCR@{SCR}}
\index{SCR@{SCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t SCR}

CMP Status and Control Register, offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5baf01a3a36a117e2bebdd02d6d6876a}\label{group___v_r_e_f___peripheral___access___layer_ga5baf01a3a36a117e2bebdd02d6d6876a}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SDID@{SDID}}
\index{SDID@{SDID}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SDID}{SDID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SDID}

System Device Identification Register, offset\+: 0x1024 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga31235a08f568be7aa41963234a9d676c}\label{group___v_r_e_f___peripheral___access___layer_ga31235a08f568be7aa41963234a9d676c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SEEI@{SEEI}}
\index{SEEI@{SEEI}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SEEI}{SEEI}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t SEEI}

Set Enable Error Interrupt Register, offset\+: 0x19 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga325eddaf96c9a3e8006e525499c2d5eb}\label{group___v_r_e_f___peripheral___access___layer_ga325eddaf96c9a3e8006e525499c2d5eb}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SERQ@{SERQ}}
\index{SERQ@{SERQ}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SERQ}{SERQ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t SERQ}

Set Enable Request Register, offset\+: 0x1B \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga47ffbf57d1749471af68be10a93828bf}\label{group___v_r_e_f___peripheral___access___layer_ga47ffbf57d1749471af68be10a93828bf}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SERV@{SERV}}
\index{SERV@{SERV}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SERV}{SERV}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t SERV}

Service Register, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3f4925f03ef02bb94a72c4ad64da8d39}\label{group___v_r_e_f___peripheral___access___layer_ga3f4925f03ef02bb94a72c4ad64da8d39}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SET@{SET}}
\index{SET@{SET}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  SET\mbox{[}4\mbox{]}\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaeb03a7d2de0c18c66911428d9cb8f080}\label{group___v_r_e_f___peripheral___access___layer_gaeb03a7d2de0c18c66911428d9cb8f080}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SFIFO@{SFIFO}}
\index{SFIFO@{SFIFO}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SFIFO}{SFIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t SFIFO}

UART FIFO Status Register, offset\+: 0x12 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga259cfcca8e9764142934b37873e0b2ea}\label{group___v_r_e_f___peripheral___access___layer_ga259cfcca8e9764142934b37873e0b2ea}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SLAST@{SLAST}}
\index{SLAST@{SLAST}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SLAST}{SLAST}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SLAST}

TCD Last Source Address Adjustment, array offset\+: 0x100C, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga259cfcca8e9764142934b37873e0b2ea}\label{group___v_r_e_f___peripheral___access___layer_ga259cfcca8e9764142934b37873e0b2ea}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SLAST@{SLAST}}
\index{SLAST@{SLAST}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SLAST}{SLAST}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SLAST}

TCD Last Source Address Adjustment, array offset\+: 0x100C, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga49d038f708567a8218c8fc391776faa9}\label{group___v_r_e_f___peripheral___access___layer_ga49d038f708567a8218c8fc391776faa9}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SLAVE@{SLAVE}}
\index{SLAVE@{SLAVE}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  SLAVE\mbox{[}5\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae84d7b4597381d16c807ac8c0f77b12c}\label{group___v_r_e_f___peripheral___access___layer_gae84d7b4597381d16c807ac8c0f77b12c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SLTH@{SLTH}}
\index{SLTH@{SLTH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SLTH}{SLTH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t SLTH}

I2C SCL Low Timeout Register High, offset\+: 0xA \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae154cfc39aa9ad234093c3a7a469a27d}\label{group___v_r_e_f___peripheral___access___layer_gae154cfc39aa9ad234093c3a7a469a27d}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SLTL@{SLTL}}
\index{SLTL@{SLTL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SLTL}{SLTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t SLTL}

I2C SCL Low Timeout Register Low, offset\+: 0xB \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7da5c460cfe30d313f3f057de44ae6b6}\label{group___v_r_e_f___peripheral___access___layer_ga7da5c460cfe30d313f3f057de44ae6b6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SMB@{SMB}}
\index{SMB@{SMB}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SMB}{SMB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t SMB}

I2C SMBus Control and Status register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab83ecd61515a229daa91f7ee98f377d7}\label{group___v_r_e_f___peripheral___access___layer_gab83ecd61515a229daa91f7ee98f377d7}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SOFF@{SOFF}}
\index{SOFF@{SOFF}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SOFF}{SOFF}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t SOFF}

TCD Signed Source Address Offset, array offset\+: 0x1004, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab83ecd61515a229daa91f7ee98f377d7}\label{group___v_r_e_f___peripheral___access___layer_gab83ecd61515a229daa91f7ee98f377d7}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SOFF@{SOFF}}
\index{SOFF@{SOFF}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SOFF}{SOFF}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t SOFF}

TCD Signed Source Address Offset, array offset\+: 0x1004, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga664d93365324a7dcc740fa58f095e7ab}\label{group___v_r_e_f___peripheral___access___layer_ga664d93365324a7dcc740fa58f095e7ab}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SOFTHLD@{SOFTHLD}}
\index{SOFTHLD@{SOFTHLD}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SOFTHLD}{SOFTHLD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t SOFTHLD}

SOF Threshold register, offset\+: 0x\+AC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2dd2ae7d066d4b4240fe56f72f0f7095}\label{group___v_r_e_f___peripheral___access___layer_ga2dd2ae7d066d4b4240fe56f72f0f7095}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SOPT1@{SOPT1}}
\index{SOPT1@{SOPT1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SOPT1}{SOPT1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SOPT1}

System Options Register 1, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae691410c960f357d63ab3b479cb59641}\label{group___v_r_e_f___peripheral___access___layer_gae691410c960f357d63ab3b479cb59641}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SOPT1CFG@{SOPT1CFG}}
\index{SOPT1CFG@{SOPT1CFG}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SOPT1CFG}{SOPT1CFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SOPT1\+CFG}

SOPT1 Configuration Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3f8dc2ae265d799ec159ccd2c2fddabd}\label{group___v_r_e_f___peripheral___access___layer_ga3f8dc2ae265d799ec159ccd2c2fddabd}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SOPT2@{SOPT2}}
\index{SOPT2@{SOPT2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SOPT2}{SOPT2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SOPT2}

System Options Register 2, offset\+: 0x1004 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5e152370dc7f083dff49c4e56e669435}\label{group___v_r_e_f___peripheral___access___layer_ga5e152370dc7f083dff49c4e56e669435}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SOPT4@{SOPT4}}
\index{SOPT4@{SOPT4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SOPT4}{SOPT4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SOPT4}

System Options Register 4, offset\+: 0x100C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad3423d05c1b61a09639d9ea8b5d3ea66}\label{group___v_r_e_f___peripheral___access___layer_gad3423d05c1b61a09639d9ea8b5d3ea66}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SOPT5@{SOPT5}}
\index{SOPT5@{SOPT5}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SOPT5}{SOPT5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SOPT5}

System Options Register 5, offset\+: 0x1010 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9a5cff1a3ad3808a7b9478791a37915d}\label{group___v_r_e_f___peripheral___access___layer_ga9a5cff1a3ad3808a7b9478791a37915d}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SOPT7@{SOPT7}}
\index{SOPT7@{SOPT7}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SOPT7}{SOPT7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SOPT7}

System Options Register 7, offset\+: 0x1018 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab09a59fc2dab98db3bb4b14506b1bea4}\label{group___v_r_e_f___peripheral___access___layer_gab09a59fc2dab98db3bb4b14506b1bea4}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SP@{SP}}
\index{SP@{SP}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  SP\mbox{[}5\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5634132d0d636b9eac05627fe9e2b2f9}\label{group___v_r_e_f___peripheral___access___layer_ga5634132d0d636b9eac05627fe9e2b2f9}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SR@{SR}}
\index{SR@{SR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SR}{SR}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t SR}

DAC Status Register, offset\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa4e5f09c578d8d5c138b41a1e740df3f}\label{group___v_r_e_f___peripheral___access___layer_gaa4e5f09c578d8d5c138b41a1e740df3f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SR@{SR}}
\index{SR@{SR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SR}{SR}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SR}

RNGA Status Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf6aca2bbd40c0fb6df7c3aebe224a360}\label{group___v_r_e_f___peripheral___access___layer_gaf6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SR@{SR}}
\index{SR@{SR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SR}{SR}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

RTC Status Register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf6aca2bbd40c0fb6df7c3aebe224a360}\label{group___v_r_e_f___peripheral___access___layer_gaf6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SR@{SR}}
\index{SR@{SR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SR}{SR}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

Status Register, offset\+: 0x2C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga41d4e6ae9fb47445146929d15e97153f}\label{group___v_r_e_f___peripheral___access___layer_ga41d4e6ae9fb47445146929d15e97153f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SRS0@{SRS0}}
\index{SRS0@{SRS0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SRS0}{SRS0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t SRS0}

System Reset Status Register 0, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2164524ec77565baad264a25fbc65378}\label{group___v_r_e_f___peripheral___access___layer_ga2164524ec77565baad264a25fbc65378}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SRS1@{SRS1}}
\index{SRS1@{SRS1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SRS1}{SRS1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t SRS1}

System Reset Status Register 1, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga20abbb37927be43e6e153072de17c02f}\label{group___v_r_e_f___peripheral___access___layer_ga20abbb37927be43e6e153072de17c02f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SSRT@{SSRT}}
\index{SSRT@{SSRT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SSRT}{SSRT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t SSRT}

Set START Bit Register, offset\+: 0x1D \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga14ef8aa2216b90fe692d18077ce4b343}\label{group___v_r_e_f___peripheral___access___layer_ga14ef8aa2216b90fe692d18077ce4b343}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!STAT@{STAT}}
\index{STAT@{STAT}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{STAT}{STAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t STAT}

Status register, offset\+: 0x90 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0b3f4c41f87ca52c3b6bca0bafa0df6b}\label{group___v_r_e_f___peripheral___access___layer_ga0b3f4c41f87ca52c3b6bca0bafa0df6b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!STATUS@{STATUS}}
\index{STATUS@{STATUS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{STATUS}{STATUS}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t STATUS}

Capture And Compare Status, offset\+: 0x50 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaece2c880dc5ba01a2fc9326dc080dc26}\label{group___v_r_e_f___peripheral___access___layer_gaece2c880dc5ba01a2fc9326dc080dc26}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!STATUS@{STATUS}}
\index{STATUS@{STATUS}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{STATUS}{STATUS}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t STATUS}

Status register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad4d85fbd5ff5d1ba1aeb7e49adb9b1fd}\label{group___v_r_e_f___peripheral___access___layer_gad4d85fbd5ff5d1ba1aeb7e49adb9b1fd}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!STCTRLH@{STCTRLH}}
\index{STCTRLH@{STCTRLH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{STCTRLH}{STCTRLH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t STCTRLH}

Watchdog Status and Control Register High, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaab3e807406cde45883ef340be06568cb}\label{group___v_r_e_f___peripheral___access___layer_gaab3e807406cde45883ef340be06568cb}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!STCTRLL@{STCTRLL}}
\index{STCTRLL@{STCTRLL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{STCTRLL}{STCTRLL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t STCTRLL}

Watchdog Status and Control Register Low, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6d48e521076ac72f94f3d2503305b08f}\label{group___v_r_e_f___peripheral___access___layer_ga6d48e521076ac72f94f3d2503305b08f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!STR\_CA@{STR\_CA}}
\index{STR\_CA@{STR\_CA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{STR\_CA}{STR\_CA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t STR\+\_\+\+CA\mbox{[}9\mbox{]}}

General Purpose Register 0 -\/ Store Register command..General Purpose Register 8 -\/ Store Register command, array offset\+: 0x888, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab3ad8bd9d03821985fc068bdb44cb79d}\label{group___v_r_e_f___peripheral___access___layer_gab3ad8bd9d03821985fc068bdb44cb79d}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!STR\_CAA@{STR\_CAA}}
\index{STR\_CAA@{STR\_CAA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{STR\_CAA}{STR\_CAA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t STR\+\_\+\+CAA}

Accumulator register -\/ Store Register command, offset\+: 0x884 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad22ce20e7ca15c2fdb392414d4a934a6}\label{group___v_r_e_f___peripheral___access___layer_gad22ce20e7ca15c2fdb392414d4a934a6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!STR\_CASR@{STR\_CASR}}
\index{STR\_CASR@{STR\_CASR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{STR\_CASR}{STR\_CASR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t STR\+\_\+\+CASR}

Status register -\/ Store Register command, offset\+: 0x880 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga098b0b5a2b0f2bf3e7387898e05b7b04}\label{group___v_r_e_f___peripheral___access___layer_ga098b0b5a2b0f2bf3e7387898e05b7b04}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SWOCTRL@{SWOCTRL}}
\index{SWOCTRL@{SWOCTRL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SWOCTRL}{SWOCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SWOCTRL}

FTM Software Output Control, offset\+: 0x94 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaf260293f48b1c4779012028d6751b17}\label{group___v_r_e_f___peripheral___access___layer_gaaf260293f48b1c4779012028d6751b17}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SYNC@{SYNC}}
\index{SYNC@{SYNC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SYNC}{SYNC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYNC}

Synchronization, offset\+: 0x58 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga86aac8f9f563e6968d407e77a6e7228c}\label{group___v_r_e_f___peripheral___access___layer_ga86aac8f9f563e6968d407e77a6e7228c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SYNCONF@{SYNCONF}}
\index{SYNCONF@{SYNCONF}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SYNCONF}{SYNCONF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYNCONF}

Synchronization Configuration, offset\+: 0x8C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaf4c7a736d3642f87d615b538e7696e2}\label{group___v_r_e_f___peripheral___access___layer_gaaf4c7a736d3642f87d615b538e7696e2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!SYSCTL@{SYSCTL}}
\index{SYSCTL@{SYSCTL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{SYSCTL}{SYSCTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SYSCTL}

System Control register, offset\+: 0x2C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab097ec03994319ea1c1828f658f1ccd5}\label{group___v_r_e_f___peripheral___access___layer_gab097ec03994319ea1c1828f658f1ccd5}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TACC@{TACC}}
\index{TACC@{TACC}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TACC}{TACC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TACC}

Transmit Accelerator Function Configuration, offset\+: 0x1\+C0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad2e6e0c9711ff56392ec464df937ca60}\label{group___v_r_e_f___peripheral___access___layer_gad2e6e0c9711ff56392ec464df937ca60}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TAEM@{TAEM}}
\index{TAEM@{TAEM}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TAEM}{TAEM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAEM}

Transmit FIFO Almost Empty Threshold, offset\+: 0x1\+A4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabd65e2dd155f2feef477f2cfa4944417}\label{group___v_r_e_f___peripheral___access___layer_gabd65e2dd155f2feef477f2cfa4944417}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TAFL@{TAFL}}
\index{TAFL@{TAFL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TAFL}{TAFL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAFL}

Transmit FIFO Almost Full Threshold, offset\+: 0x1\+A8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafbef7be4132f76a31f1a0e0311c2fc92}\label{group___v_r_e_f___peripheral___access___layer_gafbef7be4132f76a31f1a0e0311c2fc92}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TAGVDW0S@{TAGVDW0S}}
\index{TAGVDW0S@{TAGVDW0S}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TAGVDW0S}{TAGVDW0S}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAGVDW0S\mbox{[}4\mbox{]}}

Cache Tag Storage, array offset\+: 0x100, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga283e3e05f6df99bb519c742e82b9780d}\label{group___v_r_e_f___peripheral___access___layer_ga283e3e05f6df99bb519c742e82b9780d}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TAGVDW1S@{TAGVDW1S}}
\index{TAGVDW1S@{TAGVDW1S}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TAGVDW1S}{TAGVDW1S}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAGVDW1S\mbox{[}4\mbox{]}}

Cache Tag Storage, array offset\+: 0x110, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac6ab468a5fa5f4676e320650f42acb51}\label{group___v_r_e_f___peripheral___access___layer_gac6ab468a5fa5f4676e320650f42acb51}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TAGVDW2S@{TAGVDW2S}}
\index{TAGVDW2S@{TAGVDW2S}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TAGVDW2S}{TAGVDW2S}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAGVDW2S\mbox{[}4\mbox{]}}

Cache Tag Storage, array offset\+: 0x120, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga35dd309b49b2d2e1092a1ada9beece08}\label{group___v_r_e_f___peripheral___access___layer_ga35dd309b49b2d2e1092a1ada9beece08}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TAGVDW3S@{TAGVDW3S}}
\index{TAGVDW3S@{TAGVDW3S}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TAGVDW3S}{TAGVDW3S}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAGVDW3S\mbox{[}4\mbox{]}}

Cache Tag Storage, array offset\+: 0x130, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga98069e908f0dbdf30857c4c33e5680b8}\label{group___v_r_e_f___peripheral___access___layer_ga98069e908f0dbdf30857c4c33e5680b8}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TAR@{TAR}}
\index{TAR@{TAR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TAR}{TAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAR}

RTC Time Alarm Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacbf8e0ec377fe890176a18307fd35a21}\label{group___v_r_e_f___peripheral___access___layer_gacbf8e0ec377fe890176a18307fd35a21}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TCCR@{TCCR}}
\index{TCCR@{TCCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TCCR}{TCCR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCCR}

Timer Compare Capture Register, array offset\+: 0x60C, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacbf8e0ec377fe890176a18307fd35a21}\label{group___v_r_e_f___peripheral___access___layer_gacbf8e0ec377fe890176a18307fd35a21}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TCCR@{TCCR}}
\index{TCCR@{TCCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TCCR}{TCCR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCCR}

Timer Compare Capture Register, array offset\+: 0x60C, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf15b2633e9ccf94d6a2d61bb3291d8bd}\label{group___v_r_e_f___peripheral___access___layer_gaf15b2633e9ccf94d6a2d61bb3291d8bd}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TCD@{TCD}}
\index{TCD@{TCD}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  TCD\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9a7e6b6b0b62fc431bc6d647c7fa3ccf}\label{group___v_r_e_f___peripheral___access___layer_ga9a7e6b6b0b62fc431bc6d647c7fa3ccf}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TCFIFO@{TCFIFO}}
\index{TCFIFO@{TCFIFO}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TCFIFO}{TCFIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t TCFIFO}

UART FIFO Transmit Count, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}\label{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TCR@{TCR}}
\index{TCR@{TCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TCR}{TCR}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCR}

Transmit Control Register, offset\+: 0x\+C4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}\label{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TCR@{TCR}}
\index{TCR@{TCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TCR}{TCR}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCR}

RTC Time Compensation Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}\label{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TCR@{TCR}}
\index{TCR@{TCR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TCR}{TCR}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCR}

Transfer Count Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac45e21023c3fd22f6a7217adf594e1cf}\label{group___v_r_e_f___peripheral___access___layer_gac45e21023c3fd22f6a7217adf594e1cf}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TCR1@{TCR1}}
\index{TCR1@{TCR1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TCR1}{TCR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCR1}

SAI Transmit Configuration 1 Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6f5b1e92ab914ccb0f1b97526680f96c}\label{group___v_r_e_f___peripheral___access___layer_ga6f5b1e92ab914ccb0f1b97526680f96c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TCR2@{TCR2}}
\index{TCR2@{TCR2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TCR2}{TCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCR2}

SAI Transmit Configuration 2 Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacb3874d5b17f1a69cda183bfb5c19f01}\label{group___v_r_e_f___peripheral___access___layer_gacb3874d5b17f1a69cda183bfb5c19f01}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TCR3@{TCR3}}
\index{TCR3@{TCR3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TCR3}{TCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCR3}

SAI Transmit Configuration 3 Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab18c2c7b12ad4a466b93d1a13f7ccda6}\label{group___v_r_e_f___peripheral___access___layer_gab18c2c7b12ad4a466b93d1a13f7ccda6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TCR4@{TCR4}}
\index{TCR4@{TCR4}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TCR4}{TCR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCR4}

SAI Transmit Configuration 4 Register, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga643051e6a1c91721805df0d32f89527c}\label{group___v_r_e_f___peripheral___access___layer_ga643051e6a1c91721805df0d32f89527c}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TCR5@{TCR5}}
\index{TCR5@{TCR5}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TCR5}{TCR5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCR5}

SAI Transmit Configuration 5 Register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}\label{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TCSR@{TCSR}}
\index{TCSR@{TCSR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TCSR}{TCSR}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCSR}

Timer Control Status Register, array offset\+: 0x608, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}\label{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TCSR@{TCSR}}
\index{TCSR@{TCSR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TCSR}{TCSR}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCSR}

Timer Control Status Register, array offset\+: 0x608, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}\label{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TCSR@{TCSR}}
\index{TCSR@{TCSR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TCSR}{TCSR}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCSR}

SAI Transmit Control Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad205d7250cea8af8b177be3e861193d8}\label{group___v_r_e_f___peripheral___access___layer_gad205d7250cea8af8b177be3e861193d8}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TCTRL@{TCTRL}}
\index{TCTRL@{TCTRL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TCTRL}{TCTRL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCTRL}

Timer Control Register, array offset\+: 0x108, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad205d7250cea8af8b177be3e861193d8}\label{group___v_r_e_f___peripheral___access___layer_gad205d7250cea8af8b177be3e861193d8}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TCTRL@{TCTRL}}
\index{TCTRL@{TCTRL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TCTRL}{TCTRL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCTRL}

Timer Control Register, array offset\+: 0x108, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadf43b4fab7d23c0ec0460a909c0f7c17}\label{group___v_r_e_f___peripheral___access___layer_gadf43b4fab7d23c0ec0460a909c0f7c17}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TDAR@{TDAR}}
\index{TDAR@{TDAR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TDAR}{TDAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TDAR}

Transmit Descriptor Active Register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6fe1dda34b3cea236dfdd02efe92a380}\label{group___v_r_e_f___peripheral___access___layer_ga6fe1dda34b3cea236dfdd02efe92a380}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TDR@{TDR}}
\index{TDR@{TDR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TDR}{TDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t TDR\mbox{[}2\mbox{]}}

SAI Transmit Data Register, array offset\+: 0x20, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaec31d2f10b3f9355318e8cc1fbdf2256}\label{group___v_r_e_f___peripheral___access___layer_gaec31d2f10b3f9355318e8cc1fbdf2256}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TDSR@{TDSR}}
\index{TDSR@{TDSR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TDSR}{TDSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TDSR}

Transmit Buffer Descriptor Ring Start Register, offset\+: 0x184 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga38fdb1e5ac5dd95a6f67e651ded71276}\label{group___v_r_e_f___peripheral___access___layer_ga38fdb1e5ac5dd95a6f67e651ded71276}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TFLG@{TFLG}}
\index{TFLG@{TFLG}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TFLG}{TFLG}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TFLG}

Timer Flag Register, array offset\+: 0x10C, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga38fdb1e5ac5dd95a6f67e651ded71276}\label{group___v_r_e_f___peripheral___access___layer_ga38fdb1e5ac5dd95a6f67e651ded71276}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TFLG@{TFLG}}
\index{TFLG@{TFLG}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TFLG}{TFLG}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TFLG}

Timer Flag Register, array offset\+: 0x10C, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac783a4997e25dad22398e06c1508e439}\label{group___v_r_e_f___peripheral___access___layer_gac783a4997e25dad22398e06c1508e439}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TFR@{TFR}}
\index{TFR@{TFR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TFR}{TFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t TFR\mbox{[}2\mbox{]}}

SAI Transmit FIFO Register, array offset\+: 0x40, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6f998d9c7881c536321d01486f45e762}\label{group___v_r_e_f___peripheral___access___layer_ga6f998d9c7881c536321d01486f45e762}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TFWR@{TFWR}}
\index{TFWR@{TFWR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TFWR}{TFWR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TFWR}

Transmit FIFO Watermark Register, offset\+: 0x144 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa0c8a7c3033edc4f7bf62a7ebd8e1b06}\label{group___v_r_e_f___peripheral___access___layer_gaa0c8a7c3033edc4f7bf62a7ebd8e1b06}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TGSR@{TGSR}}
\index{TGSR@{TGSR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TGSR}{TGSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TGSR}

Timer Global Status Register, offset\+: 0x604 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae7b8b29e4cdd642fd36ac94c68c33357}\label{group___v_r_e_f___peripheral___access___layer_gae7b8b29e4cdd642fd36ac94c68c33357}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TIMER@{TIMER}}
\index{TIMER@{TIMER}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TIMER}{TIMER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMER}

Free Running Timer, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga53736efbc01ccdca17ec2bb80e6541a6}\label{group___v_r_e_f___peripheral___access___layer_ga53736efbc01ccdca17ec2bb80e6541a6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TIMER0@{TIMER0}}
\index{TIMER0@{TIMER0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TIMER0}{TIMER0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMER0}

TIMER0 register, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga488da43683bd603819fd5f6676aef010}\label{group___v_r_e_f___peripheral___access___layer_ga488da43683bd603819fd5f6676aef010}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TIMER1@{TIMER1}}
\index{TIMER1@{TIMER1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TIMER1}{TIMER1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMER1}

TIMER1 register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga83314016b4061d012e5bdbef334cf9f1}\label{group___v_r_e_f___peripheral___access___layer_ga83314016b4061d012e5bdbef334cf9f1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TIMER2\_BC11@{TIMER2\_BC11}}
\index{TIMER2\_BC11@{TIMER2\_BC11}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TIMER2\_BC11}{TIMER2\_BC11}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMER2\+\_\+\+BC11}

TIMER2\+\_\+\+BC11 register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga83314016b4061d012e5bdbef334cf9f1}\label{group___v_r_e_f___peripheral___access___layer_ga83314016b4061d012e5bdbef334cf9f1}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TIMER2\_BC11@{TIMER2\_BC11}}
\index{TIMER2\_BC11@{TIMER2\_BC11}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TIMER2\_BC11}{TIMER2\_BC11}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMER2\+\_\+\+BC11}

TIMER2\+\_\+\+BC11 register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab057146a69560e422a2d325bb2c0a677}\label{group___v_r_e_f___peripheral___access___layer_gab057146a69560e422a2d325bb2c0a677}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TIMER2\_BC12@{TIMER2\_BC12}}
\index{TIMER2\_BC12@{TIMER2\_BC12}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TIMER2\_BC12}{TIMER2\_BC12}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMER2\+\_\+\+BC12}

TIMER2\+\_\+\+BC12 register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab057146a69560e422a2d325bb2c0a677}\label{group___v_r_e_f___peripheral___access___layer_gab057146a69560e422a2d325bb2c0a677}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TIMER2\_BC12@{TIMER2\_BC12}}
\index{TIMER2\_BC12@{TIMER2\_BC12}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TIMER2\_BC12}{TIMER2\_BC12}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMER2\+\_\+\+BC12}

TIMER2\+\_\+\+BC12 register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad3911df332cf29c7f90c10fd5bc50945}\label{group___v_r_e_f___peripheral___access___layer_gad3911df332cf29c7f90c10fd5bc50945}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TIPG@{TIPG}}
\index{TIPG@{TIPG}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TIPG}{TIPG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIPG}

Transmit Inter-\/\+Packet Gap, offset\+: 0x1\+AC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7215388cabf525598a5fc937eb20ed31}\label{group___v_r_e_f___peripheral___access___layer_ga7215388cabf525598a5fc937eb20ed31}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TL7816@{TL7816}}
\index{TL7816@{TL7816}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TL7816}{TL7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t TL7816}

UART 7816 Transmit Length Register, offset\+: 0x1F \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3e887c5c285e65bbc87c0a23c531aba6}\label{group___v_r_e_f___peripheral___access___layer_ga3e887c5c285e65bbc87c0a23c531aba6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TMR@{TMR}}
\index{TMR@{TMR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TMR}{TMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TMR}

SAI Transmit Mask Register, offset\+: 0x60 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga020e8a3bc802277ebdea61f18a256c65}\label{group___v_r_e_f___peripheral___access___layer_ga020e8a3bc802277ebdea61f18a256c65}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TMROUTH@{TMROUTH}}
\index{TMROUTH@{TMROUTH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TMROUTH}{TMROUTH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t TMROUTH}

Watchdog Timer Output Register High, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad5ebd770efd696047aa4ac98538a798d}\label{group___v_r_e_f___peripheral___access___layer_gad5ebd770efd696047aa4ac98538a798d}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TMROUTL@{TMROUTL}}
\index{TMROUTL@{TMROUTL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TMROUTL}{TMROUTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t TMROUTL}

Watchdog Timer Output Register Low, offset\+: 0x12 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7b7092c149691d46d224f9986a9ad2ba}\label{group___v_r_e_f___peripheral___access___layer_ga7b7092c149691d46d224f9986a9ad2ba}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TOKEN@{TOKEN}}
\index{TOKEN@{TOKEN}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TOKEN}{TOKEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t TOKEN}

Token register, offset\+: 0x\+A8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga23960179757a36ca719156a5c90c8675}\label{group___v_r_e_f___peripheral___access___layer_ga23960179757a36ca719156a5c90c8675}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TOVALH@{TOVALH}}
\index{TOVALH@{TOVALH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TOVALH}{TOVALH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t TOVALH}

Watchdog Time-\/out Value Register High, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9ccb8f22716c09c39bb0cfd02aba69f4}\label{group___v_r_e_f___peripheral___access___layer_ga9ccb8f22716c09c39bb0cfd02aba69f4}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TOVALL@{TOVALL}}
\index{TOVALL@{TOVALL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TOVALL}{TOVALL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t TOVALL}

Watchdog Time-\/out Value Register Low, offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga72bb9b7d61fe3262cd2a6070a7bd5b69}\label{group___v_r_e_f___peripheral___access___layer_ga72bb9b7d61fe3262cd2a6070a7bd5b69}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TPR@{TPR}}
\index{TPR@{TPR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TPR}{TPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TPR}

RTC Time Prescaler Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacdaf356ffe42125ef3a82e4439a2e3c9}\label{group___v_r_e_f___peripheral___access___layer_gacdaf356ffe42125ef3a82e4439a2e3c9}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TRM@{TRM}}
\index{TRM@{TRM}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TRM}{TRM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t TRM}

VREF Trim Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga02c3a9264952dcae9b7a318840127a91}\label{group___v_r_e_f___peripheral___access___layer_ga02c3a9264952dcae9b7a318840127a91}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TSEM@{TSEM}}
\index{TSEM@{TSEM}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TSEM}{TSEM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSEM}

Transmit FIFO Section Empty Threshold, offset\+: 0x1\+A0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga87e3001757a0cd493785f1f3337dd0e8}\label{group___v_r_e_f___peripheral___access___layer_ga87e3001757a0cd493785f1f3337dd0e8}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TSR@{TSR}}
\index{TSR@{TSR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TSR}{TSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSR}

RTC Time Seconds Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6ae4511f2de721dec3862bab06d93ea6}\label{group___v_r_e_f___peripheral___access___layer_ga6ae4511f2de721dec3862bab06d93ea6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TWFIFO@{TWFIFO}}
\index{TWFIFO@{TWFIFO}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TWFIFO}{TWFIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t TWFIFO}

UART FIFO Transmit Watermark, offset\+: 0x13 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga32896f14fd2897523a91974664932241}\label{group___v_r_e_f___peripheral___access___layer_ga32896f14fd2897523a91974664932241}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TXFR0@{TXFR0}}
\index{TXFR0@{TXFR0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TXFR0}{TXFR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t TXFR0}

Transmit FIFO Registers, offset\+: 0x3C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga27755ff1a835bbd95f58ecdba1f2795b}\label{group___v_r_e_f___peripheral___access___layer_ga27755ff1a835bbd95f58ecdba1f2795b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TXFR1@{TXFR1}}
\index{TXFR1@{TXFR1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TXFR1}{TXFR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t TXFR1}

Transmit FIFO Registers, offset\+: 0x40 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga331a5555b34b49975fd14f52d0989790}\label{group___v_r_e_f___peripheral___access___layer_ga331a5555b34b49975fd14f52d0989790}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TXFR2@{TXFR2}}
\index{TXFR2@{TXFR2}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TXFR2}{TXFR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t TXFR2}

Transmit FIFO Registers, offset\+: 0x44 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabb7709e9633e66598f149c96d12e2640}\label{group___v_r_e_f___peripheral___access___layer_gabb7709e9633e66598f149c96d12e2640}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!TXFR3@{TXFR3}}
\index{TXFR3@{TXFR3}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{TXFR3}{TXFR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t TXFR3}

Transmit FIFO Registers, offset\+: 0x48 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae6ab5d5097134742b3f025d951a482aa}\label{group___v_r_e_f___peripheral___access___layer_gae6ab5d5097134742b3f025d951a482aa}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!UIDH@{UIDH}}
\index{UIDH@{UIDH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{UIDH}{UIDH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t UIDH}

Unique Identification Register High, offset\+: 0x1054 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaac796478e9fdd908d4bccc7b754de080}\label{group___v_r_e_f___peripheral___access___layer_gaac796478e9fdd908d4bccc7b754de080}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!UIDL@{UIDL}}
\index{UIDL@{UIDL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{UIDL}{UIDL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t UIDL}

Unique Identification Register Low, offset\+: 0x1060 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6526be9b8cd1160be6ff367641220e96}\label{group___v_r_e_f___peripheral___access___layer_ga6526be9b8cd1160be6ff367641220e96}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!UIDMH@{UIDMH}}
\index{UIDMH@{UIDMH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{UIDMH}{UIDMH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t UIDMH}

Unique Identification Register Mid-\/\+High, offset\+: 0x1058 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9d04f09d406768348505eb747ade1e23}\label{group___v_r_e_f___peripheral___access___layer_ga9d04f09d406768348505eb747ade1e23}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!UIDML@{UIDML}}
\index{UIDML@{UIDML}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{UIDML}{UIDML}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t UIDML}

Unique Identification Register Mid Low, offset\+: 0x105C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae5d5ccb6817e2e1e51eac125b01856de}\label{group___v_r_e_f___peripheral___access___layer_gae5d5ccb6817e2e1e51eac125b01856de}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!UNLOCK@{UNLOCK}}
\index{UNLOCK@{UNLOCK}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{UNLOCK}{UNLOCK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t UNLOCK}

Watchdog Unlock register, offset\+: 0xE \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2fc819f4661814727300843a6c591223}\label{group___v_r_e_f___peripheral___access___layer_ga2fc819f4661814727300843a6c591223}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!USBCTRL@{USBCTRL}}
\index{USBCTRL@{USBCTRL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{USBCTRL}{USBCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t USBCTRL}

USB Control register, offset\+: 0x100 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac817eb85b2155f60ef10f06dcb3b3adc}\label{group___v_r_e_f___peripheral___access___layer_gac817eb85b2155f60ef10f06dcb3b3adc}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!USBFRMADJUST@{USBFRMADJUST}}
\index{USBFRMADJUST@{USBFRMADJUST}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{USBFRMADJUST}{USBFRMADJUST}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t USBFRMADJUST}

Frame Adjust Register, offset\+: 0x114 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac89afa76ff77065c1cf493a11c82b831}\label{group___v_r_e_f___peripheral___access___layer_gac89afa76ff77065c1cf493a11c82b831}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!USBTRC0@{USBTRC0}}
\index{USBTRC0@{USBTRC0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{USBTRC0}{USBTRC0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t USBTRC0}

USB Transceiver Control register 0, offset\+: 0x10C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga87a1f785e501e18ed2c06222b361741f}\label{group___v_r_e_f___peripheral___access___layer_ga87a1f785e501e18ed2c06222b361741f}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!VENDOR@{VENDOR}}
\index{VENDOR@{VENDOR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{VENDOR}{VENDOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VENDOR}

Vendor Specific register, offset\+: 0x\+C0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga813a3036c963ab3498eca297988777f8}\label{group___v_r_e_f___peripheral___access___layer_ga813a3036c963ab3498eca297988777f8}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!VLLSCTRL@{VLLSCTRL}}
\index{VLLSCTRL@{VLLSCTRL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{VLLSCTRL}{VLLSCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t VLLSCTRL}

VLLS Control register, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga112ea3e423f8edcd02965122fea0433b}\label{group___v_r_e_f___peripheral___access___layer_ga112ea3e423f8edcd02965122fea0433b}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!WAR@{WAR}}
\index{WAR@{WAR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{WAR}{WAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WAR}

RTC Write Access Register, offset\+: 0x800 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga83913e1e59cc5b6a9f2906fab663be39}\label{group___v_r_e_f___peripheral___access___layer_ga83913e1e59cc5b6a9f2906fab663be39}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!WF7816@{WF7816}}
\index{WF7816@{WF7816}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{WF7816}{WF7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t WF7816}

UART 7816 Wait FD Register, offset\+: 0x1D \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa1bde3a7b29baa67659b12f0a4a494ac}\label{group___v_r_e_f___peripheral___access___layer_gaa1bde3a7b29baa67659b12f0a4a494ac}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!WINH@{WINH}}
\index{WINH@{WINH}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{WINH}{WINH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t WINH}

Watchdog Window Register High, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaced61c61e5299b565e8b257e59562d85}\label{group___v_r_e_f___peripheral___access___layer_gaced61c61e5299b565e8b257e59562d85}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!WINL@{WINL}}
\index{WINL@{WINL}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{WINL}{WINL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t WINL}

Watchdog Window Register Low, offset\+: 0xA \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf376a0eb86aeb220c638a59b38a372bc}\label{group___v_r_e_f___peripheral___access___layer_gaf376a0eb86aeb220c638a59b38a372bc}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!WML@{WML}}
\index{WML@{WML}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{WML}{WML}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WML}

Watermark Level Register, offset\+: 0x44 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac7724a1254eff9850cc2c043fa2d0534}\label{group___v_r_e_f___peripheral___access___layer_gac7724a1254eff9850cc2c043fa2d0534}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!WN7816@{WN7816}}
\index{WN7816@{WN7816}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{WN7816}{WN7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t WN7816}

UART 7816 Wait N Register, offset\+: 0x1C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa052a52bc368d47899920f359ba10ce6}\label{group___v_r_e_f___peripheral___access___layer_gaa052a52bc368d47899920f359ba10ce6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!WORD@{WORD}}
\index{WORD@{WORD}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{WORD}{WORD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WORD\mbox{[}12\mbox{]}\mbox{[}4\mbox{]}}

Region Descriptor n, Word 0..Region Descriptor n, Word 3, array offset\+: 0x400, array step\+: index$\ast$0x10, index2$\ast$0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga821a0a45a9a29769080940eebb8550d9}\label{group___v_r_e_f___peripheral___access___layer_ga821a0a45a9a29769080940eebb8550d9}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!WORD0@{WORD0}}
\index{WORD0@{WORD0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{WORD0}{WORD0}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WORD0}

Message Buffer 0 WORD0 Register..Message Buffer 15 WORD0 Register, array offset\+: 0x88, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga821a0a45a9a29769080940eebb8550d9}\label{group___v_r_e_f___peripheral___access___layer_ga821a0a45a9a29769080940eebb8550d9}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!WORD0@{WORD0}}
\index{WORD0@{WORD0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{WORD0}{WORD0}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WORD0}

Message Buffer 0 WORD0 Register..Message Buffer 15 WORD0 Register, array offset\+: 0x88, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9092b2359729c2cbd906dfff0471d867}\label{group___v_r_e_f___peripheral___access___layer_ga9092b2359729c2cbd906dfff0471d867}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!WORD1@{WORD1}}
\index{WORD1@{WORD1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{WORD1}{WORD1}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WORD1}

Message Buffer 0 WORD1 Register..Message Buffer 15 WORD1 Register, array offset\+: 0x8C, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9092b2359729c2cbd906dfff0471d867}\label{group___v_r_e_f___peripheral___access___layer_ga9092b2359729c2cbd906dfff0471d867}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!WORD1@{WORD1}}
\index{WORD1@{WORD1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{WORD1}{WORD1}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WORD1}

Message Buffer 0 WORD1 Register..Message Buffer 15 WORD1 Register, array offset\+: 0x8C, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga289ac6ac0e4e72a6573a8c55097fa5c6}\label{group___v_r_e_f___peripheral___access___layer_ga289ac6ac0e4e72a6573a8c55097fa5c6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!WP7816T0@{WP7816T0}}
\index{WP7816T0@{WP7816T0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{WP7816T0}{WP7816T0}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t WP7816\+T0}

UART 7816 Wait Parameter Register, offset\+: 0x1B \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga289ac6ac0e4e72a6573a8c55097fa5c6}\label{group___v_r_e_f___peripheral___access___layer_ga289ac6ac0e4e72a6573a8c55097fa5c6}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!WP7816T0@{WP7816T0}}
\index{WP7816T0@{WP7816T0}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{WP7816T0}{WP7816T0}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t WP7816\+T0}

UART 7816 Wait Parameter Register, offset\+: 0x1B \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf679a01a3deb11118ddb0034211a17b4}\label{group___v_r_e_f___peripheral___access___layer_gaf679a01a3deb11118ddb0034211a17b4}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!WP7816T1@{WP7816T1}}
\index{WP7816T1@{WP7816T1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{WP7816T1}{WP7816T1}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t WP7816\+T1}

UART 7816 Wait Parameter Register, offset\+: 0x1B \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf679a01a3deb11118ddb0034211a17b4}\label{group___v_r_e_f___peripheral___access___layer_gaf679a01a3deb11118ddb0034211a17b4}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!WP7816T1@{WP7816T1}}
\index{WP7816T1@{WP7816T1}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{WP7816T1}{WP7816T1}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t WP7816\+T1}

UART 7816 Wait Parameter Register, offset\+: 0x1B \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3015ac9f1cbb9fe880d346521783f479}\label{group___v_r_e_f___peripheral___access___layer_ga3015ac9f1cbb9fe880d346521783f479}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!XFERTYP@{XFERTYP}}
\index{XFERTYP@{XFERTYP}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{XFERTYP}{XFERTYP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t XFERTYP}

Transfer Type register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga21c1872000245448705abaf0aa93a310}\label{group___v_r_e_f___peripheral___access___layer_ga21c1872000245448705abaf0aa93a310}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!XOR\_CA@{XOR\_CA}}
\index{XOR\_CA@{XOR\_CA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{XOR\_CA}{XOR\_CA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t XOR\+\_\+\+CA\mbox{[}9\mbox{]}}

General Purpose Register 0 -\/ Exclusive Or command..General Purpose Register 8 -\/ Exclusive Or command, array offset\+: 0x988, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga09f591ebc786dc021e32e4a25fc57cf2}\label{group___v_r_e_f___peripheral___access___layer_ga09f591ebc786dc021e32e4a25fc57cf2}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!XOR\_CAA@{XOR\_CAA}}
\index{XOR\_CAA@{XOR\_CAA}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{XOR\_CAA}{XOR\_CAA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t XOR\+\_\+\+CAA}

Accumulator register -\/ Exclusive Or command, offset\+: 0x984 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga58630299543ab6cbaee0e57351cabb8e}\label{group___v_r_e_f___peripheral___access___layer_ga58630299543ab6cbaee0e57351cabb8e}} 
\index{VREF Peripheral Access Layer@{VREF Peripheral Access Layer}!XOR\_CASR@{XOR\_CASR}}
\index{XOR\_CASR@{XOR\_CASR}!VREF Peripheral Access Layer@{VREF Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{XOR\_CASR}{XOR\_CASR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t XOR\+\_\+\+CASR}

Status register -\/ Exclusive Or command, offset\+: 0x980 