\doxysubsubsection{GPIO Pull-\/\+Up/\+Pull-\/\+Down Options }
\hypertarget{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n}{}\label{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n}\index{GPIO Pull-\/Up/Pull-\/Down Options@{GPIO Pull-\/Up/Pull-\/Down Options}}


GPIO internal resistor configuration macros.  


Collaboration diagram for GPIO Pull-\/\+Up/\+Pull-\/\+Down Options\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n}
\end{center}
\end{figure}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n_ga833f758ca24334def9cb736e528ccab9}{GPIO\+\_\+\+PU\+\_\+\+PD\+\_\+\+NONE}}~0
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n_ga14de65266fc8865a9440b70dfbff68e7}{GPIO\+\_\+\+PU\+\_\+\+PD\+\_\+\+NONE}}~0
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n_ga5d039d5e31318f8f2f7d9610e9c506dc}{GPIO\+\_\+\+PU\+\_\+\+PD\+\_\+\+PULL\+\_\+\+UP}}~1
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n_gad428ed110afc2f0c03c9dceba07d48d8}{GPIO\+\_\+\+PU\+\_\+\+PD\+\_\+\+PULL\+\_\+\+UP}}~1
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n_gaca4193f57a5900ccae44d92cd8532177}{GPIO\+\_\+\+PU\+\_\+\+PD\+\_\+\+PULL\+\_\+\+DOWN}}~2
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n_gaaebad844f1dcf8fd753295dc3c27f05f}{GPIO\+\_\+\+PU\+\_\+\+PD\+\_\+\+PULL\+\_\+\+DOWN}}~2
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}
GPIO internal resistor configuration macros. 



\label{doc-define-members}
\Hypertarget{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n_doc-define-members}
\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n_ga14de65266fc8865a9440b70dfbff68e7}\index{GPIO Pull-\/Up/Pull-\/Down Options@{GPIO Pull-\/Up/Pull-\/Down Options}!GPIO\_PU\_PD\_NONE@{GPIO\_PU\_PD\_NONE}}
\index{GPIO\_PU\_PD\_NONE@{GPIO\_PU\_PD\_NONE}!GPIO Pull-\/Up/Pull-\/Down Options@{GPIO Pull-\/Up/Pull-\/Down Options}}
\doxysubsubsubsubsection{\texorpdfstring{GPIO\_PU\_PD\_NONE}{GPIO\_PU\_PD\_NONE}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n_ga14de65266fc8865a9440b70dfbff68e7} 
\#define GPIO\+\_\+\+PU\+\_\+\+PD\+\_\+\+NONE~0}

No pull-\/up or pull-\/down 

Definition at line \mbox{\hyperlink{stm32f407xx__gpio_8h_source_l00068}{68}} of file \mbox{\hyperlink{stm32f407xx__gpio_8h_source}{stm32f407xx\+\_\+gpio.\+h}}.

\Hypertarget{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n_ga833f758ca24334def9cb736e528ccab9}\index{GPIO Pull-\/Up/Pull-\/Down Options@{GPIO Pull-\/Up/Pull-\/Down Options}!GPIO\_PU\_PD\_NONE@{GPIO\_PU\_PD\_NONE}}
\index{GPIO\_PU\_PD\_NONE@{GPIO\_PU\_PD\_NONE}!GPIO Pull-\/Up/Pull-\/Down Options@{GPIO Pull-\/Up/Pull-\/Down Options}}
\doxysubsubsubsubsection{\texorpdfstring{GPIO\_PU\_PD\_NONE}{GPIO\_PU\_PD\_NONE}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n_ga833f758ca24334def9cb736e528ccab9} 
\#define GPIO\+\_\+\+PU\+\_\+\+PD\+\_\+\+NONE~0}

No pull-\/up or pull-\/down 

Definition at line \mbox{\hyperlink{stm32f407xx__gpio_8h_source_l00068}{68}} of file \mbox{\hyperlink{stm32f407xx__gpio_8h_source}{stm32f407xx\+\_\+gpio.\+h}}.

\Hypertarget{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n_gaaebad844f1dcf8fd753295dc3c27f05f}\index{GPIO Pull-\/Up/Pull-\/Down Options@{GPIO Pull-\/Up/Pull-\/Down Options}!GPIO\_PU\_PD\_PULL\_DOWN@{GPIO\_PU\_PD\_PULL\_DOWN}}
\index{GPIO\_PU\_PD\_PULL\_DOWN@{GPIO\_PU\_PD\_PULL\_DOWN}!GPIO Pull-\/Up/Pull-\/Down Options@{GPIO Pull-\/Up/Pull-\/Down Options}}
\doxysubsubsubsubsection{\texorpdfstring{GPIO\_PU\_PD\_PULL\_DOWN}{GPIO\_PU\_PD\_PULL\_DOWN}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n_gaaebad844f1dcf8fd753295dc3c27f05f} 
\#define GPIO\+\_\+\+PU\+\_\+\+PD\+\_\+\+PULL\+\_\+\+DOWN~2}

Enable internal pull-\/down 

Definition at line \mbox{\hyperlink{stm32f407xx__gpio_8h_source_l00070}{70}} of file \mbox{\hyperlink{stm32f407xx__gpio_8h_source}{stm32f407xx\+\_\+gpio.\+h}}.

\Hypertarget{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n_gaca4193f57a5900ccae44d92cd8532177}\index{GPIO Pull-\/Up/Pull-\/Down Options@{GPIO Pull-\/Up/Pull-\/Down Options}!GPIO\_PU\_PD\_PULL\_DOWN@{GPIO\_PU\_PD\_PULL\_DOWN}}
\index{GPIO\_PU\_PD\_PULL\_DOWN@{GPIO\_PU\_PD\_PULL\_DOWN}!GPIO Pull-\/Up/Pull-\/Down Options@{GPIO Pull-\/Up/Pull-\/Down Options}}
\doxysubsubsubsubsection{\texorpdfstring{GPIO\_PU\_PD\_PULL\_DOWN}{GPIO\_PU\_PD\_PULL\_DOWN}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n_gaca4193f57a5900ccae44d92cd8532177} 
\#define GPIO\+\_\+\+PU\+\_\+\+PD\+\_\+\+PULL\+\_\+\+DOWN~2}

Enable internal pull-\/down 

Definition at line \mbox{\hyperlink{stm32f407xx__gpio_8h_source_l00070}{70}} of file \mbox{\hyperlink{stm32f407xx__gpio_8h_source}{stm32f407xx\+\_\+gpio.\+h}}.

\Hypertarget{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n_gad428ed110afc2f0c03c9dceba07d48d8}\index{GPIO Pull-\/Up/Pull-\/Down Options@{GPIO Pull-\/Up/Pull-\/Down Options}!GPIO\_PU\_PD\_PULL\_UP@{GPIO\_PU\_PD\_PULL\_UP}}
\index{GPIO\_PU\_PD\_PULL\_UP@{GPIO\_PU\_PD\_PULL\_UP}!GPIO Pull-\/Up/Pull-\/Down Options@{GPIO Pull-\/Up/Pull-\/Down Options}}
\doxysubsubsubsubsection{\texorpdfstring{GPIO\_PU\_PD\_PULL\_UP}{GPIO\_PU\_PD\_PULL\_UP}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n_gad428ed110afc2f0c03c9dceba07d48d8} 
\#define GPIO\+\_\+\+PU\+\_\+\+PD\+\_\+\+PULL\+\_\+\+UP~1}

Enable internal pull-\/up 

Definition at line \mbox{\hyperlink{stm32f407xx__gpio_8h_source_l00069}{69}} of file \mbox{\hyperlink{stm32f407xx__gpio_8h_source}{stm32f407xx\+\_\+gpio.\+h}}.

\Hypertarget{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n_ga5d039d5e31318f8f2f7d9610e9c506dc}\index{GPIO Pull-\/Up/Pull-\/Down Options@{GPIO Pull-\/Up/Pull-\/Down Options}!GPIO\_PU\_PD\_PULL\_UP@{GPIO\_PU\_PD\_PULL\_UP}}
\index{GPIO\_PU\_PD\_PULL\_UP@{GPIO\_PU\_PD\_PULL\_UP}!GPIO Pull-\/Up/Pull-\/Down Options@{GPIO Pull-\/Up/Pull-\/Down Options}}
\doxysubsubsubsubsection{\texorpdfstring{GPIO\_PU\_PD\_PULL\_UP}{GPIO\_PU\_PD\_PULL\_UP}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n_ga5d039d5e31318f8f2f7d9610e9c506dc} 
\#define GPIO\+\_\+\+PU\+\_\+\+PD\+\_\+\+PULL\+\_\+\+UP~1}

Enable internal pull-\/up 

Definition at line \mbox{\hyperlink{stm32f407xx__gpio_8h_source_l00069}{69}} of file \mbox{\hyperlink{stm32f407xx__gpio_8h_source}{stm32f407xx\+\_\+gpio.\+h}}.

