INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.sim/sim_1/synth/func/xsim/controller_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller1
INFO: [VRFC 10-311] analyzing module glbl
