Device_Index,State_Index,Module_Path,Data_Type,Register_Name,Verilog_Type,Description
0,0,tv80s,packed_registers,"wr_n, rd_n, mreq_n, iorq_n, di_reg","reg, reg, reg, reg, reg[8-1:0]","Packed registers: wr_n, rd_n, mreq_n, iorq_n, di_reg"
1,0,tv80_core,packed_registers,"PC, A","reg[16-1:0], reg[16-1:0]","Packed registers: PC, A"
1,1,tv80_core,packed_registers,"TmpAddr, SP","reg[16-1:0], reg[16-1:0]","Packed registers: TmpAddr, SP"
1,2,tv80_core,packed_registers,"Ap, ACC, RegBusA_r","reg[8-1:0], reg[8-1:0], reg[16-1:0]","Packed registers: Ap, ACC, RegBusA_r"
1,3,tv80_core,packed_registers,"IR, I, Fp, F","reg[8-1:0], reg[8-1:0], reg[8-1:0], reg[8-1:0]","Packed registers: IR, I, Fp, F"
1,4,tv80_core,packed_registers,"mcycle, BusB, BusA, dout","reg[7-1:0], reg[8-1:0], reg[8-1:0], reg[8-1:0]","Packed registers: mcycle, BusB, BusA, dout"
1,5,tv80_core,packed_registers,"Pre_XY_F_M, RegAddrC, RegAddrB_r, RegAddrA_r, mcycles, ALU_Op_r, Read_To_Reg_r, tstate","reg[3-1:0], reg[3-1:0], reg[3-1:0], reg[3-1:0], reg[3-1:0], reg[4-1:0], reg[5-1:0], reg[7-1:0]","Packed registers: Pre_XY_F_M, RegAddrC, RegAddrB_r, RegAddrA_r, mcycles, ALU_Op_r, Read_To_Reg_r, tstate"
1,6,tv80_core,packed_registers,"m1_n, No_BTR, NMICycle, IntE_FF2, IntE_FF1, IntCycle, Halt_FF, BusAck, Auto_Wait_t2, Auto_Wait_t1, Oldnmi_n, NMI_s, INT_s, BusReq_s, IncDecZ, Z16_r, XY_Ind, Save_ALU_r, PreserveC_r, BTR_r, Arith16_r, Alternate, XY_State, IStatus, ISet","reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg, reg[2-1:0], reg[2-1:0], reg[2-1:0]","Packed registers: m1_n, No_BTR, NMICycle, IntE_FF2, IntE_FF1, IntCycle, Halt_FF, BusAck, Auto_Wait_t2, Auto_Wait_t1, Oldnmi_n, NMI_s, INT_s, BusReq_s, IncDecZ, Z16_r, XY_Ind, Save_ALU_r, PreserveC_r, BTR_r, Arith16_r, Alternate, XY_State, IStatus, ISet"
1,0+,tv80s.i_tv80_core,module_instance,tv80_core,module,Instance of tv80_core
2,0:7,tv80_reg,array,RegsH,reg[8-1:0][8-1:0],Array with 8 elements
2,8:unknown,tv80_reg,array,RegsL,reg[8-1:0][8-1:0],Array with unknown size
2,0+,tv80_core.i_reg,module_instance,tv80_reg,module,Instance of tv80_reg
