module a5q4b(output q,input j,k,clk);
reg q;
initial begin
q<=0;
end
always@(posedge clk) begin
if(j==0&&k==0)
q<=q;
else if(j==1&&k==0)
q<=1'b1;
else if(j==0&&k==1)
q<=1'b0;
else if(j==1&&k==1)
q<=~q;
end
endmodule