INFO-FLOW: Workspace /nethome/chao33/GNN_Acc/sandbox/project_1/solution1 opened at Mon Apr 12 12:24:23 EDT 2021
Execute     ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.2 sec.
Execute     set_part xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/reconfig/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/reconfig/xilinx//Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 3.28 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-e 
Execute         import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       add_library done; 0.3 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.63 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Command   open_solution done; 3.9 sec.
Execute   set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/reconfig/xilinx//Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/reconfig/xilinx//Vivado/2020.2/data:/tools/reconfig/xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-e 
Execute       import_lib /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     add_library done; 0.23 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.27 sec.
Execute   create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
Execute   config_export -format ip_catalog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog 
Execute   source ./project_1/solution1/directives.tcl 
Execute     set_directive_top -name top top 
INFO: [HLS 200-1510] Running: set_directive_top -name top top 
INFO-FLOW: Setting directive 'TOP' name=top 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.063 MB.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling test.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang test.cpp -foptimization-record-file=/nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/clang.test.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/test.pp.0.cpp > /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/clang.test.cpp.out.log 2> /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/clang.test.cpp.err.log 
Command       ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top top -name=top 
INFO-FLOW: Setting directive 'TOP' name=top 
INFO-FLOW: Setting directive 'TOP' name=top 
INFO-FLOW: Setting directive 'TOP' name=top 
INFO-FLOW: Setting directive 'TOP' name=top 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top 
INFO-FLOW: Setting directive 'TOP' name=top 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/test.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.65 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/test.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.89 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/test.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.96 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/test.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/clang-tidy.test.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/clang-tidy.test.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/clang-tidy.test.pp.0.cpp.err.log 
Command         ap_eval done; 1 sec.
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 1.09 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.test.pp.0.cpp.diag.yml /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.test.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/xilinx-dataflow-lawyer.test.pp.0.cpp.err.log 
Command       ap_eval done; 0.29 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:50:3
Execute       send_msg_by_id WARNING @200-471@%s%s 1 test.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test.cpp
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/clang.test.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/test.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/test.bc > /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/clang.test.pp.0.cpp.out.log 2> /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/clang.test.pp.0.cpp.err.log 
Command       ap_eval done; 0.35 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.59 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.54 seconds; current allocated memory: 208.202 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/test.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/test.g.bc -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.43 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.44 sec.
Execute       run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.32 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.33 sec.
Execute       run_link_or_opt -out /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
Execute       run_link_or_opt -opt -out /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top 
Execute         ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/reconfig/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.18 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load_weight(int (*) [10], hls::stream<int, 0>&, int)' (test.cpp:32:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:20:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, int*, int*, int, int)' (test.cpp:22:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int (*) [10], int (*) [20], int)' (test.cpp:45:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'PE_dataflow(int (*) [10], int (*) [10], int (*) [20], int)' (test.cpp:46:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_1' (test.cpp:50:20) in function 'PE_dataflow' completely with a factor of 2 (test.cpp:50:20)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:62:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:62:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'top(int (*) [10], int (*) [10], int (*) [20])' (test.cpp:62:0)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 32 in loop 'VITIS_LOOP_74_1'(test.cpp:74:19) has been inferred on port 'gmem' (test.cpp:74:19)
INFO: [HLS 214-115] Multiple burst writes of length 80 and bit width 32 in loop 'VITIS_LOOP_85_3'(test.cpp:85:19) has been inferred on port 'gmem' (test.cpp:85:19)
INFO: [HLS 214-115] Multiple burst reads of length 10 and bit width 32 in loop 'VITIS_LOOP_29_1'(test.cpp:29:22) has been inferred on port 'gmem' (test.cpp:29:22)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.48 seconds. CPU system time: 0.47 seconds. Elapsed time: 5.56 seconds; current allocated memory: 209.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 209.403 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 211.560 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.12 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 212.012 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_2' (test.cpp:75) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_4' (test.cpp:86) in function 'top' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weights_stream.V' (test.cpp:46) .
INFO: [XFORM 203-101] Partitioning array 'data_in_local' (test.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out_local'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights_stream.V' (test.cpp:46) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'weight_buf' (test.cpp:45) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream[0].V' (test.cpp:46) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream[1].V' (test.cpp:46) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weights_stream[2].V' (test.cpp:46) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'PE_dataflow' (test.cpp:38), detected/extracted 5 process function(s): 
	 'load_weight'
	 'PE.110'
	 'PE11'
	 'PE12'
	 'PE13'.
Command         transform done; 0.47 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.27 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 234.113 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_1' (test.cpp:74:27) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_3' (test.cpp:85:27) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_in_local[0]' (test.cpp:76:24)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local12' (test.cpp:21:28)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out_local[0]' (test.cpp:21:28)
WARNING: [HLS 200-1449] Process PE.110 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE.110 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE11 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE11 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE12 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process PE12 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process PE13 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 0.55 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 285.901 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.54 sec.
Command     elaborate done; 11.65 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute       ap_set_top_model top 
WARNING: [SYN 201-103] Legalizing function name 'PE.110' to 'PE_110'.
Execute       get_model_list top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model top 
Execute       preproc_iomode -model PE_dataflow 
Execute       preproc_iomode -model PE13 
Execute       preproc_iomode -model PE12 
Execute       preproc_iomode -model PE11 
Execute       preproc_iomode -model PE.110 
Execute       preproc_iomode -model load_weight 
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_weight PE.110 PE11 PE12 PE13 PE_dataflow top
INFO-FLOW: Configuring Module : load_weight ...
Execute       set_default_model load_weight 
Execute       apply_spec_resource_limit load_weight 
INFO-FLOW: Configuring Module : PE.110 ...
Execute       set_default_model PE.110 
Execute       apply_spec_resource_limit PE.110 
INFO-FLOW: Configuring Module : PE11 ...
Execute       set_default_model PE11 
Execute       apply_spec_resource_limit PE11 
INFO-FLOW: Configuring Module : PE12 ...
Execute       set_default_model PE12 
Execute       apply_spec_resource_limit PE12 
INFO-FLOW: Configuring Module : PE13 ...
Execute       set_default_model PE13 
Execute       apply_spec_resource_limit PE13 
INFO-FLOW: Configuring Module : PE_dataflow ...
Execute       set_default_model PE_dataflow 
Execute       apply_spec_resource_limit PE_dataflow 
INFO-FLOW: Configuring Module : top ...
Execute       set_default_model top 
Execute       apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: load_weight PE.110 PE11 PE12 PE13 PE_dataflow top
INFO-FLOW: Preprocessing Module: load_weight ...
Execute       set_default_model load_weight 
Execute       cdfg_preprocess -model load_weight 
Execute       rtl_gen_preprocess load_weight 
INFO-FLOW: Preprocessing Module: PE.110 ...
Execute       set_default_model PE.110 
Execute       cdfg_preprocess -model PE.110 
Execute       rtl_gen_preprocess PE.110 
INFO-FLOW: Preprocessing Module: PE11 ...
Execute       set_default_model PE11 
Execute       cdfg_preprocess -model PE11 
Execute       rtl_gen_preprocess PE11 
INFO-FLOW: Preprocessing Module: PE12 ...
Execute       set_default_model PE12 
Execute       cdfg_preprocess -model PE12 
Execute       rtl_gen_preprocess PE12 
INFO-FLOW: Preprocessing Module: PE13 ...
Execute       set_default_model PE13 
Execute       cdfg_preprocess -model PE13 
Execute       rtl_gen_preprocess PE13 
INFO-FLOW: Preprocessing Module: PE_dataflow ...
Execute       set_default_model PE_dataflow 
Execute       cdfg_preprocess -model PE_dataflow 
Execute       rtl_gen_preprocess PE_dataflow 
INFO-FLOW: Preprocessing Module: top ...
Execute       set_default_model top 
Execute       cdfg_preprocess -model top 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for synthesis: load_weight PE.110 PE11 PE12 PE13 PE_dataflow top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_weight 
Execute       schedule -model load_weight 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 286.318 MB.
Execute       syn_report -verbosereport -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/load_weight.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/load_weight.sched.adb -f 
INFO-FLOW: Finish scheduling load_weight.
Execute       set_default_model load_weight 
Execute       bind -model load_weight 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 286.552 MB.
Execute       syn_report -verbosereport -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/load_weight.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/load_weight.bind.adb -f 
INFO-FLOW: Finish binding load_weight.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE.110 
Execute       schedule -model PE.110 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 286.698 MB.
Execute       syn_report -verbosereport -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_110.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_110.sched.adb -f 
INFO-FLOW: Finish scheduling PE.110.
Execute       set_default_model PE.110 
Execute       bind -model PE.110 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 286.879 MB.
Execute       syn_report -verbosereport -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_110.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_110.bind.adb -f 
INFO-FLOW: Finish binding PE.110.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE11 
Execute       schedule -model PE11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 286.988 MB.
Execute       syn_report -verbosereport -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE11.sched.adb -f 
INFO-FLOW: Finish scheduling PE11.
Execute       set_default_model PE11 
Execute       bind -model PE11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 287.148 MB.
Execute       syn_report -verbosereport -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE11.bind.adb -f 
INFO-FLOW: Finish binding PE11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE12 
Execute       schedule -model PE12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 287.257 MB.
Execute       syn_report -verbosereport -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE12.sched.adb -f 
INFO-FLOW: Finish scheduling PE12.
Execute       set_default_model PE12 
Execute       bind -model PE12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.434 MB.
Execute       syn_report -verbosereport -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE12.bind.adb -f 
INFO-FLOW: Finish binding PE12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE13 
Execute       schedule -model PE13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 287.540 MB.
Execute       syn_report -verbosereport -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE13.sched.adb -f 
INFO-FLOW: Finish scheduling PE13.
Execute       set_default_model PE13 
Execute       bind -model PE13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 287.684 MB.
Execute       syn_report -verbosereport -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE13.bind.adb -f 
INFO-FLOW: Finish binding PE13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_dataflow 
Execute       schedule -model PE_dataflow 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 287.831 MB.
Execute       syn_report -verbosereport -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_dataflow.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_dataflow.sched.adb -f 
INFO-FLOW: Finish scheduling PE_dataflow.
Execute       set_default_model PE_dataflow 
Execute       bind -model PE_dataflow 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 288.077 MB.
Execute       syn_report -verbosereport -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_dataflow.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_dataflow.bind.adb -f 
INFO-FLOW: Finish binding PE_dataflow.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top 
Execute       schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_1_VITIS_LOOP_75_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_74_1_VITIS_LOOP_75_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_3_VITIS_LOOP_86_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_85_3_VITIS_LOOP_86_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 288.422 MB.
Execute       syn_report -verbosereport -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.sched.adb -f 
INFO-FLOW: Finish scheduling top.
Execute       set_default_model top 
Execute       bind -model top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 288.930 MB.
Execute       syn_report -verbosereport -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.bind.adb -f 
INFO-FLOW: Finish binding top.
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess load_weight 
Execute       rtl_gen_preprocess PE.110 
Execute       rtl_gen_preprocess PE11 
Execute       rtl_gen_preprocess PE12 
Execute       rtl_gen_preprocess PE13 
Execute       rtl_gen_preprocess PE_dataflow 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: load_weight PE.110 PE11 PE12 PE13 PE_dataflow top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_weight -top_prefix top_ -sub_prefix top_ -mg_file /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/load_weight.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 289.408 MB.
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_weight -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/vhdl/top_load_weight 
Execute       gen_rtl load_weight -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/verilog/top_load_weight 
Execute       syn_report -csynth -model load_weight -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/report/load_weight_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model load_weight -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/report/load_weight_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_weight -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/load_weight.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model load_weight -f -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/load_weight.adb 
Execute       gen_tb_info load_weight -p /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/load_weight 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE.110 -top_prefix top_ -sub_prefix top_ -mg_file /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_110.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 290.287 MB.
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE.110 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/vhdl/top_PE_110 
Execute       gen_rtl PE.110 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/verilog/top_PE_110 
Execute       syn_report -csynth -model PE.110 -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/report/PE_110_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model PE.110 -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/report/PE_110_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model PE.110 -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_110.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model PE.110 -f -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_110.adb 
Execute       gen_tb_info PE.110 -p /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_110 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE11 -top_prefix top_ -sub_prefix top_ -mg_file /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE11.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 291.118 MB.
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE11 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/vhdl/top_PE11 
Execute       gen_rtl PE11 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/verilog/top_PE11 
Execute       syn_report -csynth -model PE11 -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/report/PE11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model PE11 -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/report/PE11_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model PE11 -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model PE11 -f -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE11.adb 
Execute       gen_tb_info PE11 -p /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE12 -top_prefix top_ -sub_prefix top_ -mg_file /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE12.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 291.964 MB.
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE12 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/vhdl/top_PE12 
Execute       gen_rtl PE12 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/verilog/top_PE12 
Execute       syn_report -csynth -model PE12 -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/report/PE12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model PE12 -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/report/PE12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model PE12 -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model PE12 -f -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE12.adb 
Execute       gen_tb_info PE12 -p /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE13 -top_prefix top_ -sub_prefix top_ -mg_file /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE13.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 292.754 MB.
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE13 -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/vhdl/top_PE13 
Execute       gen_rtl PE13 -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/verilog/top_PE13 
Execute       syn_report -csynth -model PE13 -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/report/PE13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model PE13 -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/report/PE13_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model PE13 -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model PE13 -f -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE13.adb 
Execute       gen_tb_info PE13 -p /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_dataflow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PE_dataflow -top_prefix top_ -sub_prefix top_ -mg_file /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_dataflow.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'PE_dataflow/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_dataflow'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 294.109 MB.
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_dataflow -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/vhdl/top_PE_dataflow 
Execute       gen_rtl PE_dataflow -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/verilog/top_PE_dataflow 
Execute       syn_report -csynth -model PE_dataflow -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/report/PE_dataflow_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model PE_dataflow -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/report/PE_dataflow_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model PE_dataflow -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_dataflow.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -model PE_dataflow -f -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_dataflow.adb 
Execute       gen_tb_info PE_dataflow -p /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_dataflow 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model top -top_prefix  -sub_prefix top_ -mg_file /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'data_in' and 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 296.533 MB.
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/vhdl/top 
Execute       gen_rtl top -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/verilog/top 
Execute       syn_report -csynth -model top -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/report/top_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model top -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/report/top_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model top -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -model top -f -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.adb 
Execute       gen_tb_info top -p /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top 
Execute       export_constraint_db -f -tool general -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.constraint.tcl 
Execute       syn_report -designview -model top -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.design.xml 
Command       syn_report done; 0.23 sec.
Execute       syn_report -csynthDesign -model top -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model top -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model top -o /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks top 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: load_weight PE.110 PE11 PE12 PE13 PE_dataflow top
INFO-FLOW: Handling components in module [load_weight] ... 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/load_weight.compgen.tcl 
INFO-FLOW: Handling components in module [PE_110] ... 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_110.compgen.tcl 
INFO-FLOW: Found component top_mul_32s_32s_32_1_1.
INFO-FLOW: Append model top_mul_32s_32s_32_1_1
INFO-FLOW: Handling components in module [PE11] ... 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE11.compgen.tcl 
INFO-FLOW: Handling components in module [PE12] ... 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE12.compgen.tcl 
INFO-FLOW: Handling components in module [PE13] ... 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE13.compgen.tcl 
INFO-FLOW: Handling components in module [PE_dataflow] ... 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_dataflow.compgen.tcl 
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w5_d2_S.
INFO-FLOW: Append model top_fifo_w5_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w5_d2_S.
INFO-FLOW: Append model top_fifo_w5_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w5_d2_S.
INFO-FLOW: Append model top_fifo_w5_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w5_d2_S.
INFO-FLOW: Append model top_fifo_w5_d2_S
INFO-FLOW: Handling components in module [top] ... 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Found component top_mux_42_32_1_1.
INFO-FLOW: Append model top_mux_42_32_1_1
INFO-FLOW: Found component top_data_in_local_0.
INFO-FLOW: Append model top_data_in_local_0
INFO-FLOW: Found component top_data_out_local_0.
INFO-FLOW: Append model top_data_out_local_0
INFO-FLOW: Found component top_control_s_axi.
INFO-FLOW: Append model top_control_s_axi
INFO-FLOW: Found component top_gmem_m_axi.
INFO-FLOW: Append model top_gmem_m_axi
INFO-FLOW: Append model load_weight
INFO-FLOW: Append model PE_110
INFO-FLOW: Append model PE11
INFO-FLOW: Append model PE12
INFO-FLOW: Append model PE13
INFO-FLOW: Append model PE_dataflow
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_mul_32s_32s_32_1_1 top_fifo_w32_d2_S top_fifo_w5_d2_S top_fifo_w32_d2_S top_fifo_w5_d2_S top_fifo_w32_d2_S top_fifo_w5_d2_S top_fifo_w32_d2_S top_fifo_w5_d2_S top_mux_42_32_1_1 top_data_in_local_0 top_data_out_local_0 top_control_s_axi top_gmem_m_axi load_weight PE_110 PE11 PE12 PE13 PE_dataflow top
INFO-FLOW: To file: write model top_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w5_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w5_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w5_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w5_d2_S
INFO-FLOW: To file: write model top_mux_42_32_1_1
INFO-FLOW: To file: write model top_data_in_local_0
INFO-FLOW: To file: write model top_data_out_local_0
INFO-FLOW: To file: write model top_control_s_axi
INFO-FLOW: To file: write model top_gmem_m_axi
INFO-FLOW: To file: write model load_weight
INFO-FLOW: To file: write model PE_110
INFO-FLOW: To file: write model PE11
INFO-FLOW: To file: write model PE12
INFO-FLOW: To file: write model PE13
INFO-FLOW: To file: write model PE_dataflow
INFO-FLOW: To file: write model top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN_Acc/sandbox/project_1/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/load_weight.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_110.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_32s_32s_32_1_1_Multiplier_0'
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE11.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE12.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE13.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_dataflow.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weight_buf_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c_U(top_fifo_w5_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_0_V_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c13_U(top_fifo_w5_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_1_V_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c14_U(top_fifo_w5_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'weights_stream_2_V_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'd_out_c15_U(top_fifo_w5_d2_S)' using Shift Registers.
Command       ap_source done; 0.34 sec.
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_data_in_local_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_data_out_local_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.24 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN_Acc/sandbox/project_1/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top xml_exists=0
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/load_weight.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_110.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE11.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE12.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE13.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_dataflow.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/load_weight.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_110.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE11.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE12.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE13.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_dataflow.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/load_weight.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_110.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE11.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE12.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE13.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_dataflow.compgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.constraint.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=21 #gSsdmPorts=2
Execute       source /tools/reconfig/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/load_weight.tbgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_110.tbgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE11.tbgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE12.tbgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE13.tbgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/PE_dataflow.tbgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.constraint.tcl 
Execute       sc_get_clocks top 
Execute       source /nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.53 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.56 seconds; current allocated memory: 307.200 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN_Acc/sandbox/project_1/solution1/.autopilot/db/top.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 7.31 sec.
Command   csynth_design done; 18.97 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.2 seconds. CPU system time: 1.31 seconds. Elapsed time: 18.97 seconds; current allocated memory: 308.625 MB.
Command ap_source done; 23.17 sec.
Execute cleanup_all 
