################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2024/08/13 21:58:00)
# requested at line 3 in /home/student/mwalek/Vivado/UEC2_spi_servo/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

sim/vga_timing/vga_timing_tb.sv
fpga/rtl/clk_wiz_0.v
fpga/rtl/clk_wiz_0_clk_wiz.v
fpga/rtl/top_vga_basys3.sv
rtl/Clk_Div.sv
rtl/Counter_X.sv
rtl/Counter_Y.sv
rtl/JSTK2_SPI_interface.sv
rtl/Left_Ctrl.sv
rtl/Right_Ctrl.sv
rtl/SPI_Ctrl.sv
rtl/SPI_Steering_top.sv
rtl/Steering_X.sv
rtl/Steering_Y.sv
rtl/Turn_Ctrl.sv
sim/common/tiff_writer.sv
sim/top_fpga/top_fpga_tb.sv
sim/top_vga/top_vga_tb.sv
sim/common/glbl.v

################ No files found. ################
