----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date:    19:27:17 05/15/2014 
-- Design Name: 
-- Module Name:    parity_vhdl - Behavioral 
-- Project Name: 
-- Target Devices: 
-- Tool versions: 
-- Description: 
--
-- Dependencies: 
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity parity_vhdl is
	port( A	: in  std_logic_vector(6 downto 0);
			p	: out std_logic);
end parity_vhdl;

architecture Behavioral of parity_vhdl is
--	variable count: integer := 0;
begin
	process(A)
	begin
		for i in 0 to 6 loop
			--if( A(i) = '1' ) then
				--count := count + 1;
			--end if;
		end loop;
		--if ( (count mod 2) = '1' ) then
	--	count := 10;
		--count := count mod 2;
		--end if;
	end process;
end Behavioral;
