
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.421340                       # Number of seconds simulated
sim_ticks                                421340097500                       # Number of ticks simulated
final_tick                               921343767000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 290784                       # Simulator instruction rate (inst/s)
host_op_rate                                   290784                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40839708                       # Simulator tick rate (ticks/s)
host_mem_usage                                2341172                       # Number of bytes of host memory used
host_seconds                                 10316.92                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        16832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data         2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              19328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        16832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         16832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        17792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           17792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data           39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           278                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                278                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        39949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data         5924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 45873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        39949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            39949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           42227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                42227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           42227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        39949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data         5924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                88100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         302                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                        278                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                       302                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                      278                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                      19328                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                   17792                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd                19328                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                17792                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                  12                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                  33                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  17                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                  22                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                   8                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                  16                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                  21                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                  31                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                  39                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                  24                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10                 32                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                  9                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                  1                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                  8                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                  7                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                 22                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                  10                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                  30                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                  17                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                  21                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                   8                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                  14                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                  16                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                  31                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                  34                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                  22                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                 31                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                  8                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                  1                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                  7                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                  6                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                 22                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  393205217000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                   302                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                  278                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                      12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                      12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                      12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                      12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                      12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                      12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                      12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                      12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                      12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     99.902439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.894709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    88.071310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64             268     72.63%     72.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128             61     16.53%     89.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192             19      5.15%     94.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256              7      1.90%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320              4      1.08%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384              4      1.08%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448              1      0.27%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512              1      0.27%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              1      0.27%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              3      0.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          369                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      9381750                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat                18839250                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                    1510000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                   7947500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     31065.40                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  26316.23                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                62381.62                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.05                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.04                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.05                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.04                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      14.03                       # Average write queue length over time
system.mem_ctrls.readRowHits                      146                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      63                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                22.66                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  677940029.31                       # Average gap between requests
system.membus.throughput                        88100                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 302                       # Transaction distribution
system.membus.trans_dist::ReadResp                302                       # Transaction distribution
system.membus.trans_dist::Writeback               278                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    882                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port        37120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total               37120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                  37120                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             1402000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1432750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       306977097                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    175286301                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      7976887                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    210097521                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       155411058                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     73.970915                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        53935415                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        20577                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            620171859                       # DTB read hits
system.switch_cpus.dtb.read_misses             915986                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        621087845                       # DTB read accesses
system.switch_cpus.dtb.write_hits           320050461                       # DTB write hits
system.switch_cpus.dtb.write_misses               930                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       320051391                       # DTB write accesses
system.switch_cpus.dtb.data_hits            940222320                       # DTB hits
system.switch_cpus.dtb.data_misses             916916                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        941139236                       # DTB accesses
system.switch_cpus.itb.fetch_hits           325521694                       # ITB hits
system.switch_cpus.itb.fetch_misses              7527                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       325529221                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  215                       # Number of system calls
system.switch_cpus.numCycles                842680200                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    330485503                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2382677049                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           306977097                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    209346473                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             418784929                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        34629962                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       66784325                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles         6788                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        35213                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          134                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         325521694                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       3094982                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    842676418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.827511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.308533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        423891489     50.30%     50.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         20701376      2.46%     52.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         44963347      5.34%     58.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         37328782      4.43%     62.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         37394792      4.44%     66.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         26168913      3.11%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         51214065      6.08%     76.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         35754722      4.24%     80.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        165258932     19.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    842676418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.364287                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.827499                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        349269856                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      52732963                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         394887476                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      19384508                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       26401614                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     60493258                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        177975                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2353778816                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        441269                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       26401614                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        358498263                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        10142801                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2750456                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         404803933                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      40079350                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2328081632                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         49683                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         564311                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      35346749                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1641656775                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3061242019                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2064368064                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    996873955                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1476162864                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        165493883                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       120539                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        87154                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         109987881                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    636605370                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    325979717                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     17619933                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      6543607                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2176549397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       173709                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2134126938                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      5154247                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    166283788                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     90674355                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          934                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    842676418                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.532558                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.953438                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    154054296     18.28%     18.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    144126135     17.10%     35.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    147636357     17.52%     52.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    138677612     16.46%     69.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    116847875     13.87%     83.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     70021583      8.31%     91.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     46538764      5.52%     97.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     16227114      1.93%     98.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      8546682      1.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    842676418                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           65670      0.09%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        122047      0.16%      0.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp         79002      0.10%      0.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            11      0.00%      0.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     13490551     17.71%     18.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv        582536      0.76%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       39073147     51.30%     70.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      22749009     29.87%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     868552991     40.70%     40.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       589716      0.03%     40.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    154736638      7.25%     47.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     40466955      1.90%     49.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      7240740      0.34%     50.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    108492667      5.08%     55.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      3870339      0.18%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt       226588      0.01%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    628692385     29.46%     84.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    321257919     15.05%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2134126938                       # Type of FU issued
system.switch_cpus.iq.rate                   2.532547                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            76161973                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035688                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3936984582                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1650798068                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1509993046                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1255261929                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    692303854                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    593223219                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1567663221                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       642625690                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     99414503                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     55983166                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses      2394919                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       100262                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     30330513                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1866                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked           93                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       26401614                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1728776                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         32911                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2281861787                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      3484555                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     636605370                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    325979717                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        87076                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          12877                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       100262                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      5193831                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2831061                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      8024892                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2115910589                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     621087952                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     18216346                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             105138681                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            941139393                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        288225011                       # Number of branches executed
system.switch_cpus.iew.exec_stores          320051441                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.510930                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2107233681                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2103216265                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1045671822                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1474743146                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.495865                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.709054                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    182448708                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       172775                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7798975                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    816274804                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.571920                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.974504                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    295997461     36.26%     36.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    154302121     18.90%     55.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     75049312      9.19%     64.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     42404255      5.19%     69.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     37563814      4.60%     74.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     29229448      3.58%     77.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     29918927      3.67%     81.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     22611937      2.77%     84.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    129197529     15.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    816274804                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2099393359                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2099393359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              876271395                       # Number of memory references committed
system.switch_cpus.commit.loads             580622191                       # Number of loads committed
system.switch_cpus.commit.membars               86280                       # Number of memory barriers committed
system.switch_cpus.commit.branches          276693124                       # Number of branches committed
system.switch_cpus.commit.fp_insts          572041650                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1679454444                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     49233723                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     129197529                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2968902052                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4590136229                       # The number of ROB writes
system.switch_cpus.timesIdled                     245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    3782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.421340                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.421340                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.373380                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.373380                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2279003938                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1045953767                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         628160985                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        504694168                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1947026                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         172560                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1                 0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 0                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1                  0                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2                  0                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                          0                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                 1842687459                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2                    0                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3         1328074.748786                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          1328074.748786                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            5037.425790                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                       302                       # number of replacements
system.l2.tags.tagsinuse                 32488.096503                       # Cycle average of tags in use
system.l2.tags.total_refs                     9933568                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32823                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    302.640466                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    22984.494479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   220.353348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data    29.302896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1997.351547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7256.594234                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.701431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.006725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.000894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.060954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.221454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991458                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst        37464                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      3663392                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3700856                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3443898                       # number of Writeback hits
system.l2.Writeback_hits::total               3443898                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       361584                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                361584                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         37464                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       4024976                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4062440                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        37464                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      4024976                       # number of overall hits
system.l2.overall_hits::total                 4062440                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          263                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data           39                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   302                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst          263                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data           39                       # number of demand (read+write) misses
system.l2.demand_misses::total                    302                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          263                       # number of overall misses
system.l2.overall_misses::switch_cpus.data           39                       # number of overall misses
system.l2.overall_misses::total                   302                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     25904000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data      3079750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        28983750                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     25904000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data      3079750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         28983750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     25904000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data      3079750                       # number of overall miss cycles
system.l2.overall_miss_latency::total        28983750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        37727                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      3663431                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3701158                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3443898                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3443898                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       361584                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            361584                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        37727                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      4025015                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4062742                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        37727                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      4025015                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4062742                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.006971                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000011                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000082                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.006971                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000010                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000074                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.006971                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000010                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000074                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 98494.296578                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 78967.948718                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 95972.682119                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 98494.296578                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 78967.948718                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95972.682119                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 98494.296578                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 78967.948718                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95972.682119                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  278                       # number of writebacks
system.l2.writebacks::total                       278                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          263                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              302                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               302                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              302                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     22883000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      2631250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     25514250                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     22883000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data      2631250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     25514250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     22883000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data      2631250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     25514250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.006971                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000011                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000082                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.006971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000074                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.006971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000074                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 87007.604563                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 67467.948718                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 84484.271523                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 87007.604563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 67467.948718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84484.271523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 87007.604563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 67467.948718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84484.271523                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1140230808                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            3701158                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3701158                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          3443898                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           361584                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          361584                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        75454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11493928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11569382                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2414528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    478010432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          480424960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             480424960                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         7197218000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          56662729                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6037533248                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1842687533                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 8486350.441878                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  8486350.441878                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements             37727                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           806897103                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             38751                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20822.613687                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   589.049230                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   434.950770                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.575243                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.424757                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    325483826                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       325483826                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    325483826                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        325483826                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    325483826                       # number of overall hits
system.cpu.icache.overall_hits::total       325483826                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        37865                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         37865                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        37865                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          37865                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        37865                       # number of overall misses
system.cpu.icache.overall_misses::total         37865                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    224177977                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    224177977                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    224177977                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    224177977                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    224177977                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    224177977                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    325521691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    325521691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    325521691                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    325521691                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    325521691                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    325521691                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000116                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000116                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000116                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000116                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000116                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000116                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5920.453638                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5920.453638                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5920.453638                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5920.453638                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5920.453638                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5920.453638                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1667                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                57                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.245614                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          138                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          138                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          138                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        37727                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        37727                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        37727                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        37727                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        37727                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        37727                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    139067019                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    139067019                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    139067019                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    139067019                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    139067019                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    139067019                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3686.140403                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3686.140403                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3686.140403                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3686.140403                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3686.140403                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3686.140403                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3         1842687534                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3 21283668.140694                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  21283668.140694                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           4025015                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           848593960                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4026039                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            210.776388                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   909.084245                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   114.915755                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.887778                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.112222                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    512851174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       512851174                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    294564905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      294564905                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        86278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        86278                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        86280                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        86280                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    807416079                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        807416079                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    807416079                       # number of overall hits
system.cpu.dcache.overall_hits::total       807416079                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      7817932                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7817932                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       998019                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       998019                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           23                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      8815951                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8815951                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      8815951                       # number of overall misses
system.cpu.dcache.overall_misses::total       8815951                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  37108686750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  37108686750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5015328986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5015328986                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       124000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       124000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  42124015736                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42124015736                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  42124015736                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42124015736                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    520669106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    520669106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    295562924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    295562924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        86301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        86301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    816232030                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    816232030                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    816232030                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    816232030                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.015015                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015015                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.003377                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003377                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000267                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000267                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.010801                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010801                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.010801                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010801                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  4746.611604                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4746.611604                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  5025.284074                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  5025.284074                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data  5391.304348                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5391.304348                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  4778.159014                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4778.159014                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  4778.159014                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4778.159014                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           85                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     2.741935                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3443898                       # number of writebacks
system.cpu.dcache.writebacks::total           3443898                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      4154505                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4154505                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       636436                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       636436                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data           18                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4790941                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4790941                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4790941                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4790941                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      3663427                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3663427                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       361583                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       361583                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      4025010                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4025010                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      4025010                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4025010                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  11160399750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11160399750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1279562502                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1279562502                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        15000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        15000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  12439962252                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12439962252                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  12439962252                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12439962252                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001223                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001223                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000058                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004931                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004931                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004931                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004931                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  3046.437052                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  3046.437052                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  3538.779484                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  3538.779484                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  3090.666173                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  3090.666173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  3090.666173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  3090.666173                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
