Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1_EP06_159265 (lin64) Build 0 Fri Oct 11 16:37:07 PDT 2019
| Date         : Wed Apr 19 01:09:17 2023
| Host         : csce-quinn-s1.engr.tamu.edu running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_design_analysis -congestion -file ./fpga_reports/vivado/report_design_analysis__place_congestion.rpt
| Design       : ztop
| Device       : xc7v2000t
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Placer Final Level Congestion Reporting
2. SLR Net Crossing Reporting

1. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+


2. SLR Net Crossing Reporting
-----------------------------

+-------------------------------+-----------------------------+-------------+-------------+-------------+-------------+-------------+-------------+
|           Cell Names          | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 0 - 3 Cuts  | 1 - 2 Cuts  | 1 - 3 Cuts  | 2 - 3 Cuts  |
+-------------------------------+-----------------------------+-------------+-------------+-------------+-------------+-------------+-------------+
| FK                            | 51                          | 51          | 0           | 0           | 0           | 0           | 0           |
| RTB                           | 15                          | 11          | 1           | 1           | 2           | 0           | 0           |
| top                           | 1                           | 0           | 0           | 0           | 1           | 0           | 0           |
| zpl_iwa_dclk_negedge_ready[0] | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwa_dclk_negedge_ready[1] | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwa_dclk_posedge_ready[0] | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwa_dclk_posedge_ready[1] | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwa_sys_pclk_ready        | 2                           | 2           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[0]        | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[10]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[11]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[12]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[13]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[14]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[15]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[16]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[17]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[18]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[19]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[1]        | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[20]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[21]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[22]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[23]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[24]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[25]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[26]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[27]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[28]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[29]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[2]        | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[30]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[31]       | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[3]        | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[4]        | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[5]        | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[6]        | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[7]        | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[8]        | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
| zpl_iwo_srb_data_rd[9]        | 1                           | 1           | 0           | 0           | 0           | 0           | 0           |
+-------------------------------+-----------------------------+-------------+-------------+-------------+-------------+-------------+-------------+


