Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec  7 17:09:45 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: minesweeper/state_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: minesweeper/state_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: minesweeper/state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.373      -23.903                     28                 1474        0.100        0.000                      0                 1474        3.000        0.000                       0                  1022  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.373      -23.903                     28                 1474        0.100        0.000                      0                 1474        6.712        0.000                       0                  1018  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           28  Failing Endpoints,  Worst Slack       -1.373ns,  Total Violation      -23.903ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.373ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.883ns  (logic 8.958ns (56.402%)  route 6.925ns (43.598%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.643    -0.897    xvga1/clk_65mhz
    SLICE_X8Y61          FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=28, routed)          0.890     0.511    xvga1/Q[5]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.153     0.664 r  xvga1/image_addr_i_47/O
                         net (fo=4, routed)           0.705     1.369    xvga1/image_addr_i_47_n_0
    SLICE_X10Y60         LUT4 (Prop_lut4_I3_O)        0.331     1.700 r  xvga1/image_addr_i_51/O
                         net (fo=1, routed)           0.000     1.700    xvga1/image_addr_i_51_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.076 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.076    xvga1/image_addr_i_36_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.193 r  xvga1/image_addr_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.193    xvga1/image_addr_i_29_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.412 f  xvga1/image_addr_i_28/O[0]
                         net (fo=11, routed)          0.976     3.388    xvga1/image_addr_i_28_n_7
    SLICE_X9Y58          LUT4 (Prop_lut4_I0_O)        0.295     3.683 r  xvga1/image_addr_i_45/O
                         net (fo=3, routed)           0.318     4.001    xvga1/image_addr_i_45_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     4.125 r  xvga1/image_addr_i_58/O
                         net (fo=1, routed)           0.000     4.125    xvga1/image_addr_i_58_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.616 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.482     5.098    xvga1/image_addr_i_44_n_2
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.329     5.427 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.401     5.828    xvga1/image_addr_i_30_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124     5.952 r  xvga1/image_addr_i_32/O
                         net (fo=3, routed)           0.837     6.789    xvga1/image_addr_i_32_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.913 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.913    xvga1/image_addr_i_20_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.463 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.463    xvga1/image_addr_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.685 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.531     8.216    minesweeper/td/A[11]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.232 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.874    13.106    minesweeper/td/image_addr__0[4]
    SLICE_X7Y61          LUT2 (Prop_lut2_I1_O)        0.124    13.230 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.230    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.762 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.762    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.075 r  minesweeper/td/fd_img_rom_i_1/O[3]
                         net (fo=3, routed)           0.911    14.986    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y13         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.550    13.914    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.577    14.491    
                         clock uncertainty           -0.130    14.361    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.613    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.613    
                         arrival time                         -14.986    
  -------------------------------------------------------------------
                         slack                                 -1.373    

Slack (VIOLATED) :        -1.314ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.832ns  (logic 8.958ns (56.581%)  route 6.874ns (43.419%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 13.923 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.643    -0.897    xvga1/clk_65mhz
    SLICE_X8Y61          FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=28, routed)          0.890     0.511    xvga1/Q[5]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.153     0.664 r  xvga1/image_addr_i_47/O
                         net (fo=4, routed)           0.705     1.369    xvga1/image_addr_i_47_n_0
    SLICE_X10Y60         LUT4 (Prop_lut4_I3_O)        0.331     1.700 r  xvga1/image_addr_i_51/O
                         net (fo=1, routed)           0.000     1.700    xvga1/image_addr_i_51_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.076 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.076    xvga1/image_addr_i_36_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.193 r  xvga1/image_addr_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.193    xvga1/image_addr_i_29_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.412 f  xvga1/image_addr_i_28/O[0]
                         net (fo=11, routed)          0.976     3.388    xvga1/image_addr_i_28_n_7
    SLICE_X9Y58          LUT4 (Prop_lut4_I0_O)        0.295     3.683 r  xvga1/image_addr_i_45/O
                         net (fo=3, routed)           0.318     4.001    xvga1/image_addr_i_45_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     4.125 r  xvga1/image_addr_i_58/O
                         net (fo=1, routed)           0.000     4.125    xvga1/image_addr_i_58_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.616 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.482     5.098    xvga1/image_addr_i_44_n_2
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.329     5.427 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.401     5.828    xvga1/image_addr_i_30_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124     5.952 r  xvga1/image_addr_i_32/O
                         net (fo=3, routed)           0.837     6.789    xvga1/image_addr_i_32_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.913 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.913    xvga1/image_addr_i_20_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.463 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.463    xvga1/image_addr_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.685 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.531     8.216    minesweeper/td/A[11]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.232 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.874    13.106    minesweeper/td/image_addr__0[4]
    SLICE_X7Y61          LUT2 (Prop_lut2_I1_O)        0.124    13.230 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.230    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.762 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.762    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.075 r  minesweeper/td/fd_img_rom_i_1/O[3]
                         net (fo=3, routed)           0.860    14.935    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y11         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.559    13.923    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.577    14.500    
                         clock uncertainty           -0.130    14.370    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.622    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.622    
                         arrival time                         -14.935    
  -------------------------------------------------------------------
                         slack                                 -1.314    

Slack (VIOLATED) :        -1.289ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.812ns  (logic 8.884ns (56.186%)  route 6.928ns (43.814%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 13.923 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.643    -0.897    xvga1/clk_65mhz
    SLICE_X8Y61          FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=28, routed)          0.890     0.511    xvga1/Q[5]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.153     0.664 r  xvga1/image_addr_i_47/O
                         net (fo=4, routed)           0.705     1.369    xvga1/image_addr_i_47_n_0
    SLICE_X10Y60         LUT4 (Prop_lut4_I3_O)        0.331     1.700 r  xvga1/image_addr_i_51/O
                         net (fo=1, routed)           0.000     1.700    xvga1/image_addr_i_51_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.076 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.076    xvga1/image_addr_i_36_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.193 r  xvga1/image_addr_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.193    xvga1/image_addr_i_29_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.412 f  xvga1/image_addr_i_28/O[0]
                         net (fo=11, routed)          0.976     3.388    xvga1/image_addr_i_28_n_7
    SLICE_X9Y58          LUT4 (Prop_lut4_I0_O)        0.295     3.683 r  xvga1/image_addr_i_45/O
                         net (fo=3, routed)           0.318     4.001    xvga1/image_addr_i_45_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     4.125 r  xvga1/image_addr_i_58/O
                         net (fo=1, routed)           0.000     4.125    xvga1/image_addr_i_58_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.616 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.482     5.098    xvga1/image_addr_i_44_n_2
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.329     5.427 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.401     5.828    xvga1/image_addr_i_30_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124     5.952 r  xvga1/image_addr_i_32/O
                         net (fo=3, routed)           0.837     6.789    xvga1/image_addr_i_32_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.913 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.913    xvga1/image_addr_i_20_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.463 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.463    xvga1/image_addr_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.685 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.531     8.216    minesweeper/td/A[11]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.232 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.874    13.106    minesweeper/td/image_addr__0[4]
    SLICE_X7Y61          LUT2 (Prop_lut2_I1_O)        0.124    13.230 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.230    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.762 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.762    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.001 r  minesweeper/td/fd_img_rom_i_1/O[2]
                         net (fo=3, routed)           0.914    14.915    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y11         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.559    13.923    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.577    14.500    
                         clock uncertainty           -0.130    14.370    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.626    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.626    
                         arrival time                         -14.915    
  -------------------------------------------------------------------
                         slack                                 -1.289    

Slack (VIOLATED) :        -1.268ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.793ns  (logic 8.867ns (56.145%)  route 6.926ns (43.855%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 13.923 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.643    -0.897    xvga1/clk_65mhz
    SLICE_X8Y61          FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=28, routed)          0.890     0.511    xvga1/Q[5]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.153     0.664 r  xvga1/image_addr_i_47/O
                         net (fo=4, routed)           0.705     1.369    xvga1/image_addr_i_47_n_0
    SLICE_X10Y60         LUT4 (Prop_lut4_I3_O)        0.331     1.700 r  xvga1/image_addr_i_51/O
                         net (fo=1, routed)           0.000     1.700    xvga1/image_addr_i_51_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.076 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.076    xvga1/image_addr_i_36_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.193 r  xvga1/image_addr_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.193    xvga1/image_addr_i_29_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.412 f  xvga1/image_addr_i_28/O[0]
                         net (fo=11, routed)          0.976     3.388    xvga1/image_addr_i_28_n_7
    SLICE_X9Y58          LUT4 (Prop_lut4_I0_O)        0.295     3.683 r  xvga1/image_addr_i_45/O
                         net (fo=3, routed)           0.318     4.001    xvga1/image_addr_i_45_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     4.125 r  xvga1/image_addr_i_58/O
                         net (fo=1, routed)           0.000     4.125    xvga1/image_addr_i_58_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.616 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.482     5.098    xvga1/image_addr_i_44_n_2
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.329     5.427 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.401     5.828    xvga1/image_addr_i_30_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124     5.952 r  xvga1/image_addr_i_32/O
                         net (fo=3, routed)           0.837     6.789    xvga1/image_addr_i_32_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.913 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.913    xvga1/image_addr_i_20_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.463 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.463    xvga1/image_addr_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.685 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.531     8.216    minesweeper/td/A[11]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.232 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.874    13.106    minesweeper/td/image_addr__0[4]
    SLICE_X7Y61          LUT2 (Prop_lut2_I1_O)        0.124    13.230 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.230    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.762 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.762    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.984 r  minesweeper/td/fd_img_rom_i_1/O[0]
                         net (fo=3, routed)           0.912    14.896    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y11         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.559    13.923    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.577    14.500    
                         clock uncertainty           -0.130    14.370    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.629    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.629    
                         arrival time                         -14.896    
  -------------------------------------------------------------------
                         slack                                 -1.268    

Slack (VIOLATED) :        -1.260ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.773ns  (logic 8.979ns (56.928%)  route 6.794ns (43.072%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.643    -0.897    xvga1/clk_65mhz
    SLICE_X8Y61          FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=28, routed)          0.890     0.511    xvga1/Q[5]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.153     0.664 r  xvga1/image_addr_i_47/O
                         net (fo=4, routed)           0.705     1.369    xvga1/image_addr_i_47_n_0
    SLICE_X10Y60         LUT4 (Prop_lut4_I3_O)        0.331     1.700 r  xvga1/image_addr_i_51/O
                         net (fo=1, routed)           0.000     1.700    xvga1/image_addr_i_51_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.076 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.076    xvga1/image_addr_i_36_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.193 r  xvga1/image_addr_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.193    xvga1/image_addr_i_29_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.412 f  xvga1/image_addr_i_28/O[0]
                         net (fo=11, routed)          0.976     3.388    xvga1/image_addr_i_28_n_7
    SLICE_X9Y58          LUT4 (Prop_lut4_I0_O)        0.295     3.683 r  xvga1/image_addr_i_45/O
                         net (fo=3, routed)           0.318     4.001    xvga1/image_addr_i_45_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     4.125 r  xvga1/image_addr_i_58/O
                         net (fo=1, routed)           0.000     4.125    xvga1/image_addr_i_58_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.616 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.482     5.098    xvga1/image_addr_i_44_n_2
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.329     5.427 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.401     5.828    xvga1/image_addr_i_30_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124     5.952 r  xvga1/image_addr_i_32/O
                         net (fo=3, routed)           0.837     6.789    xvga1/image_addr_i_32_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.913 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.913    xvga1/image_addr_i_20_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.463 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.463    xvga1/image_addr_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.685 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.531     8.216    minesweeper/td/A[11]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.232 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.874    13.106    minesweeper/td/image_addr__0[4]
    SLICE_X7Y61          LUT2 (Prop_lut2_I1_O)        0.124    13.230 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.230    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.762 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.762    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.096 r  minesweeper/td/fd_img_rom_i_1/O[1]
                         net (fo=3, routed)           0.780    14.876    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y13         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.550    13.914    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.577    14.491    
                         clock uncertainty           -0.130    14.361    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.616    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.616    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                 -1.260    

Slack (VIOLATED) :        -1.249ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.771ns  (logic 8.979ns (56.934%)  route 6.792ns (43.066%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 13.923 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.643    -0.897    xvga1/clk_65mhz
    SLICE_X8Y61          FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=28, routed)          0.890     0.511    xvga1/Q[5]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.153     0.664 r  xvga1/image_addr_i_47/O
                         net (fo=4, routed)           0.705     1.369    xvga1/image_addr_i_47_n_0
    SLICE_X10Y60         LUT4 (Prop_lut4_I3_O)        0.331     1.700 r  xvga1/image_addr_i_51/O
                         net (fo=1, routed)           0.000     1.700    xvga1/image_addr_i_51_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.076 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.076    xvga1/image_addr_i_36_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.193 r  xvga1/image_addr_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.193    xvga1/image_addr_i_29_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.412 f  xvga1/image_addr_i_28/O[0]
                         net (fo=11, routed)          0.976     3.388    xvga1/image_addr_i_28_n_7
    SLICE_X9Y58          LUT4 (Prop_lut4_I0_O)        0.295     3.683 r  xvga1/image_addr_i_45/O
                         net (fo=3, routed)           0.318     4.001    xvga1/image_addr_i_45_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     4.125 r  xvga1/image_addr_i_58/O
                         net (fo=1, routed)           0.000     4.125    xvga1/image_addr_i_58_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.616 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.482     5.098    xvga1/image_addr_i_44_n_2
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.329     5.427 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.401     5.828    xvga1/image_addr_i_30_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124     5.952 r  xvga1/image_addr_i_32/O
                         net (fo=3, routed)           0.837     6.789    xvga1/image_addr_i_32_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.913 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.913    xvga1/image_addr_i_20_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.463 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.463    xvga1/image_addr_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.685 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.531     8.216    minesweeper/td/A[11]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.232 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.874    13.106    minesweeper/td/image_addr__0[4]
    SLICE_X7Y61          LUT2 (Prop_lut2_I1_O)        0.124    13.230 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.230    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.762 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.762    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.096 r  minesweeper/td/fd_img_rom_i_1/O[1]
                         net (fo=3, routed)           0.778    14.874    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y11         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.559    13.923    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.577    14.500    
                         clock uncertainty           -0.130    14.370    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.625    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.625    
                         arrival time                         -14.874    
  -------------------------------------------------------------------
                         slack                                 -1.249    

Slack (VIOLATED) :        -1.235ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.750ns  (logic 8.958ns (56.876%)  route 6.792ns (43.124%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 13.920 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.643    -0.897    xvga1/clk_65mhz
    SLICE_X8Y61          FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=28, routed)          0.890     0.511    xvga1/Q[5]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.153     0.664 r  xvga1/image_addr_i_47/O
                         net (fo=4, routed)           0.705     1.369    xvga1/image_addr_i_47_n_0
    SLICE_X10Y60         LUT4 (Prop_lut4_I3_O)        0.331     1.700 r  xvga1/image_addr_i_51/O
                         net (fo=1, routed)           0.000     1.700    xvga1/image_addr_i_51_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.076 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.076    xvga1/image_addr_i_36_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.193 r  xvga1/image_addr_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.193    xvga1/image_addr_i_29_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.412 f  xvga1/image_addr_i_28/O[0]
                         net (fo=11, routed)          0.976     3.388    xvga1/image_addr_i_28_n_7
    SLICE_X9Y58          LUT4 (Prop_lut4_I0_O)        0.295     3.683 r  xvga1/image_addr_i_45/O
                         net (fo=3, routed)           0.318     4.001    xvga1/image_addr_i_45_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     4.125 r  xvga1/image_addr_i_58/O
                         net (fo=1, routed)           0.000     4.125    xvga1/image_addr_i_58_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.616 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.482     5.098    xvga1/image_addr_i_44_n_2
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.329     5.427 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.401     5.828    xvga1/image_addr_i_30_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124     5.952 r  xvga1/image_addr_i_32/O
                         net (fo=3, routed)           0.837     6.789    xvga1/image_addr_i_32_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.913 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.913    xvga1/image_addr_i_20_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.463 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.463    xvga1/image_addr_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.685 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.531     8.216    minesweeper/td/A[11]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.232 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.874    13.106    minesweeper/td/image_addr__0[4]
    SLICE_X7Y61          LUT2 (Prop_lut2_I1_O)        0.124    13.230 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.230    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.762 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.762    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.075 r  minesweeper/td/fd_img_rom_i_1/O[3]
                         net (fo=3, routed)           0.778    14.853    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y12         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.556    13.920    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.577    14.497    
                         clock uncertainty           -0.130    14.367    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.619    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.619    
                         arrival time                         -14.853    
  -------------------------------------------------------------------
                         slack                                 -1.235    

Slack (VIOLATED) :        -1.197ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.715ns  (logic 8.979ns (57.136%)  route 6.736ns (42.864%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 13.920 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.643    -0.897    xvga1/clk_65mhz
    SLICE_X8Y61          FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=28, routed)          0.890     0.511    xvga1/Q[5]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.153     0.664 r  xvga1/image_addr_i_47/O
                         net (fo=4, routed)           0.705     1.369    xvga1/image_addr_i_47_n_0
    SLICE_X10Y60         LUT4 (Prop_lut4_I3_O)        0.331     1.700 r  xvga1/image_addr_i_51/O
                         net (fo=1, routed)           0.000     1.700    xvga1/image_addr_i_51_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.076 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.076    xvga1/image_addr_i_36_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.193 r  xvga1/image_addr_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.193    xvga1/image_addr_i_29_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.412 f  xvga1/image_addr_i_28/O[0]
                         net (fo=11, routed)          0.976     3.388    xvga1/image_addr_i_28_n_7
    SLICE_X9Y58          LUT4 (Prop_lut4_I0_O)        0.295     3.683 r  xvga1/image_addr_i_45/O
                         net (fo=3, routed)           0.318     4.001    xvga1/image_addr_i_45_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     4.125 r  xvga1/image_addr_i_58/O
                         net (fo=1, routed)           0.000     4.125    xvga1/image_addr_i_58_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.616 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.482     5.098    xvga1/image_addr_i_44_n_2
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.329     5.427 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.401     5.828    xvga1/image_addr_i_30_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124     5.952 r  xvga1/image_addr_i_32/O
                         net (fo=3, routed)           0.837     6.789    xvga1/image_addr_i_32_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.913 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.913    xvga1/image_addr_i_20_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.463 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.463    xvga1/image_addr_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.685 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.531     8.216    minesweeper/td/A[11]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.232 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.874    13.106    minesweeper/td/image_addr__0[4]
    SLICE_X7Y61          LUT2 (Prop_lut2_I1_O)        0.124    13.230 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.230    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.762 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.762    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.096 r  minesweeper/td/fd_img_rom_i_1/O[1]
                         net (fo=3, routed)           0.722    14.818    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y12         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.556    13.920    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.577    14.497    
                         clock uncertainty           -0.130    14.367    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.622    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.622    
                         arrival time                         -14.818    
  -------------------------------------------------------------------
                         slack                                 -1.197    

Slack (VIOLATED) :        -1.170ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.683ns  (logic 8.884ns (56.646%)  route 6.799ns (43.354%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.643    -0.897    xvga1/clk_65mhz
    SLICE_X8Y61          FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=28, routed)          0.890     0.511    xvga1/Q[5]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.153     0.664 r  xvga1/image_addr_i_47/O
                         net (fo=4, routed)           0.705     1.369    xvga1/image_addr_i_47_n_0
    SLICE_X10Y60         LUT4 (Prop_lut4_I3_O)        0.331     1.700 r  xvga1/image_addr_i_51/O
                         net (fo=1, routed)           0.000     1.700    xvga1/image_addr_i_51_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.076 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.076    xvga1/image_addr_i_36_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.193 r  xvga1/image_addr_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.193    xvga1/image_addr_i_29_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.412 f  xvga1/image_addr_i_28/O[0]
                         net (fo=11, routed)          0.976     3.388    xvga1/image_addr_i_28_n_7
    SLICE_X9Y58          LUT4 (Prop_lut4_I0_O)        0.295     3.683 r  xvga1/image_addr_i_45/O
                         net (fo=3, routed)           0.318     4.001    xvga1/image_addr_i_45_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     4.125 r  xvga1/image_addr_i_58/O
                         net (fo=1, routed)           0.000     4.125    xvga1/image_addr_i_58_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.616 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.482     5.098    xvga1/image_addr_i_44_n_2
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.329     5.427 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.401     5.828    xvga1/image_addr_i_30_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124     5.952 r  xvga1/image_addr_i_32/O
                         net (fo=3, routed)           0.837     6.789    xvga1/image_addr_i_32_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.913 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.913    xvga1/image_addr_i_20_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.463 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.463    xvga1/image_addr_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.685 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.531     8.216    minesweeper/td/A[11]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.232 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.874    13.106    minesweeper/td/image_addr__0[4]
    SLICE_X7Y61          LUT2 (Prop_lut2_I1_O)        0.124    13.230 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.230    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.762 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.762    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.001 r  minesweeper/td/fd_img_rom_i_1/O[2]
                         net (fo=3, routed)           0.786    14.787    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.550    13.914    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.577    14.491    
                         clock uncertainty           -0.130    14.361    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.617    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.617    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                 -1.170    

Slack (VIOLATED) :        -1.137ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.654ns  (logic 8.867ns (56.644%)  route 6.787ns (43.356%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.643    -0.897    xvga1/clk_65mhz
    SLICE_X8Y61          FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=28, routed)          0.890     0.511    xvga1/Q[5]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.153     0.664 r  xvga1/image_addr_i_47/O
                         net (fo=4, routed)           0.705     1.369    xvga1/image_addr_i_47_n_0
    SLICE_X10Y60         LUT4 (Prop_lut4_I3_O)        0.331     1.700 r  xvga1/image_addr_i_51/O
                         net (fo=1, routed)           0.000     1.700    xvga1/image_addr_i_51_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.076 r  xvga1/image_addr_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.076    xvga1/image_addr_i_36_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.193 r  xvga1/image_addr_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.193    xvga1/image_addr_i_29_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.412 f  xvga1/image_addr_i_28/O[0]
                         net (fo=11, routed)          0.976     3.388    xvga1/image_addr_i_28_n_7
    SLICE_X9Y58          LUT4 (Prop_lut4_I0_O)        0.295     3.683 r  xvga1/image_addr_i_45/O
                         net (fo=3, routed)           0.318     4.001    xvga1/image_addr_i_45_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     4.125 r  xvga1/image_addr_i_58/O
                         net (fo=1, routed)           0.000     4.125    xvga1/image_addr_i_58_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.616 r  xvga1/image_addr_i_44/CO[1]
                         net (fo=1, routed)           0.482     5.098    xvga1/image_addr_i_44_n_2
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.329     5.427 r  xvga1/image_addr_i_30/O
                         net (fo=10, routed)          0.401     5.828    xvga1/image_addr_i_30_n_0
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124     5.952 r  xvga1/image_addr_i_32/O
                         net (fo=3, routed)           0.837     6.789    xvga1/image_addr_i_32_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.913 r  xvga1/image_addr_i_20/O
                         net (fo=1, routed)           0.000     6.913    xvga1/image_addr_i_20_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.463 r  xvga1/image_addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.463    xvga1/image_addr_i_3_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.685 r  xvga1/image_addr_i_2/O[0]
                         net (fo=1, routed)           0.531     8.216    minesweeper/td/A[11]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.232 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.874    13.106    minesweeper/td/image_addr__0[4]
    SLICE_X7Y61          LUT2 (Prop_lut2_I1_O)        0.124    13.230 r  minesweeper/td/fd_img_rom_i_14/O
                         net (fo=1, routed)           0.000    13.230    minesweeper/td/fd_img_rom_i_14_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.762 r  minesweeper/td/fd_img_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.762    minesweeper/td/fd_img_rom_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.984 r  minesweeper/td/fd_img_rom_i_1/O[0]
                         net (fo=3, routed)           0.773    14.757    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y13         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        1.550    13.914    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.577    14.491    
                         clock uncertainty           -0.130    14.361    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.620    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                         -14.757    
  -------------------------------------------------------------------
                         slack                                 -1.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 timer/internal_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer/internal_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.576    -0.588    timer/clk_65mhz
    SLICE_X12Y99         FDRE                                         r  timer/internal_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  timer/internal_count_reg[19]/Q
                         net (fo=2, routed)           0.125    -0.299    timer/internal_count_reg_n_0_[19]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.143 r  timer/internal_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    timer/internal_count_reg[20]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.089 r  timer/internal_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.089    timer/data0[21]
    SLICE_X12Y100        FDRE                                         r  timer/internal_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.841    -0.832    timer/clk_65mhz
    SLICE_X12Y100        FDRE                                         r  timer/internal_count_reg[21]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134    -0.189    timer/internal_count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 timer/internal_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer/internal_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.576    -0.588    timer/clk_65mhz
    SLICE_X12Y99         FDRE                                         r  timer/internal_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  timer/internal_count_reg[19]/Q
                         net (fo=2, routed)           0.125    -0.299    timer/internal_count_reg_n_0_[19]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.143 r  timer/internal_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    timer/internal_count_reg[20]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.076 r  timer/internal_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.076    timer/data0[23]
    SLICE_X12Y100        FDRE                                         r  timer/internal_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.841    -0.832    timer/clk_65mhz
    SLICE_X12Y100        FDRE                                         r  timer/internal_count_reg[23]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134    -0.189    timer/internal_count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 timer/internal_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer/internal_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.576    -0.588    timer/clk_65mhz
    SLICE_X12Y99         FDRE                                         r  timer/internal_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  timer/internal_count_reg[19]/Q
                         net (fo=2, routed)           0.125    -0.299    timer/internal_count_reg_n_0_[19]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.143 r  timer/internal_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    timer/internal_count_reg[20]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.053 r  timer/internal_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.053    timer/data0[22]
    SLICE_X12Y100        FDRE                                         r  timer/internal_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.841    -0.832    timer/clk_65mhz
    SLICE_X12Y100        FDRE                                         r  timer/internal_count_reg[22]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134    -0.189    timer/internal_count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 timer/internal_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer/internal_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.576    -0.588    timer/clk_65mhz
    SLICE_X12Y99         FDRE                                         r  timer/internal_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  timer/internal_count_reg[19]/Q
                         net (fo=2, routed)           0.125    -0.299    timer/internal_count_reg_n_0_[19]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.143 r  timer/internal_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    timer/internal_count_reg[20]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.051 r  timer/internal_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.051    timer/data0[24]
    SLICE_X12Y100        FDRE                                         r  timer/internal_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.841    -0.832    timer/clk_65mhz
    SLICE_X12Y100        FDRE                                         r  timer/internal_count_reg[24]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134    -0.189    timer/internal_count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 timer/internal_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timer/internal_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.576    -0.588    timer/clk_65mhz
    SLICE_X12Y99         FDRE                                         r  timer/internal_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  timer/internal_count_reg[19]/Q
                         net (fo=2, routed)           0.125    -0.299    timer/internal_count_reg_n_0_[19]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.143 r  timer/internal_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    timer/internal_count_reg[20]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.102 r  timer/internal_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.102    timer/internal_count_reg[24]_i_1_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.049 r  timer/internal_count_reg[25]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.049    timer/data0[25]
    SLICE_X12Y101        FDRE                                         r  timer/internal_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.841    -0.832    timer/clk_65mhz
    SLICE_X12Y101        FDRE                                         r  timer/internal_count_reg[25]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.134    -0.189    timer/internal_count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.197%)  route 0.091ns (32.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.600    -0.564    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X1Y65          FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.423 f  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/Q
                         net (fo=4, routed)           0.091    -0.332    MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]
    SLICE_X0Y65          LUT6 (Prop_lut6_I0_O)        0.045    -0.287 r  MouseCtl/Inst_Ps2Interface/delay_20us_done_i_1/O
                         net (fo=1, routed)           0.000    -0.287    MouseCtl/Inst_Ps2Interface/delay_20us_done_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.871    -0.802    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X0Y65          FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/C
                         clock pessimism              0.251    -0.551    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.092    -0.459    MouseCtl/Inst_Ps2Interface/delay_20us_done_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.571    -0.593    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X11Y65         FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/Q
                         net (fo=6, routed)           0.121    -0.331    MouseCtl/Inst_Ps2Interface/load_tx_data
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.045    -0.286 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    MouseCtl/Inst_Ps2Interface/FSM_onehot_state[7]_i_1_n_0
    SLICE_X10Y65         FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.840    -0.833    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X10Y65         FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X10Y65         FDCE (Hold_fdce_C_D)         0.120    -0.460    MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 minesweeper/y_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/y_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.571    -0.593    minesweeper/clk_65mhz
    SLICE_X13Y85         FDRE                                         r  minesweeper/y_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  minesweeper/y_temp_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.321    minesweeper/y_temp[0]
    SLICE_X12Y85         LUT4 (Prop_lut4_I1_O)        0.048    -0.273 r  minesweeper/y_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    minesweeper/y_temp[2]_i_1_n_0
    SLICE_X12Y85         FDRE                                         r  minesweeper/y_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.841    -0.832    minesweeper/clk_65mhz
    SLICE_X12Y85         FDRE                                         r  minesweeper/y_temp_reg[2]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X12Y85         FDRE (Hold_fdre_C_D)         0.131    -0.449    minesweeper/y_temp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 minesweeper/y_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/y_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.571    -0.593    minesweeper/clk_65mhz
    SLICE_X13Y85         FDRE                                         r  minesweeper/y_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  minesweeper/y_temp_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.321    minesweeper/y_temp[0]
    SLICE_X12Y85         LUT3 (Prop_lut3_I2_O)        0.045    -0.276 r  minesweeper/y_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    minesweeper/y_temp[1]_i_1_n_0
    SLICE_X12Y85         FDRE                                         r  minesweeper/y_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.841    -0.832    minesweeper/clk_65mhz
    SLICE_X12Y85         FDRE                                         r  minesweeper/y_temp_reg[1]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X12Y85         FDRE (Hold_fdre_C_D)         0.120    -0.460    minesweeper/y_temp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mouse_renderer/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.331%)  route 0.112ns (40.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.571    -0.593    mouse_renderer/clk_65mhz
    SLICE_X14Y63         FDRE                                         r  mouse_renderer/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  mouse_renderer/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.317    mouse_pixel[5]
    SLICE_X14Y65         FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1017, routed)        0.840    -0.833    clk_65mhz
    SLICE_X14Y65         FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X14Y65         FDRE (Hold_fdre_C_D)         0.076    -0.503    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y28     minesweeper/td/fd_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y28     minesweeper/td/fd_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y29     minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y29     minesweeper/td/flag_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y31     minesweeper/td/flag_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y31     minesweeper/td/flag_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y30     minesweeper/td/flag_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y30     minesweeper/td/flag_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y12     minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y12     minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y71     minesweeper/hcount_reg[1][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y73     minesweeper/hcount_reg[1][10]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y73     minesweeper/hcount_reg[1][10]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y71     minesweeper/hcount_reg[1][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y71     minesweeper/hcount_reg[1][2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y71     minesweeper/hcount_reg[1][3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y71     minesweeper/hcount_reg[1][4]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y71     minesweeper/hcount_reg[1][5]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y71     minesweeper/hcount_reg[1][6]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y71     minesweeper/hcount_reg[1][7]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y71     minesweeper/hcount_reg[1][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y71     minesweeper/hcount_reg[1][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y71     minesweeper/hcount_reg[1][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y71     minesweeper/hcount_reg[1][3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y71     minesweeper/hcount_reg[1][4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y71     minesweeper/hcount_reg[1][5]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y71     minesweeper/hcount_reg[1][6]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y71     minesweeper/hcount_reg[1][7]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y71     minesweeper/hcount_reg[1][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y73     minesweeper/hcount_reg[1][10]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



