###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 10:49:35 2013
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin RegX_3/\Reg_reg[0] /CK 
Endpoint:   RegX_3/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.11080
+ Phase Shift                 25.00000
= Required Time               24.88920
- Arrival Time                0.80780
= Slack Time                  24.08140
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.08140 | 
     | RegX_3/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.06200 | 0.42920 | 0.42920 | 24.51060 | 
     | U167               | B2 ^ -> ZN v | AOI22_X1 | 0.21260 | 0.06610 | 0.49530 | 24.57670 | 
     | U166               | A v -> ZN ^  | INV_X1   | 0.05960 | 0.11710 | 0.61240 | 24.69380 | 
     | RegX_3/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.17070 | 0.05000 | 0.66240 | 24.74380 | 
     | RegX_3/U2          | A v -> ZN ^  | OAI21_X1 | 0.22540 | 0.14540 | 0.80780 | 24.88920 | 
     | RegX_3/\Reg_reg[0] | D ^          | DFFR_X1  | 0.22540 | 0.00000 | 0.80780 | 24.88920 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.08140 | 
     | RegX_3/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.08140 | 
     +--------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin RegX_3/\Reg_reg[3] /CK 
Endpoint:   RegX_3/\Reg_reg[3] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[3] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.11040
+ Phase Shift                 25.00000
= Required Time               24.88960
- Arrival Time                0.79270
= Slack Time                  24.09690
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.09690 | 
     | RegX_3/\Reg_reg[3] | CK ^ -> Q ^  | DFFR_X1  | 0.06450 | 0.43170 | 0.43170 | 24.52860 | 
     | U149               | B2 ^ -> ZN v | AOI22_X1 | 0.21310 | 0.06760 | 0.49930 | 24.59620 | 
     | U148               | A v -> ZN ^  | INV_X1   | 0.05930 | 0.11630 | 0.61560 | 24.71250 | 
     | RegX_3/U9          | A1 ^ -> ZN v | NAND2_X1 | 0.13670 | 0.04820 | 0.66380 | 24.76070 | 
     | RegX_3/U8          | A v -> ZN ^  | OAI21_X1 | 0.22340 | 0.12890 | 0.79270 | 24.88960 | 
     | RegX_3/\Reg_reg[3] | D ^          | DFFR_X1  | 0.22340 | 0.00000 | 0.79270 | 24.88960 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.09690 | 
     | RegX_3/\Reg_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.09690 | 
     +--------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin RegX_3/\Reg_reg[2] /CK 
Endpoint:   RegX_3/\Reg_reg[2] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[2] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.10990
+ Phase Shift                 25.00000
= Required Time               24.89010
- Arrival Time                0.79210
= Slack Time                  24.09800
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.09800 | 
     | RegX_3/\Reg_reg[2] | CK ^ -> Q ^  | DFFR_X1  | 0.06500 | 0.43220 | 0.43220 | 24.53020 | 
     | U151               | B2 ^ -> ZN v | AOI22_X1 | 0.21310 | 0.06770 | 0.49990 | 24.59790 | 
     | U150               | A v -> ZN ^  | INV_X1   | 0.05930 | 0.11630 | 0.61620 | 24.71420 | 
     | RegX_3/U7          | A1 ^ -> ZN v | NAND2_X1 | 0.13650 | 0.04800 | 0.66420 | 24.76220 | 
     | RegX_3/U6          | A v -> ZN ^  | OAI21_X1 | 0.22110 | 0.12790 | 0.79210 | 24.89010 | 
     | RegX_3/\Reg_reg[2] | D ^          | DFFR_X1  | 0.22110 | 0.00000 | 0.79210 | 24.89010 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.09800 | 
     | RegX_3/\Reg_reg[2] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.09800 | 
     +--------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin RegX_3/\Reg_reg[5] /CK 
Endpoint:   RegX_3/\Reg_reg[5] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[5] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.11020
+ Phase Shift                 25.00000
= Required Time               24.88980
- Arrival Time                0.79170
= Slack Time                  24.09810
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.09810 | 
     | RegX_3/\Reg_reg[5] | CK ^ -> Q ^  | DFFR_X1  | 0.06460 | 0.43180 | 0.43180 | 24.52990 | 
     | U145               | B2 ^ -> ZN v | AOI22_X1 | 0.21300 | 0.06740 | 0.49920 | 24.59730 | 
     | U144               | A v -> ZN ^  | INV_X1   | 0.05930 | 0.11630 | 0.61550 | 24.71360 | 
     | RegX_3/U13         | A1 ^ -> ZN v | NAND2_X1 | 0.13610 | 0.04780 | 0.66330 | 24.76140 | 
     | RegX_3/U12         | A v -> ZN ^  | OAI21_X1 | 0.22240 | 0.12830 | 0.79160 | 24.88970 | 
     | RegX_3/\Reg_reg[5] | D ^          | DFFR_X1  | 0.22240 | 0.00010 | 0.79170 | 24.88980 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.09810 | 
     | RegX_3/\Reg_reg[5] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.09810 | 
     +--------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin RegX_6/\Reg_reg[15] /CK 
Endpoint:   RegX_6/\Reg_reg[15] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_6/\Reg_reg[15] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.11150
+ Phase Shift                 25.00000
= Required Time               24.88850
- Arrival Time                0.79000
= Slack Time                  24.09850
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.09850 | 
     | RegX_6/\Reg_reg[15] | CK ^ -> Q ^  | DFFR_X1  | 0.06300 | 0.43030 | 0.43030 | 24.52880 | 
     | U88                 | B2 ^ -> ZN v | AOI22_X1 | 0.21210 | 0.06630 | 0.49660 | 24.59510 | 
     | U87                 | A v -> ZN ^  | INV_X1   | 0.05940 | 0.11670 | 0.61330 | 24.71180 | 
     | RegX_6/U34          | A1 ^ -> ZN v | NAND2_X1 | 0.13430 | 0.04650 | 0.65980 | 24.75830 | 
     | RegX_6/U33          | A v -> ZN ^  | OAI21_X1 | 0.22890 | 0.13010 | 0.78990 | 24.88840 | 
     | RegX_6/\Reg_reg[15] | D ^          | DFFR_X1  | 0.22890 | 0.00010 | 0.79000 | 24.88850 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.09850 | 
     | RegX_6/\Reg_reg[15] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.09850 | 
     +---------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin RegX_3/\Reg_reg[7] /CK 
Endpoint:   RegX_3/\Reg_reg[7] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[7] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.10970
+ Phase Shift                 25.00000
= Required Time               24.89030
- Arrival Time                0.79130
= Slack Time                  24.09900
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.09900 | 
     | RegX_3/\Reg_reg[7] | CK ^ -> Q ^  | DFFR_X1  | 0.06500 | 0.43230 | 0.43230 | 24.53130 | 
     | U141               | B2 ^ -> ZN v | AOI22_X1 | 0.21470 | 0.06880 | 0.50110 | 24.60010 | 
     | U140               | A v -> ZN ^  | INV_X1   | 0.05950 | 0.11690 | 0.61800 | 24.71700 | 
     | RegX_3/U17         | A1 ^ -> ZN v | NAND2_X1 | 0.13470 | 0.04680 | 0.66480 | 24.76380 | 
     | RegX_3/U16         | A v -> ZN ^  | OAI21_X1 | 0.21990 | 0.12650 | 0.79130 | 24.89030 | 
     | RegX_3/\Reg_reg[7] | D ^          | DFFR_X1  | 0.21990 | 0.00000 | 0.79130 | 24.89030 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.09900 | 
     | RegX_3/\Reg_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.09900 | 
     +--------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin RegX_7/\Reg_reg[8] /CK 
Endpoint:   RegX_7/\Reg_reg[8] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_7/\Reg_reg[8] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.11040
+ Phase Shift                 25.00000
= Required Time               24.88960
- Arrival Time                0.79010
= Slack Time                  24.09950
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.09950 | 
     | RegX_7/\Reg_reg[8] | CK ^ -> Q ^  | DFFR_X1  | 0.06190 | 0.42920 | 0.42920 | 24.52870 | 
     | U39                | B2 ^ -> ZN v | AOI22_X1 | 0.21400 | 0.06710 | 0.49630 | 24.59580 | 
     | U38                | A v -> ZN ^  | INV_X1   | 0.05950 | 0.11690 | 0.61320 | 24.71270 | 
     | RegX_7/U19         | A1 ^ -> ZN v | NAND2_X1 | 0.13650 | 0.04810 | 0.66130 | 24.76080 | 
     | RegX_7/U18         | A v -> ZN ^  | OAI21_X1 | 0.22320 | 0.12880 | 0.79010 | 24.88960 | 
     | RegX_7/\Reg_reg[8] | D ^          | DFFR_X1  | 0.22320 | 0.00000 | 0.79010 | 24.88960 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.09950 | 
     | RegX_7/\Reg_reg[8] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.09950 | 
     +--------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin RegX_3/\Reg_reg[4] /CK 
Endpoint:   RegX_3/\Reg_reg[4] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[4] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.11030
+ Phase Shift                 25.00000
= Required Time               24.88970
- Arrival Time                0.78930
= Slack Time                  24.10040
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.10040 | 
     | RegX_3/\Reg_reg[4] | CK ^ -> Q ^  | DFFR_X1  | 0.06240 | 0.42970 | 0.42970 | 24.53010 | 
     | U147               | B2 ^ -> ZN v | AOI22_X1 | 0.21220 | 0.06600 | 0.49570 | 24.59610 | 
     | U146               | A v -> ZN ^  | INV_X1   | 0.05950 | 0.11680 | 0.61250 | 24.71290 | 
     | RegX_3/U11         | A1 ^ -> ZN v | NAND2_X1 | 0.13650 | 0.04810 | 0.66060 | 24.76100 | 
     | RegX_3/U10         | A v -> ZN ^  | OAI21_X1 | 0.22290 | 0.12860 | 0.78920 | 24.88960 | 
     | RegX_3/\Reg_reg[4] | D ^          | DFFR_X1  | 0.22290 | 0.00010 | 0.78930 | 24.88970 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.10040 | 
     | RegX_3/\Reg_reg[4] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.10040 | 
     +--------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin RegX_6/\Reg_reg[13] /CK 
Endpoint:   RegX_6/\Reg_reg[13] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_6/\Reg_reg[13] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.11020
+ Phase Shift                 25.00000
= Required Time               24.88980
- Arrival Time                0.78840
= Slack Time                  24.10140
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.10140 | 
     | RegX_6/\Reg_reg[13] | CK ^ -> Q ^  | DFFR_X1  | 0.06370 | 0.43100 | 0.43100 | 24.53240 | 
     | U92                 | B2 ^ -> ZN v | AOI22_X1 | 0.21230 | 0.06660 | 0.49760 | 24.59900 | 
     | U91                 | A v -> ZN ^  | INV_X1   | 0.05960 | 0.11700 | 0.61460 | 24.71600 | 
     | RegX_6/U29          | A1 ^ -> ZN v | NAND2_X1 | 0.13410 | 0.04640 | 0.66100 | 24.76240 | 
     | RegX_6/U28          | A v -> ZN ^  | OAI21_X1 | 0.22250 | 0.12730 | 0.78830 | 24.88970 | 
     | RegX_6/\Reg_reg[13] | D ^          | DFFR_X1  | 0.22250 | 0.00010 | 0.78840 | 24.88980 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.10140 | 
     | RegX_6/\Reg_reg[13] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.10140 | 
     +---------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin RegX_7/\Reg_reg[15] /CK 
Endpoint:   RegX_7/\Reg_reg[15] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_7/\Reg_reg[15] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.11050
+ Phase Shift                 25.00000
= Required Time               24.88950
- Arrival Time                0.78670
= Slack Time                  24.10280
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.10280 | 
     | RegX_7/\Reg_reg[15] | CK ^ -> Q ^  | DFFR_X1  | 0.05960 | 0.42690 | 0.42690 | 24.52970 | 
     | U55                 | B2 ^ -> ZN v | AOI22_X1 | 0.21230 | 0.06500 | 0.49190 | 24.59470 | 
     | U54                 | A v -> ZN ^  | INV_X1   | 0.06100 | 0.12020 | 0.61210 | 24.71490 | 
     | RegX_7/U34          | A1 ^ -> ZN v | NAND2_X1 | 0.13410 | 0.04680 | 0.65890 | 24.76170 | 
     | RegX_7/U33          | A v -> ZN ^  | OAI21_X1 | 0.22370 | 0.12780 | 0.78670 | 24.88950 | 
     | RegX_7/\Reg_reg[15] | D ^          | DFFR_X1  | 0.22370 | 0.00000 | 0.78670 | 24.88950 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.10280 | 
     | RegX_7/\Reg_reg[15] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.10280 | 
     +---------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin RegX_2/\Reg_reg[5] /CK 
Endpoint:   RegX_2/\Reg_reg[5] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_2/\Reg_reg[5] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.11060
+ Phase Shift                 25.00000
= Required Time               24.88940
- Arrival Time                0.78630
= Slack Time                  24.10310
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.10310 | 
     | RegX_2/\Reg_reg[5] | CK ^ -> Q ^  | DFFR_X1  | 0.05960 | 0.42690 | 0.42690 | 24.53000 | 
     | U212               | B2 ^ -> ZN v | AOI22_X1 | 0.21310 | 0.06560 | 0.49250 | 24.59560 | 
     | U211               | A v -> ZN ^  | INV_X1   | 0.05930 | 0.11630 | 0.60880 | 24.71190 | 
     | RegX_2/U13         | A1 ^ -> ZN v | NAND2_X1 | 0.13670 | 0.04820 | 0.65700 | 24.76010 | 
     | RegX_2/U12         | A v -> ZN ^  | OAI21_X1 | 0.22450 | 0.12930 | 0.78630 | 24.88940 | 
     | RegX_2/\Reg_reg[5] | D ^          | DFFR_X1  | 0.22450 | 0.00000 | 0.78630 | 24.88940 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.10310 | 
     | RegX_2/\Reg_reg[5] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.10310 | 
     +--------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin RegX_1/\Reg_reg[8] /CK 
Endpoint:   RegX_1/\Reg_reg[8] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_1/\Reg_reg[8] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.11050
+ Phase Shift                 25.00000
= Required Time               24.88950
- Arrival Time                0.78210
= Slack Time                  24.10740
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.10740 | 
     | RegX_1/\Reg_reg[8] | CK ^ -> Q ^  | DFFR_X1  | 0.03270 | 0.39880 | 0.39880 | 24.50620 | 
     | U1231              | A ^ -> ZN v  | INV_X1   | 0.01650 | 0.03530 | 0.43410 | 24.54150 | 
     | U503               | B2 v -> ZN ^ | OAI22_X1 | 0.13720 | 0.15790 | 0.59200 | 24.69940 | 
     | RegX_1/U19         | A1 ^ -> ZN v | NAND2_X1 | 0.13450 | 0.06210 | 0.65410 | 24.76150 | 
     | RegX_1/U18         | A v -> ZN ^  | OAI21_X1 | 0.22370 | 0.12800 | 0.78210 | 24.88950 | 
     | RegX_1/\Reg_reg[8] | D ^          | DFFR_X1  | 0.22370 | 0.00000 | 0.78210 | 24.88950 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.10740 | 
     | RegX_1/\Reg_reg[8] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.10740 | 
     +--------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin RegX_7/\Reg_reg[13] /CK 
Endpoint:   RegX_7/\Reg_reg[13] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_7/\Reg_reg[13] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.11070
+ Phase Shift                 25.00000
= Required Time               24.88930
- Arrival Time                0.78160
= Slack Time                  24.10770
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.10770 | 
     | RegX_7/\Reg_reg[13] | CK ^ -> Q ^  | DFFR_X1  | 0.05790 | 0.42530 | 0.42530 | 24.53300 | 
     | U59                 | B2 ^ -> ZN v | AOI22_X1 | 0.21350 | 0.06510 | 0.49040 | 24.59810 | 
     | U58                 | A v -> ZN ^  | INV_X1   | 0.05940 | 0.11660 | 0.60700 | 24.71470 | 
     | RegX_7/U29          | A1 ^ -> ZN v | NAND2_X1 | 0.13410 | 0.04630 | 0.65330 | 24.76100 | 
     | RegX_7/U28          | A v -> ZN ^  | OAI21_X1 | 0.22490 | 0.12830 | 0.78160 | 24.88930 | 
     | RegX_7/\Reg_reg[13] | D ^          | DFFR_X1  | 0.22490 | 0.00000 | 0.78160 | 24.88930 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.10770 | 
     | RegX_7/\Reg_reg[13] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.10770 | 
     +---------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin RegX_2/\Reg_reg[2] /CK 
Endpoint:   RegX_2/\Reg_reg[2] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_2/\Reg_reg[2] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.11000
+ Phase Shift                 25.00000
= Required Time               24.89000
- Arrival Time                0.78210
= Slack Time                  24.10790
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.10790 | 
     | RegX_2/\Reg_reg[2] | CK ^ -> Q ^  | DFFR_X1  | 0.05870 | 0.42610 | 0.42610 | 24.53400 | 
     | U218               | B2 ^ -> ZN v | AOI22_X1 | 0.21220 | 0.06450 | 0.49060 | 24.59850 | 
     | U217               | A v -> ZN ^  | INV_X1   | 0.06000 | 0.11800 | 0.60860 | 24.71650 | 
     | RegX_2/U7          | A1 ^ -> ZN v | NAND2_X1 | 0.13430 | 0.04660 | 0.65520 | 24.76310 | 
     | RegX_2/U6          | A v -> ZN ^  | OAI21_X1 | 0.22140 | 0.12690 | 0.78210 | 24.89000 | 
     | RegX_2/\Reg_reg[2] | D ^          | DFFR_X1  | 0.22140 | 0.00000 | 0.78210 | 24.89000 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.10790 | 
     | RegX_2/\Reg_reg[2] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.10790 | 
     +--------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin RegX_6/\Reg_reg[14] /CK 
Endpoint:   RegX_6/\Reg_reg[14] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_6/\Reg_reg[14] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.10940
+ Phase Shift                 25.00000
= Required Time               24.89060
- Arrival Time                0.78140
= Slack Time                  24.10920
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.10920 | 
     | RegX_6/\Reg_reg[14] | CK ^ -> Q ^  | DFFR_X1  | 0.06090 | 0.42820 | 0.42820 | 24.53740 | 
     | U90                 | B2 ^ -> ZN v | AOI22_X1 | 0.21190 | 0.06520 | 0.49340 | 24.60260 | 
     | U89                 | A v -> ZN ^  | INV_X1   | 0.05910 | 0.11600 | 0.60940 | 24.71860 | 
     | RegX_6/U31          | A1 ^ -> ZN v | NAND2_X1 | 0.13430 | 0.04630 | 0.65570 | 24.76490 | 
     | RegX_6/U30          | A v -> ZN ^  | OAI21_X1 | 0.21840 | 0.12570 | 0.78140 | 24.89060 | 
     | RegX_6/\Reg_reg[14] | D ^          | DFFR_X1  | 0.21840 | 0.00000 | 0.78140 | 24.89060 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.10920 | 
     | RegX_6/\Reg_reg[14] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.10920 | 
     +---------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RegX_0/\Reg_reg[8] /CK 
Endpoint:   RegX_0/\Reg_reg[8] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_0/\Reg_reg[8] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.10990
+ Phase Shift                 25.00000
= Required Time               24.89010
- Arrival Time                0.78040
= Slack Time                  24.10970
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.10970 | 
     | RegX_0/\Reg_reg[8] | CK ^ -> Q ^  | DFFR_X1  | 0.03280 | 0.39900 | 0.39900 | 24.50870 | 
     | U1230              | A ^ -> ZN v  | INV_X1   | 0.01730 | 0.03680 | 0.43580 | 24.54550 | 
     | U787               | B2 v -> ZN ^ | OAI22_X1 | 0.13590 | 0.15640 | 0.59220 | 24.70190 | 
     | RegX_0/U19         | A1 ^ -> ZN v | NAND2_X1 | 0.13410 | 0.06150 | 0.65370 | 24.76340 | 
     | RegX_0/U18         | A v -> ZN ^  | OAI21_X1 | 0.22100 | 0.12670 | 0.78040 | 24.89010 | 
     | RegX_0/\Reg_reg[8] | D ^          | DFFR_X1  | 0.22100 | 0.00000 | 0.78040 | 24.89010 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.10970 | 
     | RegX_0/\Reg_reg[8] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.10970 | 
     +--------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin RegX_7/\Reg_reg[14] /CK 
Endpoint:   RegX_7/\Reg_reg[14] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_7/\Reg_reg[14] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.10970
+ Phase Shift                 25.00000
= Required Time               24.89030
- Arrival Time                0.77880
= Slack Time                  24.11150
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.11150 | 
     | RegX_7/\Reg_reg[14] | CK ^ -> Q ^  | DFFR_X1  | 0.05650 | 0.42390 | 0.42390 | 24.53540 | 
     | U57                 | B2 ^ -> ZN v | AOI22_X1 | 0.21470 | 0.06530 | 0.48920 | 24.60070 | 
     | U56                 | A v -> ZN ^  | INV_X1   | 0.05960 | 0.11700 | 0.60620 | 24.71770 | 
     | RegX_7/U31          | A1 ^ -> ZN v | NAND2_X1 | 0.13410 | 0.04640 | 0.65260 | 24.76410 | 
     | RegX_7/U30          | A v -> ZN ^  | OAI21_X1 | 0.22000 | 0.12620 | 0.77880 | 24.89030 | 
     | RegX_7/\Reg_reg[14] | D ^          | DFFR_X1  | 0.22000 | 0.00000 | 0.77880 | 24.89030 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.11150 | 
     | RegX_7/\Reg_reg[14] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.11150 | 
     +---------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RegX_2/\Reg_reg[6] /CK 
Endpoint:   RegX_2/\Reg_reg[6] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_2/\Reg_reg[6] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.10940
+ Phase Shift                 25.00000
= Required Time               24.89060
- Arrival Time                0.75710
= Slack Time                  24.13350
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.13350 | 
     | RegX_2/\Reg_reg[6] | CK ^ -> Q ^  | DFFR_X1  | 0.06070 | 0.42800 | 0.42800 | 24.56150 | 
     | U210               | B2 ^ -> ZN v | AOI22_X1 | 0.21520 | 0.06740 | 0.49540 | 24.62890 | 
     | U209               | A v -> ZN ^  | INV_X1   | 0.06320 | 0.12490 | 0.62030 | 24.75380 | 
     | RegX_2/U15         | A1 ^ -> ZN v | NAND2_X1 | 0.06220 | 0.04950 | 0.66980 | 24.80330 | 
     | RegX_2/U14         | A v -> ZN ^  | OAI21_X1 | 0.21860 | 0.08730 | 0.75710 | 24.89060 | 
     | RegX_2/\Reg_reg[6] | D ^          | DFFR_X1  | 0.21860 | 0.00000 | 0.75710 | 24.89060 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.13350 | 
     | RegX_2/\Reg_reg[6] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.13350 | 
     +--------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RegX_3/\Reg_reg[1] /CK 
Endpoint:   RegX_3/\Reg_reg[1] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[1] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.10980
+ Phase Shift                 25.00000
= Required Time               24.89020
- Arrival Time                0.74750
= Slack Time                  24.14270
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.14270 | 
     | RegX_3/\Reg_reg[1] | CK ^ -> Q ^  | DFFR_X1  | 0.06410 | 0.43140 | 0.43140 | 24.57410 | 
     | U153               | B2 ^ -> ZN v | AOI22_X1 | 0.21190 | 0.06650 | 0.49790 | 24.64060 | 
     | U152               | A v -> ZN ^  | INV_X1   | 0.05910 | 0.11600 | 0.61390 | 24.75660 | 
     | RegX_3/U5          | A1 ^ -> ZN v | NAND2_X1 | 0.06130 | 0.04630 | 0.66020 | 24.80290 | 
     | RegX_3/U4          | A v -> ZN ^  | OAI21_X1 | 0.22040 | 0.08730 | 0.74750 | 24.89020 | 
     | RegX_3/\Reg_reg[1] | D ^          | DFFR_X1  | 0.22040 | 0.00000 | 0.74750 | 24.89020 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.14270 | 
     | RegX_3/\Reg_reg[1] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.14270 | 
     +--------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RegX_2/\Reg_reg[4] /CK 
Endpoint:   RegX_2/\Reg_reg[4] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_2/\Reg_reg[4] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.10950
+ Phase Shift                 25.00000
= Required Time               24.89050
- Arrival Time                0.74480
= Slack Time                  24.14570
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.14570 | 
     | RegX_2/\Reg_reg[4] | CK ^ -> Q ^  | DFFR_X1  | 0.05960 | 0.42690 | 0.42690 | 24.57260 | 
     | U214               | B2 ^ -> ZN v | AOI22_X1 | 0.21400 | 0.06620 | 0.49310 | 24.63880 | 
     | U213               | A v -> ZN ^  | INV_X1   | 0.05940 | 0.11670 | 0.60980 | 24.75550 | 
     | RegX_2/U11         | A1 ^ -> ZN v | NAND2_X1 | 0.06180 | 0.04780 | 0.65760 | 24.80330 | 
     | RegX_2/U10         | A v -> ZN ^  | OAI21_X1 | 0.21910 | 0.08720 | 0.74480 | 24.89050 | 
     | RegX_2/\Reg_reg[4] | D ^          | DFFR_X1  | 0.21910 | 0.00000 | 0.74480 | 24.89050 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.14570 | 
     | RegX_2/\Reg_reg[4] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.14570 | 
     +--------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin RegX_2/\Reg_reg[3] /CK 
Endpoint:   RegX_2/\Reg_reg[3] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_2/\Reg_reg[3] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.11040
+ Phase Shift                 25.00000
= Required Time               24.88960
- Arrival Time                0.74350
= Slack Time                  24.14610
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.14610 | 
     | RegX_2/\Reg_reg[3] | CK ^ -> Q ^  | DFFR_X1  | 0.05640 | 0.42380 | 0.42380 | 24.56990 | 
     | U216               | B2 ^ -> ZN v | AOI22_X1 | 0.21230 | 0.06360 | 0.48740 | 24.63350 | 
     | U215               | A v -> ZN ^  | INV_X1   | 0.06090 | 0.11990 | 0.60730 | 24.75340 | 
     | RegX_2/U9          | A1 ^ -> ZN v | NAND2_X1 | 0.06150 | 0.04780 | 0.65510 | 24.80120 | 
     | RegX_2/U8          | A v -> ZN ^  | OAI21_X1 | 0.22330 | 0.08840 | 0.74350 | 24.88960 | 
     | RegX_2/\Reg_reg[3] | D ^          | DFFR_X1  | 0.22330 | 0.00000 | 0.74350 | 24.88960 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.14610 | 
     | RegX_2/\Reg_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.14610 | 
     +--------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegX_25/\Reg_reg[0] /CK 
Endpoint:   RegX_25/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_25/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07990
+ Phase Shift                 25.00000
= Required Time               24.92010
- Arrival Time                0.77170
= Slack Time                  24.14840
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.14840 | 
     | RegX_25/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.03220 | 0.39810 | 0.39810 | 24.54650 | 
     | U1727               | A ^ -> ZN v  | INV_X1   | 0.01710 | 0.03630 | 0.43440 | 24.58280 | 
     | U383                | B2 v -> ZN ^ | OAI22_X1 | 0.14340 | 0.16760 | 0.60200 | 24.75040 | 
     | RegX_25/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.08090 | 0.07130 | 0.67330 | 24.82170 | 
     | RegX_25/U2          | A v -> ZN ^  | OAI21_X1 | 0.09240 | 0.09840 | 0.77170 | 24.92010 | 
     | RegX_25/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09240 | 0.00000 | 0.77170 | 24.92010 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.14840 | 
     | RegX_25/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.14840 | 
     +---------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegX_26/\Reg_reg[0] /CK 
Endpoint:   RegX_26/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_26/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08010
+ Phase Shift                 25.00000
= Required Time               24.91990
- Arrival Time                0.76680
= Slack Time                  24.15310
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.15310 | 
     | RegX_26/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.06650 | 0.43370 | 0.43370 | 24.58680 | 
     | U366                | B2 ^ -> ZN v | AOI22_X1 | 0.21360 | 0.06870 | 0.50240 | 24.65550 | 
     | U365                | A v -> ZN ^  | INV_X1   | 0.05960 | 0.11700 | 0.61940 | 24.77250 | 
     | RegX_26/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07970 | 0.04940 | 0.66880 | 24.82190 | 
     | RegX_26/U2          | A v -> ZN ^  | OAI21_X1 | 0.09290 | 0.09800 | 0.76680 | 24.91990 | 
     | RegX_26/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09290 | 0.00000 | 0.76680 | 24.91990 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.15310 | 
     | RegX_26/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.15310 | 
     +---------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegX_17/\Reg_reg[0] /CK 
Endpoint:   RegX_17/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_17/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08200
+ Phase Shift                 25.00000
= Required Time               24.91800
- Arrival Time                0.76450
= Slack Time                  24.15350
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.15350 | 
     | RegX_17/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.03240 | 0.39830 | 0.39830 | 24.55180 | 
     | U1708               | A ^ -> ZN v  | INV_X1   | 0.01630 | 0.03490 | 0.43320 | 24.58670 | 
     | U600                | B2 v -> ZN ^ | OAI22_X1 | 0.13620 | 0.15620 | 0.58940 | 24.74290 | 
     | RegX_17/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.08270 | 0.07210 | 0.66150 | 24.81500 | 
     | RegX_17/U2          | A v -> ZN ^  | OAI21_X1 | 0.09730 | 0.10290 | 0.76440 | 24.91790 | 
     | RegX_17/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09730 | 0.00010 | 0.76450 | 24.91800 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.15350 | 
     | RegX_17/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.15350 | 
     +---------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegX_7/\Reg_reg[12] /CK 
Endpoint:   RegX_7/\Reg_reg[12] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_7/\Reg_reg[12] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.11080
+ Phase Shift                 25.00000
= Required Time               24.88920
- Arrival Time                0.73570
= Slack Time                  24.15350
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.15350 | 
     | RegX_7/\Reg_reg[12] | CK ^ -> Q ^  | DFFR_X1  | 0.05650 | 0.42390 | 0.42390 | 24.57740 | 
     | U61                 | B2 ^ -> ZN v | AOI22_X1 | 0.21220 | 0.06360 | 0.48750 | 24.64100 | 
     | U60                 | A v -> ZN ^  | INV_X1   | 0.05940 | 0.11660 | 0.60410 | 24.75760 | 
     | RegX_7/U27          | A1 ^ -> ZN v | NAND2_X1 | 0.05230 | 0.04800 | 0.65210 | 24.80560 | 
     | RegX_7/U26          | A v -> ZN ^  | OAI21_X1 | 0.22540 | 0.08360 | 0.73570 | 24.88920 | 
     | RegX_7/\Reg_reg[12] | D ^          | DFFR_X1  | 0.22540 | 0.00000 | 0.73570 | 24.88920 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.15350 | 
     | RegX_7/\Reg_reg[12] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.15350 | 
     +---------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegX_5/\Reg_reg[0] /CK 
Endpoint:   RegX_5/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_5/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08180
+ Phase Shift                 25.00000
= Required Time               24.91820
- Arrival Time                0.76250
= Slack Time                  24.15570
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.15570 | 
     | RegX_5/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.03290 | 0.39920 | 0.39920 | 24.55490 | 
     | U1758              | A ^ -> ZN v  | INV_X1   | 0.01650 | 0.03550 | 0.43470 | 24.59040 | 
     | U117               | B2 v -> ZN ^ | OAI22_X1 | 0.13770 | 0.15860 | 0.59330 | 24.74900 | 
     | RegX_5/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07950 | 0.06840 | 0.66170 | 24.81740 | 
     | RegX_5/U2          | A v -> ZN ^  | OAI21_X1 | 0.09700 | 0.10070 | 0.76240 | 24.91810 | 
     | RegX_5/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09700 | 0.00010 | 0.76250 | 24.91820 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.15570 | 
     | RegX_5/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.15570 | 
     +--------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegX_19/\Reg_reg[0] /CK 
Endpoint:   RegX_19/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_19/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08090
+ Phase Shift                 25.00000
= Required Time               24.91910
- Arrival Time                0.76330
= Slack Time                  24.15580
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.15580 | 
     | RegX_19/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.06120 | 0.42850 | 0.42850 | 24.58430 | 
     | U550                | B2 ^ -> ZN v | AOI22_X1 | 0.21190 | 0.06530 | 0.49380 | 24.64960 | 
     | U549                | A v -> ZN ^  | INV_X1   | 0.05970 | 0.11740 | 0.61120 | 24.76700 | 
     | RegX_19/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.08200 | 0.05130 | 0.66250 | 24.81830 | 
     | RegX_19/U2          | A v -> ZN ^  | OAI21_X1 | 0.09480 | 0.10080 | 0.76330 | 24.91910 | 
     | RegX_19/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09480 | 0.00000 | 0.76330 | 24.91910 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.15580 | 
     | RegX_19/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.15580 | 
     +---------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegX_21/\Reg_reg[0] /CK 
Endpoint:   RegX_21/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_21/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08120
+ Phase Shift                 25.00000
= Required Time               24.91880
- Arrival Time                0.76290
= Slack Time                  24.15590
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.15590 | 
     | RegX_21/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.03340 | 0.39970 | 0.39970 | 24.55560 | 
     | U1719               | A ^ -> ZN v  | INV_X1   | 0.01680 | 0.03620 | 0.43590 | 24.59180 | 
     | U483                | B2 v -> ZN ^ | OAI22_X1 | 0.13620 | 0.15660 | 0.59250 | 24.74840 | 
     | RegX_21/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.08080 | 0.06980 | 0.66230 | 24.81820 | 
     | RegX_21/U2          | A v -> ZN ^  | OAI21_X1 | 0.09560 | 0.10060 | 0.76290 | 24.91880 | 
     | RegX_21/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09560 | 0.00000 | 0.76290 | 24.91880 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.15590 | 
     | RegX_21/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.15590 | 
     +---------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegX_27/\Reg_reg[0] /CK 
Endpoint:   RegX_27/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07990
+ Phase Shift                 25.00000
= Required Time               24.92010
- Arrival Time                0.76340
= Slack Time                  24.15670
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.15670 | 
     | RegX_27/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.06180 | 0.42910 | 0.42910 | 24.58580 | 
     | U333                | B2 ^ -> ZN v | AOI22_X1 | 0.21610 | 0.06860 | 0.49770 | 24.65440 | 
     | U332                | A v -> ZN ^  | INV_X1   | 0.05990 | 0.11760 | 0.61530 | 24.77200 | 
     | RegX_27/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.08040 | 0.05000 | 0.66530 | 24.82200 | 
     | RegX_27/U2          | A v -> ZN ^  | OAI21_X1 | 0.09240 | 0.09810 | 0.76340 | 24.92010 | 
     | RegX_27/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09240 | 0.00000 | 0.76340 | 24.92010 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.15670 | 
     | RegX_27/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.15670 | 
     +---------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegX_18/\Reg_reg[0] /CK 
Endpoint:   RegX_18/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_18/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08270
+ Phase Shift                 25.00000
= Required Time               24.91730
- Arrival Time                0.75950
= Slack Time                  24.15780
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.15780 | 
     | RegX_18/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.05990 | 0.42720 | 0.42720 | 24.58500 | 
     | U583                | B2 ^ -> ZN v | AOI22_X1 | 0.21230 | 0.06500 | 0.49220 | 24.65000 | 
     | U582                | A v -> ZN ^  | INV_X1   | 0.05930 | 0.11650 | 0.60870 | 24.76650 | 
     | RegX_18/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.08130 | 0.04930 | 0.65800 | 24.81580 | 
     | RegX_18/U2          | A v -> ZN ^  | OAI21_X1 | 0.09900 | 0.10140 | 0.75940 | 24.91720 | 
     | RegX_18/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09900 | 0.00010 | 0.75950 | 24.91730 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.15780 | 
     | RegX_18/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.15780 | 
     +---------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegX_1/\Reg_reg[0] /CK 
Endpoint:   RegX_1/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_1/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08200
+ Phase Shift                 25.00000
= Required Time               24.91800
- Arrival Time                0.76010
= Slack Time                  24.15790
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.15790 | 
     | RegX_1/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.03230 | 0.39830 | 0.39830 | 24.55620 | 
     | U1747              | A ^ -> ZN v  | INV_X1   | 0.01630 | 0.03490 | 0.43320 | 24.59110 | 
     | U517               | B2 v -> ZN ^ | OAI22_X1 | 0.13610 | 0.15620 | 0.58940 | 24.74730 | 
     | RegX_1/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.08210 | 0.06980 | 0.65920 | 24.81710 | 
     | RegX_1/U2          | A v -> ZN ^  | OAI21_X1 | 0.09730 | 0.10090 | 0.76010 | 24.91800 | 
     | RegX_1/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09730 | 0.00000 | 0.76010 | 24.91800 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.15790 | 
     | RegX_1/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.15790 | 
     +--------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegX_16/\Reg_reg[0] /CK 
Endpoint:   RegX_16/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_16/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08080
+ Phase Shift                 25.00000
= Required Time               24.91920
- Arrival Time                0.76090
= Slack Time                  24.15830
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.15830 | 
     | RegX_16/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.03220 | 0.39810 | 0.39810 | 24.55640 | 
     | U1706               | A ^ -> ZN v  | INV_X1   | 0.01670 | 0.03560 | 0.43370 | 24.59200 | 
     | U617                | B2 v -> ZN ^ | OAI22_X1 | 0.13810 | 0.15930 | 0.59300 | 24.75130 | 
     | RegX_16/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07970 | 0.06880 | 0.66180 | 24.82010 | 
     | RegX_16/U2          | A v -> ZN ^  | OAI21_X1 | 0.09450 | 0.09910 | 0.76090 | 24.91920 | 
     | RegX_16/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09450 | 0.00000 | 0.76090 | 24.91920 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.15830 | 
     | RegX_16/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.15830 | 
     +---------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegX_22/\Reg_reg[0] /CK 
Endpoint:   RegX_22/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_22/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08160
+ Phase Shift                 25.00000
= Required Time               24.91840
- Arrival Time                0.75880
= Slack Time                  24.15960
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.15960 | 
     | RegX_22/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.06000 | 0.42730 | 0.42730 | 24.58690 | 
     | U466                | B2 ^ -> ZN v | AOI22_X1 | 0.21180 | 0.06470 | 0.49200 | 24.65160 | 
     | U465                | A v -> ZN ^  | INV_X1   | 0.05930 | 0.11640 | 0.60840 | 24.76800 | 
     | RegX_22/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07990 | 0.04960 | 0.65800 | 24.81760 | 
     | RegX_22/U2          | A v -> ZN ^  | OAI21_X1 | 0.09650 | 0.10070 | 0.75870 | 24.91830 | 
     | RegX_22/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09650 | 0.00010 | 0.75880 | 24.91840 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.15960 | 
     | RegX_22/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.15960 | 
     +---------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegX_26/\Reg_reg[2] /CK 
Endpoint:   RegX_26/\Reg_reg[2] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_26/\Reg_reg[2] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07960
+ Phase Shift                 25.00000
= Required Time               24.92040
- Arrival Time                0.76050
= Slack Time                  24.15990
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.15990 | 
     | RegX_26/\Reg_reg[2] | CK ^ -> Q ^  | DFFR_X1  | 0.06180 | 0.42910 | 0.42910 | 24.58900 | 
     | U350                | B2 ^ -> ZN v | AOI22_X1 | 0.21190 | 0.06570 | 0.49480 | 24.65470 | 
     | U349                | A v -> ZN ^  | INV_X1   | 0.06590 | 0.13130 | 0.62610 | 24.78600 | 
     | RegX_26/U7          | A1 ^ -> ZN v | NAND2_X1 | 0.06060 | 0.04870 | 0.67480 | 24.83470 | 
     | RegX_26/U6          | A v -> ZN ^  | OAI21_X1 | 0.09160 | 0.08570 | 0.76050 | 24.92040 | 
     | RegX_26/\Reg_reg[2] | D ^          | DFFR_X1  | 0.09160 | 0.00000 | 0.76050 | 24.92040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.15990 | 
     | RegX_26/\Reg_reg[2] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.15990 | 
     +---------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegX_23/\Reg_reg[0] /CK 
Endpoint:   RegX_23/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_23/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08150
+ Phase Shift                 25.00000
= Required Time               24.91850
- Arrival Time                0.75800
= Slack Time                  24.16050
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.16050 | 
     | RegX_23/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.05990 | 0.42720 | 0.42720 | 24.58770 | 
     | U433                | B2 ^ -> ZN v | AOI22_X1 | 0.21190 | 0.06480 | 0.49200 | 24.65250 | 
     | U432                | A v -> ZN ^  | INV_X1   | 0.05930 | 0.11640 | 0.60840 | 24.76890 | 
     | RegX_23/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07960 | 0.04930 | 0.65770 | 24.81820 | 
     | RegX_23/U2          | A v -> ZN ^  | OAI21_X1 | 0.09620 | 0.10020 | 0.75790 | 24.91840 | 
     | RegX_23/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09620 | 0.00010 | 0.75800 | 24.91850 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.16050 | 
     | RegX_23/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.16050 | 
     +---------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegX_22/\Reg_reg[3] /CK 
Endpoint:   RegX_22/\Reg_reg[3] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_22/\Reg_reg[3] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07950
+ Phase Shift                 25.00000
= Required Time               24.92050
- Arrival Time                0.75950
= Slack Time                  24.16100
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.16100 | 
     | RegX_22/\Reg_reg[3] | CK ^ -> Q ^  | DFFR_X1  | 0.06950 | 0.43660 | 0.43660 | 24.59760 | 
     | U448                | B2 ^ -> ZN v | AOI22_X1 | 0.21580 | 0.07160 | 0.50820 | 24.66920 | 
     | U447                | A v -> ZN ^  | INV_X1   | 0.06060 | 0.11920 | 0.62740 | 24.78840 | 
     | RegX_22/U9          | A1 ^ -> ZN v | NAND2_X1 | 0.06020 | 0.04680 | 0.67420 | 24.83520 | 
     | RegX_22/U8          | A v -> ZN ^  | OAI21_X1 | 0.09130 | 0.08530 | 0.75950 | 24.92050 | 
     | RegX_22/\Reg_reg[3] | D ^          | DFFR_X1  | 0.09130 | 0.00000 | 0.75950 | 24.92050 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.16100 | 
     | RegX_22/\Reg_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.16100 | 
     +---------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegX_19/\Reg_reg[14] /CK 
Endpoint:   RegX_19/\Reg_reg[14] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_19/\Reg_reg[14] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08230
+ Phase Shift                 25.00000
= Required Time               24.91770
- Arrival Time                0.75590
= Slack Time                  24.16180
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |          |         |         |  Time   |   Time   | 
     |----------------------+--------------+----------+---------+---------+---------+----------| 
     |                      | clk ^        |          | 0.00000 |         | 0.00000 | 24.16180 | 
     | RegX_19/\Reg_reg[14] | CK ^ -> Q ^  | DFFR_X1  | 0.06760 | 0.43470 | 0.43470 | 24.59650 | 
     | U540                 | B2 ^ -> ZN v | AOI22_X1 | 0.21250 | 0.06840 | 0.50310 | 24.66490 | 
     | U539                 | A v -> ZN ^  | INV_X1   | 0.05930 | 0.11640 | 0.61950 | 24.78130 | 
     | RegX_19/U31          | A1 ^ -> ZN v | NAND2_X1 | 0.06190 | 0.04720 | 0.66670 | 24.82850 | 
     | RegX_19/U30          | A v -> ZN ^  | OAI21_X1 | 0.09810 | 0.08920 | 0.75590 | 24.91770 | 
     | RegX_19/\Reg_reg[14] | D ^          | DFFR_X1  | 0.09810 | 0.00000 | 0.75590 | 24.91770 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -24.16180 | 
     | RegX_19/\Reg_reg[14] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.16180 | 
     +----------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegX_6/\Reg_reg[2] /CK 
Endpoint:   RegX_6/\Reg_reg[2] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_6/\Reg_reg[2] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07960
+ Phase Shift                 25.00000
= Required Time               24.92040
- Arrival Time                0.75860
= Slack Time                  24.16180
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.16180 | 
     | RegX_6/\Reg_reg[2] | CK ^ -> Q ^  | DFFR_X1  | 0.06270 | 0.42990 | 0.42990 | 24.59170 | 
     | U84                | B2 ^ -> ZN v | AOI22_X1 | 0.21260 | 0.06650 | 0.49640 | 24.65820 | 
     | U83                | A v -> ZN ^  | INV_X1   | 0.06320 | 0.12500 | 0.62140 | 24.78320 | 
     | RegX_6/U7          | A1 ^ -> ZN v | NAND2_X1 | 0.06220 | 0.05040 | 0.67180 | 24.83360 | 
     | RegX_6/U6          | A v -> ZN ^  | OAI21_X1 | 0.09170 | 0.08680 | 0.75860 | 24.92040 | 
     | RegX_6/\Reg_reg[2] | D ^          | DFFR_X1  | 0.09170 | 0.00000 | 0.75860 | 24.92040 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.16180 | 
     | RegX_6/\Reg_reg[2] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.16180 | 
     +--------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegX_9/\Reg_reg[0] /CK 
Endpoint:   RegX_9/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_9/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08010
+ Phase Shift                 25.00000
= Required Time               24.91990
- Arrival Time                0.75790
= Slack Time                  24.16200
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.16200 | 
     | RegX_9/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.03310 | 0.39930 | 0.39930 | 24.56130 | 
     | U1768              | A ^ -> ZN v  | INV_X1   | 0.01630 | 0.03510 | 0.43440 | 24.59640 | 
     | U17                | B2 v -> ZN ^ | OAI22_X1 | 0.11840 | 0.16040 | 0.59480 | 24.75680 | 
     | RegX_9/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07960 | 0.06510 | 0.65990 | 24.82190 | 
     | RegX_9/U2          | A v -> ZN ^  | OAI21_X1 | 0.09290 | 0.09800 | 0.75790 | 24.91990 | 
     | RegX_9/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09290 | 0.00000 | 0.75790 | 24.91990 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.16200 | 
     | RegX_9/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.16200 | 
     +--------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegX_3/\Reg_reg[11] /CK 
Endpoint:   RegX_3/\Reg_reg[11] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[11] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08100
+ Phase Shift                 25.00000
= Required Time               24.91900
- Arrival Time                0.75670
= Slack Time                  24.16230
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.16230 | 
     | RegX_3/\Reg_reg[11] | CK ^ -> Q ^  | DFFR_X1  | 0.06790 | 0.43510 | 0.43510 | 24.59740 | 
     | U163                | B2 ^ -> ZN v | AOI22_X1 | 0.21200 | 0.06820 | 0.50330 | 24.66560 | 
     | U162                | A v -> ZN ^  | INV_X1   | 0.06090 | 0.12000 | 0.62330 | 24.78560 | 
     | RegX_3/U25          | A1 ^ -> ZN v | NAND2_X1 | 0.06070 | 0.04670 | 0.67000 | 24.83230 | 
     | RegX_3/U24          | A v -> ZN ^  | OAI21_X1 | 0.09490 | 0.08670 | 0.75670 | 24.91900 | 
     | RegX_3/\Reg_reg[11] | D ^          | DFFR_X1  | 0.09490 | 0.00000 | 0.75670 | 24.91900 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.16230 | 
     | RegX_3/\Reg_reg[11] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.16230 | 
     +---------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegX_19/\Reg_reg[1] /CK 
Endpoint:   RegX_19/\Reg_reg[1] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_19/\Reg_reg[1] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08280
+ Phase Shift                 25.00000
= Required Time               24.91720
- Arrival Time                0.75480
= Slack Time                  24.16240
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.16240 | 
     | RegX_19/\Reg_reg[1] | CK ^ -> Q ^  | DFFR_X1  | 0.06500 | 0.43220 | 0.43220 | 24.59460 | 
     | U536                | B2 ^ -> ZN v | AOI22_X1 | 0.21360 | 0.06820 | 0.50040 | 24.66280 | 
     | U535                | A v -> ZN ^  | INV_X1   | 0.05940 | 0.11660 | 0.61700 | 24.77940 | 
     | RegX_19/U5          | A1 ^ -> ZN v | NAND2_X1 | 0.06240 | 0.04750 | 0.66450 | 24.82690 | 
     | RegX_19/U4          | A v -> ZN ^  | OAI21_X1 | 0.09940 | 0.09020 | 0.75470 | 24.91710 | 
     | RegX_19/\Reg_reg[1] | D ^          | DFFR_X1  | 0.09940 | 0.00010 | 0.75480 | 24.91720 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.16240 | 
     | RegX_19/\Reg_reg[1] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.16240 | 
     +---------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegX_13/\Reg_reg[0] /CK 
Endpoint:   RegX_13/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_13/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07780
+ Phase Shift                 25.00000
= Required Time               24.92220
- Arrival Time                0.75970
= Slack Time                  24.16250
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.16250 | 
     | RegX_13/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.03330 | 0.39960 | 0.39960 | 24.56210 | 
     | U1785               | A ^ -> ZN v  | INV_X1   | 0.01730 | 0.03700 | 0.43660 | 24.59910 | 
     | U700                | B2 v -> ZN ^ | OAI22_X1 | 0.13830 | 0.16000 | 0.59660 | 24.75910 | 
     | RegX_13/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.06810 | 0.06940 | 0.66600 | 24.82850 | 
     | RegX_13/U2          | A v -> ZN ^  | OAI21_X1 | 0.08730 | 0.09360 | 0.75960 | 24.92210 | 
     | RegX_13/\Reg_reg[0] | D ^          | DFFR_X1  | 0.08730 | 0.00010 | 0.75970 | 24.92220 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.16250 | 
     | RegX_13/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.16250 | 
     +---------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegX_2/\Reg_reg[0] /CK 
Endpoint:   RegX_2/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_2/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08120
+ Phase Shift                 25.00000
= Required Time               24.91880
- Arrival Time                0.75620
= Slack Time                  24.16260
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.16260 | 
     | RegX_2/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.05840 | 0.42580 | 0.42580 | 24.58840 | 
     | U234               | B2 ^ -> ZN v | AOI22_X1 | 0.21230 | 0.06440 | 0.49020 | 24.65280 | 
     | U233               | A v -> ZN ^  | INV_X1   | 0.05970 | 0.11740 | 0.60760 | 24.77020 | 
     | RegX_2/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.08090 | 0.04950 | 0.65710 | 24.81970 | 
     | RegX_2/U2          | A v -> ZN ^  | OAI21_X1 | 0.09560 | 0.09910 | 0.75620 | 24.91880 | 
     | RegX_2/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09560 | 0.00000 | 0.75620 | 24.91880 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.16260 | 
     | RegX_2/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.16260 | 
     +--------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegX_18/\Reg_reg[14] /CK 
Endpoint:   RegX_18/\Reg_reg[14] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_18/\Reg_reg[14] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08130
+ Phase Shift                 25.00000
= Required Time               24.91870
- Arrival Time                0.75600
= Slack Time                  24.16270
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |          |         |         |  Time   |   Time   | 
     |----------------------+--------------+----------+---------+---------+---------+----------| 
     |                      | clk ^        |          | 0.00000 |         | 0.00000 | 24.16270 | 
     | RegX_18/\Reg_reg[14] | CK ^ -> Q ^  | DFFR_X1  | 0.06700 | 0.43420 | 0.43420 | 24.59690 | 
     | U573                 | B2 ^ -> ZN v | AOI22_X1 | 0.21230 | 0.06800 | 0.50220 | 24.66490 | 
     | U572                 | A v -> ZN ^  | INV_X1   | 0.06080 | 0.11970 | 0.62190 | 24.78460 | 
     | RegX_18/U31          | A1 ^ -> ZN v | NAND2_X1 | 0.06120 | 0.04670 | 0.66860 | 24.83130 | 
     | RegX_18/U30          | A v -> ZN ^  | OAI21_X1 | 0.09580 | 0.08740 | 0.75600 | 24.91870 | 
     | RegX_18/\Reg_reg[14] | D ^          | DFFR_X1  | 0.09580 | 0.00000 | 0.75600 | 24.91870 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -24.16270 | 
     | RegX_18/\Reg_reg[14] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.16270 | 
     +----------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegX_27/\Reg_reg[8] /CK 
Endpoint:   RegX_27/\Reg_reg[8] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[8] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08220
+ Phase Shift                 25.00000
= Required Time               24.91780
- Arrival Time                0.75490
= Slack Time                  24.16290
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.16290 | 
     | RegX_27/\Reg_reg[8] | CK ^ -> Q ^  | DFFR_X1  | 0.06210 | 0.42940 | 0.42940 | 24.59230 | 
     | U305                | B2 ^ -> ZN v | AOI22_X1 | 0.21190 | 0.06580 | 0.49520 | 24.65810 | 
     | U304                | A v -> ZN ^  | INV_X1   | 0.06250 | 0.12360 | 0.61880 | 24.78170 | 
     | RegX_27/U19         | A1 ^ -> ZN v | NAND2_X1 | 0.06130 | 0.04730 | 0.66610 | 24.82900 | 
     | RegX_27/U18         | A v -> ZN ^  | OAI21_X1 | 0.09790 | 0.08880 | 0.75490 | 24.91780 | 
     | RegX_27/\Reg_reg[8] | D ^          | DFFR_X1  | 0.09790 | 0.00000 | 0.75490 | 24.91780 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.16290 | 
     | RegX_27/\Reg_reg[8] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.16290 | 
     +---------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegX_0/\Reg_reg[0] /CK 
Endpoint:   RegX_0/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_0/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08020
+ Phase Shift                 25.00000
= Required Time               24.91980
- Arrival Time                0.75670
= Slack Time                  24.16310
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.16310 | 
     | RegX_0/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.03230 | 0.39820 | 0.39820 | 24.56130 | 
     | U1745              | A ^ -> ZN v  | INV_X1   | 0.01620 | 0.03470 | 0.43290 | 24.59600 | 
     | U815               | B2 v -> ZN ^ | OAI22_X1 | 0.13690 | 0.15720 | 0.59010 | 24.75320 | 
     | RegX_0/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.08130 | 0.06890 | 0.65900 | 24.82210 | 
     | RegX_0/U2          | A v -> ZN ^  | OAI21_X1 | 0.09310 | 0.09770 | 0.75670 | 24.91980 | 
     | RegX_0/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09310 | 0.00000 | 0.75670 | 24.91980 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.16310 | 
     | RegX_0/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.16310 | 
     +--------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegX_26/\Reg_reg[3] /CK 
Endpoint:   RegX_26/\Reg_reg[3] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_26/\Reg_reg[3] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08270
+ Phase Shift                 25.00000
= Required Time               24.91730
- Arrival Time                0.75390
= Slack Time                  24.16340
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.16340 | 
     | RegX_26/\Reg_reg[3] | CK ^ -> Q ^  | DFFR_X1  | 0.06290 | 0.43020 | 0.43020 | 24.59360 | 
     | U348                | B2 ^ -> ZN v | AOI22_X1 | 0.21230 | 0.06620 | 0.49640 | 24.65980 | 
     | U347                | A v -> ZN ^  | INV_X1   | 0.05920 | 0.11610 | 0.61250 | 24.77590 | 
     | RegX_26/U9          | A1 ^ -> ZN v | NAND2_X1 | 0.06430 | 0.05000 | 0.66250 | 24.82590 | 
     | RegX_26/U8          | A v -> ZN ^  | OAI21_X1 | 0.09920 | 0.09130 | 0.75380 | 24.91720 | 
     | RegX_26/\Reg_reg[3] | D ^          | DFFR_X1  | 0.09920 | 0.00010 | 0.75390 | 24.91730 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.16340 | 
     | RegX_26/\Reg_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.16340 | 
     +---------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegX_24/\Reg_reg[0] /CK 
Endpoint:   RegX_24/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_24/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07940
+ Phase Shift                 25.00000
= Required Time               24.92060
- Arrival Time                0.75720
= Slack Time                  24.16340
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.16340 | 
     | RegX_24/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.03340 | 0.39970 | 0.39970 | 24.56310 | 
     | U1725               | A ^ -> ZN v  | INV_X1   | 0.01680 | 0.03620 | 0.43590 | 24.59930 | 
     | U400                | B2 v -> ZN ^ | OAI22_X1 | 0.13620 | 0.15660 | 0.59250 | 24.75590 | 
     | RegX_24/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07290 | 0.06830 | 0.66080 | 24.82420 | 
     | RegX_24/U2          | A v -> ZN ^  | OAI21_X1 | 0.09110 | 0.09630 | 0.75710 | 24.92050 | 
     | RegX_24/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09110 | 0.00010 | 0.75720 | 24.92060 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.16340 | 
     | RegX_24/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.16340 | 
     +---------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegX_19/\Reg_reg[2] /CK 
Endpoint:   RegX_19/\Reg_reg[2] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_19/\Reg_reg[2] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08110
+ Phase Shift                 25.00000
= Required Time               24.91890
- Arrival Time                0.75540
= Slack Time                  24.16350
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 | 24.16350 | 
     | RegX_19/\Reg_reg[2] | CK ^ -> Q ^  | DFFR_X1  | 0.06600 | 0.43330 | 0.43330 | 24.59680 | 
     | U534                | B2 ^ -> ZN v | AOI22_X1 | 0.21360 | 0.06850 | 0.50180 | 24.66530 | 
     | U533                | A v -> ZN ^  | INV_X1   | 0.05950 | 0.11670 | 0.61850 | 24.78200 | 
     | RegX_19/U7          | A1 ^ -> ZN v | NAND2_X1 | 0.06330 | 0.04880 | 0.66730 | 24.83080 | 
     | RegX_19/U6          | A v -> ZN ^  | OAI21_X1 | 0.09520 | 0.08810 | 0.75540 | 24.91890 | 
     | RegX_19/\Reg_reg[2] | D ^          | DFFR_X1  | 0.09520 | 0.00000 | 0.75540 | 24.91890 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -24.16350 | 
     | RegX_19/\Reg_reg[2] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.16350 | 
     +---------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegX_6/\Reg_reg[3] /CK 
Endpoint:   RegX_6/\Reg_reg[3] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_6/\Reg_reg[3] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08050
+ Phase Shift                 25.00000
= Required Time               24.91950
- Arrival Time                0.75590
= Slack Time                  24.16360
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 | 24.16360 | 
     | RegX_6/\Reg_reg[3] | CK ^ -> Q ^  | DFFR_X1  | 0.06130 | 0.42860 | 0.42860 | 24.59220 | 
     | U82                | B2 ^ -> ZN v | AOI22_X1 | 0.21430 | 0.06700 | 0.49560 | 24.65920 | 
     | U81                | A v -> ZN ^  | INV_X1   | 0.06300 | 0.12450 | 0.62010 | 24.78370 | 
     | RegX_6/U9          | A1 ^ -> ZN v | NAND2_X1 | 0.06100 | 0.04850 | 0.66860 | 24.83220 | 
     | RegX_6/U8          | A v -> ZN ^  | OAI21_X1 | 0.09370 | 0.08730 | 0.75590 | 24.91950 | 
     | RegX_6/\Reg_reg[3] | D ^          | DFFR_X1  | 0.09370 | 0.00000 | 0.75590 | 24.91950 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                    |       |         |         |         |  Time   |   Time    | 
     |--------------------+-------+---------+---------+---------+---------+-----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -24.16360 | 
     | RegX_6/\Reg_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -24.16360 | 
     +--------------------------------------------------------------------------------+ 

