$date
	Tue Nov  4 03:31:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_microwatt_dft $end
$var wire 1 ! bist_done $end
$var wire 1 " bist_fail $end
$var wire 1 # scan_out $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$var reg 1 & scan_en $end
$var reg 1 ' scan_in $end
$scope module dut $end
$var wire 1 ! bist_done $end
$var wire 1 " bist_fail $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 1 & scan_en $end
$var wire 1 ' scan_in $end
$var wire 1 # scan_out $end
$var wire 4 ( d [3:0] $end
$var reg 4 ) q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b1 (
0'
0&
1%
0$
0#
0"
1!
$end
#5000
1$
#10000
0$
#15000
1$
#20000
0$
1'
1&
0%
#25000
b10 (
b1 )
1$
#30000
0$
0'
#35000
b11 (
b10 )
1$
#40000
0$
1'
#45000
b110 (
b101 )
1$
#50000
0$
#55000
1#
b1100 (
b1011 )
1$
#60000
0$
0&
#65000
b1101 (
b1100 )
1$
#70000
0$
#75000
b1110 (
b1101 )
1$
#80000
0$
#85000
b1111 (
b1110 )
1$
#90000
0$
#95000
b0 (
b1111 )
1$
#100000
0$
#105000
0#
b1 (
b0 )
1$
#110000
0$
#115000
b10 (
b1 )
1$
#120000
0$
#125000
b11 (
b10 )
1$
#130000
0$
#135000
b100 (
b11 )
1$
#140000
0$
#145000
b101 (
b100 )
1$
#150000
0$
#155000
b110 (
b101 )
1$
#160000
0$
