Analysis & Synthesis report for De0LEDPanel
Mon Aug 22 21:57:41 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |De0LEDPanel|dimmer:dimmer|state
 12. State Machine - |De0LEDPanel|led_panel:led_panel|state
 13. State Machine - |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated
 21. Source assignments for ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated
 22. Source assignments for cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 23. Source assignments for cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 24. Source assignments for cpu:cpu|cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dlc1:auto_generated
 25. Source assignments for cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux
 26. Source assignments for cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 27. Source assignments for cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux
 28. Source assignments for cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001
 29. Source assignments for cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 30. Source assignments for cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 31. Source assignments for cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_004
 32. Source assignments for cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_005
 33. Source assignments for cpu:cpu|altera_reset_controller:rst_controller
 34. Source assignments for cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 35. Source assignments for cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 36. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 37. Parameter Settings for User Entity Instance: ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo
 40. Parameter Settings for User Entity Instance: cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo
 41. Parameter Settings for User Entity Instance: cpu:cpu|cpu_onchip_memory2_0:onchip_memory2_0
 42. Parameter Settings for User Entity Instance: cpu:cpu|cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 43. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 44. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 45. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 46. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 47. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
 48. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 49. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator
 50. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
 51. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 52. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 53. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 54. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 55. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 56. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
 57. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 58. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
 59. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent
 60. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
 61. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo
 62. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 63. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 64. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 65. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent
 66. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 67. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo
 68. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
 69. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 70. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
 71. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode
 72. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode
 73. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
 74. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_003|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
 75. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode
 76. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_005|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode
 77. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_006|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
 78. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_007|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
 79. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
 80. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
 81. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
 82. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 83. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
 84. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 85. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 86. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 87. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 88. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 89. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 90. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 91. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 92. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 93. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
 94. Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
 95. Parameter Settings for User Entity Instance: cpu:cpu|altera_reset_controller:rst_controller
 96. Parameter Settings for User Entity Instance: cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 97. Parameter Settings for User Entity Instance: cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 98. altpll Parameter Settings by Entity Instance
 99. altsyncram Parameter Settings by Entity Instance
100. scfifo Parameter Settings by Entity Instance
101. Port Connectivity Checks: "cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
102. Port Connectivity Checks: "cpu:cpu|altera_reset_controller:rst_controller"
103. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
104. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
105. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
106. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode"
107. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode"
108. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode"
109. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode"
110. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
111. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
112. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo"
113. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent"
114. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
115. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
116. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo"
117. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent"
118. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
119. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
120. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
121. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
122. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
123. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
124. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
125. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator"
126. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
127. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
128. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
129. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
130. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
131. Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
132. Port Connectivity Checks: "cpu:cpu|cpu_jtag_uart:jtag_uart"
133. Port Connectivity Checks: "cpu:cpu|cpu_cpu:cpu"
134. Port Connectivity Checks: "pll:pll"
135. Post-Synthesis Netlist Statistics for Top Partition
136. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
137. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
138. Elapsed Time Per Partition
139. Analysis & Synthesis Messages
140. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 22 21:57:41 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; De0LEDPanel                                 ;
; Top-level Entity Name              ; De0LEDPanel                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,950                                       ;
;     Total combinational functions  ; 3,297                                       ;
;     Dedicated logic registers      ; 2,271                                       ;
; Total registers                    ; 2271                                        ;
; Total pins                         ; 26                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 325,504                                     ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; De0LEDPanel        ; De0LEDPanel        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                               ; Library     ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; cpu/synthesis/cpu.v                                                                 ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v                                                                 ; cpu         ;
; cpu/synthesis/submodules/altera_reset_controller.v                                  ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_reset_controller.v                                  ; cpu         ;
; cpu/synthesis/submodules/altera_reset_synchronizer.v                                ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_reset_synchronizer.v                                ; cpu         ;
; cpu/synthesis/submodules/cpu_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_irq_mapper.sv                                          ; cpu         ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v                                    ; cpu         ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v                  ; cpu         ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; cpu         ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv                       ; cpu         ;
; cpu/synthesis/submodules/altera_merlin_arbitrator.sv                                ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_arbitrator.sv                                ; cpu         ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv                           ; cpu         ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv                     ; cpu         ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv                         ; cpu         ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv                       ; cpu         ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv                           ; cpu         ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv                     ; cpu         ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv                         ; cpu         ;
; cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv                           ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv                           ; cpu         ;
; cpu/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; cpu         ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv                        ; cpu         ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv                        ; cpu         ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv                        ; cpu         ;
; cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv                            ; cpu         ;
; cpu/synthesis/submodules/altera_merlin_slave_agent.sv                               ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_slave_agent.sv                               ; cpu         ;
; cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; cpu         ;
; cpu/synthesis/submodules/altera_merlin_master_agent.sv                              ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_master_agent.sv                              ; cpu         ;
; cpu/synthesis/submodules/altera_merlin_slave_translator.sv                          ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_slave_translator.sv                          ; cpu         ;
; cpu/synthesis/submodules/altera_merlin_master_translator.sv                         ; yes             ; User SystemVerilog HDL File                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_master_translator.sv                         ; cpu         ;
; cpu/synthesis/submodules/cpu_timer.v                                                ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_timer.v                                                ; cpu         ;
; cpu/synthesis/submodules/cpu_sysid.v                                                ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_sysid.v                                                ; cpu         ;
; cpu/synthesis/submodules/cpu_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_onchip_memory2_0.hex                                   ; cpu         ;
; cpu/synthesis/submodules/cpu_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_onchip_memory2_0.v                                     ; cpu         ;
; cpu/synthesis/submodules/cpu_led_pio.v                                              ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_led_pio.v                                              ; cpu         ;
; cpu/synthesis/submodules/cpu_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v                                            ; cpu         ;
; cpu/synthesis/submodules/cpu_cpu.v                                                  ; yes             ; Encrypted User Verilog HDL File              ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v                                                  ; cpu         ;
; cpu/synthesis/submodules/cpu_cpu_bht_ram.mif                                        ; yes             ; User Memory Initialization File              ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_bht_ram.mif                                        ; cpu         ;
; cpu/synthesis/submodules/cpu_cpu_dc_tag_ram.mif                                     ; yes             ; User Memory Initialization File              ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_dc_tag_ram.mif                                     ; cpu         ;
; cpu/synthesis/submodules/cpu_cpu_ic_tag_ram.mif                                     ; yes             ; User Memory Initialization File              ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_ic_tag_ram.mif                                     ; cpu         ;
; cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v                         ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v                         ; cpu         ;
; cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v                            ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v                            ; cpu         ;
; cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v                        ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v                        ; cpu         ;
; cpu/synthesis/submodules/cpu_cpu_mult_cell.v                                        ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_mult_cell.v                                        ; cpu         ;
; cpu/synthesis/submodules/cpu_cpu_ociram_default_contents.mif                        ; yes             ; User Memory Initialization File              ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_ociram_default_contents.mif                        ; cpu         ;
; cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v                                   ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v                                   ; cpu         ;
; cpu/synthesis/submodules/cpu_cpu_rf_ram_a.mif                                       ; yes             ; User Memory Initialization File              ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_rf_ram_a.mif                                       ; cpu         ;
; cpu/synthesis/submodules/cpu_cpu_rf_ram_b.mif                                       ; yes             ; User Memory Initialization File              ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_rf_ram_b.mif                                       ; cpu         ;
; cpu/synthesis/submodules/cpu_cpu_test_bench.v                                       ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_test_bench.v                                       ; cpu         ;
; pll.v                                                                               ; yes             ; User Wizard-Generated File                   ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/pll.v                                                                               ;             ;
; led_panel.v                                                                         ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v                                                                         ;             ;
; dpram.v                                                                             ; yes             ; User Wizard-Generated File                   ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/dpram.v                                                                             ;             ;
; De0LEDPanel_mem_init.hex                                                            ; yes             ; User Hexadecimal (Intel-Format) File         ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/De0LEDPanel_mem_init.hex                                                            ;             ;
; dimmer.v                                                                            ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v                                                                            ;             ;
; ext_mem.v                                                                           ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/ext_mem.v                                                                           ;             ;
; de0ledpanel.v                                                                       ; yes             ; User Verilog HDL File                        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v                                                                       ;             ;
; altpll.tdf                                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                                                             ;             ;
; aglobal160.inc                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                         ;             ;
; stratix_pll.inc                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                                        ;             ;
; stratixii_pll.inc                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                      ;             ;
; cycloneii_pll.inc                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                      ;             ;
; db/pll_altpll.v                                                                     ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/pll_altpll.v                                                                     ;             ;
; altsyncram.tdf                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;             ;
; stratix_ram_block.inc                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;             ;
; lpm_mux.inc                                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;             ;
; lpm_decode.inc                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;             ;
; a_rdenreg.inc                                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;             ;
; altrom.inc                                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                             ;             ;
; altram.inc                                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                             ;             ;
; altdpram.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                           ;             ;
; db/altsyncram_f2r1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_f2r1.tdf                                                              ;             ;
; db/altsyncram_cjd1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_cjd1.tdf                                                              ;             ;
; db/altsyncram_pig1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_pig1.tdf                                                              ;             ;
; db/altsyncram_i6g1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_i6g1.tdf                                                              ;             ;
; db/altsyncram_ikf1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_ikf1.tdf                                                              ;             ;
; db/altsyncram_jkf1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_jkf1.tdf                                                              ;             ;
; db/altsyncram_eof1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_eof1.tdf                                                              ;             ;
; db/altsyncram_kpc1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_kpc1.tdf                                                              ;             ;
; db/altsyncram_r3d1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_r3d1.tdf                                                              ;             ;
; altera_mult_add.tdf                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf                                                    ;             ;
; db/altera_mult_add_q1u2.v                                                           ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altera_mult_add_q1u2.v                                                           ;             ;
; altera_mult_add_rtl.v                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                  ;             ;
; db/altera_mult_add_s1u2.v                                                           ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altera_mult_add_s1u2.v                                                           ;             ;
; altera_std_synchronizer.v                                                           ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                              ;             ;
; db/altsyncram_su71.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_su71.tdf                                                              ;             ;
; sld_virtual_jtag_basic.v                                                            ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                      ;             ;
; scfifo.tdf                                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf                                                             ;             ;
; a_regfifo.inc                                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc                                                          ;             ;
; a_dpfifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                           ;             ;
; a_i2fifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                           ;             ;
; a_fffifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc                                                           ;             ;
; a_f2fifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                           ;             ;
; db/scfifo_jr21.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/scfifo_jr21.tdf                                                                  ;             ;
; db/a_dpfifo_l011.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/a_dpfifo_l011.tdf                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/a_fefifo_7cf.tdf                                                                 ;             ;
; db/cntr_do7.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/cntr_do7.tdf                                                                     ;             ;
; db/altsyncram_nio1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_nio1.tdf                                                              ;             ;
; db/cntr_1ob.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/cntr_1ob.tdf                                                                     ;             ;
; alt_jtag_atlantic.v                                                                 ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                    ;             ;
; altera_sld_agent_endpoint.vhd                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                          ;             ;
; altera_fabric_endpoint.vhd                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                             ;             ;
; db/altsyncram_dlc1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_dlc1.tdf                                                              ;             ;
; pzdyqx.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/pzdyqx.vhd                                                             ;             ;
; sld_hub.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                            ; altera_sld  ;
; db/ip/slddddcd422/alt_sld_fab.v                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/alt_sld_fab.v                                                     ; alt_sld_fab ;
; db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab.v                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab.v                              ; alt_sld_fab ;
; db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; alt_sld_fab ;
; db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; alt_sld_fab ;
; db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; yes             ; Encrypted Auto-Found VHDL File               ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; alt_sld_fab ;
; db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                       ;             ;
; sld_rom_sr.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                         ;             ;
; lpm_mult.tdf                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                           ;             ;
; lpm_add_sub.inc                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                        ;             ;
; multcore.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.inc                                                           ;             ;
; bypassff.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                                                           ;             ;
; altshift.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                                                           ;             ;
; db/mult_jp01.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/mult_jp01.tdf                                                                    ;             ;
; db/mult_j011.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/mult_j011.tdf                                                                    ;             ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,950                                                                      ;
;                                             ;                                                                            ;
; Total combinational functions               ; 3297                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 1729                                                                       ;
;     -- 3 input functions                    ; 1008                                                                       ;
;     -- <=2 input functions                  ; 560                                                                        ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 2997                                                                       ;
;     -- arithmetic mode                      ; 300                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 2271                                                                       ;
;     -- Dedicated logic registers            ; 2271                                                                       ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 26                                                                         ;
; Total memory bits                           ; 325504                                                                     ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 4                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2336                                                                       ;
; Total fan-out                               ; 24905                                                                      ;
; Average fan-out                             ; 4.19                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; |De0LEDPanel                                                                                                                            ; 3297 (1)          ; 2271 (0)     ; 325504      ; 4            ; 0       ; 2         ; 26   ; 0            ; |De0LEDPanel                                                                                                                                                                                                                                                                                                                                            ; De0LEDPanel                         ; work         ;
;    |cpu:cpu|                                                                                                                            ; 2758 (0)          ; 1997 (0)     ; 227200      ; 4            ; 0       ; 2         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu                                                                                                                                                                                                                                                                                                                                    ; cpu                                 ; cpu          ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                             ; altera_reset_controller             ; cpu          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer           ; cpu          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                  ; altera_reset_synchronizer           ; cpu          ;
;       |cpu_cpu:cpu|                                                                                                                     ; 2103 (1811)       ; 1592 (1274)  ; 62336       ; 4            ; 0       ; 2         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                        ; cpu_cpu                             ; cpu          ;
;          |cpu_cpu_bht_module:cpu_cpu_bht|                                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_bht_module:cpu_cpu_bht                                                                                                                                                                                                                                                                                         ; cpu_cpu_bht_module                  ; cpu          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_bht_module:cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; altsyncram                          ; work         ;
;                |altsyncram_i6g1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_bht_module:cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_i6g1:auto_generated                                                                                                                                                                                                                                ; altsyncram_i6g1                     ; work         ;
;          |cpu_cpu_dc_data_module:cpu_cpu_dc_data|                                                                                       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_data_module:cpu_cpu_dc_data                                                                                                                                                                                                                                                                                 ; cpu_cpu_dc_data_module              ; cpu          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_data_module:cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                       ; altsyncram                          ; work         ;
;                |altsyncram_kpc1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_data_module:cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated                                                                                                                                                                                                                        ; altsyncram_kpc1                     ; work         ;
;          |cpu_cpu_dc_tag_module:cpu_cpu_dc_tag|                                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag                                                                                                                                                                                                                                                                                   ; cpu_cpu_dc_tag_module               ; cpu          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                         ; altsyncram                          ; work         ;
;                |altsyncram_eof1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated                                                                                                                                                                                                                          ; altsyncram_eof1                     ; work         ;
;          |cpu_cpu_dc_victim_module:cpu_cpu_dc_victim|                                                                                   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim                                                                                                                                                                                                                                                                             ; cpu_cpu_dc_victim_module            ; cpu          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                          ; work         ;
;                |altsyncram_r3d1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                                                    ; altsyncram_r3d1                     ; work         ;
;          |cpu_cpu_ic_data_module:cpu_cpu_ic_data|                                                                                       ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_ic_data_module:cpu_cpu_ic_data                                                                                                                                                                                                                                                                                 ; cpu_cpu_ic_data_module              ; cpu          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_ic_data_module:cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                       ; altsyncram                          ; work         ;
;                |altsyncram_cjd1:auto_generated|                                                                                         ; 2 (2)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_ic_data_module:cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                                                        ; altsyncram_cjd1                     ; work         ;
;          |cpu_cpu_ic_tag_module:cpu_cpu_ic_tag|                                                                                         ; 0 (0)             ; 0 (0)        ; 1664        ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag                                                                                                                                                                                                                                                                                   ; cpu_cpu_ic_tag_module               ; cpu          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1664        ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                         ; altsyncram                          ; work         ;
;                |altsyncram_pig1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1664        ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated                                                                                                                                                                                                                          ; altsyncram_pig1                     ; work         ;
;          |cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|                                                                                      ; 0 (0)             ; 48 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell                                                                                                                                                                                                                                                                                ; cpu_cpu_mult_cell                   ; cpu          ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                                    ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                                                         ; altera_mult_add                     ; work         ;
;                |altera_mult_add_q1u2:auto_generated|                                                                                    ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated                                                                                                                                                                                                     ; altera_mult_add_q1u2                ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                            ; altera_mult_add_rtl                 ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                   ; ama_multiplier_function             ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                 ; ama_register_function               ; work         ;
;                         |lpm_mult:Mult0|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                    ; lpm_mult                            ; work         ;
;                            |mult_jp01:auto_generated|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                                           ; mult_jp01                           ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                                    ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                                                         ; altera_mult_add                     ; work         ;
;                |altera_mult_add_s1u2:auto_generated|                                                                                    ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated                                                                                                                                                                                                     ; altera_mult_add_s1u2                ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                            ; altera_mult_add_rtl                 ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                   ; ama_multiplier_function             ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                 ; ama_register_function               ; work         ;
;                         |lpm_mult:Mult0|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                    ; lpm_mult                            ; work         ;
;                            |mult_j011:auto_generated|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                                           ; mult_j011                           ; work         ;
;          |cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|                                                                                      ; 290 (35)          ; 269 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                                                ; cpu_cpu_nios2_oci                   ; cpu          ;
;             |cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|                                                   ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper                                                                                                                                                                                                        ; cpu_cpu_jtag_debug_module_wrapper   ; cpu          ;
;                |cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk|                                                  ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk                                                                                                                                  ; cpu_cpu_jtag_debug_module_sysclk    ; cpu          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                             ; altera_std_synchronizer             ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                                             ; altera_std_synchronizer             ; work         ;
;                |cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|                                                        ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck                                                                                                                                        ; cpu_cpu_jtag_debug_module_tck       ; cpu          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                   ; altera_std_synchronizer             ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                   ; altera_std_synchronizer             ; work         ;
;                |sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy|                                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy                                                                                                                                                   ; sld_virtual_jtag_basic              ; work         ;
;             |cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|                                                                     ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg                                                                                                                                                                                                                          ; cpu_cpu_nios2_avalon_reg            ; cpu          ;
;             |cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break|                                                                       ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break                                                                                                                                                                                                                            ; cpu_cpu_nios2_oci_break             ; cpu          ;
;             |cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug|                                                                       ; 8 (8)             ; 8 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug                                                                                                                                                                                                                            ; cpu_cpu_nios2_oci_debug             ; cpu          ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                        ; altera_std_synchronizer             ; work         ;
;             |cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|                                                                             ; 114 (114)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem                                                                                                                                                                                                                                  ; cpu_cpu_nios2_ocimem                ; cpu          ;
;                |cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram|                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram                                                                                                                                                                               ; cpu_cpu_ociram_sp_ram_module        ; cpu          ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                                                                     ; altsyncram                          ; work         ;
;                      |altsyncram_su71:auto_generated|                                                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_su71:auto_generated                                                                                                                      ; altsyncram_su71                     ; work         ;
;          |cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a|                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a                                                                                                                                                                                                                                                                 ; cpu_cpu_register_bank_a_module      ; cpu          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; altsyncram                          ; work         ;
;                |altsyncram_ikf1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_ikf1:auto_generated                                                                                                                                                                                                        ; altsyncram_ikf1                     ; work         ;
;          |cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b|                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b                                                                                                                                                                                                                                                                 ; cpu_cpu_register_bank_b_module      ; cpu          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; altsyncram                          ; work         ;
;                |altsyncram_jkf1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_jkf1:auto_generated                                                                                                                                                                                                        ; altsyncram_jkf1                     ; work         ;
;       |cpu_jtag_uart:jtag_uart|                                                                                                         ; 143 (40)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                            ; cpu_jtag_uart                       ; cpu          ;
;          |alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|                                                                            ; 52 (52)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                          ; alt_jtag_atlantic                   ; work         ;
;          |cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|                                                                            ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r                                                                                                                                                                                                                                                          ; cpu_jtag_uart_scfifo_r              ; cpu          ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                             ; scfifo                              ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                  ; scfifo_jr21                         ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                             ; a_dpfifo_l011                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                     ; a_fefifo_7cf                        ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                ; cntr_do7                            ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                     ; altsyncram_nio1                     ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                       ; cntr_1ob                            ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                             ; cntr_1ob                            ; work         ;
;          |cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|                                                                            ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w                                                                                                                                                                                                                                                          ; cpu_jtag_uart_scfifo_w              ; cpu          ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                             ; scfifo                              ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                  ; scfifo_jr21                         ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                             ; a_dpfifo_l011                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                     ; a_fefifo_7cf                        ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                ; cntr_do7                            ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                     ; altsyncram_nio1                     ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                       ; cntr_1ob                            ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                             ; cntr_1ob                            ; work         ;
;       |cpu_led_pio:led_pio|                                                                                                             ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_led_pio:led_pio                                                                                                                                                                                                                                                                                                                ; cpu_led_pio                         ; cpu          ;
;       |cpu_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 369 (0)           ; 148 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                            ; cpu_mm_interconnect_0               ; cpu          ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|                                                                   ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo               ; cpu          ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo               ; cpu          ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                                                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo               ; cpu          ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo               ; cpu          ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo               ; cpu          ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo               ; cpu          ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                           ; altera_merlin_master_agent          ; cpu          ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_agent|                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent           ; cpu          ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                        ; altera_merlin_slave_agent           ; cpu          ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent           ; cpu          ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                                              ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator      ; cpu          ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 10 (10)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator      ; cpu          ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                                                                         ; 9 (9)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator      ; cpu          ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator      ; cpu          ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator      ; cpu          ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 8 (8)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator      ; cpu          ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 12 (12)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter       ; cpu          ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter       ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                  ; cpu_mm_interconnect_0_cmd_demux     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                          ; cpu_mm_interconnect_0_cmd_demux_001 ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                                ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                              ; cpu_mm_interconnect_0_cmd_mux_002   ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator            ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                                ; 57 (53)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                              ; cpu_mm_interconnect_0_cmd_mux_002   ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator            ; cpu          ;
;          |cpu_mm_interconnect_0_router:router|                                                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router                                                                                                                                                                                                                                                        ; cpu_mm_interconnect_0_router        ; cpu          ;
;          |cpu_mm_interconnect_0_router_001:router_001|                                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                ; cpu_mm_interconnect_0_router_001    ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                          ; cpu_mm_interconnect_0_rsp_demux_002 ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_003|                                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                          ; cpu_mm_interconnect_0_rsp_demux_002 ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 88 (88)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                      ; cpu_mm_interconnect_0_rsp_mux       ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                              ; cpu_mm_interconnect_0_rsp_mux_001   ; cpu          ;
;       |cpu_onchip_memory2_0:onchip_memory2_0|                                                                                           ; 1 (1)             ; 0 (0)        ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                              ; cpu_onchip_memory2_0                ; cpu          ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)             ; 0 (0)        ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                    ; altsyncram                          ; work         ;
;             |altsyncram_dlc1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dlc1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_dlc1                     ; work         ;
;       |cpu_timer:timer|                                                                                                                 ; 125 (125)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|cpu:cpu|cpu_timer:timer                                                                                                                                                                                                                                                                                                                    ; cpu_timer                           ; cpu          ;
;    |dimmer:dimmer|                                                                                                                      ; 118 (118)         ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|dimmer:dimmer                                                                                                                                                                                                                                                                                                                              ; dimmer                              ; work         ;
;    |ext_mem:memory|                                                                                                                     ; 2 (2)             ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|ext_mem:memory                                                                                                                                                                                                                                                                                                                             ; ext_mem                             ; work         ;
;       |dpram:ram_hi|                                                                                                                    ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|ext_mem:memory|dpram:ram_hi                                                                                                                                                                                                                                                                                                                ; dpram                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                          ; work         ;
;             |altsyncram_f2r1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_f2r1                     ; work         ;
;       |dpram:ram_lo|                                                                                                                    ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|ext_mem:memory|dpram:ram_lo                                                                                                                                                                                                                                                                                                                ; dpram                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                          ; work         ;
;             |altsyncram_f2r1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_f2r1                     ; work         ;
;    |led_panel:led_panel|                                                                                                                ; 133 (133)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|led_panel:led_panel                                                                                                                                                                                                                                                                                                                        ; led_panel                           ; work         ;
;    |pll:pll|                                                                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|pll:pll                                                                                                                                                                                                                                                                                                                                    ; pll                                 ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|pll:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                            ; altpll                              ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                  ; pll_altpll                          ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 122 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                              ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 122 (12)          ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                         ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 53 (23)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; GHVD5181                            ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; LQYT7093                            ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; KIFI3548                            ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; LQYT7093                            ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; PUDL0439                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 163 (1)           ; 89 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 162 (0)           ; 89 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 162 (0)           ; 89 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 162 (1)           ; 89 (7)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 161 (0)           ; 82 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 161 (115)         ; 82 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                      ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; Name                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_bht_module:cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_i6g1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; cpu_cpu_bht_ram.mif                 ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_data_module:cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                                ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; cpu_cpu_dc_tag_ram.mif              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                                ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_ic_data_module:cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 13           ; 128          ; 13           ; 1664   ; cpu_cpu_ic_tag_ram.mif              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_su71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; cpu_cpu_ociram_default_contents.mif ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_ikf1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_cpu_rf_ram_a.mif                ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_jkf1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_cpu_rf_ram_b.mif                ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                ;
; cpu:cpu|cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dlc1:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; Single Port      ; 5120         ; 32           ; --           ; --           ; 163840 ; cpu_onchip_memory2_0.hex            ;
; ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; De0LEDPanel_mem_init.hex            ;
; ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; De0LEDPanel_mem_init.hex            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+---------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                            ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu                                                                                                                                                                                                                                                             ; cpu.qsys        ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu                                                                                                                                                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_bht_module:cpu_cpu_bht                                                                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_data_module:cpu_cpu_dc_data                                                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag                                                                                                                                                                                                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim                                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_ic_data_module:cpu_cpu_ic_data                                                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag                                                                                                                                                                                                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a                                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b                                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci                                                                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg                                                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk                                                                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_nios2_oci_dtrace                                                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_nios2_oci_dtrace|cpu_cpu_nios2_oci_td_mode:cpu_cpu_nios2_oci_trc_ctrl_td_mode                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo                                                                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo|cpu_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_cpu_nios2_oci_compute_input_tm_cnt                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo|cpu_cpu_nios2_oci_fifo_cnt_inc:the_cpu_cpu_nios2_oci_fifo_cnt_inc                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo|cpu_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_cpu_nios2_oci_fifo_wrptr_inc                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_im:the_cpu_cpu_nios2_oci_im                                                                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_itrace:the_cpu_cpu_nios2_oci_itrace                                                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_pib:the_cpu_cpu_nios2_oci_pib                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_nios2_oci_xbrk                                                                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem                                                                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram                                                                                                        ;                 ;
; Altera ; altera_irq_mapper               ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_irq_mapper:irq_mapper                                                                                                                                                                                                                                   ; cpu.qsys        ;
; Altera ; altera_avalon_jtag_uart         ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart                                                                                                                                                                                                                                     ; cpu.qsys        ;
; Altera ; altera_avalon_pio               ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_led_pio:led_pio                                                                                                                                                                                                                                         ; cpu.qsys        ;
; Altera ; altera_mm_interconnect          ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                     ; cpu.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                           ; cpu.qsys        ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                   ; cpu.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                       ; cpu.qsys        ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                               ; cpu.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                       ; cpu.qsys        ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                               ; cpu.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                       ; cpu.qsys        ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                               ; cpu.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                       ; cpu.qsys        ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                               ; cpu.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                       ; cpu.qsys        ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                               ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                           ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                   ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                               ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                           ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                       ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                       ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                           ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                           ; cpu.qsys        ;
; Altera ; altera_merlin_master_agent      ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                    ; cpu.qsys        ;
; Altera ; altera_merlin_traffic_limiter   ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                               ; cpu.qsys        ;
; Altera ; altera_merlin_master_translator ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                          ; cpu.qsys        ;
; Altera ; altera_merlin_master_agent      ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                             ; cpu.qsys        ;
; Altera ; altera_merlin_traffic_limiter   ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                        ; cpu.qsys        ;
; Altera ; altera_merlin_master_translator ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                   ; cpu.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent                                                                                                                                                               ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo                                                                                                                                                          ; cpu.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                     ; cpu.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                         ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                    ; cpu.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                               ; cpu.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                                                                                          ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                     ; cpu.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                ; cpu.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                 ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                            ; cpu.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                       ; cpu.qsys        ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router                                                                                                                                                                                 ; cpu.qsys        ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001                                                                                                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002                                                                                                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_003                                                                                                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004                                                                                                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_005                                                                                                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_006                                                                                                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_007                                                                                                                                                                         ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                           ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                       ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                   ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                   ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                       ; cpu.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                       ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                               ; cpu.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                       ; cpu.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                 ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                            ; cpu.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                       ; cpu.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                            ; cpu.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                       ; cpu.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                  ; cpu.qsys        ;
; Altera ; altera_avalon_onchip_memory2    ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                       ; cpu.qsys        ;
; Altera ; altera_reset_controller         ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|altera_reset_controller:rst_controller                                                                                                                                                                                                                      ; cpu.qsys        ;
; Altera ; altera_avalon_sysid_qsys        ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_sysid:sysid                                                                                                                                                                                                                                             ; cpu.qsys        ;
; Altera ; altera_avalon_timer             ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|cpu:cpu|cpu_timer:timer                                                                                                                                                                                                                                             ; cpu.qsys        ;
; Altera ; RAM: 2-PORT                     ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|ext_mem:memory|dpram:ram_hi                                                                                                                                                                                                                                         ; dpram.v         ;
; Altera ; RAM: 2-PORT                     ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|ext_mem:memory|dpram:ram_lo                                                                                                                                                                                                                                         ; dpram.v         ;
; Altera ; ALTPLL                          ; 16.0    ; N/A          ; N/A           ; |De0LEDPanel|pll:pll                                                                                                                                                                                                                                                             ; pll.v           ;
+--------+---------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |De0LEDPanel|dimmer:dimmer|state                              ;
+------------------+------------+---------------+------------------+------------+
; Name             ; state.WAIT ; state.FILL_N1 ; state.FILL_START ; state.IDLE ;
+------------------+------------+---------------+------------------+------------+
; state.IDLE       ; 0          ; 0             ; 0                ; 0          ;
; state.FILL_START ; 0          ; 0             ; 1                ; 1          ;
; state.FILL_N1    ; 0          ; 1             ; 0                ; 1          ;
; state.WAIT       ; 1          ; 0             ; 0                ; 1          ;
+------------------+------------+---------------+------------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |De0LEDPanel|led_panel:led_panel|state                                                              ;
+----------------+------------+-------------+------------+---------------+-------------+-------------+----------------+
; Name           ; state.WAIT ; state.SHIFT ; state.READ ; state.UNBLANK ; state.LATCH ; state.BLANK ; state.PRE_READ ;
+----------------+------------+-------------+------------+---------------+-------------+-------------+----------------+
; state.PRE_READ ; 0          ; 0           ; 0          ; 0             ; 0           ; 0           ; 0              ;
; state.BLANK    ; 0          ; 0           ; 0          ; 0             ; 0           ; 1           ; 1              ;
; state.LATCH    ; 0          ; 0           ; 0          ; 0             ; 1           ; 0           ; 1              ;
; state.UNBLANK  ; 0          ; 0           ; 0          ; 1             ; 0           ; 0           ; 1              ;
; state.READ     ; 0          ; 0           ; 1          ; 0             ; 0           ; 0           ; 1              ;
; state.SHIFT    ; 0          ; 1           ; 0          ; 0             ; 0           ; 0           ; 1              ;
; state.WAIT     ; 1          ; 0           ; 0          ; 0             ; 0           ; 0           ; 1              ;
+----------------+------------+-------------+------------+---------------+-------------+-------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                            ; yes                                                              ; yes                                        ;
; cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                             ; yes                                                              ; yes                                        ;
; cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                       ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[8..31]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_chipselect_pre                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,3..5,8..10,13,15,18,22,27,29,31]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[2..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[2..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_cpu:cpu|E_iw_corrupt                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_im:the_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_im:the_cpu_cpu_nios2_oci_im|trc_wrap                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[2]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][75]                                                                                                       ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                       ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][76]                                                                                                     ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][75]                                                                                                     ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][74]                                                                                                     ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][76]                                                                                            ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][75]                                                                                            ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][74]                                                                                            ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                    ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                    ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                    ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][75]                                                                                                       ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][74]                                                                                                       ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                     ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][75]                                                                                                     ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][74]                                                                                                     ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                                                            ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][75]                                                                                            ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][74]                                                                                            ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                    ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                    ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                    ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                               ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                               ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                               ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0]                                                                                   ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1]                                                                                   ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[1]                                                                                   ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1]                                                                                   ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                       ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][94]                                                                                                       ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][59]                                                                                                       ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                       ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][53]                                                                                                       ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                       ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][61]                                                                                                     ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][94]                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][59]                                                                                                     ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][53]                                                                                                     ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                            ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][94]                                                                                            ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                            ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                            ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][53]                                                                                            ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                            ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                            ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                            ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                            ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                            ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][61]                                                                                          ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][94]                                                                                          ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][60]                                                                                          ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                          ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][59]                                                                                          ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                          ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][75]                                                                                          ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                          ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][53]                                                                                          ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                          ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][61]                                                                                            ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][94]                                                                                            ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][53]                                                                                            ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                                                            ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][59]                                                                                            ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                                                            ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                    ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                    ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                    ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                    ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][53]                                                                                    ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                    ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1,2,6,7,11,12,14,16,17,19..21,23..26,28]                                         ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                              ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                              ; Merged with cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                         ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                       ; Merged with cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                         ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                     ; Merged with cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                         ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                               ; Merged with cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                         ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|waitrequest_reset_override                                                                                ; Merged with cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                         ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                       ; Merged with cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                         ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                       ; Merged with cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                         ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                  ; Merged with cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                         ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][59]                                                                                          ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][53]                                                                                          ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][60]                                                                                          ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][53]                                                                                          ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][75]                                                                                          ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][53]                                                                                          ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][76]                                                                                          ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][53]                                                                                          ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                            ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                            ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                                            ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                            ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                            ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                            ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                            ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                            ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                    ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                    ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                    ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                    ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                    ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                    ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][94]                                                                                            ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61]                                                                                            ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][59]                                                                                            ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53]                                                                                            ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][60]                                                                                            ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53]                                                                                            ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][94]                                                                                          ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][61]                                                                                          ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]                                                                                            ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                            ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][94]                                                                                                     ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][61]                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                                     ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][60]                                                                                                     ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][94]                                                                                                       ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                       ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][59]                                                                                                       ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                       ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][60]                                                                                                       ; Merged with cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                       ;
; cpu:cpu|cpu_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                           ; Merged with cpu:cpu|cpu_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                            ;
; cpu:cpu|cpu_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                          ; Merged with cpu:cpu|cpu_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                           ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break|trigger_state                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][53]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break|trigbrktype                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][93]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][93]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][93]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][93]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][93]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][93]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; dimmer:dimmer|state~8                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                ;
; dimmer:dimmer|state~9                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                ;
; led_panel:led_panel|state~4                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                ;
; led_panel:led_panel|state~5                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                ;
; led_panel:led_panel|state~6                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize.011 ; Merged with cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize.001 ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Total Number of Removed Registers = 334                                                                                                                                                                        ;                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                     ; Stuck at GND              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53],                                                                                                      ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                       ;
;                                                                                                                                                                                                              ;                           ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                       ;
;                                                                                                                                                                                                              ;                           ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                              ;                           ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                   ; Stuck at GND              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][53],                                                                                                    ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                     ;
;                                                                                                                                                                                                              ;                           ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                     ;
;                                                                                                                                                                                                              ;                           ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                     ;
;                                                                                                                                                                                                              ;                           ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                      ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                          ; Stuck at GND              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53],                                                                                           ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                            ;
;                                                                                                                                                                                                              ;                           ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                            ;
;                                                                                                                                                                                                              ;                           ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                            ;
;                                                                                                                                                                                                              ;                           ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                             ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                        ; Stuck at GND              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][53],                                                                                         ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                          ;
;                                                                                                                                                                                                              ;                           ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                          ;
;                                                                                                                                                                                                              ;                           ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                          ;
;                                                                                                                                                                                                              ;                           ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                           ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                                                          ; Stuck at GND              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53],                                                                                           ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                            ;
;                                                                                                                                                                                                              ;                           ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                            ;
;                                                                                                                                                                                                              ;                           ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                            ;
;                                                                                                                                                                                                              ;                           ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                             ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                  ; Stuck at GND              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53],                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                    ;
;                                                                                                                                                                                                              ;                           ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                    ;
;                                                                                                                                                                                                              ;                           ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                    ;
;                                                                                                                                                                                                              ;                           ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                     ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                                      ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break|trigbrktype                                                                                    ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                     ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0,                                                                                    ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                     ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[18]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[17]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[16]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[15]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[14]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[13]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[12]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[11]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[10]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                  ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[9]                                                                                                                                                                    ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                  ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[8]                                                                                                                                                                    ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                  ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[7]                                                                                                                                                                    ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                  ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[6]                                                                                                                                                                    ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                  ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[5]                                                                                                                                                                    ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                  ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[4]                                                                                                                                                                    ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                  ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[3]                                                                                                                                                                    ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                  ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[2]                                                                                                                                                                    ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                              ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break|trigger_state                                                                                  ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[31]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[30]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                     ; Lost Fanouts              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                       ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][75]                                                                                                     ; Lost Fanouts              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][75]                                                                                                       ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                     ; Lost Fanouts              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][74]                                                                                                       ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][76]                                                                                                   ; Lost Fanouts              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][75]                                                                                                   ; Lost Fanouts              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][75]                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][74]                                                                                                   ; Lost Fanouts              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][74]                                                                                                     ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][76]                                                                                          ; Lost Fanouts              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                                                            ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][75]                                                                                          ; Lost Fanouts              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][75]                                                                                            ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][74]                                                                                          ; Lost Fanouts              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][74]                                                                                            ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                  ; Lost Fanouts              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                    ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                  ; Lost Fanouts              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                    ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                  ; Lost Fanouts              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                    ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[29]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[28]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                 ; Stuck at GND              ; cpu:cpu|cpu_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                  ; Stuck at GND              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                    ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][93]                                                                                          ; Stuck at GND              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][93]                                                                                            ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][93]                                                                                                   ; Stuck at GND              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][93]                                                                                                     ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                     ; Stuck at GND              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][93]                                                                                        ; Stuck at GND              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[0][93]                                                                                          ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                          ; Stuck at GND              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]                                                                                            ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                          ; Stuck at VCC              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                          ; Stuck at VCC              ; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                   ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|DRsize.101 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2271  ;
; Number of registers using Synchronous Clear  ; 77    ;
; Number of registers using Synchronous Load   ; 239   ;
; Number of registers using Asynchronous Clear ; 1868  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1461  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cpu:cpu|cpu_timer:timer|internal_counter[0]                                                                                                                                                                                                                                                                                     ; 3       ;
; cpu:cpu|cpu_timer:timer|internal_counter[1]                                                                                                                                                                                                                                                                                     ; 3       ;
; cpu:cpu|cpu_timer:timer|internal_counter[4]                                                                                                                                                                                                                                                                                     ; 3       ;
; cpu:cpu|cpu_timer:timer|internal_counter[5]                                                                                                                                                                                                                                                                                     ; 3       ;
; cpu:cpu|cpu_timer:timer|internal_counter[6]                                                                                                                                                                                                                                                                                     ; 3       ;
; cpu:cpu|cpu_timer:timer|internal_counter[7]                                                                                                                                                                                                                                                                                     ; 3       ;
; cpu:cpu|cpu_timer:timer|internal_counter[8]                                                                                                                                                                                                                                                                                     ; 3       ;
; led_panel:led_panel|RED[0]                                                                                                                                                                                                                                                                                                      ; 1       ;
; led_panel:led_panel|RED[1]                                                                                                                                                                                                                                                                                                      ; 1       ;
; led_panel:led_panel|GREEN[0]                                                                                                                                                                                                                                                                                                    ; 1       ;
; led_panel:led_panel|GREEN[1]                                                                                                                                                                                                                                                                                                    ; 1       ;
; led_panel:led_panel|BLUE[0]                                                                                                                                                                                                                                                                                                     ; 1       ;
; led_panel:led_panel|BLUE[1]                                                                                                                                                                                                                                                                                                     ; 1       ;
; led_panel:led_panel|OE_N                                                                                                                                                                                                                                                                                                        ; 2       ;
; led_panel:led_panel|LE                                                                                                                                                                                                                                                                                                          ; 2       ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                          ; 31      ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                  ; 5       ;
; cpu:cpu|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                              ; 1       ;
; led_panel:led_panel|time_slice_time[6]                                                                                                                                                                                                                                                                                          ; 2       ;
; led_panel:led_panel|time_slice_time[5]                                                                                                                                                                                                                                                                                          ; 2       ;
; led_panel:led_panel|time_slice_time[4]                                                                                                                                                                                                                                                                                          ; 2       ;
; led_panel:led_panel|time_slice_time[0]                                                                                                                                                                                                                                                                                          ; 2       ;
; led_panel:led_panel|time_slice_time[3]                                                                                                                                                                                                                                                                                          ; 2       ;
; led_panel:led_panel|time_slice_time[2]                                                                                                                                                                                                                                                                                          ; 2       ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                      ; 11      ;
; cpu:cpu|cpu_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                                                ; 44      ;
; cpu:cpu|cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                              ; 39      ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                           ; 1       ;
; cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                           ; 4       ;
; cpu:cpu|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                              ; 2       ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                           ; 3       ;
; cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                           ; 1       ;
; cpu:cpu|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                              ; 1       ;
; dimmer:dimmer|color_pattern_d[1]                                                                                                                                                                                                                                                                                                ; 1       ;
; cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                          ; 3       ;
; cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                           ; 1       ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                                                                ; 2       ;
; cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                                                                                ; 2       ;
; cpu:cpu|cpu_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                                                       ; 1       ;
; cpu:cpu|cpu_cpu:cpu|M_pipe_flush_waddr[13]                                                                                                                                                                                                                                                                                      ; 1       ;
; cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                               ; 1       ;
; cpu:cpu|cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                              ; 5       ;
; cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                ; 1       ;
; cpu:cpu|cpu_timer:timer|period_l_register[0]                                                                                                                                                                                                                                                                                    ; 2       ;
; cpu:cpu|cpu_timer:timer|period_l_register[1]                                                                                                                                                                                                                                                                                    ; 2       ;
; cpu:cpu|cpu_timer:timer|period_l_register[4]                                                                                                                                                                                                                                                                                    ; 2       ;
; cpu:cpu|cpu_timer:timer|period_l_register[5]                                                                                                                                                                                                                                                                                    ; 2       ;
; cpu:cpu|cpu_timer:timer|period_l_register[6]                                                                                                                                                                                                                                                                                    ; 2       ;
; cpu:cpu|cpu_timer:timer|period_l_register[7]                                                                                                                                                                                                                                                                                    ; 2       ;
; cpu:cpu|cpu_timer:timer|period_l_register[8]                                                                                                                                                                                                                                                                                    ; 2       ;
; cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 55                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|d_byteenable[0]~reg0                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|d_address_tag_field[5]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|A_slow_inst_result[1]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|A_inst_result[2]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|d_writedata[28]~reg0                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break|break_readreg[17]                                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|M_st_data[30]                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|sr[36]                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|sr[33]                                                                                                                                               ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|sr[8]                                                                                                                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck|sr[16]                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                                                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |De0LEDPanel|dimmer:dimmer|wr_col[1]                                                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |De0LEDPanel|dimmer:dimmer|wr_row[4]                                                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|M_pipe_flush_waddr[12]                                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |De0LEDPanel|dimmer:dimmer|color_pattern_q[0]                                                                                                                                                                                                                                                                                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |De0LEDPanel|dimmer:dimmer|wr_green[3]                                                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |De0LEDPanel|dimmer:dimmer|wr_blue[6]                                                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |De0LEDPanel|dimmer:dimmer|wr_red[3]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|E_logic_result[20]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|F_iw[11]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|dc_data_rd_port_addr[6]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|dc_data_wr_port_addr[2]                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|dc_data_wr_port_data[1]                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|dc_data_wr_port_data[17]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|dc_data_wr_port_data[11]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|dc_data_wr_port_data[30]                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |De0LEDPanel|cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|src_data[77]                                                                                                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|A_wr_data_unfiltered[15]                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|A_wr_data_unfiltered[23]                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|D_src2_reg[9]                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|A_wr_data_unfiltered[4]                                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |De0LEDPanel|cpu:cpu|cpu_cpu:cpu|F_ic_tag_rd_addr_nxt[4]                                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |De0LEDPanel|dimmer:dimmer|Selector11                                                                                                                                                                                                                                                                                                                                 ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |De0LEDPanel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |De0LEDPanel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu|cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dlc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for cpu:cpu|altera_reset_controller:rst_controller     ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK2_DIVIDE_BY                ; 2                     ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped              ;
; PORT_CLK3                     ; PORT_USED             ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                     ;
+------------------------------------+--------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT                ; Untyped                                  ;
; WIDTH_A                            ; 24                       ; Signed Integer                           ;
; WIDTHAD_A                          ; 11                       ; Signed Integer                           ;
; NUMWORDS_A                         ; 2048                     ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                  ;
; WIDTH_B                            ; 24                       ; Signed Integer                           ;
; WIDTHAD_B                          ; 11                       ; Signed Integer                           ;
; NUMWORDS_B                         ; 2048                     ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0                   ; Untyped                                  ;
; OUTDATA_REG_B                      ; CLOCK0                   ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                  ;
; BYTE_SIZE                          ; 8                        ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                 ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                  ;
; INIT_FILE                          ; De0LEDPanel_mem_init.hex ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                   ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                   ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_f2r1          ; Untyped                                  ;
+------------------------------------+--------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                     ;
+------------------------------------+--------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT                ; Untyped                                  ;
; WIDTH_A                            ; 24                       ; Signed Integer                           ;
; WIDTHAD_A                          ; 11                       ; Signed Integer                           ;
; NUMWORDS_A                         ; 2048                     ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                  ;
; WIDTH_B                            ; 24                       ; Signed Integer                           ;
; WIDTHAD_B                          ; 11                       ; Signed Integer                           ;
; NUMWORDS_B                         ; 2048                     ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0                   ; Untyped                                  ;
; OUTDATA_REG_B                      ; CLOCK0                   ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                  ;
; BYTE_SIZE                          ; 8                        ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                 ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                  ;
; INIT_FILE                          ; De0LEDPanel_mem_init.hex ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                   ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                   ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_f2r1          ; Untyped                                  ;
+------------------------------------+--------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 8            ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 8            ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------+------------------------------------------------+
; Parameter Name ; Value                    ; Type                                           ;
+----------------+--------------------------+------------------------------------------------+
; INIT_FILE      ; cpu_onchip_memory2_0.hex ; String                                         ;
+----------------+--------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                 ;
+------------------------------------+--------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                              ;
; WIDTH_A                            ; 32                       ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                       ; Signed Integer                                       ;
; NUMWORDS_A                         ; 5120                     ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                              ;
; WIDTH_B                            ; 1                        ; Untyped                                              ;
; WIDTHAD_B                          ; 1                        ; Untyped                                              ;
; NUMWORDS_B                         ; 1                        ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 4                        ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                              ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                              ;
; INIT_FILE                          ; cpu_onchip_memory2_0.hex ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 5120                     ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_dlc1          ; Untyped                                              ;
+------------------------------------+--------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                            ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                            ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                            ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                            ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                            ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                            ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                   ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                   ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                   ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                   ;
; ID                        ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                      ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                    ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                     ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_003|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_005|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_006|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_007|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                 ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                 ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                 ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                 ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                 ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                 ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                 ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                 ;
; REORDER                   ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                        ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                        ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                        ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                        ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                        ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                        ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                        ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                        ;
; REORDER                   ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                 ;
+---------------------------+----------+------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                       ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                       ;
+---------------------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                       ;
; Entity Instance                           ; ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 24                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 24                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                ;
; Entity Instance                           ; ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 24                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 24                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                ;
; Entity Instance                           ; cpu:cpu|cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                      ;
;     -- NUMWORDS_A                         ; 5120                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                              ;
; Entity Instance            ; cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                   ;
;     -- lpm_width           ; 8                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                            ;
;     -- USE_EAB             ; ON                                                                                             ;
; Entity Instance            ; cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                   ;
;     -- lpm_width           ; 8                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                            ;
;     -- USE_EAB             ; ON                                                                                             ;
+----------------------------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------+
; Port           ; Type  ; Severity ; Details                                ;
+----------------+-------+----------+----------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                           ;
; reset_in1      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                           ;
; reset_in2      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                           ;
; reset_in3      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                           ;
; reset_in4      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                           ;
; reset_in5      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                           ;
; reset_in6      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                           ;
; reset_in7      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                           ;
; reset_in8      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                           ;
; reset_in9      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                           ;
; reset_in10     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                           ;
; reset_in11     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                           ;
; reset_in12     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                           ;
; reset_in13     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                           ;
; reset_in14     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                           ;
; reset_in15     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                           ;
+----------------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                       ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                           ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                 ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                          ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_jtag_uart:jtag_uart"                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu|cpu_cpu:cpu"                             ;
+--------------------------------+--------+----------+------------------------+
; Port                           ; Type   ; Severity ; Details                ;
+--------------------------------+--------+----------+------------------------+
; jtag_debug_module_resetrequest ; Output ; Info     ; Explicitly unconnected ;
; no_ci_readra                   ; Output ; Info     ; Explicitly unconnected ;
+--------------------------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 81                          ;
; cycloneiii_ff         ; 2110                        ;
;     CLR               ; 540                         ;
;     CLR SCLR          ; 5                           ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 54                          ;
;     ENA               ; 150                         ;
;     ENA CLR           ; 1033                        ;
;     ENA CLR SCLR      ; 36                          ;
;     ENA CLR SLD       ; 145                         ;
;     ENA SLD           ; 12                          ;
;     SLD               ; 10                          ;
;     plain             ; 120                         ;
; cycloneiii_lcell_comb ; 3020                        ;
;     arith             ; 287                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 136                         ;
;         3 data inputs ; 150                         ;
;     normal            ; 2733                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 67                          ;
;         2 data inputs ; 269                         ;
;         3 data inputs ; 794                         ;
;         4 data inputs ; 1599                        ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 311                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.21                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 191                                      ;
; cycloneiii_ff         ; 89                                       ;
;     CLR               ; 7                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 26                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 163                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 154                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 29                                       ;
;         3 data inputs ; 42                                       ;
;         4 data inputs ; 76                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.03                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:12     ;
; sld_hub:auto_hub ; 00:00:01     ;
; pzdyqx:nabboc    ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Aug 22 21:56:30 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off De0LEDPanel -c De0LEDPanel
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/cpu.v
    Info (12023): Found entity 1: cpu File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_irq_mapper.sv
    Info (12023): Found entity 1: cpu_irq_mapper File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0.v
    Info (12023): Found entity 1: cpu_mm_interconnect_0 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_mux_001 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_mux File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_demux_002 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_demux File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_mux_002 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_mux File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_demux_001 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_demux File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_004_default_decode File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router_004 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_002_default_decode File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router_002 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_001_default_decode File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router_001 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_default_decode File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_timer.v
    Info (12023): Found entity 1: cpu_timer File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_sysid.v
    Info (12023): Found entity 1: cpu_sysid File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_sysid.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_onchip_memory2_0.v
    Info (12023): Found entity 1: cpu_onchip_memory2_0 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_led_pio.v
    Info (12023): Found entity 1: cpu_led_pio File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_led_pio.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file cpu/synthesis/submodules/cpu_jtag_uart.v
    Info (12023): Found entity 1: cpu_jtag_uart_sim_scfifo_w File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v Line: 21
    Info (12023): Found entity 2: cpu_jtag_uart_scfifo_w File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v Line: 77
    Info (12023): Found entity 3: cpu_jtag_uart_sim_scfifo_r File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v Line: 162
    Info (12023): Found entity 4: cpu_jtag_uart_scfifo_r File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v Line: 240
    Info (12023): Found entity 5: cpu_jtag_uart File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v Line: 327
Info (12021): Found 27 design units, including 27 entities, in source file cpu/synthesis/submodules/cpu_cpu.v
    Info (12023): Found entity 1: cpu_cpu_ic_data_module File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 21
    Info (12023): Found entity 2: cpu_cpu_ic_tag_module File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 88
    Info (12023): Found entity 3: cpu_cpu_bht_module File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 156
    Info (12023): Found entity 4: cpu_cpu_register_bank_a_module File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 224
    Info (12023): Found entity 5: cpu_cpu_register_bank_b_module File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 289
    Info (12023): Found entity 6: cpu_cpu_dc_tag_module File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 354
    Info (12023): Found entity 7: cpu_cpu_dc_data_module File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 419
    Info (12023): Found entity 8: cpu_cpu_dc_victim_module File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 483
    Info (12023): Found entity 9: cpu_cpu_nios2_oci_debug File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 550
    Info (12023): Found entity 10: cpu_cpu_ociram_sp_ram_module File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 691
    Info (12023): Found entity 11: cpu_cpu_nios2_ocimem File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 754
    Info (12023): Found entity 12: cpu_cpu_nios2_avalon_reg File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 937
    Info (12023): Found entity 13: cpu_cpu_nios2_oci_break File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 1029
    Info (12023): Found entity 14: cpu_cpu_nios2_oci_xbrk File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 1323
    Info (12023): Found entity 15: cpu_cpu_nios2_oci_dbrk File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 1583
    Info (12023): Found entity 16: cpu_cpu_nios2_oci_itrace File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 1771
    Info (12023): Found entity 17: cpu_cpu_nios2_oci_td_mode File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 2154
    Info (12023): Found entity 18: cpu_cpu_nios2_oci_dtrace File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 2221
    Info (12023): Found entity 19: cpu_cpu_nios2_oci_compute_input_tm_cnt File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 2315
    Info (12023): Found entity 20: cpu_cpu_nios2_oci_fifo_wrptr_inc File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 2386
    Info (12023): Found entity 21: cpu_cpu_nios2_oci_fifo_cnt_inc File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 2428
    Info (12023): Found entity 22: cpu_cpu_nios2_oci_fifo File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 2474
    Info (12023): Found entity 23: cpu_cpu_nios2_oci_pib File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 2975
    Info (12023): Found entity 24: cpu_cpu_nios2_oci_im File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 3043
    Info (12023): Found entity 25: cpu_cpu_nios2_performance_monitors File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 3159
    Info (12023): Found entity 26: cpu_cpu_nios2_oci File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 3175
    Info (12023): Found entity 27: cpu_cpu File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 3750
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: cpu_cpu_jtag_debug_module_sysclk File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: cpu_cpu_jtag_debug_module_tck File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: cpu_cpu_jtag_debug_module_wrapper File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: cpu_cpu_mult_cell File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v
    Info (12023): Found entity 1: cpu_cpu_oci_test_bench File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu/synthesis/submodules/cpu_cpu_test_bench.v
    Info (12023): Found entity 1: cpu_cpu_test_bench File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file led_panel.v
    Info (12023): Found entity 1: led_panel File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file dpram.v
    Info (12023): Found entity 1: dpram File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dpram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dimmer.v
    Info (12023): Found entity 1: dimmer File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ext_mem.v
    Info (12023): Found entity 1: ext_mem File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/ext_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de0ledpanel.v
    Info (12023): Found entity 1: De0LEDPanel File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v Line: 6
Warning (10037): Verilog HDL or VHDL warning at cpu_cpu.v(2122): conditional expression evaluates to a constant File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 2122
Warning (10037): Verilog HDL or VHDL warning at cpu_cpu.v(2124): conditional expression evaluates to a constant File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 2124
Warning (10037): Verilog HDL or VHDL warning at cpu_cpu.v(2280): conditional expression evaluates to a constant File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 2280
Warning (10037): Verilog HDL or VHDL warning at cpu_cpu.v(3104): conditional expression evaluates to a constant File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 3104
Info (12127): Elaborating entity "De0LEDPanel" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v Line: 91
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/pll.v Line: 103
Info (12130): Elaborated megafunction instantiation "pll:pll|altpll:altpll_component" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/pll.v Line: 103
Info (12133): Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter: File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/pll.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "5"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll|altpll:altpll_component|pll_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "ext_mem" for hierarchy "ext_mem:memory" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v Line: 103
Info (12128): Elaborating entity "dpram" for hierarchy "ext_mem:memory|dpram:ram_hi" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/ext_mem.v Line: 42
Info (12128): Elaborating entity "altsyncram" for hierarchy "ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dpram.v Line: 89
Info (12130): Elaborated megafunction instantiation "ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dpram.v Line: 89
Info (12133): Instantiated megafunction "ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component" with the following parameter: File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dpram.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "De0LEDPanel_mem_init.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f2r1.tdf
    Info (12023): Found entity 1: altsyncram_f2r1 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_f2r1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f2r1" for hierarchy "ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (512) in the Memory Initialization File "H:/Projects/FPGA/Altera/FPGA-LED-Panel/De0LEDPanel_mem_init.hex" -- setting initial value for remaining addresses to 0 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dpram.v Line: 89
Info (12128): Elaborating entity "led_panel" for hierarchy "led_panel:led_panel" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v Line: 127
Warning (10230): Verilog HDL assignment warning at led_panel.v(115): truncated value with size 32 to match size of target (16) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v Line: 115
Warning (10230): Verilog HDL assignment warning at led_panel.v(147): truncated value with size 32 to match size of target (8) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v Line: 147
Warning (10230): Verilog HDL assignment warning at led_panel.v(150): truncated value with size 32 to match size of target (4) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v Line: 150
Warning (10230): Verilog HDL assignment warning at led_panel.v(195): truncated value with size 32 to match size of target (6) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v Line: 195
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:cpu" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v Line: 133
Info (12128): Elaborating entity "cpu_cpu" for hierarchy "cpu:cpu|cpu_cpu:cpu" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v Line: 95
Info (12128): Elaborating entity "cpu_cpu_test_bench" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_test_bench:the_cpu_cpu_test_bench" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 6108
Info (12128): Elaborating entity "cpu_cpu_ic_data_module" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_ic_data_module:cpu_cpu_ic_data" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 7133
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_ic_data_module:cpu_cpu_ic_data|altsyncram:the_altsyncram" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_cjd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_ic_data_module:cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_cpu_ic_tag_module" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 7199
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 127
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pig1.tdf
    Info (12023): Found entity 1: altsyncram_pig1 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_pig1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pig1" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_ic_tag_module:cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pig1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_cpu_bht_module" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_bht_module:cpu_cpu_bht" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 7403
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_bht_module:cpu_cpu_bht|altsyncram:the_altsyncram" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 195
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i6g1.tdf
    Info (12023): Found entity 1: altsyncram_i6g1 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_i6g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i6g1" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_bht_module:cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_i6g1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_cpu_register_bank_a_module" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 7578
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 260
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ikf1.tdf
    Info (12023): Found entity 1: altsyncram_ikf1 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_ikf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ikf1" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_register_bank_a_module:cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_ikf1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_cpu_register_bank_b_module" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 7599
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b|altsyncram:the_altsyncram" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 325
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jkf1.tdf
    Info (12023): Found entity 1: altsyncram_jkf1 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_jkf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jkf1" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_register_bank_b_module:cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_jkf1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_cpu_dc_tag_module" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 7918
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 390
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eof1.tdf
    Info (12023): Found entity 1: altsyncram_eof1 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_eof1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_eof1" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_tag_module:cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_cpu_dc_data_module" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_data_module:cpu_cpu_dc_data" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 7975
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_data_module:cpu_cpu_dc_data|altsyncram:the_altsyncram" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 455
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf
    Info (12023): Found entity 1: altsyncram_kpc1 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_kpc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kpc1" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_data_module:cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_cpu_dc_victim_module" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 8105
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 522
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_r3d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_dc_victim_module:cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_cpu_mult_cell" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 9812
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_mult_cell.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v
    Info (12023): Found entity 1: altera_mult_add_q1u2 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altera_mult_add_q1u2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_q1u2" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altera_mult_add_q1u2.v Line: 114
Info (12128): Elaborating entity "ama_register_function" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_mult_cell.v Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v
    Info (12023): Found entity 1: altera_mult_add_s1u2 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altera_mult_add_s1u2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_s1u2" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altera_mult_add_s1u2.v Line: 114
Info (12128): Elaborating entity "cpu_cpu_nios2_oci" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 10101
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_debug" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 3397
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_debug:the_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 616
Info (12128): Elaborating entity "cpu_cpu_nios2_ocimem" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 3417
Info (12128): Elaborating entity "cpu_cpu_ociram_sp_ram_module" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 904
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 730
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_su71.tdf
    Info (12023): Found entity 1: altsyncram_su71 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_su71.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_su71" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_ocimem:the_cpu_cpu_nios2_ocimem|cpu_cpu_ociram_sp_ram_module:cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_su71:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_cpu_nios2_avalon_reg" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_avalon_reg:the_cpu_cpu_nios2_avalon_reg" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 3436
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_break" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_break:the_cpu_cpu_nios2_oci_break" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 3467
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_xbrk" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_nios2_oci_xbrk" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 3490
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_dbrk" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_nios2_oci_dbrk" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 3517
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_itrace" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_itrace:the_cpu_cpu_nios2_oci_itrace" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 3558
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_dtrace" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_nios2_oci_dtrace" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 3573
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_td_mode" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_nios2_oci_dtrace|cpu_cpu_nios2_oci_td_mode:cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 2269
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_fifo" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 3592
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo|cpu_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 2600
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo|cpu_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 2609
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo|cpu_cpu_nios2_oci_fifo_cnt_inc:the_cpu_cpu_nios2_oci_fifo_cnt_inc" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 2618
Info (12128): Elaborating entity "cpu_cpu_oci_test_bench" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_fifo:the_cpu_cpu_nios2_oci_fifo|cpu_cpu_oci_test_bench:the_cpu_cpu_oci_test_bench" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 2626
Warning (12158): Entity "cpu_cpu_oci_test_bench" contains only dangling pins File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 2626
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_pib" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_pib:the_cpu_cpu_nios2_oci_pib" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 3602
Info (12128): Elaborating entity "cpu_cpu_nios2_oci_im" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_nios2_oci_im:the_cpu_cpu_nios2_oci_im" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 3623
Info (12128): Elaborating entity "cpu_cpu_jtag_debug_module_wrapper" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 3728
Info (12128): Elaborating entity "cpu_cpu_jtag_debug_module_tck" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_tck:the_cpu_cpu_jtag_debug_module_tck" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v Line: 165
Info (12128): Elaborating entity "cpu_cpu_jtag_debug_module_sysclk" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|cpu_cpu_jtag_debug_module_sysclk:the_cpu_cpu_jtag_debug_module_sysclk" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v Line: 188
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu_jtag_debug_module_wrapper.v Line: 218
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "cpu:cpu|cpu_cpu:cpu|cpu_cpu_nios2_oci:the_cpu_cpu_nios2_oci|cpu_cpu_jtag_debug_module_wrapper:the_cpu_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "cpu_jtag_uart" for hierarchy "cpu:cpu|cpu_jtag_uart:jtag_uart" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v Line: 108
Info (12128): Elaborating entity "cpu_jtag_uart_scfifo_w" for hierarchy "cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v Line: 415
Info (12128): Elaborating entity "scfifo" for hierarchy "cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v Line: 137
Info (12130): Elaborated megafunction instantiation "cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v Line: 137
Info (12133): Instantiated megafunction "cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v Line: 137
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "cpu_jtag_uart_scfifo_r" for hierarchy "cpu:cpu|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v Line: 429
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v Line: 564
Info (12130): Elaborated megafunction instantiation "cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v Line: 564
Info (12133): Instantiated megafunction "cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic" with the following parameter: File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_jtag_uart.v Line: 564
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12131): Elaborated megafunction instantiation "cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "cpu:cpu|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12128): Elaborating entity "cpu_led_pio" for hierarchy "cpu:cpu|cpu_led_pio:led_pio" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v Line: 119
Info (12128): Elaborating entity "cpu_onchip_memory2_0" for hierarchy "cpu:cpu|cpu_onchip_memory2_0:onchip_memory2_0" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v Line: 132
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:cpu|cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_onchip_memory2_0.v Line: 66
Info (12130): Elaborated megafunction instantiation "cpu:cpu|cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_onchip_memory2_0.v Line: 66
Info (12133): Instantiated megafunction "cpu:cpu|cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_onchip_memory2_0.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "cpu_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5120"
    Info (12134): Parameter "numwords_a" = "5120"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dlc1.tdf
    Info (12023): Found entity 1: altsyncram_dlc1 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_dlc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dlc1" for hierarchy "cpu:cpu|cpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dlc1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_sysid" for hierarchy "cpu:cpu|cpu_sysid:sysid" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v Line: 139
Info (12128): Elaborating entity "cpu_timer" for hierarchy "cpu:cpu|cpu_timer:timer" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v Line: 150
Info (12128): Elaborating entity "cpu_mm_interconnect_0" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v Line: 203
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 567
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 627
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 691
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 755
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 819
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 883
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 947
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 1011
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 1092
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 1173
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 1257
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 1298
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 1939
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_default_decode" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_001" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 1955
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_001_default_decode" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_002" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 1971
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_002_default_decode" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_004" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 2003
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_004_default_decode" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 2101
Info (12128): Elaborating entity "cpu_mm_interconnect_0_cmd_demux" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 2198
Info (12128): Elaborating entity "cpu_mm_interconnect_0_cmd_demux_001" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 2221
Info (12128): Elaborating entity "cpu_mm_interconnect_0_cmd_mux" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 2238
Info (12128): Elaborating entity "cpu_mm_interconnect_0_cmd_mux_002" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 2278
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "cpu_mm_interconnect_0_rsp_demux" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 2352
Info (12128): Elaborating entity "cpu_mm_interconnect_0_rsp_demux_002" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 2392
Info (12128): Elaborating entity "cpu_mm_interconnect_0_rsp_mux" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 2496
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "cpu_mm_interconnect_0_rsp_mux_001" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 2519
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "cpu_mm_interconnect_0_avalon_st_adapter" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0.v Line: 2548
Info (12128): Elaborating entity "cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "cpu:cpu|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "cpu_irq_mapper" for hierarchy "cpu:cpu|cpu_irq_mapper:irq_mapper" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v Line: 211
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "cpu:cpu|altera_reset_controller:rst_controller" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/cpu.v Line: 274
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cpu:cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "dimmer" for hierarchy "dimmer:dimmer" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v Line: 145
Warning (10230): Verilog HDL assignment warning at dimmer.v(60): truncated value with size 32 to match size of target (2) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v Line: 60
Warning (10230): Verilog HDL assignment warning at dimmer.v(82): truncated value with size 32 to match size of target (6) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v Line: 82
Warning (10230): Verilog HDL assignment warning at dimmer.v(85): truncated value with size 32 to match size of target (5) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v Line: 85
Warning (10230): Verilog HDL assignment warning at dimmer.v(115): truncated value with size 32 to match size of target (8) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v Line: 115
Warning (10230): Verilog HDL assignment warning at dimmer.v(124): truncated value with size 32 to match size of target (8) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v Line: 124
Warning (10230): Verilog HDL assignment warning at dimmer.v(133): truncated value with size 32 to match size of target (8) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v Line: 133
Warning (10230): Verilog HDL assignment warning at dimmer.v(143): truncated value with size 32 to match size of target (11) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v Line: 143
Warning (12020): Port "jdo" on the entity instantiation of "the_cpu_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/cpu/synthesis/submodules/cpu_cpu.v Line: 3558
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.08.22.21:57:10 Progress: Loading slddddcd422/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddddcd422/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 167
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/ip/slddddcd422/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/mult_jp01.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "cpu:cpu|cpu_cpu:cpu|cpu_cpu_mult_cell:the_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/mult_j011.tdf Line: 29
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v Line: 114
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register led_panel:led_panel|time_slice_time[0] will power up to High File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v Line: 114
    Critical Warning (18010): Register led_panel:led_panel|time_slice_time[6] will power up to High File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v Line: 114
    Critical Warning (18010): Register led_panel:led_panel|time_slice_time[5] will power up to High File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v Line: 114
    Critical Warning (18010): Register led_panel:led_panel|time_slice_time[4] will power up to High File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v Line: 114
    Critical Warning (18010): Register led_panel:led_panel|time_slice_time[3] will power up to High File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v Line: 114
    Critical Warning (18010): Register led_panel:led_panel|time_slice_time[2] will power up to High File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v Line: 114
Info (17049): 33 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 373
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file H:/Projects/FPGA/Altera/FPGA-LED-Panel/De0LEDPanel.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/pll_altpll.v Line: 44
Info (21057): Implemented 4607 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 24 output pins
    Info (21061): Implemented 4260 logic cells
    Info (21064): Implemented 311 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 1031 megabytes
    Info: Processing ended: Mon Aug 22 21:57:41 2016
    Info: Elapsed time: 00:01:11
    Info: Total CPU time (on all processors): 00:01:57


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/Projects/FPGA/Altera/FPGA-LED-Panel/De0LEDPanel.map.smsg.


