============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Dec 08 2022  12:53:04 pm
  Module:                 uart_top
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2539 ps) Setup Check with Pin ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]/CK->D
          Group: clk_b
     Startpoint: (F) rx_data_rd_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     168                  
       Uncertainty:-     500                  
     Required Time:=    9332                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     793                  
             Slack:=    2539                  

Exceptions/Constraints:
  input_delay             6000            in_del_19_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_b                                                           -       -     F     (arrival)      9 11.4     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g598/Y                       -       B->Y  R     NOR2BX1        3  4.4   216   132    6132    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g593/Y                       -       B->Y  F     NOR2X1         2  2.9   123   181    6312    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g574/Y                       -       B0->Y R     OAI21X1        1  2.0   144   104    6416    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g560/Y                       -       A1->Y F     AOI22X1        1  1.9   190   206    6623    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g555/Y                       -       B->Y  R     NOR2X1         1  1.9   127   171    6793    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]/D -       -     R     DFFHQX1        1    -     -     0    6793    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------



Path 2: MET (2539 ps) Setup Check with Pin ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]/CK->D
          Group: clk_a
     Startpoint: (F) rx_data_rd_enable_in_a
          Clock: (R) clk_a
       Endpoint: (R) ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]/D
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     168                  
       Uncertainty:-     500                  
     Required Time:=    9332                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     793                  
             Slack:=    2539                  

Exceptions/Constraints:
  input_delay             6000            in_del_9_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_a                                                           -       -     F     (arrival)      9 11.4     0     0    6000    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g598/Y                       -       B->Y  R     NOR2BX1        3  4.4   216   132    6132    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g593/Y                       -       B->Y  F     NOR2X1         2  2.9   123   181    6312    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g574/Y                       -       B0->Y R     OAI21X1        1  2.0   144   104    6416    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g560/Y                       -       A1->Y F     AOI22X1        1  1.9   190   206    6623    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g555/Y                       -       B->Y  R     NOR2X1         1  1.9   127   171    6793    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]/D -       -     R     DFFHQX1        1    -     -     0    6793    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------



Path 3: MET (2653 ps) Setup Check with Pin ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]/CK->D
          Group: clk_b
     Startpoint: (R) rx_data_rd_enable_in_b
          Clock: (R) clk_b
       Endpoint: (F) ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      91                  
       Uncertainty:-     500                  
     Required Time:=    9409                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     756                  
             Slack:=    2653                  

Exceptions/Constraints:
  input_delay             6000            in_del_19_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_b                                                           -       -     R     (arrival)      9 11.5     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g598/Y                       -       B->Y  F     NOR2BX1        3  4.2   126    68    6068    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g593/Y                       -       B->Y  R     NOR2X1         2  3.0   168   164    6232    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g574/Y                       -       B0->Y F     OAI21X1        1  2.0   167   200    6432    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g560/Y                       -       A1->Y R     AOI22X1        1  2.0   153   194    6626    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g555/Y                       -       B->Y  F     NOR2X1         1  1.9    87   130    6756    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]/D -       -     F     DFFHQX1        1    -     -     0    6756    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------



Path 4: MET (2653 ps) Setup Check with Pin ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]/CK->D
          Group: clk_a
     Startpoint: (R) rx_data_rd_enable_in_a
          Clock: (R) clk_a
       Endpoint: (F) ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]/D
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      91                  
       Uncertainty:-     500                  
     Required Time:=    9409                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     756                  
             Slack:=    2653                  

Exceptions/Constraints:
  input_delay             6000            in_del_9_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_a                                                           -       -     R     (arrival)      9 11.5     0     0    6000    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g598/Y                       -       B->Y  F     NOR2BX1        3  4.2   126    68    6068    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g593/Y                       -       B->Y  R     NOR2X1         2  3.0   168   164    6232    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g574/Y                       -       B0->Y F     OAI21X1        1  2.0   167   200    6432    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g560/Y                       -       A1->Y R     AOI22X1        1  2.0   153   194    6626    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g555/Y                       -       B->Y  F     NOR2X1         1  1.9    87   130    6756    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]/D -       -     F     DFFHQX1        1    -     -     0    6756    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------



Path 5: MET (2698 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/CK->D
          Group: clk_b
     Startpoint: (F) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     135                  
       Uncertainty:-     500                  
     Required Time:=    9365                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     667                  
             Slack:=    2698                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -     F     (arrival)      8  9.7     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g2/Y            -       B->Y  R     NOR2BX2        8  9.5   231   140    6140    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g950/Y          -       A->Y  F     INVX1          1  1.9    97   174    6314    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g943/Y          -       B0->Y R     OAI21X1        1  1.8   130    87    6401    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g932/Y          -       A0->Y R     AO22X1         1  1.9    62   266    6667    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/D -       -     R     DFFHQX1        1    -     -     0    6667    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 6: MET (2698 ps) Setup Check with Pin ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/CK->D
          Group: clk_a
     Startpoint: (F) tx_data_wr_enable_in_a
          Clock: (R) clk_a
       Endpoint: (R) ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/D
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     135                  
       Uncertainty:-     500                  
     Required Time:=    9365                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     667                  
             Slack:=    2698                  

Exceptions/Constraints:
  input_delay             6000            in_del_8_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_a                                              -       -     F     (arrival)      8  9.7     0     0    6000    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g2/Y            -       B->Y  R     NOR2BX2        8  9.5   231   140    6140    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g950/Y          -       A->Y  F     INVX1          1  1.9    97   174    6314    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g943/Y          -       B0->Y R     OAI21X1        1  1.8   130    87    6401    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g932/Y          -       A0->Y R     AO22X1         1  1.9    62   266    6667    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/D -       -     R     DFFHQX1        1    -     -     0    6667    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 7: MET (2719 ps) Setup Check with Pin ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[1]/CK->D
          Group: clk_b
     Startpoint: (F) rx_data_rd_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[1]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     161                  
       Uncertainty:-     500                  
     Required Time:=    9339                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     620                  
             Slack:=    2719                  

Exceptions/Constraints:
  input_delay             6000            in_del_19_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_b                                                           -       -     F     (arrival)      9 11.4     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g598/Y                       -       B->Y  R     NOR2BX1        3  4.4   216   132    6132    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g593/Y                       -       B->Y  F     NOR2X1         2  2.9   123   181    6312    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g563/Y                       -       B->Y  F     MX2X1          1  1.9    68   202    6515    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g559/Y                       -       B->Y  R     NOR2X1         1  1.9   114   105    6620    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[1]/D -       -     R     DFFHQX1        1    -     -     0    6620    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------



Path 8: MET (2719 ps) Setup Check with Pin ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[1]/CK->D
          Group: clk_a
     Startpoint: (F) rx_data_rd_enable_in_a
          Clock: (R) clk_a
       Endpoint: (R) ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[1]/D
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     161                  
       Uncertainty:-     500                  
     Required Time:=    9339                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     620                  
             Slack:=    2719                  

Exceptions/Constraints:
  input_delay             6000            in_del_9_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_a                                                           -       -     F     (arrival)      9 11.4     0     0    6000    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g598/Y                       -       B->Y  R     NOR2BX1        3  4.4   216   132    6132    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g593/Y                       -       B->Y  F     NOR2X1         2  2.9   123   181    6312    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g563/Y                       -       B->Y  F     MX2X1          1  1.9    68   202    6515    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g559/Y                       -       B->Y  R     NOR2X1         1  1.9   114   105    6620    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[1]/D -       -     R     DFFHQX1        1    -     -     0    6620    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------



Path 9: MET (2742 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[4]/CK->D
          Group: clk_b
     Startpoint: (R) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[4]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     148                  
       Uncertainty:-     500                  
     Required Time:=    9352                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     610                  
             Slack:=    2742                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -     R     (arrival)      8 10.2     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g955/Y          -       A->Y  R     AND2X1         8  9.5   211   212    6212    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g945/Y          -       A1->Y F     AOI22X1        1  2.0   201   247    6459    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g937/Y          -       B0->Y R     OAI2BB1X1      1  1.9    88   151    6610    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[4]/D -       -     R     DFFHQX1        1    -     -     0    6610    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 10: MET (2742 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[6]/CK->D
          Group: clk_b
     Startpoint: (R) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[6]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     148                  
       Uncertainty:-     500                  
     Required Time:=    9352                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     610                  
             Slack:=    2742                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -     R     (arrival)      8 10.2     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g955/Y          -       A->Y  R     AND2X1         8  9.5   211   212    6212    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g948/Y          -       A1->Y F     AOI22X1        1  2.0   201   247    6459    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g941/Y          -       B0->Y R     OAI2BB1X1      1  1.9    88   151    6610    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[6]/D -       -     R     DFFHQX1        1    -     -     0    6610    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------

