

================================================================
== Synthesis Summary Report of 'udp'
================================================================
+ General Information: 
    * Date:           Wed Nov  3 14:24:09 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        UDP_prj
    * Solution:       ultrascale_plus (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+-------------+-------------+-----+
    |              Modules             | Issue|      | Latency | Latency| Iteration|         | Trip |          |         |    |             |             |     |
    |              & Loops             | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|      FF     |     LUT     | URAM|
    +----------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+-------------+-------------+-----+
    |+ udp*                            |     -|  0.17|        7|  17.500|         -|        1|     -|  dataflow|  60 (1%)|   -|  16147 (~0%)|  10556 (~0%)|    -|
    | + grp_udpRxEngine_fu_422         |     -|  1.15|        1|   2.500|         -|        1|     -|       yes|        -|   -|   1260 (~0%)|    135 (~0%)|    -|
    | + call_ret_entry_proc_fu_444     |     -|  2.30|        0|   0.000|         -|        0|     -|        no|        -|   -|   1074 (~0%)|    596 (~0%)|    -|
    | + grp_TableHandler_fu_578        |     -|  0.17|        2|   5.000|         -|        1|     -|       yes|        -|   -|   1363 (~0%)|   1344 (~0%)|    -|
    | + grp_appGetMetaData_fu_657      |     -|  0.37|        1|   2.500|         -|        1|     -|       yes|        -|   -|     50 (~0%)|    443 (~0%)|    -|
    |  + grp_keep2len_fu_121           |     -|  1.27|        0|   0.000|         -|        1|     -|       yes|        -|   -|            -|    276 (~0%)|    -|
    | + grp_rxEngPacketDropper_fu_683  |     -|  0.64|        2|   5.000|         -|        1|     -|       yes|        -|   -|    701 (~0%)|     66 (~0%)|    -|
    | + grp_udpTxEngine_fu_717         |     -|  0.37|        2|   5.000|         -|        1|     -|       yes|        -|   -|   1839 (~0%)|    261 (~0%)|    -|
    +----------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_s_axilite | 32         | 10            | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* AXIS
+--------------+---------------+-------+-------+-------+-------+--------+-------+-------+--------+
| Interface    | Register Mode | TDATA | TDEST | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+--------------+---------------+-------+-------+-------+-------+--------+-------+-------+--------+
| DataInApp    | both          | 512   | 16    | 64    | 1     | 1      | 64    | 96    | 1      |
| DataOutApp   | both          | 512   | 16    | 64    | 1     | 1      | 64    | 96    | 1      |
| rxUdpDataIn  | both          | 512   |       | 64    | 1     | 1      | 64    |       | 1      |
| txUdpDataOut | both          | 512   |       | 64    | 1     | 1      | 64    |       | 1      |
+--------------+---------------+-------+-------+-------+-------+--------+-------+-------+--------+

* REGISTER
+-------------+---------+----------+
| Interface   | Mode    | Bitwidth |
+-------------+---------+----------+
| myIpAddress | ap_none | 32       |
+-------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+------------------------------------------------+
| Argument      | Direction | Datatype                                       |
+---------------+-----------+------------------------------------------------+
| rxUdpDataIn   | in        | stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&   |
| txUdpDataOut  | out       | stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&   |
| DataOutApp    | out       | stream<hls::axis<ap_uint<512>, 96, 0, 16>, 0>& |
| DataInApp     | in        | stream<hls::axis<ap_uint<512>, 96, 0, 16>, 0>& |
| myIpAddress   | in        | ap_uint<32>&                                   |
| SocketTable   | in        | socket_table*                                  |
| numberSockets | out       | ap_uint<16>&                                   |
+---------------+-----------+------------------------------------------------+

* SW-to-HW Mapping
+---------------+------------------------------------+-----------+------------------------+
| Argument      | HW Name                            | HW Type   | HW Info                |
+---------------+------------------------------------+-----------+------------------------+
| rxUdpDataIn   | rxUdpDataIn                        | interface |                        |
| txUdpDataOut  | txUdpDataOut                       | interface |                        |
| DataOutApp    | DataOutApp                         | interface |                        |
| DataInApp     | DataInApp                          | interface |                        |
| myIpAddress   | myIpAddress                        | port      |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| SocketTable   | s_axi_s_axilite                    | interface |                        |
| numberSockets | s_axi_s_axilite numberSockets      | register  | offset=0x210, range=32 |
| numberSockets | s_axi_s_axilite numberSockets_ctrl | register  | offset=0x214, range=32 |
+---------------+------------------------------------+-----------+------------------------+


================================================================
== M_AXI Burst Information
================================================================

