// Seed: 3043676322
module module_0;
  logic [1 : -1] id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout reg id_2;
  output reg id_1;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_1 <= id_2;
    id_2 = id_2;
  end
  initial begin : LABEL_1
    id_2 = {1{id_2}};
  end
  tri1 [-1  &&  1 'b0 -  1 : 1] id_3 = 1;
  wand id_4 = {1{-1}};
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    access,
    id_19,
    module_2,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  output wire id_37;
  inout wire id_36;
  output wire id_35;
  inout wire id_34;
  input wire id_33;
  input wire id_32;
  inout wire id_31;
  inout wire id_30;
  output wire id_29;
  input wire id_28;
  inout wire id_27;
  input wire id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  localparam id_38 = 1;
endmodule
