
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F3)
	S6= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F4)
	S7= FU.OutID1=>A_EX.In                                      Premise(F5)
	S8= LIMMEXT.Out=>B_EX.In                                    Premise(F6)
	S9= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit               Premise(F7)
	S10= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F8)
	S11= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F9)
	S12= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F10)
	S13= FU.Bub_ID=>CU_ID.Bub                                   Premise(F11)
	S14= FU.Halt_ID=>CU_ID.Halt                                 Premise(F12)
	S15= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S16= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S17= FU.Bub_IF=>CU_IF.Bub                                   Premise(F15)
	S18= FU.Halt_IF=>CU_IF.Halt                                 Premise(F16)
	S19= ICache.Hit=>CU_IF.ICacheHit                            Premise(F17)
	S20= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F18)
	S21= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F19)
	S22= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F20)
	S23= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F21)
	S24= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F22)
	S25= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F23)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F24)
	S27= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F25)
	S28= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F26)
	S29= ICache.Hit=>FU.ICacheHit                               Premise(F27)
	S30= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F28)
	S31= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F29)
	S32= IR_ID.Out=>FU.IR_ID                                    Premise(F30)
	S33= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F31)
	S34= IR_WB.Out=>FU.IR_WB                                    Premise(F32)
	S35= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F33)
	S36= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F34)
	S37= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F35)
	S38= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F36)
	S39= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F37)
	S40= GPR.Rdata1=>FU.InID1                                   Premise(F38)
	S41= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F39)
	S42= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F40)
	S43= ALUOut_WB.Out=>FU.InWB                                 Premise(F41)
	S44= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F42)
	S45= IR_ID.Out25_21=>GPR.RReg1                              Premise(F43)
	S46= ALUOut_WB.Out=>GPR.WData                               Premise(F44)
	S47= IR_WB.Out20_16=>GPR.WReg                               Premise(F45)
	S48= IMMU.Addr=>IAddrReg.In                                 Premise(F46)
	S49= PC.Out=>ICache.IEA                                     Premise(F47)
	S50= ICache.IEA=addr                                        Path(S4,S49)
	S51= ICache.Hit=ICacheHit(addr)                             ICache-Search(S50)
	S52= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S51,S19)
	S53= FU.ICacheHit=ICacheHit(addr)                           Path(S51,S29)
	S54= PC.Out=>ICache.IEA                                     Premise(F48)
	S55= IMem.MEM8WordOut=>ICache.WData                         Premise(F49)
	S56= ICache.Out=>ICacheReg.In                               Premise(F50)
	S57= PC.Out=>IMMU.IEA                                       Premise(F51)
	S58= IMMU.IEA=addr                                          Path(S4,S57)
	S59= CP0.ASID=>IMMU.PID                                     Premise(F52)
	S60= IMMU.PID=pid                                           Path(S3,S59)
	S61= IMMU.Addr={pid,addr}                                   IMMU-Search(S60,S58)
	S62= IAddrReg.In={pid,addr}                                 Path(S61,S48)
	S63= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S60,S58)
	S64= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S63,S20)
	S65= IAddrReg.Out=>IMem.RAddr                               Premise(F53)
	S66= ICacheReg.Out=>IRMux.CacheData                         Premise(F54)
	S67= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F55)
	S68= IMem.Out=>IRMux.MemData                                Premise(F56)
	S69= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F57)
	S70= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F58)
	S71= IR_ID.Out=>IR_EX.In                                    Premise(F59)
	S72= ICache.Out=>IR_ID.In                                   Premise(F60)
	S73= IRMux.Out=>IR_ID.In                                    Premise(F61)
	S74= ICache.Out=>IR_IMMU.In                                 Premise(F62)
	S75= IR_DMMU2.Out=>IR_WB.In                                 Premise(F63)
	S76= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F64)
	S77= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F65)
	S78= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F66)
	S79= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F67)
	S80= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F68)
	S81= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F69)
	S82= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F70)
	S83= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F71)
	S84= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F72)
	S85= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F73)
	S86= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F74)
	S87= IR_EX.Out31_26=>CU_EX.Op                               Premise(F75)
	S88= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F76)
	S89= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F77)
	S90= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F78)
	S91= IR_ID.Out31_26=>CU_ID.Op                               Premise(F79)
	S92= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F80)
	S93= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F81)
	S94= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F82)
	S95= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F83)
	S96= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F84)
	S97= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F85)
	S98= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F86)
	S99= IR_WB.Out31_26=>CU_WB.Op                               Premise(F87)
	S100= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F88)
	S101= CtrlA_EX=0                                            Premise(F89)
	S102= CtrlB_EX=0                                            Premise(F90)
	S103= CtrlALUOut_MEM=0                                      Premise(F91)
	S104= CtrlALUOut_DMMU1=0                                    Premise(F92)
	S105= CtrlALUOut_DMMU2=0                                    Premise(F93)
	S106= CtrlALUOut_WB=0                                       Premise(F94)
	S107= CtrlA_MEM=0                                           Premise(F95)
	S108= CtrlA_WB=0                                            Premise(F96)
	S109= CtrlB_MEM=0                                           Premise(F97)
	S110= CtrlB_WB=0                                            Premise(F98)
	S111= CtrlICache=0                                          Premise(F99)
	S112= CtrlIMMU=0                                            Premise(F100)
	S113= CtrlIR_DMMU1=0                                        Premise(F101)
	S114= CtrlIR_DMMU2=0                                        Premise(F102)
	S115= CtrlIR_EX=0                                           Premise(F103)
	S116= CtrlIR_ID=0                                           Premise(F104)
	S117= CtrlIR_IMMU=1                                         Premise(F105)
	S118= CtrlIR_MEM=0                                          Premise(F106)
	S119= CtrlIR_WB=0                                           Premise(F107)
	S120= CtrlGPR=0                                             Premise(F108)
	S121= CtrlIAddrReg=1                                        Premise(F109)
	S122= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S62,S121)
	S123= CtrlPC=0                                              Premise(F110)
	S124= CtrlPCInc=0                                           Premise(F111)
	S125= PC[Out]=addr                                          PC-Hold(S1,S123,S124)
	S126= CtrlIMem=0                                            Premise(F112)
	S127= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S126)
	S128= CtrlICacheReg=1                                       Premise(F113)
	S129= CtrlASIDIn=0                                          Premise(F114)
	S130= CtrlCP0=0                                             Premise(F115)
	S131= CP0[ASID]=pid                                         CP0-Hold(S0,S130)
	S132= CtrlEPCIn=0                                           Premise(F116)
	S133= CtrlExCodeIn=0                                        Premise(F117)
	S134= CtrlIRMux=0                                           Premise(F118)
	S135= GPR[rS]=a                                             Premise(F119)

IMMU	S136= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S122)
	S137= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S122)
	S138= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S122)
	S139= PC.Out=addr                                           PC-Out(S125)
	S140= CP0.ASID=pid                                          CP0-Read-ASID(S131)
	S141= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F120)
	S142= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F121)
	S143= FU.OutID1=>A_EX.In                                    Premise(F122)
	S144= LIMMEXT.Out=>B_EX.In                                  Premise(F123)
	S145= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F124)
	S146= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F125)
	S147= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F126)
	S148= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F127)
	S149= FU.Bub_ID=>CU_ID.Bub                                  Premise(F128)
	S150= FU.Halt_ID=>CU_ID.Halt                                Premise(F129)
	S151= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F130)
	S152= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F131)
	S153= FU.Bub_IF=>CU_IF.Bub                                  Premise(F132)
	S154= FU.Halt_IF=>CU_IF.Halt                                Premise(F133)
	S155= ICache.Hit=>CU_IF.ICacheHit                           Premise(F134)
	S156= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F135)
	S157= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F136)
	S158= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F137)
	S159= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F138)
	S160= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F139)
	S161= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F140)
	S162= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F141)
	S163= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F142)
	S164= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F143)
	S165= ICache.Hit=>FU.ICacheHit                              Premise(F144)
	S166= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F145)
	S167= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F146)
	S168= IR_ID.Out=>FU.IR_ID                                   Premise(F147)
	S169= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F148)
	S170= IR_WB.Out=>FU.IR_WB                                   Premise(F149)
	S171= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F150)
	S172= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F151)
	S173= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F152)
	S174= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F153)
	S175= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F154)
	S176= GPR.Rdata1=>FU.InID1                                  Premise(F155)
	S177= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F156)
	S178= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F157)
	S179= ALUOut_WB.Out=>FU.InWB                                Premise(F158)
	S180= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F159)
	S181= IR_ID.Out25_21=>GPR.RReg1                             Premise(F160)
	S182= ALUOut_WB.Out=>GPR.WData                              Premise(F161)
	S183= IR_WB.Out20_16=>GPR.WReg                              Premise(F162)
	S184= IMMU.Addr=>IAddrReg.In                                Premise(F163)
	S185= PC.Out=>ICache.IEA                                    Premise(F164)
	S186= ICache.IEA=addr                                       Path(S139,S185)
	S187= ICache.Hit=ICacheHit(addr)                            ICache-Search(S186)
	S188= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S187,S155)
	S189= FU.ICacheHit=ICacheHit(addr)                          Path(S187,S165)
	S190= PC.Out=>ICache.IEA                                    Premise(F165)
	S191= IMem.MEM8WordOut=>ICache.WData                        Premise(F166)
	S192= ICache.Out=>ICacheReg.In                              Premise(F167)
	S193= PC.Out=>IMMU.IEA                                      Premise(F168)
	S194= IMMU.IEA=addr                                         Path(S139,S193)
	S195= CP0.ASID=>IMMU.PID                                    Premise(F169)
	S196= IMMU.PID=pid                                          Path(S140,S195)
	S197= IMMU.Addr={pid,addr}                                  IMMU-Search(S196,S194)
	S198= IAddrReg.In={pid,addr}                                Path(S197,S184)
	S199= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S196,S194)
	S200= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S199,S156)
	S201= IAddrReg.Out=>IMem.RAddr                              Premise(F170)
	S202= IMem.RAddr={pid,addr}                                 Path(S136,S201)
	S203= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S202,S127)
	S204= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S202,S127)
	S205= ICache.WData=IMemGet8Word({pid,addr})                 Path(S204,S191)
	S206= ICacheReg.Out=>IRMux.CacheData                        Premise(F171)
	S207= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F172)
	S208= IMem.Out=>IRMux.MemData                               Premise(F173)
	S209= IRMux.MemData={12,rS,rD,UIMM}                         Path(S203,S208)
	S210= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S209)
	S211= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F174)
	S212= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F175)
	S213= IR_ID.Out=>IR_EX.In                                   Premise(F176)
	S214= ICache.Out=>IR_ID.In                                  Premise(F177)
	S215= IRMux.Out=>IR_ID.In                                   Premise(F178)
	S216= IR_ID.In={12,rS,rD,UIMM}                              Path(S210,S215)
	S217= ICache.Out=>IR_IMMU.In                                Premise(F179)
	S218= IR_DMMU2.Out=>IR_WB.In                                Premise(F180)
	S219= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F181)
	S220= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F182)
	S221= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F183)
	S222= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F184)
	S223= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F185)
	S224= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F186)
	S225= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F187)
	S226= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F188)
	S227= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F189)
	S228= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F190)
	S229= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F191)
	S230= IR_EX.Out31_26=>CU_EX.Op                              Premise(F192)
	S231= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F193)
	S232= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F194)
	S233= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F195)
	S234= IR_ID.Out31_26=>CU_ID.Op                              Premise(F196)
	S235= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F197)
	S236= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F198)
	S237= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F199)
	S238= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F200)
	S239= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F201)
	S240= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F202)
	S241= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F203)
	S242= IR_WB.Out31_26=>CU_WB.Op                              Premise(F204)
	S243= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F205)
	S244= CtrlA_EX=0                                            Premise(F206)
	S245= CtrlB_EX=0                                            Premise(F207)
	S246= CtrlALUOut_MEM=0                                      Premise(F208)
	S247= CtrlALUOut_DMMU1=0                                    Premise(F209)
	S248= CtrlALUOut_DMMU2=0                                    Premise(F210)
	S249= CtrlALUOut_WB=0                                       Premise(F211)
	S250= CtrlA_MEM=0                                           Premise(F212)
	S251= CtrlA_WB=0                                            Premise(F213)
	S252= CtrlB_MEM=0                                           Premise(F214)
	S253= CtrlB_WB=0                                            Premise(F215)
	S254= CtrlICache=1                                          Premise(F216)
	S255= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S186,S205,S254)
	S256= CtrlIMMU=0                                            Premise(F217)
	S257= CtrlIR_DMMU1=0                                        Premise(F218)
	S258= CtrlIR_DMMU2=0                                        Premise(F219)
	S259= CtrlIR_EX=0                                           Premise(F220)
	S260= CtrlIR_ID=1                                           Premise(F221)
	S261= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S216,S260)
	S262= CtrlIR_IMMU=0                                         Premise(F222)
	S263= CtrlIR_MEM=0                                          Premise(F223)
	S264= CtrlIR_WB=0                                           Premise(F224)
	S265= CtrlGPR=0                                             Premise(F225)
	S266= GPR[rS]=a                                             GPR-Hold(S135,S265)
	S267= CtrlIAddrReg=0                                        Premise(F226)
	S268= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S122,S267)
	S269= CtrlPC=0                                              Premise(F227)
	S270= CtrlPCInc=1                                           Premise(F228)
	S271= PC[Out]=addr+4                                        PC-Inc(S125,S269,S270)
	S272= PC[CIA]=addr                                          PC-Inc(S125,S269,S270)
	S273= CtrlIMem=0                                            Premise(F229)
	S274= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S127,S273)
	S275= CtrlICacheReg=0                                       Premise(F230)
	S276= CtrlASIDIn=0                                          Premise(F231)
	S277= CtrlCP0=0                                             Premise(F232)
	S278= CP0[ASID]=pid                                         CP0-Hold(S131,S277)
	S279= CtrlEPCIn=0                                           Premise(F233)
	S280= CtrlExCodeIn=0                                        Premise(F234)
	S281= CtrlIRMux=0                                           Premise(F235)

ID	S282= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S261)
	S283= IR_ID.Out31_26=12                                     IR-Out(S261)
	S284= IR_ID.Out25_21=rS                                     IR-Out(S261)
	S285= IR_ID.Out20_16=rD                                     IR-Out(S261)
	S286= IR_ID.Out15_0=UIMM                                    IR-Out(S261)
	S287= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S268)
	S288= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S268)
	S289= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S268)
	S290= PC.Out=addr+4                                         PC-Out(S271)
	S291= PC.CIA=addr                                           PC-Out(S272)
	S292= PC.CIA31_28=addr[31:28]                               PC-Out(S272)
	S293= CP0.ASID=pid                                          CP0-Read-ASID(S278)
	S294= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F236)
	S295= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F237)
	S296= FU.OutID1=>A_EX.In                                    Premise(F238)
	S297= LIMMEXT.Out=>B_EX.In                                  Premise(F239)
	S298= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F240)
	S299= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F241)
	S300= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F242)
	S301= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F243)
	S302= FU.Bub_ID=>CU_ID.Bub                                  Premise(F244)
	S303= FU.Halt_ID=>CU_ID.Halt                                Premise(F245)
	S304= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F246)
	S305= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F247)
	S306= FU.Bub_IF=>CU_IF.Bub                                  Premise(F248)
	S307= FU.Halt_IF=>CU_IF.Halt                                Premise(F249)
	S308= ICache.Hit=>CU_IF.ICacheHit                           Premise(F250)
	S309= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F251)
	S310= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F252)
	S311= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F253)
	S312= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F254)
	S313= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F255)
	S314= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F256)
	S315= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F257)
	S316= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F258)
	S317= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F259)
	S318= ICache.Hit=>FU.ICacheHit                              Premise(F260)
	S319= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F261)
	S320= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F262)
	S321= IR_ID.Out=>FU.IR_ID                                   Premise(F263)
	S322= FU.IR_ID={12,rS,rD,UIMM}                              Path(S282,S321)
	S323= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F264)
	S324= IR_WB.Out=>FU.IR_WB                                   Premise(F265)
	S325= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F266)
	S326= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F267)
	S327= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F268)
	S328= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F269)
	S329= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F270)
	S330= GPR.Rdata1=>FU.InID1                                  Premise(F271)
	S331= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F272)
	S332= FU.InID1_RReg=rS                                      Path(S284,S331)
	S333= FU.InID2_RReg=5'b00000                                Premise(F273)
	S334= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F274)
	S335= ALUOut_WB.Out=>FU.InWB                                Premise(F275)
	S336= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F276)
	S337= IR_ID.Out25_21=>GPR.RReg1                             Premise(F277)
	S338= GPR.RReg1=rS                                          Path(S284,S337)
	S339= GPR.Rdata1=a                                          GPR-Read(S338,S266)
	S340= FU.InID1=a                                            Path(S339,S330)
	S341= FU.OutID1=FU(a)                                       FU-Forward(S340)
	S342= A_EX.In=FU(a)                                         Path(S341,S296)
	S343= ALUOut_WB.Out=>GPR.WData                              Premise(F278)
	S344= IR_WB.Out20_16=>GPR.WReg                              Premise(F279)
	S345= IMMU.Addr=>IAddrReg.In                                Premise(F280)
	S346= PC.Out=>ICache.IEA                                    Premise(F281)
	S347= ICache.IEA=addr+4                                     Path(S290,S346)
	S348= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S347)
	S349= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S348,S308)
	S350= FU.ICacheHit=ICacheHit(addr+4)                        Path(S348,S318)
	S351= PC.Out=>ICache.IEA                                    Premise(F282)
	S352= IMem.MEM8WordOut=>ICache.WData                        Premise(F283)
	S353= ICache.Out=>ICacheReg.In                              Premise(F284)
	S354= PC.Out=>IMMU.IEA                                      Premise(F285)
	S355= IMMU.IEA=addr+4                                       Path(S290,S354)
	S356= CP0.ASID=>IMMU.PID                                    Premise(F286)
	S357= IMMU.PID=pid                                          Path(S293,S356)
	S358= IMMU.Addr={pid,addr+4}                                IMMU-Search(S357,S355)
	S359= IAddrReg.In={pid,addr+4}                              Path(S358,S345)
	S360= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S357,S355)
	S361= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S360,S309)
	S362= IAddrReg.Out=>IMem.RAddr                              Premise(F287)
	S363= IMem.RAddr={pid,addr}                                 Path(S287,S362)
	S364= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S363,S274)
	S365= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S363,S274)
	S366= ICache.WData=IMemGet8Word({pid,addr})                 Path(S365,S352)
	S367= ICacheReg.Out=>IRMux.CacheData                        Premise(F288)
	S368= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F289)
	S369= IMem.Out=>IRMux.MemData                               Premise(F290)
	S370= IRMux.MemData={12,rS,rD,UIMM}                         Path(S364,S369)
	S371= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S370)
	S372= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F291)
	S373= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F292)
	S374= IR_ID.Out=>IR_EX.In                                   Premise(F293)
	S375= IR_EX.In={12,rS,rD,UIMM}                              Path(S282,S374)
	S376= ICache.Out=>IR_ID.In                                  Premise(F294)
	S377= IRMux.Out=>IR_ID.In                                   Premise(F295)
	S378= IR_ID.In={12,rS,rD,UIMM}                              Path(S371,S377)
	S379= ICache.Out=>IR_IMMU.In                                Premise(F296)
	S380= IR_DMMU2.Out=>IR_WB.In                                Premise(F297)
	S381= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F298)
	S382= LIMMEXT.In=UIMM                                       Path(S286,S381)
	S383= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S382)
	S384= B_EX.In={16{0},UIMM}                                  Path(S383,S297)
	S385= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F299)
	S386= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F300)
	S387= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F301)
	S388= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F302)
	S389= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F303)
	S390= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F304)
	S391= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F305)
	S392= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F306)
	S393= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F307)
	S394= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F308)
	S395= IR_EX.Out31_26=>CU_EX.Op                              Premise(F309)
	S396= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F310)
	S397= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F311)
	S398= CU_ID.IRFunc1=rD                                      Path(S285,S397)
	S399= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F312)
	S400= CU_ID.IRFunc2=rS                                      Path(S284,S399)
	S401= IR_ID.Out31_26=>CU_ID.Op                              Premise(F313)
	S402= CU_ID.Op=12                                           Path(S283,S401)
	S403= CU_ID.Func=alu_add                                    CU_ID(S402)
	S404= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F314)
	S405= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F315)
	S406= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F316)
	S407= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F317)
	S408= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F318)
	S409= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F319)
	S410= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F320)
	S411= IR_WB.Out31_26=>CU_WB.Op                              Premise(F321)
	S412= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F322)
	S413= CtrlA_EX=1                                            Premise(F323)
	S414= [A_EX]=FU(a)                                          A_EX-Write(S342,S413)
	S415= CtrlB_EX=1                                            Premise(F324)
	S416= [B_EX]={16{0},UIMM}                                   B_EX-Write(S384,S415)
	S417= CtrlALUOut_MEM=0                                      Premise(F325)
	S418= CtrlALUOut_DMMU1=0                                    Premise(F326)
	S419= CtrlALUOut_DMMU2=0                                    Premise(F327)
	S420= CtrlALUOut_WB=0                                       Premise(F328)
	S421= CtrlA_MEM=0                                           Premise(F329)
	S422= CtrlA_WB=0                                            Premise(F330)
	S423= CtrlB_MEM=0                                           Premise(F331)
	S424= CtrlB_WB=0                                            Premise(F332)
	S425= CtrlICache=0                                          Premise(F333)
	S426= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S255,S425)
	S427= CtrlIMMU=0                                            Premise(F334)
	S428= CtrlIR_DMMU1=0                                        Premise(F335)
	S429= CtrlIR_DMMU2=0                                        Premise(F336)
	S430= CtrlIR_EX=1                                           Premise(F337)
	S431= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S375,S430)
	S432= CtrlIR_ID=0                                           Premise(F338)
	S433= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S261,S432)
	S434= CtrlIR_IMMU=0                                         Premise(F339)
	S435= CtrlIR_MEM=0                                          Premise(F340)
	S436= CtrlIR_WB=0                                           Premise(F341)
	S437= CtrlGPR=0                                             Premise(F342)
	S438= GPR[rS]=a                                             GPR-Hold(S266,S437)
	S439= CtrlIAddrReg=0                                        Premise(F343)
	S440= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S268,S439)
	S441= CtrlPC=0                                              Premise(F344)
	S442= CtrlPCInc=0                                           Premise(F345)
	S443= PC[CIA]=addr                                          PC-Hold(S272,S442)
	S444= PC[Out]=addr+4                                        PC-Hold(S271,S441,S442)
	S445= CtrlIMem=0                                            Premise(F346)
	S446= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S274,S445)
	S447= CtrlICacheReg=0                                       Premise(F347)
	S448= CtrlASIDIn=0                                          Premise(F348)
	S449= CtrlCP0=0                                             Premise(F349)
	S450= CP0[ASID]=pid                                         CP0-Hold(S278,S449)
	S451= CtrlEPCIn=0                                           Premise(F350)
	S452= CtrlExCodeIn=0                                        Premise(F351)
	S453= CtrlIRMux=0                                           Premise(F352)

EX	S454= A_EX.Out=FU(a)                                        A_EX-Out(S414)
	S455= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S414)
	S456= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S414)
	S457= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S416)
	S458= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S416)
	S459= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S416)
	S460= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S431)
	S461= IR_EX.Out31_26=12                                     IR_EX-Out(S431)
	S462= IR_EX.Out25_21=rS                                     IR_EX-Out(S431)
	S463= IR_EX.Out20_16=rD                                     IR_EX-Out(S431)
	S464= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S431)
	S465= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S433)
	S466= IR_ID.Out31_26=12                                     IR-Out(S433)
	S467= IR_ID.Out25_21=rS                                     IR-Out(S433)
	S468= IR_ID.Out20_16=rD                                     IR-Out(S433)
	S469= IR_ID.Out15_0=UIMM                                    IR-Out(S433)
	S470= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S440)
	S471= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S440)
	S472= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S440)
	S473= PC.CIA=addr                                           PC-Out(S443)
	S474= PC.CIA31_28=addr[31:28]                               PC-Out(S443)
	S475= PC.Out=addr+4                                         PC-Out(S444)
	S476= CP0.ASID=pid                                          CP0-Read-ASID(S450)
	S477= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F353)
	S478= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F354)
	S479= FU.OutID1=>A_EX.In                                    Premise(F355)
	S480= LIMMEXT.Out=>B_EX.In                                  Premise(F356)
	S481= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F357)
	S482= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F358)
	S483= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F359)
	S484= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F360)
	S485= FU.Bub_ID=>CU_ID.Bub                                  Premise(F361)
	S486= FU.Halt_ID=>CU_ID.Halt                                Premise(F362)
	S487= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F363)
	S488= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F364)
	S489= FU.Bub_IF=>CU_IF.Bub                                  Premise(F365)
	S490= FU.Halt_IF=>CU_IF.Halt                                Premise(F366)
	S491= ICache.Hit=>CU_IF.ICacheHit                           Premise(F367)
	S492= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F368)
	S493= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F369)
	S494= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F370)
	S495= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F371)
	S496= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F372)
	S497= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F373)
	S498= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F374)
	S499= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F375)
	S500= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F376)
	S501= ICache.Hit=>FU.ICacheHit                              Premise(F377)
	S502= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F378)
	S503= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F379)
	S504= IR_ID.Out=>FU.IR_ID                                   Premise(F380)
	S505= FU.IR_ID={12,rS,rD,UIMM}                              Path(S465,S504)
	S506= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F381)
	S507= IR_WB.Out=>FU.IR_WB                                   Premise(F382)
	S508= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F383)
	S509= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F384)
	S510= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F385)
	S511= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F386)
	S512= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F387)
	S513= FU.InEX_WReg=rD                                       Path(S463,S512)
	S514= GPR.Rdata1=>FU.InID1                                  Premise(F388)
	S515= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F389)
	S516= FU.InID1_RReg=rS                                      Path(S467,S515)
	S517= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F390)
	S518= ALUOut_WB.Out=>FU.InWB                                Premise(F391)
	S519= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F392)
	S520= IR_ID.Out25_21=>GPR.RReg1                             Premise(F393)
	S521= GPR.RReg1=rS                                          Path(S467,S520)
	S522= GPR.Rdata1=a                                          GPR-Read(S521,S438)
	S523= FU.InID1=a                                            Path(S522,S514)
	S524= FU.OutID1=FU(a)                                       FU-Forward(S523)
	S525= A_EX.In=FU(a)                                         Path(S524,S479)
	S526= ALUOut_WB.Out=>GPR.WData                              Premise(F394)
	S527= IR_WB.Out20_16=>GPR.WReg                              Premise(F395)
	S528= IMMU.Addr=>IAddrReg.In                                Premise(F396)
	S529= PC.Out=>ICache.IEA                                    Premise(F397)
	S530= ICache.IEA=addr+4                                     Path(S475,S529)
	S531= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S530)
	S532= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S531,S491)
	S533= FU.ICacheHit=ICacheHit(addr+4)                        Path(S531,S501)
	S534= PC.Out=>ICache.IEA                                    Premise(F398)
	S535= IMem.MEM8WordOut=>ICache.WData                        Premise(F399)
	S536= ICache.Out=>ICacheReg.In                              Premise(F400)
	S537= PC.Out=>IMMU.IEA                                      Premise(F401)
	S538= IMMU.IEA=addr+4                                       Path(S475,S537)
	S539= CP0.ASID=>IMMU.PID                                    Premise(F402)
	S540= IMMU.PID=pid                                          Path(S476,S539)
	S541= IMMU.Addr={pid,addr+4}                                IMMU-Search(S540,S538)
	S542= IAddrReg.In={pid,addr+4}                              Path(S541,S528)
	S543= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S540,S538)
	S544= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S543,S492)
	S545= IAddrReg.Out=>IMem.RAddr                              Premise(F403)
	S546= IMem.RAddr={pid,addr}                                 Path(S470,S545)
	S547= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S546,S446)
	S548= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S546,S446)
	S549= ICache.WData=IMemGet8Word({pid,addr})                 Path(S548,S535)
	S550= ICacheReg.Out=>IRMux.CacheData                        Premise(F404)
	S551= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F405)
	S552= IMem.Out=>IRMux.MemData                               Premise(F406)
	S553= IRMux.MemData={12,rS,rD,UIMM}                         Path(S547,S552)
	S554= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S553)
	S555= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F407)
	S556= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F408)
	S557= IR_ID.Out=>IR_EX.In                                   Premise(F409)
	S558= IR_EX.In={12,rS,rD,UIMM}                              Path(S465,S557)
	S559= ICache.Out=>IR_ID.In                                  Premise(F410)
	S560= IRMux.Out=>IR_ID.In                                   Premise(F411)
	S561= IR_ID.In={12,rS,rD,UIMM}                              Path(S554,S560)
	S562= ICache.Out=>IR_IMMU.In                                Premise(F412)
	S563= IR_DMMU2.Out=>IR_WB.In                                Premise(F413)
	S564= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F414)
	S565= LIMMEXT.In=UIMM                                       Path(S469,S564)
	S566= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S565)
	S567= B_EX.In={16{0},UIMM}                                  Path(S566,S480)
	S568= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F415)
	S569= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F416)
	S570= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F417)
	S571= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F418)
	S572= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F419)
	S573= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F420)
	S574= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F421)
	S575= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F422)
	S576= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F423)
	S577= CU_EX.IRFunc1=rD                                      Path(S463,S576)
	S578= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F424)
	S579= CU_EX.IRFunc2=rS                                      Path(S462,S578)
	S580= IR_EX.Out31_26=>CU_EX.Op                              Premise(F425)
	S581= CU_EX.Op=12                                           Path(S461,S580)
	S582= CU_EX.Func=alu_add                                    CU_EX(S581)
	S583= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F426)
	S584= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F427)
	S585= CU_ID.IRFunc1=rD                                      Path(S468,S584)
	S586= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F428)
	S587= CU_ID.IRFunc2=rS                                      Path(S467,S586)
	S588= IR_ID.Out31_26=>CU_ID.Op                              Premise(F429)
	S589= CU_ID.Op=12                                           Path(S466,S588)
	S590= CU_ID.Func=alu_add                                    CU_ID(S589)
	S591= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F430)
	S592= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F431)
	S593= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F432)
	S594= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F433)
	S595= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F434)
	S596= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F435)
	S597= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F436)
	S598= IR_WB.Out31_26=>CU_WB.Op                              Premise(F437)
	S599= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F438)
	S600= CtrlA_EX=0                                            Premise(F439)
	S601= [A_EX]=FU(a)                                          A_EX-Hold(S414,S600)
	S602= CtrlB_EX=0                                            Premise(F440)
	S603= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S416,S602)
	S604= CtrlALUOut_MEM=1                                      Premise(F441)
	S605= CtrlALUOut_DMMU1=0                                    Premise(F442)
	S606= CtrlALUOut_DMMU2=0                                    Premise(F443)
	S607= CtrlALUOut_WB=0                                       Premise(F444)
	S608= CtrlA_MEM=0                                           Premise(F445)
	S609= CtrlA_WB=0                                            Premise(F446)
	S610= CtrlB_MEM=0                                           Premise(F447)
	S611= CtrlB_WB=0                                            Premise(F448)
	S612= CtrlICache=0                                          Premise(F449)
	S613= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S426,S612)
	S614= CtrlIMMU=0                                            Premise(F450)
	S615= CtrlIR_DMMU1=0                                        Premise(F451)
	S616= CtrlIR_DMMU2=0                                        Premise(F452)
	S617= CtrlIR_EX=0                                           Premise(F453)
	S618= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S431,S617)
	S619= CtrlIR_ID=0                                           Premise(F454)
	S620= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S433,S619)
	S621= CtrlIR_IMMU=0                                         Premise(F455)
	S622= CtrlIR_MEM=1                                          Premise(F456)
	S623= CtrlIR_WB=0                                           Premise(F457)
	S624= CtrlGPR=0                                             Premise(F458)
	S625= GPR[rS]=a                                             GPR-Hold(S438,S624)
	S626= CtrlIAddrReg=0                                        Premise(F459)
	S627= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S440,S626)
	S628= CtrlPC=0                                              Premise(F460)
	S629= CtrlPCInc=0                                           Premise(F461)
	S630= PC[CIA]=addr                                          PC-Hold(S443,S629)
	S631= PC[Out]=addr+4                                        PC-Hold(S444,S628,S629)
	S632= CtrlIMem=0                                            Premise(F462)
	S633= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S446,S632)
	S634= CtrlICacheReg=0                                       Premise(F463)
	S635= CtrlASIDIn=0                                          Premise(F464)
	S636= CtrlCP0=0                                             Premise(F465)
	S637= CP0[ASID]=pid                                         CP0-Hold(S450,S636)
	S638= CtrlEPCIn=0                                           Premise(F466)
	S639= CtrlExCodeIn=0                                        Premise(F467)
	S640= CtrlIRMux=0                                           Premise(F468)

MEM	S641= A_EX.Out=FU(a)                                        A_EX-Out(S601)
	S642= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S601)
	S643= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S601)
	S644= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S603)
	S645= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S603)
	S646= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S603)
	S647= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S618)
	S648= IR_EX.Out31_26=12                                     IR_EX-Out(S618)
	S649= IR_EX.Out25_21=rS                                     IR_EX-Out(S618)
	S650= IR_EX.Out20_16=rD                                     IR_EX-Out(S618)
	S651= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S618)
	S652= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S620)
	S653= IR_ID.Out31_26=12                                     IR-Out(S620)
	S654= IR_ID.Out25_21=rS                                     IR-Out(S620)
	S655= IR_ID.Out20_16=rD                                     IR-Out(S620)
	S656= IR_ID.Out15_0=UIMM                                    IR-Out(S620)
	S657= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S627)
	S658= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S627)
	S659= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S627)
	S660= PC.CIA=addr                                           PC-Out(S630)
	S661= PC.CIA31_28=addr[31:28]                               PC-Out(S630)
	S662= PC.Out=addr+4                                         PC-Out(S631)
	S663= CP0.ASID=pid                                          CP0-Read-ASID(S637)
	S664= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F469)
	S665= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F470)
	S666= FU.OutID1=>A_EX.In                                    Premise(F471)
	S667= LIMMEXT.Out=>B_EX.In                                  Premise(F472)
	S668= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F473)
	S669= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F474)
	S670= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F475)
	S671= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F476)
	S672= FU.Bub_ID=>CU_ID.Bub                                  Premise(F477)
	S673= FU.Halt_ID=>CU_ID.Halt                                Premise(F478)
	S674= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F479)
	S675= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F480)
	S676= FU.Bub_IF=>CU_IF.Bub                                  Premise(F481)
	S677= FU.Halt_IF=>CU_IF.Halt                                Premise(F482)
	S678= ICache.Hit=>CU_IF.ICacheHit                           Premise(F483)
	S679= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F484)
	S680= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F485)
	S681= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F486)
	S682= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F487)
	S683= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F488)
	S684= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F489)
	S685= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F490)
	S686= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F491)
	S687= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F492)
	S688= ICache.Hit=>FU.ICacheHit                              Premise(F493)
	S689= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F494)
	S690= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F495)
	S691= IR_ID.Out=>FU.IR_ID                                   Premise(F496)
	S692= FU.IR_ID={12,rS,rD,UIMM}                              Path(S652,S691)
	S693= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F497)
	S694= IR_WB.Out=>FU.IR_WB                                   Premise(F498)
	S695= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F499)
	S696= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F500)
	S697= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F501)
	S698= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F502)
	S699= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F503)
	S700= FU.InEX_WReg=rD                                       Path(S650,S699)
	S701= GPR.Rdata1=>FU.InID1                                  Premise(F504)
	S702= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F505)
	S703= FU.InID1_RReg=rS                                      Path(S654,S702)
	S704= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F506)
	S705= ALUOut_WB.Out=>FU.InWB                                Premise(F507)
	S706= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F508)
	S707= IR_ID.Out25_21=>GPR.RReg1                             Premise(F509)
	S708= GPR.RReg1=rS                                          Path(S654,S707)
	S709= GPR.Rdata1=a                                          GPR-Read(S708,S625)
	S710= FU.InID1=a                                            Path(S709,S701)
	S711= FU.OutID1=FU(a)                                       FU-Forward(S710)
	S712= A_EX.In=FU(a)                                         Path(S711,S666)
	S713= ALUOut_WB.Out=>GPR.WData                              Premise(F510)
	S714= IR_WB.Out20_16=>GPR.WReg                              Premise(F511)
	S715= IMMU.Addr=>IAddrReg.In                                Premise(F512)
	S716= PC.Out=>ICache.IEA                                    Premise(F513)
	S717= ICache.IEA=addr+4                                     Path(S662,S716)
	S718= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S717)
	S719= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S718,S678)
	S720= FU.ICacheHit=ICacheHit(addr+4)                        Path(S718,S688)
	S721= PC.Out=>ICache.IEA                                    Premise(F514)
	S722= IMem.MEM8WordOut=>ICache.WData                        Premise(F515)
	S723= ICache.Out=>ICacheReg.In                              Premise(F516)
	S724= PC.Out=>IMMU.IEA                                      Premise(F517)
	S725= IMMU.IEA=addr+4                                       Path(S662,S724)
	S726= CP0.ASID=>IMMU.PID                                    Premise(F518)
	S727= IMMU.PID=pid                                          Path(S663,S726)
	S728= IMMU.Addr={pid,addr+4}                                IMMU-Search(S727,S725)
	S729= IAddrReg.In={pid,addr+4}                              Path(S728,S715)
	S730= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S727,S725)
	S731= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S730,S679)
	S732= IAddrReg.Out=>IMem.RAddr                              Premise(F519)
	S733= IMem.RAddr={pid,addr}                                 Path(S657,S732)
	S734= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S733,S633)
	S735= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S733,S633)
	S736= ICache.WData=IMemGet8Word({pid,addr})                 Path(S735,S722)
	S737= ICacheReg.Out=>IRMux.CacheData                        Premise(F520)
	S738= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F521)
	S739= IMem.Out=>IRMux.MemData                               Premise(F522)
	S740= IRMux.MemData={12,rS,rD,UIMM}                         Path(S734,S739)
	S741= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S740)
	S742= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F523)
	S743= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F524)
	S744= IR_ID.Out=>IR_EX.In                                   Premise(F525)
	S745= IR_EX.In={12,rS,rD,UIMM}                              Path(S652,S744)
	S746= ICache.Out=>IR_ID.In                                  Premise(F526)
	S747= IRMux.Out=>IR_ID.In                                   Premise(F527)
	S748= IR_ID.In={12,rS,rD,UIMM}                              Path(S741,S747)
	S749= ICache.Out=>IR_IMMU.In                                Premise(F528)
	S750= IR_DMMU2.Out=>IR_WB.In                                Premise(F529)
	S751= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F530)
	S752= LIMMEXT.In=UIMM                                       Path(S656,S751)
	S753= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S752)
	S754= B_EX.In={16{0},UIMM}                                  Path(S753,S667)
	S755= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F531)
	S756= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F532)
	S757= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F533)
	S758= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F534)
	S759= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F535)
	S760= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F536)
	S761= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F537)
	S762= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F538)
	S763= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F539)
	S764= CU_EX.IRFunc1=rD                                      Path(S650,S763)
	S765= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F540)
	S766= CU_EX.IRFunc2=rS                                      Path(S649,S765)
	S767= IR_EX.Out31_26=>CU_EX.Op                              Premise(F541)
	S768= CU_EX.Op=12                                           Path(S648,S767)
	S769= CU_EX.Func=alu_add                                    CU_EX(S768)
	S770= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F542)
	S771= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F543)
	S772= CU_ID.IRFunc1=rD                                      Path(S655,S771)
	S773= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F544)
	S774= CU_ID.IRFunc2=rS                                      Path(S654,S773)
	S775= IR_ID.Out31_26=>CU_ID.Op                              Premise(F545)
	S776= CU_ID.Op=12                                           Path(S653,S775)
	S777= CU_ID.Func=alu_add                                    CU_ID(S776)
	S778= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F546)
	S779= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F547)
	S780= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F548)
	S781= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F549)
	S782= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F550)
	S783= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F551)
	S784= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F552)
	S785= IR_WB.Out31_26=>CU_WB.Op                              Premise(F553)
	S786= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F554)
	S787= CtrlA_EX=0                                            Premise(F555)
	S788= [A_EX]=FU(a)                                          A_EX-Hold(S601,S787)
	S789= CtrlB_EX=0                                            Premise(F556)
	S790= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S603,S789)
	S791= CtrlALUOut_MEM=0                                      Premise(F557)
	S792= CtrlALUOut_DMMU1=1                                    Premise(F558)
	S793= CtrlALUOut_DMMU2=0                                    Premise(F559)
	S794= CtrlALUOut_WB=1                                       Premise(F560)
	S795= CtrlA_MEM=0                                           Premise(F561)
	S796= CtrlA_WB=1                                            Premise(F562)
	S797= CtrlB_MEM=0                                           Premise(F563)
	S798= CtrlB_WB=1                                            Premise(F564)
	S799= CtrlICache=0                                          Premise(F565)
	S800= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S613,S799)
	S801= CtrlIMMU=0                                            Premise(F566)
	S802= CtrlIR_DMMU1=1                                        Premise(F567)
	S803= CtrlIR_DMMU2=0                                        Premise(F568)
	S804= CtrlIR_EX=0                                           Premise(F569)
	S805= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S618,S804)
	S806= CtrlIR_ID=0                                           Premise(F570)
	S807= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S620,S806)
	S808= CtrlIR_IMMU=0                                         Premise(F571)
	S809= CtrlIR_MEM=0                                          Premise(F572)
	S810= CtrlIR_WB=1                                           Premise(F573)
	S811= CtrlGPR=0                                             Premise(F574)
	S812= GPR[rS]=a                                             GPR-Hold(S625,S811)
	S813= CtrlIAddrReg=0                                        Premise(F575)
	S814= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S627,S813)
	S815= CtrlPC=0                                              Premise(F576)
	S816= CtrlPCInc=0                                           Premise(F577)
	S817= PC[CIA]=addr                                          PC-Hold(S630,S816)
	S818= PC[Out]=addr+4                                        PC-Hold(S631,S815,S816)
	S819= CtrlIMem=0                                            Premise(F578)
	S820= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S633,S819)
	S821= CtrlICacheReg=0                                       Premise(F579)
	S822= CtrlASIDIn=0                                          Premise(F580)
	S823= CtrlCP0=0                                             Premise(F581)
	S824= CP0[ASID]=pid                                         CP0-Hold(S637,S823)
	S825= CtrlEPCIn=0                                           Premise(F582)
	S826= CtrlExCodeIn=0                                        Premise(F583)
	S827= CtrlIRMux=0                                           Premise(F584)

WB	S828= A_EX.Out=FU(a)                                        A_EX-Out(S788)
	S829= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S788)
	S830= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S788)
	S831= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S790)
	S832= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S790)
	S833= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S790)
	S834= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S805)
	S835= IR_EX.Out31_26=12                                     IR_EX-Out(S805)
	S836= IR_EX.Out25_21=rS                                     IR_EX-Out(S805)
	S837= IR_EX.Out20_16=rD                                     IR_EX-Out(S805)
	S838= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S805)
	S839= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S807)
	S840= IR_ID.Out31_26=12                                     IR-Out(S807)
	S841= IR_ID.Out25_21=rS                                     IR-Out(S807)
	S842= IR_ID.Out20_16=rD                                     IR-Out(S807)
	S843= IR_ID.Out15_0=UIMM                                    IR-Out(S807)
	S844= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S814)
	S845= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S814)
	S846= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S814)
	S847= PC.CIA=addr                                           PC-Out(S817)
	S848= PC.CIA31_28=addr[31:28]                               PC-Out(S817)
	S849= PC.Out=addr+4                                         PC-Out(S818)
	S850= CP0.ASID=pid                                          CP0-Read-ASID(S824)
	S851= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F817)
	S852= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F818)
	S853= FU.OutID1=>A_EX.In                                    Premise(F819)
	S854= LIMMEXT.Out=>B_EX.In                                  Premise(F820)
	S855= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F821)
	S856= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F822)
	S857= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F823)
	S858= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F824)
	S859= FU.Bub_ID=>CU_ID.Bub                                  Premise(F825)
	S860= FU.Halt_ID=>CU_ID.Halt                                Premise(F826)
	S861= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F827)
	S862= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F828)
	S863= FU.Bub_IF=>CU_IF.Bub                                  Premise(F829)
	S864= FU.Halt_IF=>CU_IF.Halt                                Premise(F830)
	S865= ICache.Hit=>CU_IF.ICacheHit                           Premise(F831)
	S866= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F832)
	S867= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F833)
	S868= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F834)
	S869= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F835)
	S870= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F836)
	S871= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F837)
	S872= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F838)
	S873= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F839)
	S874= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F840)
	S875= ICache.Hit=>FU.ICacheHit                              Premise(F841)
	S876= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F842)
	S877= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F843)
	S878= IR_ID.Out=>FU.IR_ID                                   Premise(F844)
	S879= FU.IR_ID={12,rS,rD,UIMM}                              Path(S839,S878)
	S880= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F845)
	S881= IR_WB.Out=>FU.IR_WB                                   Premise(F846)
	S882= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F847)
	S883= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F848)
	S884= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F849)
	S885= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F850)
	S886= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F851)
	S887= FU.InEX_WReg=rD                                       Path(S837,S886)
	S888= GPR.Rdata1=>FU.InID1                                  Premise(F852)
	S889= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F853)
	S890= FU.InID1_RReg=rS                                      Path(S841,S889)
	S891= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F854)
	S892= ALUOut_WB.Out=>FU.InWB                                Premise(F855)
	S893= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F856)
	S894= IR_ID.Out25_21=>GPR.RReg1                             Premise(F857)
	S895= GPR.RReg1=rS                                          Path(S841,S894)
	S896= GPR.Rdata1=a                                          GPR-Read(S895,S812)
	S897= FU.InID1=a                                            Path(S896,S888)
	S898= FU.OutID1=FU(a)                                       FU-Forward(S897)
	S899= A_EX.In=FU(a)                                         Path(S898,S853)
	S900= ALUOut_WB.Out=>GPR.WData                              Premise(F858)
	S901= IR_WB.Out20_16=>GPR.WReg                              Premise(F859)
	S902= IMMU.Addr=>IAddrReg.In                                Premise(F860)
	S903= PC.Out=>ICache.IEA                                    Premise(F861)
	S904= ICache.IEA=addr+4                                     Path(S849,S903)
	S905= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S904)
	S906= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S905,S865)
	S907= FU.ICacheHit=ICacheHit(addr+4)                        Path(S905,S875)
	S908= PC.Out=>ICache.IEA                                    Premise(F862)
	S909= IMem.MEM8WordOut=>ICache.WData                        Premise(F863)
	S910= ICache.Out=>ICacheReg.In                              Premise(F864)
	S911= PC.Out=>IMMU.IEA                                      Premise(F865)
	S912= IMMU.IEA=addr+4                                       Path(S849,S911)
	S913= CP0.ASID=>IMMU.PID                                    Premise(F866)
	S914= IMMU.PID=pid                                          Path(S850,S913)
	S915= IMMU.Addr={pid,addr+4}                                IMMU-Search(S914,S912)
	S916= IAddrReg.In={pid,addr+4}                              Path(S915,S902)
	S917= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S914,S912)
	S918= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S917,S866)
	S919= IAddrReg.Out=>IMem.RAddr                              Premise(F867)
	S920= IMem.RAddr={pid,addr}                                 Path(S844,S919)
	S921= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S920,S820)
	S922= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S920,S820)
	S923= ICache.WData=IMemGet8Word({pid,addr})                 Path(S922,S909)
	S924= ICacheReg.Out=>IRMux.CacheData                        Premise(F868)
	S925= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F869)
	S926= IMem.Out=>IRMux.MemData                               Premise(F870)
	S927= IRMux.MemData={12,rS,rD,UIMM}                         Path(S921,S926)
	S928= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S927)
	S929= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F871)
	S930= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F872)
	S931= IR_ID.Out=>IR_EX.In                                   Premise(F873)
	S932= IR_EX.In={12,rS,rD,UIMM}                              Path(S839,S931)
	S933= ICache.Out=>IR_ID.In                                  Premise(F874)
	S934= IRMux.Out=>IR_ID.In                                   Premise(F875)
	S935= IR_ID.In={12,rS,rD,UIMM}                              Path(S928,S934)
	S936= ICache.Out=>IR_IMMU.In                                Premise(F876)
	S937= IR_DMMU2.Out=>IR_WB.In                                Premise(F877)
	S938= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F878)
	S939= LIMMEXT.In=UIMM                                       Path(S843,S938)
	S940= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S939)
	S941= B_EX.In={16{0},UIMM}                                  Path(S940,S854)
	S942= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F879)
	S943= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F880)
	S944= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F881)
	S945= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F882)
	S946= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F883)
	S947= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F884)
	S948= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F885)
	S949= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F886)
	S950= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F887)
	S951= CU_EX.IRFunc1=rD                                      Path(S837,S950)
	S952= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F888)
	S953= CU_EX.IRFunc2=rS                                      Path(S836,S952)
	S954= IR_EX.Out31_26=>CU_EX.Op                              Premise(F889)
	S955= CU_EX.Op=12                                           Path(S835,S954)
	S956= CU_EX.Func=alu_add                                    CU_EX(S955)
	S957= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F890)
	S958= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F891)
	S959= CU_ID.IRFunc1=rD                                      Path(S842,S958)
	S960= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F892)
	S961= CU_ID.IRFunc2=rS                                      Path(S841,S960)
	S962= IR_ID.Out31_26=>CU_ID.Op                              Premise(F893)
	S963= CU_ID.Op=12                                           Path(S840,S962)
	S964= CU_ID.Func=alu_add                                    CU_ID(S963)
	S965= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F894)
	S966= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F895)
	S967= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F896)
	S968= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F897)
	S969= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F898)
	S970= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F899)
	S971= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F900)
	S972= IR_WB.Out31_26=>CU_WB.Op                              Premise(F901)
	S973= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F902)
	S974= CtrlA_EX=0                                            Premise(F903)
	S975= [A_EX]=FU(a)                                          A_EX-Hold(S788,S974)
	S976= CtrlB_EX=0                                            Premise(F904)
	S977= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S790,S976)
	S978= CtrlALUOut_MEM=0                                      Premise(F905)
	S979= CtrlALUOut_DMMU1=0                                    Premise(F906)
	S980= CtrlALUOut_DMMU2=0                                    Premise(F907)
	S981= CtrlALUOut_WB=0                                       Premise(F908)
	S982= CtrlA_MEM=0                                           Premise(F909)
	S983= CtrlA_WB=0                                            Premise(F910)
	S984= CtrlB_MEM=0                                           Premise(F911)
	S985= CtrlB_WB=0                                            Premise(F912)
	S986= CtrlICache=0                                          Premise(F913)
	S987= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S800,S986)
	S988= CtrlIMMU=0                                            Premise(F914)
	S989= CtrlIR_DMMU1=0                                        Premise(F915)
	S990= CtrlIR_DMMU2=0                                        Premise(F916)
	S991= CtrlIR_EX=0                                           Premise(F917)
	S992= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S805,S991)
	S993= CtrlIR_ID=0                                           Premise(F918)
	S994= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S807,S993)
	S995= CtrlIR_IMMU=0                                         Premise(F919)
	S996= CtrlIR_MEM=0                                          Premise(F920)
	S997= CtrlIR_WB=0                                           Premise(F921)
	S998= CtrlGPR=1                                             Premise(F922)
	S999= CtrlIAddrReg=0                                        Premise(F923)
	S1000= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S814,S999)
	S1001= CtrlPC=0                                             Premise(F924)
	S1002= CtrlPCInc=0                                          Premise(F925)
	S1003= PC[CIA]=addr                                         PC-Hold(S817,S1002)
	S1004= PC[Out]=addr+4                                       PC-Hold(S818,S1001,S1002)
	S1005= CtrlIMem=0                                           Premise(F926)
	S1006= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S820,S1005)
	S1007= CtrlICacheReg=0                                      Premise(F927)
	S1008= CtrlASIDIn=0                                         Premise(F928)
	S1009= CtrlCP0=0                                            Premise(F929)
	S1010= CP0[ASID]=pid                                        CP0-Hold(S824,S1009)
	S1011= CtrlEPCIn=0                                          Premise(F930)
	S1012= CtrlExCodeIn=0                                       Premise(F931)
	S1013= CtrlIRMux=0                                          Premise(F932)

POST	S975= [A_EX]=FU(a)                                          A_EX-Hold(S788,S974)
	S977= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S790,S976)
	S987= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S800,S986)
	S992= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S805,S991)
	S994= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S807,S993)
	S1000= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S814,S999)
	S1003= PC[CIA]=addr                                         PC-Hold(S817,S1002)
	S1004= PC[Out]=addr+4                                       PC-Hold(S818,S1001,S1002)
	S1006= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S820,S1005)
	S1010= CP0[ASID]=pid                                        CP0-Hold(S824,S1009)

