Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Jul 21 23:23:24 2020
| Host         : l2study running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_acl_tester_timing_summary_routed.rpt -pb fpga_serial_acl_tester_timing_summary_routed.pb -rpx fpga_serial_acl_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_acl_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.534        0.000                      0                 5453        0.023        0.000                      0                 5453        3.000        0.000                       0                  2273  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)                 Period(ns)      Frequency(MHz)
-----                  ------------                 ----------      --------------
VIRTUAL_clk100hz_ssd   {0.000 4999999.888}          9999999.776     0.000           
sys_clk_pin            {0.000 5.000}                10.000          100.000         
  CLKFBIN              {0.000 25.000}               50.000          20.000          
  s_clk_20mhz          {0.000 25.000}               50.000          20.000          
    clk100hz_ssd       {0.000 4999999.888}          9999999.776     0.000           
    genclk5mhz         {0.000 100.000}              200.000         5.000           
    genclk625khz       {0.000 800.000}              1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.820}               135.640         7.372           
wiz_20mhz_virt_in      {0.000 25.000}               50.000          20.000          
wiz_20mhz_virt_out     {0.000 25.000}               50.000          20.000          
wiz_7_373mhz_virt_in   {0.000 67.820}               135.640         7.372           
wiz_7_373mhz_virt_out  {0.000 67.820}               135.640         7.372           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                              3.000         0.000                       0                     1  
  CLKFBIN                                                                                                                                                               48.751         0.000                       0                     2  
  s_clk_20mhz           28.775         0.000                      0                 5324         0.023         0.000                      0                 5324        24.500         0.000                       0                  2223  
    clk100hz_ssd   9999997.000         0.000                      0                    8         0.263         0.000                      0                    8   4999998.500         0.000                       0                     8  
  s_clk_7_37mhz        132.299         0.000                      0                   69         0.116         0.000                      0                   69        67.320         0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                    WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                    -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------  
clk100hz_ssd           VIRTUAL_clk100hz_ssd    9999961.000         0.000                      0                    8         0.588         0.000                      0                    8  
clk100hz_ssd           s_clk_20mhz                  47.736         0.000                      0                    2         0.317         0.000                      0                    2  
genclk5mhz             s_clk_20mhz                  47.435         0.000                      0                    2         0.305         0.000                      0                    2  
genclk625khz           s_clk_20mhz                  46.816         0.000                      0                    2         0.206         0.000                      0                    2  
wiz_20mhz_virt_in      s_clk_20mhz                  19.534         0.000                      0                   11        15.405         0.000                      0                   11  
s_clk_20mhz            clk100hz_ssd            9950047.000         0.000                      0                   15         0.151         0.000                      0                   15  
s_clk_20mhz            wiz_20mhz_virt_out           29.505         0.000                      0                   22         2.539         0.000                      0                   22  
s_clk_7_37mhz          wiz_7_373mhz_virt_out       106.917         0.000                      0                    1         1.233         0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_20mhz        s_clk_20mhz             36.435        0.000                      0                    3        3.976        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       28.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.775ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[173]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.136ns  (logic 7.986ns (37.784%)  route 13.150ns (62.216%))
  Logic Levels:           25  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 55.990 - 50.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.641     6.260    s_clk_20mhz_BUFG
    SLICE_X28Y92         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     6.679 f  s_hex_3axis_temp_measurements_display_reg[46]/Q
                         net (fo=24, routed)          1.343     8.022    u_adxl362_readings_to_ascii/i_3axis_temp[46]
    SLICE_X28Y107        LUT1 (Prop_lut1_I0_O)        0.299     8.321 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_75/O
                         net (fo=1, routed)           0.000     8.321    u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_75_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.871 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.871    u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.093 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[42]_INST_0_i_4/O[0]
                         net (fo=16, routed)          0.706     9.799    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[9]
    SLICE_X30Y107        LUT5 (Prop_lut5_I4_O)        0.299    10.098 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_140/O
                         net (fo=1, routed)           0.000    10.098    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_140_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.631 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    10.631    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.954 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_53/O[1]
                         net (fo=2, routed)           0.297    11.251    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_53_n_6
    SLICE_X33Y108        LUT6 (Prop_lut6_I0_O)        0.306    11.557 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_64/O
                         net (fo=3, routed)           0.600    12.156    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_64_n_0
    SLICE_X29Y108        LUT5 (Prop_lut5_I3_O)        0.124    12.280 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19/O
                         net (fo=1, routed)           0.758    13.039    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.565 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.565    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.899 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12/O[1]
                         net (fo=12, routed)          1.743    15.642    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12_n_6
    SLICE_X14Y112        LUT4 (Prop_lut4_I1_O)        0.303    15.945 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    15.945    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_87_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.478 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.478    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_34_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.697 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9/O[0]
                         net (fo=3, routed)           0.729    17.425    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9_n_7
    SLICE_X15Y110        LUT4 (Prop_lut4_I0_O)        0.295    17.720 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_28/O
                         net (fo=1, routed)           0.332    18.052    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_28_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.602 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.602    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.759 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.440    19.199    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X12Y112        LUT4 (Prop_lut4_I3_O)        0.325    19.524 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13/O
                         net (fo=3, routed)           0.462    19.987    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I0_O)        0.348    20.335 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29/O
                         net (fo=5, routed)           0.583    20.918    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29_n_0
    SLICE_X14Y115        LUT2 (Prop_lut2_I0_O)        0.117    21.035 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_15/O
                         net (fo=4, routed)           0.713    21.748    u_adxl362_readings_to_ascii/s_dat_yaxis_f00[5]
    SLICE_X14Y115        LUT3 (Prop_lut3_I0_O)        0.348    22.096 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16/O
                         net (fo=1, routed)           0.689    22.785    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16_n_0
    SLICE_X14Y115        LUT6 (Prop_lut6_I3_O)        0.124    22.909 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7/O
                         net (fo=5, routed)           0.330    23.239    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7_n_0
    SLICE_X13Y115        LUT6 (Prop_lut6_I4_O)        0.124    23.363 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9/O
                         net (fo=4, routed)           0.672    24.035    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I5_O)        0.124    24.159 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1/O
                         net (fo=4, routed)           1.045    25.204    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1_n_0
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.152    25.356 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[29]_INST_0/O
                         net (fo=2, routed)           1.707    27.064    s_adxl_txt_ascii_line1[29]
    SLICE_X6Y96          LUT6 (Prop_lut6_I1_O)        0.332    27.396 r  s_uart_dat_ascii_line[173]_i_1/O
                         net (fo=1, routed)           0.000    27.396    s_uart_dat_ascii_line[173]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  s_uart_dat_ascii_line_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.603    55.990    s_clk_20mhz_BUFG
    SLICE_X6Y96          FDRE                                         r  s_uart_dat_ascii_line_reg[173]/C
                         clock pessimism              0.311    56.301    
                         clock uncertainty           -0.210    56.091    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.079    56.170    s_uart_dat_ascii_line_reg[173]
  -------------------------------------------------------------------
                         required time                         56.170    
                         arrival time                         -27.396    
  -------------------------------------------------------------------
                         slack                                 28.775    

Slack (MET) :             28.956ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.952ns  (logic 7.986ns (38.115%)  route 12.966ns (61.885%))
  Logic Levels:           25  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 55.990 - 50.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.641     6.260    s_clk_20mhz_BUFG
    SLICE_X28Y92         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     6.679 f  s_hex_3axis_temp_measurements_display_reg[46]/Q
                         net (fo=24, routed)          1.343     8.022    u_adxl362_readings_to_ascii/i_3axis_temp[46]
    SLICE_X28Y107        LUT1 (Prop_lut1_I0_O)        0.299     8.321 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_75/O
                         net (fo=1, routed)           0.000     8.321    u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_75_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.871 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.871    u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.093 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[42]_INST_0_i_4/O[0]
                         net (fo=16, routed)          0.706     9.799    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[9]
    SLICE_X30Y107        LUT5 (Prop_lut5_I4_O)        0.299    10.098 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_140/O
                         net (fo=1, routed)           0.000    10.098    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_140_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.631 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    10.631    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.954 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_53/O[1]
                         net (fo=2, routed)           0.297    11.251    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_53_n_6
    SLICE_X33Y108        LUT6 (Prop_lut6_I0_O)        0.306    11.557 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_64/O
                         net (fo=3, routed)           0.600    12.156    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_64_n_0
    SLICE_X29Y108        LUT5 (Prop_lut5_I3_O)        0.124    12.280 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19/O
                         net (fo=1, routed)           0.758    13.039    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.565 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.565    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.899 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12/O[1]
                         net (fo=12, routed)          1.743    15.642    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12_n_6
    SLICE_X14Y112        LUT4 (Prop_lut4_I1_O)        0.303    15.945 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    15.945    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_87_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.478 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.478    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_34_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.697 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9/O[0]
                         net (fo=3, routed)           0.729    17.425    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9_n_7
    SLICE_X15Y110        LUT4 (Prop_lut4_I0_O)        0.295    17.720 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_28/O
                         net (fo=1, routed)           0.332    18.052    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_28_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.602 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.602    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.759 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.440    19.199    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X12Y112        LUT4 (Prop_lut4_I3_O)        0.325    19.524 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13/O
                         net (fo=3, routed)           0.462    19.987    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I0_O)        0.348    20.335 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29/O
                         net (fo=5, routed)           0.583    20.918    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29_n_0
    SLICE_X14Y115        LUT2 (Prop_lut2_I0_O)        0.117    21.035 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_15/O
                         net (fo=4, routed)           0.713    21.748    u_adxl362_readings_to_ascii/s_dat_yaxis_f00[5]
    SLICE_X14Y115        LUT3 (Prop_lut3_I0_O)        0.348    22.096 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16/O
                         net (fo=1, routed)           0.689    22.785    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16_n_0
    SLICE_X14Y115        LUT6 (Prop_lut6_I3_O)        0.124    22.909 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7/O
                         net (fo=5, routed)           0.330    23.239    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7_n_0
    SLICE_X13Y115        LUT6 (Prop_lut6_I4_O)        0.124    23.363 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9/O
                         net (fo=4, routed)           0.672    24.035    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I5_O)        0.124    24.159 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1/O
                         net (fo=4, routed)           1.045    25.204    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1_n_0
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.152    25.356 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[29]_INST_0/O
                         net (fo=2, routed)           1.524    26.880    s_adxl_txt_ascii_line1[29]
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.332    27.212 r  s_cls_txt_ascii_line1[29]_i_1/O
                         net (fo=1, routed)           0.000    27.212    s_cls_txt_ascii_line1[29]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  s_cls_txt_ascii_line1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.603    55.990    s_clk_20mhz_BUFG
    SLICE_X6Y96          FDRE                                         r  s_cls_txt_ascii_line1_reg[29]/C
                         clock pessimism              0.311    56.301    
                         clock uncertainty           -0.210    56.091    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.077    56.168    s_cls_txt_ascii_line1_reg[29]
  -------------------------------------------------------------------
                         required time                         56.168    
                         arrival time                         -27.212    
  -------------------------------------------------------------------
                         slack                                 28.956    

Slack (MET) :             29.157ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.580ns  (logic 7.750ns (37.659%)  route 12.830ns (62.341%))
  Logic Levels:           25  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 55.895 - 50.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.641     6.260    s_clk_20mhz_BUFG
    SLICE_X28Y92         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     6.679 f  s_hex_3axis_temp_measurements_display_reg[46]/Q
                         net (fo=24, routed)          1.343     8.022    u_adxl362_readings_to_ascii/i_3axis_temp[46]
    SLICE_X28Y107        LUT1 (Prop_lut1_I0_O)        0.299     8.321 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_75/O
                         net (fo=1, routed)           0.000     8.321    u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_75_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.871 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.871    u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.093 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[42]_INST_0_i_4/O[0]
                         net (fo=16, routed)          0.706     9.799    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[9]
    SLICE_X30Y107        LUT5 (Prop_lut5_I4_O)        0.299    10.098 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_140/O
                         net (fo=1, routed)           0.000    10.098    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_140_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.631 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    10.631    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.954 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_53/O[1]
                         net (fo=2, routed)           0.297    11.251    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_53_n_6
    SLICE_X33Y108        LUT6 (Prop_lut6_I0_O)        0.306    11.557 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_64/O
                         net (fo=3, routed)           0.600    12.156    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_64_n_0
    SLICE_X29Y108        LUT5 (Prop_lut5_I3_O)        0.124    12.280 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19/O
                         net (fo=1, routed)           0.758    13.039    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.565 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.565    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.899 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12/O[1]
                         net (fo=12, routed)          1.743    15.642    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12_n_6
    SLICE_X14Y112        LUT4 (Prop_lut4_I1_O)        0.303    15.945 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    15.945    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_87_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.478 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.478    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_34_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.697 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9/O[0]
                         net (fo=3, routed)           0.729    17.425    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9_n_7
    SLICE_X15Y110        LUT4 (Prop_lut4_I0_O)        0.295    17.720 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_28/O
                         net (fo=1, routed)           0.332    18.052    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_28_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.602 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.602    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.759 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.440    19.199    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X12Y112        LUT4 (Prop_lut4_I3_O)        0.325    19.524 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13/O
                         net (fo=3, routed)           0.462    19.987    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I0_O)        0.348    20.335 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29/O
                         net (fo=5, routed)           0.583    20.918    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29_n_0
    SLICE_X14Y115        LUT2 (Prop_lut2_I0_O)        0.117    21.035 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_15/O
                         net (fo=4, routed)           0.713    21.748    u_adxl362_readings_to_ascii/s_dat_yaxis_f00[5]
    SLICE_X14Y115        LUT3 (Prop_lut3_I0_O)        0.348    22.096 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16/O
                         net (fo=1, routed)           0.689    22.785    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16_n_0
    SLICE_X14Y115        LUT6 (Prop_lut6_I3_O)        0.124    22.909 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7/O
                         net (fo=5, routed)           0.330    23.239    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7_n_0
    SLICE_X13Y115        LUT6 (Prop_lut6_I4_O)        0.124    23.363 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9/O
                         net (fo=4, routed)           0.672    24.035    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I5_O)        0.124    24.159 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1/O
                         net (fo=4, routed)           1.046    25.205    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1_n_0
    SLICE_X9Y112         LUT4 (Prop_lut4_I0_O)        0.124    25.329 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0/O
                         net (fo=2, routed)           1.386    26.715    s_adxl_txt_ascii_line1[27]
    SLICE_X8Y100         LUT6 (Prop_lut6_I1_O)        0.124    26.839 r  s_uart_dat_ascii_line[171]_i_1/O
                         net (fo=1, routed)           0.000    26.839    s_uart_dat_ascii_line[171]_i_1_n_0
    SLICE_X8Y100         FDRE                                         r  s_uart_dat_ascii_line_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.509    55.895    s_clk_20mhz_BUFG
    SLICE_X8Y100         FDRE                                         r  s_uart_dat_ascii_line_reg[171]/C
                         clock pessimism              0.232    56.127    
                         clock uncertainty           -0.210    55.917    
    SLICE_X8Y100         FDRE (Setup_fdre_C_D)        0.079    55.996    s_uart_dat_ascii_line_reg[171]
  -------------------------------------------------------------------
                         required time                         55.996    
                         arrival time                         -26.839    
  -------------------------------------------------------------------
                         slack                                 29.157    

Slack (MET) :             29.196ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.496ns  (logic 7.465ns (36.422%)  route 13.031ns (63.578%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=3 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 55.898 - 50.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.641     6.260    s_clk_20mhz_BUFG
    SLICE_X30Y93         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.518     6.778 f  s_hex_3axis_temp_measurements_display_reg[24]/Q
                         net (fo=19, routed)          0.459     7.236    u_adxl362_readings_to_ascii/i_3axis_temp[24]
    SLICE_X31Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.360 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.189     7.550    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_5_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.145 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.145    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.364 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[104]_INST_0_i_46/O[0]
                         net (fo=16, routed)          1.473     9.836    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[5]
    SLICE_X36Y95         LUT5 (Prop_lut5_I1_O)        0.295    10.131 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    10.131    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_141_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.663 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    10.663    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_107_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.885 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_53/O[0]
                         net (fo=4, routed)           0.523    11.409    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_53_n_7
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.299    11.708 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_109/O
                         net (fo=2, routed)           1.218    12.925    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_109_n_0
    SLICE_X37Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.049 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_49/O
                         net (fo=1, routed)           0.000    13.049    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_49_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.450 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.450    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_15_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.763 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.021    14.784    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3_n_4
    SLICE_X34Y99         LUT3 (Prop_lut3_I1_O)        0.306    15.090 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.471    15.561    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.087 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.001    16.087    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.309 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2/O[0]
                         net (fo=3, routed)           0.471    16.780    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2_n_7
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.299    17.079 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6/O
                         net (fo=1, routed)           0.493    17.572    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    18.037 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.167    19.204    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X34Y101        LUT4 (Prop_lut4_I3_O)        0.351    19.555 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.476    20.031    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.328    20.359 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.586    20.945    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29_n_0
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.150    21.095 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.996    22.091    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[6]
    SLICE_X37Y101        LUT3 (Prop_lut3_I1_O)        0.326    22.417 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.403    22.820    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_16_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124    22.944 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.446    23.390    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_7_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I4_O)        0.124    23.514 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.440    23.954    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.124    24.078 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_3/O
                         net (fo=6, routed)           1.030    25.107    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_3_n_0
    SLICE_X32Y102        LUT5 (Prop_lut5_I2_O)        0.152    25.259 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[90]_INST_0/O
                         net (fo=2, routed)           1.170    26.429    s_adxl_txt_ascii_line2[90]
    SLICE_X11Y102        LUT6 (Prop_lut6_I1_O)        0.326    26.755 r  s_uart_dat_ascii_line[106]_i_1/O
                         net (fo=1, routed)           0.000    26.755    s_uart_dat_ascii_line[106]_i_1_n_0
    SLICE_X11Y102        FDRE                                         r  s_uart_dat_ascii_line_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.512    55.898    s_clk_20mhz_BUFG
    SLICE_X11Y102        FDRE                                         r  s_uart_dat_ascii_line_reg[106]/C
                         clock pessimism              0.232    56.130    
                         clock uncertainty           -0.210    55.920    
    SLICE_X11Y102        FDRE (Setup_fdre_C_D)        0.031    55.951    s_uart_dat_ascii_line_reg[106]
  -------------------------------------------------------------------
                         required time                         55.951    
                         arrival time                         -26.755    
  -------------------------------------------------------------------
                         slack                                 29.196    

Slack (MET) :             29.254ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.533ns  (logic 7.501ns (36.532%)  route 13.032ns (63.468%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=2 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 55.914 - 50.000 ) 
    Source Clock Delay      (SCD):    6.258ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.639     6.258    s_clk_20mhz_BUFG
    SLICE_X32Y90         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.456     6.714 f  s_hex_3axis_temp_measurements_display_reg[9]/Q
                         net (fo=19, routed)          1.643     8.357    u_adxl362_readings_to_ascii/i_3axis_temp[9]
    SLICE_X14Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.481 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     8.481    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_9_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.994 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.994    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.317 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[48]_INST_0_i_46/O[1]
                         net (fo=16, routed)          1.459    10.776    u_adxl362_readings_to_ascii/s_txt_temp_u160[6]
    SLICE_X13Y83         LUT5 (Prop_lut5_I1_O)        0.306    11.082 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_140/O
                         net (fo=1, routed)           0.000    11.082    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_140_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.662 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.296    11.958    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107_n_5
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.302    12.260 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_108/O
                         net (fo=3, routed)           0.660    12.920    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_108_n_0
    SLICE_X14Y84         LUT5 (Prop_lut5_I1_O)        0.124    13.044 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_47/O
                         net (fo=2, routed)           0.497    13.542    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_47_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.666 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    13.666    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_51_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.199 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.199    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.316 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.316    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.535 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_12/O[0]
                         net (fo=14, routed)          1.398    15.933    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_12_n_7
    SLICE_X14Y90         LUT3 (Prop_lut3_I1_O)        0.295    16.228 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_37/O
                         net (fo=1, routed)           0.677    16.905    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_37_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.425 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.425    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.748 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.569    18.317    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_2_n_6
    SLICE_X14Y90         LUT4 (Prop_lut4_I0_O)        0.306    18.623 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_5/O
                         net (fo=1, routed)           0.517    19.140    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_5_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    19.585 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.624    20.209    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.355    20.564 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13/O
                         net (fo=3, routed)           0.364    20.928    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13_n_0
    SLICE_X13Y91         LUT6 (Prop_lut6_I0_O)        0.328    21.256 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29/O
                         net (fo=5, routed)           0.611    21.867    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29_n_0
    SLICE_X14Y91         LUT3 (Prop_lut3_I1_O)        0.150    22.017 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_19/O
                         net (fo=2, routed)           0.819    22.837    u_adxl362_readings_to_ascii/s_dat_temp_m20[6]
    SLICE_X13Y91         LUT6 (Prop_lut6_I1_O)        0.328    23.165 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_11/O
                         net (fo=3, routed)           0.846    24.011    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_11_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    24.135 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9/O
                         net (fo=4, routed)           0.611    24.746    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.124    24.870 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_2/O
                         net (fo=5, routed)           0.988    25.858    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_2_n_0
    SLICE_X11Y94         LUT4 (Prop_lut4_I2_O)        0.150    26.008 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0/O
                         net (fo=2, routed)           0.450    26.458    s_adxl_txt_ascii_line2[46]
    SLICE_X11Y94         LUT6 (Prop_lut6_I5_O)        0.332    26.790 r  s_cls_txt_ascii_line2[46]_i_1/O
                         net (fo=1, routed)           0.000    26.790    s_cls_txt_ascii_line2[46]_i_1_n_0
    SLICE_X11Y94         FDRE                                         r  s_cls_txt_ascii_line2_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.527    55.914    s_clk_20mhz_BUFG
    SLICE_X11Y94         FDRE                                         r  s_cls_txt_ascii_line2_reg[46]/C
                         clock pessimism              0.311    56.225    
                         clock uncertainty           -0.210    56.015    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.029    56.044    s_cls_txt_ascii_line2_reg[46]
  -------------------------------------------------------------------
                         required time                         56.044    
                         arrival time                         -26.790    
  -------------------------------------------------------------------
                         slack                                 29.254    

Slack (MET) :             29.288ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[170]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.448ns  (logic 7.976ns (39.005%)  route 12.472ns (60.995%))
  Logic Levels:           25  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 55.895 - 50.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.641     6.260    s_clk_20mhz_BUFG
    SLICE_X28Y92         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     6.679 f  s_hex_3axis_temp_measurements_display_reg[46]/Q
                         net (fo=24, routed)          1.343     8.022    u_adxl362_readings_to_ascii/i_3axis_temp[46]
    SLICE_X28Y107        LUT1 (Prop_lut1_I0_O)        0.299     8.321 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_75/O
                         net (fo=1, routed)           0.000     8.321    u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_75_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.871 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.871    u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.093 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[42]_INST_0_i_4/O[0]
                         net (fo=16, routed)          0.706     9.799    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[9]
    SLICE_X30Y107        LUT5 (Prop_lut5_I4_O)        0.299    10.098 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_140/O
                         net (fo=1, routed)           0.000    10.098    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_140_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.631 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    10.631    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.954 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_53/O[1]
                         net (fo=2, routed)           0.297    11.251    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_53_n_6
    SLICE_X33Y108        LUT6 (Prop_lut6_I0_O)        0.306    11.557 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_64/O
                         net (fo=3, routed)           0.600    12.156    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_64_n_0
    SLICE_X29Y108        LUT5 (Prop_lut5_I3_O)        0.124    12.280 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19/O
                         net (fo=1, routed)           0.758    13.039    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.565 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.565    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.899 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12/O[1]
                         net (fo=12, routed)          1.743    15.642    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12_n_6
    SLICE_X14Y112        LUT4 (Prop_lut4_I1_O)        0.303    15.945 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    15.945    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_87_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.478 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.478    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_34_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.697 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9/O[0]
                         net (fo=3, routed)           0.729    17.425    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9_n_7
    SLICE_X15Y110        LUT4 (Prop_lut4_I0_O)        0.295    17.720 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_28/O
                         net (fo=1, routed)           0.332    18.052    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_28_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.602 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.602    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.759 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.440    19.199    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X12Y112        LUT4 (Prop_lut4_I3_O)        0.325    19.524 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13/O
                         net (fo=3, routed)           0.462    19.987    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I0_O)        0.348    20.335 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29/O
                         net (fo=5, routed)           0.583    20.918    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29_n_0
    SLICE_X14Y115        LUT2 (Prop_lut2_I0_O)        0.117    21.035 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_15/O
                         net (fo=4, routed)           0.713    21.748    u_adxl362_readings_to_ascii/s_dat_yaxis_f00[5]
    SLICE_X14Y115        LUT3 (Prop_lut3_I0_O)        0.348    22.096 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16/O
                         net (fo=1, routed)           0.689    22.785    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16_n_0
    SLICE_X14Y115        LUT6 (Prop_lut6_I3_O)        0.124    22.909 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7/O
                         net (fo=5, routed)           0.330    23.239    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7_n_0
    SLICE_X13Y115        LUT6 (Prop_lut6_I4_O)        0.124    23.363 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9/O
                         net (fo=4, routed)           0.384    23.747    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I3_O)        0.124    23.871 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2/O
                         net (fo=5, routed)           1.104    24.975    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2_n_0
    SLICE_X12Y112        LUT5 (Prop_lut5_I1_O)        0.146    25.121 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0/O
                         net (fo=2, routed)           1.259    26.380    s_adxl_txt_ascii_line1[26]
    SLICE_X8Y101         LUT6 (Prop_lut6_I1_O)        0.328    26.708 r  s_uart_dat_ascii_line[170]_i_1/O
                         net (fo=1, routed)           0.000    26.708    s_uart_dat_ascii_line[170]_i_1_n_0
    SLICE_X8Y101         FDRE                                         r  s_uart_dat_ascii_line_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.509    55.895    s_clk_20mhz_BUFG
    SLICE_X8Y101         FDRE                                         r  s_uart_dat_ascii_line_reg[170]/C
                         clock pessimism              0.232    56.127    
                         clock uncertainty           -0.210    55.917    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)        0.079    55.996    s_uart_dat_ascii_line_reg[170]
  -------------------------------------------------------------------
                         required time                         55.996    
                         arrival time                         -26.708    
  -------------------------------------------------------------------
                         slack                                 29.288    

Slack (MET) :             29.304ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.431ns  (logic 7.750ns (37.933%)  route 12.681ns (62.067%))
  Logic Levels:           25  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 55.895 - 50.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.641     6.260    s_clk_20mhz_BUFG
    SLICE_X28Y92         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     6.679 f  s_hex_3axis_temp_measurements_display_reg[46]/Q
                         net (fo=24, routed)          1.343     8.022    u_adxl362_readings_to_ascii/i_3axis_temp[46]
    SLICE_X28Y107        LUT1 (Prop_lut1_I0_O)        0.299     8.321 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_75/O
                         net (fo=1, routed)           0.000     8.321    u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_75_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.871 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.871    u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.093 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[42]_INST_0_i_4/O[0]
                         net (fo=16, routed)          0.706     9.799    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[9]
    SLICE_X30Y107        LUT5 (Prop_lut5_I4_O)        0.299    10.098 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_140/O
                         net (fo=1, routed)           0.000    10.098    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_140_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.631 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    10.631    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.954 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_53/O[1]
                         net (fo=2, routed)           0.297    11.251    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_53_n_6
    SLICE_X33Y108        LUT6 (Prop_lut6_I0_O)        0.306    11.557 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_64/O
                         net (fo=3, routed)           0.600    12.156    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_64_n_0
    SLICE_X29Y108        LUT5 (Prop_lut5_I3_O)        0.124    12.280 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19/O
                         net (fo=1, routed)           0.758    13.039    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.565 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.565    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.899 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12/O[1]
                         net (fo=12, routed)          1.743    15.642    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12_n_6
    SLICE_X14Y112        LUT4 (Prop_lut4_I1_O)        0.303    15.945 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_87/O
                         net (fo=1, routed)           0.000    15.945    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_87_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.478 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.478    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_34_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.697 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9/O[0]
                         net (fo=3, routed)           0.729    17.425    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9_n_7
    SLICE_X15Y110        LUT4 (Prop_lut4_I0_O)        0.295    17.720 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_28/O
                         net (fo=1, routed)           0.332    18.052    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_28_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.602 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.602    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.759 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.440    19.199    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X12Y112        LUT4 (Prop_lut4_I3_O)        0.325    19.524 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13/O
                         net (fo=3, routed)           0.462    19.987    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I0_O)        0.348    20.335 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29/O
                         net (fo=5, routed)           0.583    20.918    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29_n_0
    SLICE_X14Y115        LUT2 (Prop_lut2_I0_O)        0.117    21.035 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_15/O
                         net (fo=4, routed)           0.713    21.748    u_adxl362_readings_to_ascii/s_dat_yaxis_f00[5]
    SLICE_X14Y115        LUT3 (Prop_lut3_I0_O)        0.348    22.096 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16/O
                         net (fo=1, routed)           0.689    22.785    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16_n_0
    SLICE_X14Y115        LUT6 (Prop_lut6_I3_O)        0.124    22.909 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7/O
                         net (fo=5, routed)           0.330    23.239    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7_n_0
    SLICE_X13Y115        LUT6 (Prop_lut6_I4_O)        0.124    23.363 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9/O
                         net (fo=4, routed)           0.672    24.035    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I5_O)        0.124    24.159 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1/O
                         net (fo=4, routed)           1.046    25.205    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1_n_0
    SLICE_X9Y112         LUT4 (Prop_lut4_I0_O)        0.124    25.329 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0/O
                         net (fo=2, routed)           1.237    26.566    s_adxl_txt_ascii_line1[27]
    SLICE_X8Y100         LUT6 (Prop_lut6_I5_O)        0.124    26.690 r  s_cls_txt_ascii_line1[27]_i_1/O
                         net (fo=1, routed)           0.000    26.690    s_cls_txt_ascii_line1[27]_i_1_n_0
    SLICE_X8Y100         FDRE                                         r  s_cls_txt_ascii_line1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.509    55.895    s_clk_20mhz_BUFG
    SLICE_X8Y100         FDRE                                         r  s_cls_txt_ascii_line1_reg[27]/C
                         clock pessimism              0.232    56.127    
                         clock uncertainty           -0.210    55.917    
    SLICE_X8Y100         FDRE (Setup_fdre_C_D)        0.077    55.994    s_cls_txt_ascii_line1_reg[27]
  -------------------------------------------------------------------
                         required time                         55.994    
                         arrival time                         -26.690    
  -------------------------------------------------------------------
                         slack                                 29.304    

Slack (MET) :             29.357ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.426ns  (logic 7.267ns (35.577%)  route 13.159ns (64.423%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=2 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 55.911 - 50.000 ) 
    Source Clock Delay      (SCD):    6.258ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.639     6.258    s_clk_20mhz_BUFG
    SLICE_X32Y90         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.456     6.714 f  s_hex_3axis_temp_measurements_display_reg[9]/Q
                         net (fo=19, routed)          1.643     8.357    u_adxl362_readings_to_ascii/i_3axis_temp[9]
    SLICE_X14Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.481 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     8.481    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_9_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.994 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.994    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.317 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[48]_INST_0_i_46/O[1]
                         net (fo=16, routed)          1.459    10.776    u_adxl362_readings_to_ascii/s_txt_temp_u160[6]
    SLICE_X13Y83         LUT5 (Prop_lut5_I1_O)        0.306    11.082 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_140/O
                         net (fo=1, routed)           0.000    11.082    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_140_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.662 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.296    11.958    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107_n_5
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.302    12.260 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_108/O
                         net (fo=3, routed)           0.660    12.920    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_108_n_0
    SLICE_X14Y84         LUT5 (Prop_lut5_I1_O)        0.124    13.044 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_47/O
                         net (fo=2, routed)           0.497    13.542    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_47_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.666 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    13.666    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_51_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.199 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.199    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.316 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.316    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.535 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_12/O[0]
                         net (fo=14, routed)          1.398    15.933    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_12_n_7
    SLICE_X14Y90         LUT3 (Prop_lut3_I1_O)        0.295    16.228 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_37/O
                         net (fo=1, routed)           0.677    16.905    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_37_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.425 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.425    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.748 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.569    18.317    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_2_n_6
    SLICE_X14Y90         LUT4 (Prop_lut4_I0_O)        0.306    18.623 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_5/O
                         net (fo=1, routed)           0.517    19.140    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_5_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    19.585 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.624    20.209    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.355    20.564 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13/O
                         net (fo=3, routed)           0.364    20.928    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13_n_0
    SLICE_X13Y91         LUT6 (Prop_lut6_I0_O)        0.328    21.256 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29/O
                         net (fo=5, routed)           0.611    21.867    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29_n_0
    SLICE_X14Y91         LUT3 (Prop_lut3_I1_O)        0.150    22.017 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_19/O
                         net (fo=2, routed)           0.819    22.837    u_adxl362_readings_to_ascii/s_dat_temp_m20[6]
    SLICE_X13Y91         LUT6 (Prop_lut6_I1_O)        0.328    23.165 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_11/O
                         net (fo=3, routed)           0.846    24.011    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_11_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    24.135 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9/O
                         net (fo=4, routed)           0.611    24.746    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.124    24.870 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_2/O
                         net (fo=5, routed)           0.988    25.858    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_2_n_0
    SLICE_X11Y94         LUT4 (Prop_lut4_I1_O)        0.124    25.982 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[43]_INST_0/O
                         net (fo=2, routed)           0.578    26.560    s_adxl_txt_ascii_line2[43]
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.124    26.684 r  s_cls_txt_ascii_line2[43]_i_1/O
                         net (fo=1, routed)           0.000    26.684    s_cls_txt_ascii_line2[43]_i_1_n_0
    SLICE_X13Y94         FDRE                                         r  s_cls_txt_ascii_line2_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.524    55.911    s_clk_20mhz_BUFG
    SLICE_X13Y94         FDRE                                         r  s_cls_txt_ascii_line2_reg[43]/C
                         clock pessimism              0.311    56.222    
                         clock uncertainty           -0.210    56.012    
    SLICE_X13Y94         FDRE (Setup_fdre_C_D)        0.029    56.041    s_cls_txt_ascii_line2_reg[43]
  -------------------------------------------------------------------
                         required time                         56.041    
                         arrival time                         -26.684    
  -------------------------------------------------------------------
                         slack                                 29.357    

Slack (MET) :             29.372ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.411ns  (logic 7.500ns (36.745%)  route 12.911ns (63.255%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=2 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 55.911 - 50.000 ) 
    Source Clock Delay      (SCD):    6.258ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.639     6.258    s_clk_20mhz_BUFG
    SLICE_X32Y90         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.456     6.714 f  s_hex_3axis_temp_measurements_display_reg[9]/Q
                         net (fo=19, routed)          1.643     8.357    u_adxl362_readings_to_ascii/i_3axis_temp[9]
    SLICE_X14Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.481 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     8.481    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_9_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.994 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.994    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.317 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[48]_INST_0_i_46/O[1]
                         net (fo=16, routed)          1.459    10.776    u_adxl362_readings_to_ascii/s_txt_temp_u160[6]
    SLICE_X13Y83         LUT5 (Prop_lut5_I1_O)        0.306    11.082 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_140/O
                         net (fo=1, routed)           0.000    11.082    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_140_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.662 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.296    11.958    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107_n_5
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.302    12.260 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_108/O
                         net (fo=3, routed)           0.660    12.920    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_108_n_0
    SLICE_X14Y84         LUT5 (Prop_lut5_I1_O)        0.124    13.044 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_47/O
                         net (fo=2, routed)           0.497    13.542    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_47_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.666 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    13.666    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_51_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.199 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.199    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.316 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.316    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.535 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_12/O[0]
                         net (fo=14, routed)          1.398    15.933    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_12_n_7
    SLICE_X14Y90         LUT3 (Prop_lut3_I1_O)        0.295    16.228 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_37/O
                         net (fo=1, routed)           0.677    16.905    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_37_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.425 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.425    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.748 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.569    18.317    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_2_n_6
    SLICE_X14Y90         LUT4 (Prop_lut4_I0_O)        0.306    18.623 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_5/O
                         net (fo=1, routed)           0.517    19.140    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_5_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    19.585 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.624    20.209    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.355    20.564 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13/O
                         net (fo=3, routed)           0.364    20.928    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13_n_0
    SLICE_X13Y91         LUT6 (Prop_lut6_I0_O)        0.328    21.256 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29/O
                         net (fo=5, routed)           0.611    21.867    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29_n_0
    SLICE_X14Y91         LUT3 (Prop_lut3_I1_O)        0.150    22.017 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_19/O
                         net (fo=2, routed)           0.819    22.837    u_adxl362_readings_to_ascii/s_dat_temp_m20[6]
    SLICE_X13Y91         LUT6 (Prop_lut6_I1_O)        0.328    23.165 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_11/O
                         net (fo=3, routed)           0.846    24.011    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_11_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    24.135 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9/O
                         net (fo=4, routed)           0.628    24.763    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I0_O)        0.124    24.887 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_3/O
                         net (fo=6, routed)           0.686    25.572    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_3_n_0
    SLICE_X11Y93         LUT5 (Prop_lut5_I2_O)        0.149    25.721 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[42]_INST_0/O
                         net (fo=2, routed)           0.616    26.337    s_adxl_txt_ascii_line2[42]
    SLICE_X13Y93         LUT6 (Prop_lut6_I5_O)        0.332    26.669 r  s_cls_txt_ascii_line2[42]_i_1/O
                         net (fo=1, routed)           0.000    26.669    s_cls_txt_ascii_line2[42]_i_1_n_0
    SLICE_X13Y93         FDRE                                         r  s_cls_txt_ascii_line2_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.524    55.911    s_clk_20mhz_BUFG
    SLICE_X13Y93         FDRE                                         r  s_cls_txt_ascii_line2_reg[42]/C
                         clock pessimism              0.311    56.222    
                         clock uncertainty           -0.210    56.012    
    SLICE_X13Y93         FDRE (Setup_fdre_C_D)        0.029    56.041    s_cls_txt_ascii_line2_reg[42]
  -------------------------------------------------------------------
                         required time                         56.041    
                         arrival time                         -26.669    
  -------------------------------------------------------------------
                         slack                                 29.372    

Slack (MET) :             29.427ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.263ns  (logic 7.465ns (36.841%)  route 12.798ns (63.159%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=3 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 55.898 - 50.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.641     6.260    s_clk_20mhz_BUFG
    SLICE_X30Y93         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.518     6.778 f  s_hex_3axis_temp_measurements_display_reg[24]/Q
                         net (fo=19, routed)          0.459     7.236    u_adxl362_readings_to_ascii/i_3axis_temp[24]
    SLICE_X31Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.360 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.189     7.550    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_5_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.145 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.145    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.364 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[104]_INST_0_i_46/O[0]
                         net (fo=16, routed)          1.473     9.836    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[5]
    SLICE_X36Y95         LUT5 (Prop_lut5_I1_O)        0.295    10.131 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_141/O
                         net (fo=1, routed)           0.000    10.131    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_141_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.663 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    10.663    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_107_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.885 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_53/O[0]
                         net (fo=4, routed)           0.523    11.409    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_53_n_7
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.299    11.708 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_109/O
                         net (fo=2, routed)           1.218    12.925    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_109_n_0
    SLICE_X37Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.049 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_49/O
                         net (fo=1, routed)           0.000    13.049    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_49_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.450 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.450    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_15_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.763 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.021    14.784    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3_n_4
    SLICE_X34Y99         LUT3 (Prop_lut3_I1_O)        0.306    15.090 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.471    15.561    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.087 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.001    16.087    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.309 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2/O[0]
                         net (fo=3, routed)           0.471    16.780    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2_n_7
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.299    17.079 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6/O
                         net (fo=1, routed)           0.493    17.572    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    18.037 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.167    19.204    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X34Y101        LUT4 (Prop_lut4_I3_O)        0.351    19.555 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.476    20.031    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.328    20.359 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.586    20.945    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29_n_0
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.150    21.095 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.996    22.091    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[6]
    SLICE_X37Y101        LUT3 (Prop_lut3_I1_O)        0.326    22.417 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.403    22.820    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_16_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124    22.944 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.446    23.390    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_7_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I4_O)        0.124    23.514 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.440    23.954    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.124    24.078 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_3/O
                         net (fo=6, routed)           1.030    25.107    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_3_n_0
    SLICE_X32Y102        LUT5 (Prop_lut5_I2_O)        0.152    25.259 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[90]_INST_0/O
                         net (fo=2, routed)           0.937    26.196    s_adxl_txt_ascii_line2[90]
    SLICE_X11Y102        LUT6 (Prop_lut6_I5_O)        0.326    26.522 r  s_cls_txt_ascii_line2[90]_i_1/O
                         net (fo=1, routed)           0.000    26.522    s_cls_txt_ascii_line2[90]_i_1_n_0
    SLICE_X11Y102        FDRE                                         r  s_cls_txt_ascii_line2_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.512    55.898    s_clk_20mhz_BUFG
    SLICE_X11Y102        FDRE                                         r  s_cls_txt_ascii_line2_reg[90]/C
                         clock pessimism              0.232    56.130    
                         clock uncertainty           -0.210    55.920    
    SLICE_X11Y102        FDRE (Setup_fdre_C_D)        0.029    55.949    s_cls_txt_ascii_line2_reg[90]
  -------------------------------------------------------------------
                         required time                         55.949    
                         arrival time                         -26.522    
  -------------------------------------------------------------------
                         slack                                 29.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.227ns (52.661%)  route 0.204ns (47.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.570     1.834    u_uart_tx_feed/i_clk_20mhz
    SLICE_X11Y100        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.128     1.962 r  u_uart_tx_feed/s_uart_line_aux_reg[124]/Q
                         net (fo=1, routed)           0.204     2.166    u_uart_tx_feed/s_uart_line_aux[124]
    SLICE_X8Y99          LUT3 (Prop_lut3_I0_O)        0.099     2.265 r  u_uart_tx_feed/s_uart_line_aux[132]_i_1/O
                         net (fo=1, routed)           0.000     2.265    u_uart_tx_feed/s_uart_line_val[132]
    SLICE_X8Y99          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.847     2.390    u_uart_tx_feed/i_clk_20mhz
    SLICE_X8Y99          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[132]/C
                         clock pessimism             -0.278     2.111    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.131     2.242    u_uart_tx_feed/s_uart_line_aux_reg[132]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line1_reg[35]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (45.983%)  route 0.218ns (54.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.598     1.862    s_clk_20mhz_BUFG
    SLICE_X7Y100         FDSE                                         r  s_cls_txt_ascii_line1_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDSE (Prop_fdse_C_Q)         0.141     2.003 r  s_cls_txt_ascii_line1_reg[35]/Q
                         net (fo=1, routed)           0.218     2.222    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[35]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.045     2.267 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[35]_i_1/O
                         net (fo=1, routed)           0.000     2.267    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[35]
    SLICE_X3Y97          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.878     2.421    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X3Y97          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[35]/C
                         clock pessimism             -0.278     2.142    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092     2.234    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line2_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.562%)  route 0.222ns (54.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.575     1.839    s_clk_20mhz_BUFG
    SLICE_X13Y93         FDRE                                         r  s_cls_txt_ascii_line2_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  s_cls_txt_ascii_line2_reg[80]/Q
                         net (fo=1, routed)           0.222     2.203    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[80]
    SLICE_X13Y100        LUT4 (Prop_lut4_I1_O)        0.045     2.248 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[80]_i_1/O
                         net (fo=1, routed)           0.000     2.248    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[80]
    SLICE_X13Y100        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.841     2.384    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X13Y100        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[80]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.092     2.197    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[80]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line2_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.256%)  route 0.263ns (55.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.570     1.834    s_clk_20mhz_BUFG
    SLICE_X8Y100         FDRE                                         r  s_cls_txt_ascii_line2_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.998 r  s_cls_txt_ascii_line2_reg[102]/Q
                         net (fo=1, routed)           0.263     2.262    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[102]
    SLICE_X7Y99          LUT4 (Prop_lut4_I1_O)        0.045     2.307 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[102]_i_1/O
                         net (fo=1, routed)           0.000     2.307    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[102]
    SLICE_X7Y99          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.875     2.418    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X7Y99          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[102]/C
                         clock pessimism             -0.278     2.139    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.091     2.230    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[102]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[250]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[258]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.247%)  route 0.276ns (59.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.597     1.861    u_uart_tx_feed/i_clk_20mhz
    SLICE_X7Y104         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[250]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_uart_tx_feed/s_uart_line_aux_reg[250]/Q
                         net (fo=1, routed)           0.276     2.279    u_uart_tx_feed/s_uart_line_aux[250]
    SLICE_X5Y99          LUT3 (Prop_lut3_I0_O)        0.045     2.324 r  u_uart_tx_feed/s_uart_line_aux[258]_i_1/O
                         net (fo=1, routed)           0.000     2.324    u_uart_tx_feed/s_uart_line_val[258]
    SLICE_X5Y99          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[258]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.875     2.418    u_uart_tx_feed/i_clk_20mhz
    SLICE_X5Y99          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[258]/C
                         clock pessimism             -0.278     2.139    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.107     2.246    u_uart_tx_feed/s_uart_line_aux_reg[258]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 s_uart_dat_ascii_line_reg[179]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[179]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.031%)  route 0.279ns (59.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.570     1.834    s_clk_20mhz_BUFG
    SLICE_X9Y100         FDSE                                         r  s_uart_dat_ascii_line_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDSE (Prop_fdse_C_Q)         0.141     1.975 r  s_uart_dat_ascii_line_reg[179]/Q
                         net (fo=1, routed)           0.279     2.254    u_uart_tx_feed/i_dat_ascii_line[179]
    SLICE_X9Y99          LUT3 (Prop_lut3_I2_O)        0.045     2.299 r  u_uart_tx_feed/s_uart_line_aux[179]_i_1/O
                         net (fo=1, routed)           0.000     2.299    u_uart_tx_feed/s_uart_line_val[179]
    SLICE_X9Y99          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[179]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.847     2.390    u_uart_tx_feed/i_clk_20mhz
    SLICE_X9Y99          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[179]/C
                         clock pessimism             -0.278     2.111    
    SLICE_X9Y99          FDRE (Hold_fdre_C_D)         0.107     2.218    u_uart_tx_feed/s_uart_line_aux_reg[179]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.227ns (50.091%)  route 0.226ns (49.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.576     1.840    u_uart_tx_feed/i_clk_20mhz
    SLICE_X9Y99          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.128     1.968 r  u_uart_tx_feed/s_uart_line_aux_reg[96]/Q
                         net (fo=1, routed)           0.226     2.195    u_uart_tx_feed/s_uart_line_aux[96]
    SLICE_X9Y101         LUT3 (Prop_lut3_I0_O)        0.099     2.294 r  u_uart_tx_feed/s_uart_line_aux[104]_i_1/O
                         net (fo=1, routed)           0.000     2.294    u_uart_tx_feed/s_uart_line_val[104]
    SLICE_X9Y101         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.841     2.384    u_uart_tx_feed/i_clk_20mhz
    SLICE_X9Y101         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[104]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.107     2.212    u_uart_tx_feed/s_uart_line_aux_reg[104]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line1_reg[34]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.968%)  route 0.279ns (60.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.598     1.862    s_clk_20mhz_BUFG
    SLICE_X7Y100         FDSE                                         r  s_cls_txt_ascii_line1_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDSE (Prop_fdse_C_Q)         0.141     2.003 r  s_cls_txt_ascii_line1_reg[34]/Q
                         net (fo=1, routed)           0.279     2.283    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[34]
    SLICE_X7Y95          LUT4 (Prop_lut4_I0_O)        0.045     2.328 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[34]_i_1/O
                         net (fo=1, routed)           0.000     2.328    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[34]
    SLICE_X7Y95          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.874     2.417    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X7Y95          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[34]/C
                         clock pessimism             -0.278     2.138    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.092     2.230    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line2_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.209ns (42.872%)  route 0.278ns (57.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.576     1.840    s_clk_20mhz_BUFG
    SLICE_X14Y97         FDRE                                         r  s_cls_txt_ascii_line2_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164     2.004 r  s_cls_txt_ascii_line2_reg[85]/Q
                         net (fo=1, routed)           0.278     2.283    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[85]
    SLICE_X14Y102        LUT4 (Prop_lut4_I1_O)        0.045     2.328 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[85]_i_1/O
                         net (fo=1, routed)           0.000     2.328    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[85]
    SLICE_X14Y102        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.841     2.384    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X14Y102        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[85]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.121     2.226    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[85]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line1_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.576     1.840    s_clk_20mhz_BUFG
    SLICE_X13Y98         FDRE                                         r  s_cls_txt_ascii_line1_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.981 r  s_cls_txt_ascii_line1_reg[73]/Q
                         net (fo=1, routed)           0.054     2.035    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[73]
    SLICE_X12Y98         LUT4 (Prop_lut4_I0_O)        0.045     2.080 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[73]_i_1/O
                         net (fo=1, routed)           0.000     2.080    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[73]
    SLICE_X12Y98         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.847     2.390    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X12Y98         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[73]/C
                         clock pessimism             -0.536     1.853    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.121     1.974    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_20mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y32     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y32     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y34     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y34     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y40     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y40     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y36     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   s_clk_20mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X1Y30      u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X0Y32      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X79Y100    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X79Y102    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X79Y102    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X79Y100    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X79Y100    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X79Y100    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X79Y101    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X79Y101    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X79Y101    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X79Y101    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y89     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y89     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y88     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y88     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y88     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y88     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y89     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y89     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y77      u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y77      u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9999997.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack  4999998.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.580ns (31.810%)  route 1.243ns (68.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.408ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697     6.315    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     6.771 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.637     7.408    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.456     7.864 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.243     9.108    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y130         LUT3 (Prop_lut3_I1_O)        0.124     9.232 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.232    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.464 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism              0.440 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.029 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.608ns (32.841%)  route 1.243ns (67.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.408ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697     6.315    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     6.771 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.637     7.408    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.456     7.864 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.243     9.108    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y130         LUT3 (Prop_lut3_I1_O)        0.152     9.260 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.260    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.464 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.440 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.608ns (41.862%)  route 0.844ns (58.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.408ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697     6.315    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     6.771 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.637     7.408    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.456     7.864 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.844     8.709    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y130         LUT3 (Prop_lut3_I1_O)        0.152     8.861 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.861    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.464 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.440 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.580ns (35.589%)  route 1.050ns (64.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.408ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697     6.315    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     6.771 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.637     7.408    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.456     7.864 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.050     8.914    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y130         LUT3 (Prop_lut3_I1_O)        0.124     9.038 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.038    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.464 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism              0.440 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.031 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.610ns (36.753%)  route 1.050ns (63.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.408ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697     6.315    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     6.771 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.637     7.408    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.456     7.864 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.050     8.914    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y130         LUT3 (Prop_lut3_I1_O)        0.154     9.068 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.068    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.464 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism              0.440 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.580ns (40.719%)  route 0.844ns (59.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.408ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697     6.315    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     6.771 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.637     7.408    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.456     7.864 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.844     8.709    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y130         LUT3 (Prop_lut3_I1_O)        0.124     8.833 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.833    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.464 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.440 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.031 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.580ns (40.370%)  route 0.857ns (59.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.408ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697     6.315    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     6.771 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.637     7.408    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.456     7.864 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.857     8.721    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y130         LUT3 (Prop_lut3_I1_O)        0.124     8.845 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.845    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.464 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism              0.440 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.032 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999999.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.879ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.408ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697     6.315    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     6.771 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.637     7.408    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.456     7.864 f  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.505     8.370    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X1Y132         LUT2 (Prop_lut2_I0_O)        0.124     8.494 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000     8.494    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1_n_0
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.548 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism              0.529 10000008.000    
                         clock uncertainty           -0.210 10000008.000    
    SLICE_X1Y132         FDRE (Setup_fdre_C_D)        0.029 10000008.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                              9999999.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.244     2.239    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.141     2.380 f  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.168     2.549    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X1Y132         LUT2 (Prop_lut2_I0_O)        0.045     2.594 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000     2.594    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1_n_0
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.175     2.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.283     2.862    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism             -0.622     2.239    
    SLICE_X1Y132         FDRE (Hold_fdre_C_D)         0.091     2.330    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.184ns (36.192%)  route 0.324ns (63.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.244     2.239    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.141     2.380 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.324     2.705    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y130         LUT3 (Prop_lut3_I1_O)        0.043     2.748 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.748    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.175     2.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.240     2.818    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism             -0.583     2.235    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.107     2.342    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.443%)  route 0.324ns (63.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.244     2.239    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.141     2.380 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.324     2.705    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y130         LUT3 (Prop_lut3_I1_O)        0.045     2.750 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.750    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.175     2.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.240     2.818    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism             -0.583     2.235    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.092     2.327    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.420%)  route 0.325ns (63.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.244     2.239    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.141     2.380 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.325     2.705    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y130         LUT3 (Prop_lut3_I1_O)        0.045     2.750 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     2.750    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.175     2.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.240     2.818    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism             -0.583     2.235    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.092     2.327    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.184ns (31.469%)  route 0.401ns (68.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.244     2.239    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.141     2.380 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.401     2.781    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y130         LUT3 (Prop_lut3_I1_O)        0.043     2.824 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     2.824    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.175     2.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.240     2.818    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism             -0.583     2.235    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.107     2.342    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.702%)  route 0.401ns (68.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.244     2.239    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.141     2.380 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.401     2.781    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y130         LUT3 (Prop_lut3_I1_O)        0.045     2.826 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     2.826    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.175     2.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.240     2.818    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism             -0.583     2.235    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.092     2.327    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.185ns (28.016%)  route 0.475ns (71.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.244     2.239    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.141     2.380 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.475     2.856    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y130         LUT3 (Prop_lut3_I1_O)        0.044     2.900 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.900    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.175     2.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.240     2.818    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism             -0.583     2.235    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.107     2.342    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.125%)  route 0.475ns (71.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.244     2.239    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.141     2.380 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.475     2.856    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y130         LUT3 (Prop_lut3_I1_O)        0.045     2.901 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.901    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.175     2.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.240     2.818    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism             -0.583     2.235    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.091     2.326    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.575    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100hz_ssd
Waveform(ns):       { 0.000 5000000.000 }
Period(ns):         10000000.000
Sources:            { u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)    Slack(ns)    Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10000000.000  9999999.000  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000000.000  9999999.000  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000000.000  9999999.000  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000000.000  9999999.000  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000000.000  9999999.000  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000000.000  9999999.000  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000000.000  9999999.000  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000000.000  9999999.000  SLICE_X1Y132  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.000   4999998.500  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.000   4999998.500  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.000   4999998.500  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.000   4999998.500  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.000   4999998.500  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.000   4999998.500  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.000   4999998.500  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.000   4999998.500  SLICE_X1Y132  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.500   4999999.000  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.500   4999999.000  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000000.000   4999999.500  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000000.000   4999999.500  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000000.000   4999999.500  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000000.000   4999999.500  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000000.000   4999999.500  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000000.000   4999999.500  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000000.000   4999999.500  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000000.000   4999999.500  SLICE_X1Y132  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5000000.500   5000000.000  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5000000.500   5000000.000  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      132.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.299ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.672ns (29.012%)  route 1.644ns (70.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.947ns = ( 141.587 - 135.640 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.710     6.328    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y100         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     6.846 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.066     7.912    u_uart_tx_only/s_ce_baud_1x
    SLICE_X5Y93          LUT3 (Prop_lut3_I2_O)        0.154     8.066 r  u_uart_tx_only/u_fifo_uart_tx_0_i_1/O
                         net (fo=1, routed)           0.578     8.645    u_uart_tx_only/u_fifo_uart_tx_0/RDEN
    RAMB18_X0Y36         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.561   141.587    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y36         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.232   141.819    
                         clock uncertainty           -0.245   141.574    
    RAMB18_X0Y36         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.630   140.944    u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                        140.944    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                132.299    

Slack (MET) :             132.312ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.123ns (37.071%)  route 1.906ns (62.929%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 141.630 - 135.640 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.689     6.307    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y36         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.875     7.182 f  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/EMPTY
                         net (fo=2, routed)           1.258     8.440    u_uart_tx_only/EMPTY
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.124     8.564 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2/O
                         net (fo=1, routed)           0.263     8.827    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2_n_0
    SLICE_X5Y93          LUT5 (Prop_lut5_I2_O)        0.124     8.951 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.385     9.336    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1_n_0
    SLICE_X4Y93          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.603   141.630    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y93          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                         clock pessimism              0.311   141.941    
                         clock uncertainty           -0.245   141.696    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)       -0.047   141.649    u_uart_tx_only/s_uarttxonly_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        141.649    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                132.312    

Slack (MET) :             132.495ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.642ns (25.237%)  route 1.902ns (74.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 141.549 - 135.640 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.710     6.328    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y100         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     6.846 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.188     8.034    u_uart_tx_only/s_ce_baud_1x
    SLICE_X5Y91          LUT3 (Prop_lut3_I0_O)        0.124     8.158 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.714     8.872    u_uart_tx_only/s_data_aux
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.522   141.549    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[0]/C
                         clock pessimism              0.232   141.781    
                         clock uncertainty           -0.245   141.536    
    SLICE_X8Y90          FDRE (Setup_fdre_C_CE)      -0.169   141.367    u_uart_tx_only/s_data_aux_reg[0]
  -------------------------------------------------------------------
                         required time                        141.367    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                132.495    

Slack (MET) :             132.495ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.642ns (25.237%)  route 1.902ns (74.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 141.549 - 135.640 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.710     6.328    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y100         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     6.846 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.188     8.034    u_uart_tx_only/s_ce_baud_1x
    SLICE_X5Y91          LUT3 (Prop_lut3_I0_O)        0.124     8.158 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.714     8.872    u_uart_tx_only/s_data_aux
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.522   141.549    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[1]/C
                         clock pessimism              0.232   141.781    
                         clock uncertainty           -0.245   141.536    
    SLICE_X8Y90          FDRE (Setup_fdre_C_CE)      -0.169   141.367    u_uart_tx_only/s_data_aux_reg[1]
  -------------------------------------------------------------------
                         required time                        141.367    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                132.495    

Slack (MET) :             132.495ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.642ns (25.237%)  route 1.902ns (74.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 141.549 - 135.640 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.710     6.328    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y100         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     6.846 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.188     8.034    u_uart_tx_only/s_ce_baud_1x
    SLICE_X5Y91          LUT3 (Prop_lut3_I0_O)        0.124     8.158 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.714     8.872    u_uart_tx_only/s_data_aux
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.522   141.549    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[2]/C
                         clock pessimism              0.232   141.781    
                         clock uncertainty           -0.245   141.536    
    SLICE_X8Y90          FDRE (Setup_fdre_C_CE)      -0.169   141.367    u_uart_tx_only/s_data_aux_reg[2]
  -------------------------------------------------------------------
                         required time                        141.367    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                132.495    

Slack (MET) :             132.495ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.642ns (25.237%)  route 1.902ns (74.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 141.549 - 135.640 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.710     6.328    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y100         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     6.846 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.188     8.034    u_uart_tx_only/s_ce_baud_1x
    SLICE_X5Y91          LUT3 (Prop_lut3_I0_O)        0.124     8.158 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.714     8.872    u_uart_tx_only/s_data_aux
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.522   141.549    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[3]/C
                         clock pessimism              0.232   141.781    
                         clock uncertainty           -0.245   141.536    
    SLICE_X8Y90          FDRE (Setup_fdre_C_CE)      -0.169   141.367    u_uart_tx_only/s_data_aux_reg[3]
  -------------------------------------------------------------------
                         required time                        141.367    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                132.495    

Slack (MET) :             132.603ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.642ns (26.347%)  route 1.795ns (73.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 141.550 - 135.640 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.710     6.328    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y100         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     6.846 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.188     8.034    u_uart_tx_only/s_ce_baud_1x
    SLICE_X5Y91          LUT3 (Prop_lut3_I0_O)        0.124     8.158 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.607     8.765    u_uart_tx_only/s_data_aux
    SLICE_X8Y91          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.523   141.550    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y91          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/C
                         clock pessimism              0.232   141.782    
                         clock uncertainty           -0.245   141.537    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169   141.368    u_uart_tx_only/s_data_aux_reg[4]
  -------------------------------------------------------------------
                         required time                        141.368    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                132.603    

Slack (MET) :             132.603ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.642ns (26.347%)  route 1.795ns (73.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 141.550 - 135.640 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.710     6.328    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y100         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     6.846 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.188     8.034    u_uart_tx_only/s_ce_baud_1x
    SLICE_X5Y91          LUT3 (Prop_lut3_I0_O)        0.124     8.158 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.607     8.765    u_uart_tx_only/s_data_aux
    SLICE_X8Y91          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.523   141.550    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y91          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/C
                         clock pessimism              0.232   141.782    
                         clock uncertainty           -0.245   141.537    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169   141.368    u_uart_tx_only/s_data_aux_reg[5]
  -------------------------------------------------------------------
                         required time                        141.368    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                132.603    

Slack (MET) :             132.603ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.642ns (26.347%)  route 1.795ns (73.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 141.550 - 135.640 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.710     6.328    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y100         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     6.846 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.188     8.034    u_uart_tx_only/s_ce_baud_1x
    SLICE_X5Y91          LUT3 (Prop_lut3_I0_O)        0.124     8.158 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.607     8.765    u_uart_tx_only/s_data_aux
    SLICE_X8Y91          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.523   141.550    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y91          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[6]/C
                         clock pessimism              0.232   141.782    
                         clock uncertainty           -0.245   141.537    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169   141.368    u_uart_tx_only/s_data_aux_reg[6]
  -------------------------------------------------------------------
                         required time                        141.368    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                132.603    

Slack (MET) :             132.603ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.642ns (26.347%)  route 1.795ns (73.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 141.550 - 135.640 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.710     6.328    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y100         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     6.846 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.188     8.034    u_uart_tx_only/s_ce_baud_1x
    SLICE_X5Y91          LUT3 (Prop_lut3_I0_O)        0.124     8.158 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.607     8.765    u_uart_tx_only/s_data_aux
    SLICE_X8Y91          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.523   141.550    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y91          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[7]/C
                         clock pessimism              0.232   141.782    
                         clock uncertainty           -0.245   141.537    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169   141.368    u_uart_tx_only/s_data_aux_reg[7]
  -------------------------------------------------------------------
                         required time                        141.368    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                132.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.209ns (43.401%)  route 0.273ns (56.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.599     1.863    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y100         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     2.027 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.273     2.300    u_uart_tx_only/s_ce_baud_1x
    SLICE_X4Y93          LUT3 (Prop_lut3_I1_O)        0.045     2.345 r  u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.345    u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1_n_0
    SLICE_X4Y93          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.417    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y93          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                         clock pessimism             -0.278     2.138    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.091     2.229    u_uart_tx_only/s_uarttxonly_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.599     1.863    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y100         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     2.004 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/Q
                         net (fo=4, routed)           0.078     2.083    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[3]
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.045     2.128 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     2.128    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.872     2.415    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y100         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism             -0.538     1.876    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.120     1.996    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.593     1.857    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y113         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDPE (Prop_fdpe_C_Q)         0.141     1.998 r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/Q
                         net (fo=1, routed)           0.118     2.116    u_reset_sync_7_37mhz/p_0_in[4]
    SLICE_X4Y113         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.862     2.406    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X4Y113         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X4Y113         FDPE (Hold_fdpe_C_D)         0.070     1.940    u_reset_sync_7_37mhz/s_rst_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.860    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X4Y107         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDPE (Prop_fdpe_C_Q)         0.141     2.001 r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/Q
                         net (fo=1, routed)           0.157     2.158    u_reset_sync_7_37mhz/p_0_in[9]
    SLICE_X7Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.411    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
                         clock pessimism             -0.533     1.877    
    SLICE_X7Y105         FDPE (Hold_fdpe_C_D)         0.075     1.952    u_reset_sync_7_37mhz/s_rst_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.928%)  route 0.119ns (39.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.599     1.863    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y100         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     2.004 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.119     2.124    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[5]
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.045     2.169 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.169    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]
    SLICE_X3Y100         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.872     2.415    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y100         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                         clock pessimism             -0.551     1.863    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.092     1.955    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.033%)  route 0.154ns (44.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.867    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y93          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.154     2.163    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.048     2.211 r  u_uart_tx_only/s_i_aux[1]_i_1/O
                         net (fo=1, routed)           0.000     2.211    u_uart_tx_only/s_i_val[1]
    SLICE_X5Y93          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.417    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y93          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism             -0.536     1.880    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.107     1.987    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.004%)  route 0.155ns (44.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.867    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y93          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.155     2.164    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X5Y93          LUT5 (Prop_lut5_I0_O)        0.049     2.213 r  u_uart_tx_only/s_i_aux[3]_i_2/O
                         net (fo=1, routed)           0.000     2.213    u_uart_tx_only/s_i_val[3]
    SLICE_X5Y93          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.417    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y93          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism             -0.536     1.880    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.107     1.987    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.637%)  route 0.154ns (45.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.867    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y93          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.154     2.163    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X5Y93          LUT2 (Prop_lut2_I0_O)        0.045     2.208 r  u_uart_tx_only/s_i_aux[0]_i_1/O
                         net (fo=1, routed)           0.000     2.208    u_uart_tx_only/s_i_aux[0]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.417    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y93          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
                         clock pessimism             -0.536     1.880    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.091     1.971    u_uart_tx_only/s_i_aux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.477%)  route 0.155ns (45.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.867    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y93          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.155     2.164    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.045     2.209 r  u_uart_tx_only/s_i_aux[2]_i_1/O
                         net (fo=1, routed)           0.000     2.209    u_uart_tx_only/s_i_val[2]
    SLICE_X5Y93          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.417    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y93          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism             -0.536     1.880    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.092     1.972    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.593     1.857    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X4Y113         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDPE (Prop_fdpe_C_Q)         0.141     1.998 r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/Q
                         net (fo=1, routed)           0.172     2.171    u_reset_sync_7_37mhz/p_0_in[6]
    SLICE_X4Y113         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.862     2.406    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X4Y113         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[6]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X4Y113         FDPE (Hold_fdpe_C_D)         0.070     1.927    u_reset_sync_7_37mhz/s_rst_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.820 }
Period(ns):         135.640
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.640     133.064    RAMB18_X0Y36     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.640     133.485    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.640     134.391    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X5Y113     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X7Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X7Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X7Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X7Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X5Y113     u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X5Y113     u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.640     77.720     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y107     u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X5Y91      u_uart_tx_only/eo_uart_tx_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y113     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y113     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y113     u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y113     u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y113     u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y113     u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y113     u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y113     u_reset_sync_7_37mhz/s_rst_shift_reg[6]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y113     u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y107     u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X5Y93      u_uart_tx_only/s_i_aux_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  VIRTUAL_clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9999961.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[0]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 3.986ns (63.819%)  route 2.260ns (36.181%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697     6.315    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     6.771 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.540     7.311    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     7.767 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/Q
                         net (fo=1, routed)           2.260    10.027    eo_ssd_pmod0_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         3.530    13.556 r  eo_ssd_pmod0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.556    eo_ssd_pmod0[0]
    G13                                                               r  eo_ssd_pmod0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.556    
  -------------------------------------------------------------------
                         slack                              9999961.000    

Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[1]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 4.159ns (66.858%)  route 2.061ns (33.142%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697     6.315    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     6.771 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.540     7.311    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.419     7.730 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/Q
                         net (fo=1, routed)           2.061     9.791    eo_ssd_pmod0_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         3.740    13.531 r  eo_ssd_pmod0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.531    eo_ssd_pmod0[1]
    B11                                                               r  eo_ssd_pmod0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.531    
  -------------------------------------------------------------------
                         slack                              9999961.000    

Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[7]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 3.949ns (60.138%)  route 2.618ns (39.862%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697     6.315    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     6.771 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.637     7.408    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.456     7.864 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           2.618    10.482    eo_ssd_pmod0_OBUF[7]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.975 r  eo_ssd_pmod0_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.975    eo_ssd_pmod0[7]
    K16                                                               r  eo_ssd_pmod0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                              9999961.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[2]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 4.022ns (67.790%)  route 1.911ns (32.210%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697     6.315    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     6.771 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.540     7.311    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     7.767 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/Q
                         net (fo=1, routed)           1.911     9.678    eo_ssd_pmod0_OBUF[2]
    A11                  OBUF (Prop_obuf_I_O)         3.566    13.244 r  eo_ssd_pmod0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.244    eo_ssd_pmod0[2]
    A11                                                               r  eo_ssd_pmod0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[3]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 4.142ns (67.217%)  route 2.020ns (32.783%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697     6.315    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     6.771 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.540     7.311    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.419     7.730 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/Q
                         net (fo=1, routed)           2.020     9.750    eo_ssd_pmod0_OBUF[3]
    D12                  OBUF (Prop_obuf_I_O)         3.723    13.473 r  eo_ssd_pmod0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.473    eo_ssd_pmod0[3]
    D12                                                               r  eo_ssd_pmod0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[4]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 3.999ns (68.100%)  route 1.873ns (31.900%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697     6.315    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     6.771 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.540     7.311    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     7.767 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/Q
                         net (fo=1, routed)           1.873     9.640    eo_ssd_pmod0_OBUF[4]
    D13                  OBUF (Prop_obuf_I_O)         3.543    13.183 r  eo_ssd_pmod0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.183    eo_ssd_pmod0[4]
    D13                                                               r  eo_ssd_pmod0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.183    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[5]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.678ns  (logic 4.145ns (73.004%)  route 1.533ns (26.996%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697     6.315    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     6.771 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.540     7.311    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.419     7.730 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/Q
                         net (fo=1, routed)           1.533     9.263    eo_ssd_pmod0_OBUF[5]
    B18                  OBUF (Prop_obuf_I_O)         3.726    12.989 r  eo_ssd_pmod0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.989    eo_ssd_pmod0[5]
    B18                                                               r  eo_ssd_pmod0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -12.989    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[6]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 4.015ns (68.873%)  route 1.814ns (31.127%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697     6.315    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     6.771 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.540     7.311    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     7.767 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/Q
                         net (fo=1, routed)           1.814     9.581    eo_ssd_pmod0_OBUF[6]
    A18                  OBUF (Prop_obuf_I_O)         3.559    13.140 r  eo_ssd_pmod0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.140    eo_ssd_pmod0[6]
    A18                                                               r  eo_ssd_pmod0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.140    
  -------------------------------------------------------------------
                         slack                              9999962.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[5]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 1.435ns (83.385%)  route 0.286ns (16.615%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.207     2.202    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.128     2.330 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/Q
                         net (fo=1, routed)           0.286     2.616    eo_ssd_pmod0_OBUF[5]
    B18                  OBUF (Prop_obuf_I_O)         1.307     3.923 r  eo_ssd_pmod0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.923    eo_ssd_pmod0[5]
    B18                                                               r  eo_ssd_pmod0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.923    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[6]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 1.400ns (77.979%)  route 0.395ns (22.021%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.207     2.202    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     2.343 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/Q
                         net (fo=1, routed)           0.395     2.739    eo_ssd_pmod0_OBUF[6]
    A18                  OBUF (Prop_obuf_I_O)         1.259     3.998 r  eo_ssd_pmod0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.998    eo_ssd_pmod0[6]
    A18                                                               r  eo_ssd_pmod0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.998    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[4]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 1.385ns (76.548%)  route 0.424ns (23.452%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.207     2.202    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     2.343 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/Q
                         net (fo=1, routed)           0.424     2.767    eo_ssd_pmod0_OBUF[4]
    D13                  OBUF (Prop_obuf_I_O)         1.244     4.011 r  eo_ssd_pmod0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.011    eo_ssd_pmod0[4]
    D13                                                               r  eo_ssd_pmod0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.011    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[2]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 1.408ns (76.060%)  route 0.443ns (23.940%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.207     2.202    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     2.343 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/Q
                         net (fo=1, routed)           0.443     2.786    eo_ssd_pmod0_OBUF[2]
    A11                  OBUF (Prop_obuf_I_O)         1.267     4.053 r  eo_ssd_pmod0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.053    eo_ssd_pmod0[2]
    A11                                                               r  eo_ssd_pmod0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.053    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[3]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 1.432ns (75.375%)  route 0.468ns (24.625%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.207     2.202    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.128     2.330 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/Q
                         net (fo=1, routed)           0.468     2.798    eo_ssd_pmod0_OBUF[3]
    D12                  OBUF (Prop_obuf_I_O)         1.304     4.103 r  eo_ssd_pmod0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.103    eo_ssd_pmod0[3]
    D12                                                               r  eo_ssd_pmod0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.103    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[0]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 1.372ns (70.584%)  route 0.572ns (29.416%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.207     2.202    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     2.343 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/Q
                         net (fo=1, routed)           0.572     2.915    eo_ssd_pmod0_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.231     4.145 r  eo_ssd_pmod0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.145    eo_ssd_pmod0[0]
    G13                                                               r  eo_ssd_pmod0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.145    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[1]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 1.447ns (74.190%)  route 0.503ns (25.810%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.207     2.202    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.128     2.330 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/Q
                         net (fo=1, routed)           0.503     2.834    eo_ssd_pmod0_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         1.319     4.153 r  eo_ssd_pmod0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.153    eo_ssd_pmod0[1]
    B11                                                               r  eo_ssd_pmod0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.153    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[7]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 1.335ns (64.385%)  route 0.739ns (35.615%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.244     2.239    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.141     2.380 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.739     3.119    eo_ssd_pmod0_OBUF[7]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.313 r  eo_ssd_pmod0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.313    eo_ssd_pmod0[7]
    K16                                                               r  eo_ssd_pmod0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.313    
  -------------------------------------------------------------------
                         slack                                  0.978    





---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.736ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.124ns (8.211%)  route 1.386ns (91.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.964ns = ( 55.964 - 50.000 ) 
    Source Clock Delay      (SCD):    6.771ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697     6.315    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     6.771 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.386     8.157    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X1Y130         LUT3 (Prop_lut3_I0_O)        0.124     8.281 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1/O
                         net (fo=1, routed)           0.000     8.281    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1_n_0
    SLICE_X1Y130         FDSE                                         f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578    55.964    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                         clock pessimism              0.232    56.196    
                         clock uncertainty           -0.210    55.986    
    SLICE_X1Y130         FDSE (Setup_fdse_C_D)        0.031    56.017    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg
  -------------------------------------------------------------------
                         required time                         56.017    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 47.736    

Slack (MET) :             47.739ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.124ns (8.239%)  route 1.381ns (91.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.964ns = ( 55.964 - 50.000 ) 
    Source Clock Delay      (SCD):    6.771ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697     6.315    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     6.771 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.381     8.152    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.124     8.276 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.276    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578    55.964    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.196    
                         clock uncertainty           -0.210    55.986    
    SLICE_X1Y130         FDRE (Setup_fdre_C_D)        0.029    56.015    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.015    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                 47.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.045ns (8.363%)  route 0.493ns (91.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.493     2.489    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.045     2.534 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.534    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.125    
    SLICE_X1Y130         FDRE (Hold_fdre_C_D)         0.091     2.216    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.045ns (8.332%)  route 0.495ns (91.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.495     2.491    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X1Y130         LUT3 (Prop_lut3_I0_O)        0.045     2.536 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1/O
                         net (fo=1, routed)           0.000     2.536    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1_n_0
    SLICE_X1Y130         FDSE                                         f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                         clock pessimism             -0.278     2.125    
    SLICE_X1Y130         FDSE (Hold_fdse_C_D)         0.092     2.217    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.318    





---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.435ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.124ns (7.557%)  route 1.517ns (92.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 55.980 - 50.000 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.708     6.327    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     6.845 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.805     7.650    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y77          LUT4 (Prop_lut4_I0_O)        0.124     7.774 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.712     8.486    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X1Y71          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.593    55.980    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X1Y71          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.212    
                         clock uncertainty           -0.210    56.002    
    SLICE_X1Y71          FDRE (Setup_fdre_C_D)       -0.081    55.921    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         55.921    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                 47.435    

Slack (MET) :             47.692ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.124ns (8.041%)  route 1.418ns (91.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 55.978 - 50.000 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.708     6.327    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     6.845 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.418     8.263    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X2Y77          LUT2 (Prop_lut2_I1_O)        0.124     8.387 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.387    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.591    55.978    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X2Y77          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.210    
                         clock uncertainty           -0.210    56.000    
    SLICE_X2Y77          FDRE (Setup_fdre_C_D)        0.079    56.079    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.079    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                 47.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.045ns (8.458%)  route 0.487ns (91.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.594     1.858    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     2.022 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.487     2.509    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X2Y77          LUT2 (Prop_lut2_I1_O)        0.045     2.554 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.554    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.864     2.407    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X2Y77          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.128    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.121     2.249    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.601ns  (logic 0.045ns (7.488%)  route 0.556ns (92.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 102.408 - 100.000 ) 
    Source Clock Delay      (SCD):    2.022ns = ( 102.022 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.594   101.858    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164   102.022 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.287   102.309    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y77          LUT4 (Prop_lut4_I0_O)        0.045   102.354 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.269   102.623    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X1Y71          FDRE                                         f  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.865   102.408    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X1Y71          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278   102.129    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.066   102.195    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -102.195    
                         arrival time                         102.623    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       46.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.816ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.154ns (7.293%)  route 1.957ns (92.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 55.971 - 50.000 ) 
    Source Clock Delay      (SCD):    6.782ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.708     6.326    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     6.782 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.426     8.208    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X0Y107         LUT4 (Prop_lut4_I0_O)        0.154     8.362 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.532     8.894    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X0Y112         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.585    55.971    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y112         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.203    
                         clock uncertainty           -0.210    55.993    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)       -0.284    55.709    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         55.709    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                 46.816    

Slack (MET) :             48.349ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@850.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        0.896ns  (logic 0.124ns (13.843%)  route 0.772ns (86.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 855.974 - 850.000 ) 
    Source Clock Delay      (SCD):    6.782ns = ( 806.782 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   801.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233   802.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   802.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719   804.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   804.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.708   806.326    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456   806.782 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.772   807.554    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.124   807.678 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000   807.678    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    850.000   850.000 r  
    E3                                                0.000   850.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   850.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   851.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   852.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   852.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   854.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   854.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.588   855.974    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X0Y108         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232   856.206    
                         clock uncertainty           -0.210   855.996    
    SLICE_X0Y108         FDRE (Setup_fdre_C_D)        0.031   856.027    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                        856.027    
                         arrival time                        -807.678    
  -------------------------------------------------------------------
                         slack                                 48.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.045ns (10.471%)  route 0.385ns (89.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.597     1.861    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.385     2.387    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X0Y108         LUT2 (Prop_lut2_I1_O)        0.045     2.432 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.432    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.870     2.413    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X0Y108         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.134    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.092     2.226    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@800.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        0.852ns  (logic 0.043ns (5.044%)  route 0.809ns (94.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 802.410 - 800.000 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 802.002 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   800.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   800.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   800.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   801.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   801.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.597   801.861    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141   802.002 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.611   802.613    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X0Y107         LUT4 (Prop_lut4_I0_O)        0.043   802.656 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.199   802.855    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X0Y112         FDRE                                         f  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    800.000   800.000 r  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   800.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   800.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   800.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   801.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   801.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.867   802.410    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y112         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278   802.131    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.001   802.132    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -802.132    
                         arrival time                         802.855    
  -------------------------------------------------------------------
                         slack                                  0.723    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_20mhz_virt_in
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       19.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.534ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.497ns (36.031%)  route 0.883ns (63.969%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    A8                                                0.000    30.400 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    30.897 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.883    31.780    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.599    51.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.014    51.314    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.314    
                         arrival time                         -31.780    
  -------------------------------------------------------------------
                         slack                                 19.534    

Slack (MET) :             19.578ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.465ns (34.933%)  route 0.866ns (65.066%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C11                                               0.000    30.400 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    30.865 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.866    31.731    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.599    51.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.019    51.309    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.309    
                         arrival time                         -31.731    
  -------------------------------------------------------------------
                         slack                                 19.578    

Slack (MET) :             19.582ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.468ns (35.093%)  route 0.865ns (64.907%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C10                                               0.000    30.400 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.468    30.868 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.865    31.732    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.599    51.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.014    51.314    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.314    
                         arrival time                         -31.732    
  -------------------------------------------------------------------
                         slack                                 19.582    

Slack (MET) :             19.650ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.487ns (38.393%)  route 0.781ns (61.607%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    A10                                               0.000    30.400 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.487    30.887 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.781    31.668    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.599    51.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.011    51.317    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.317    
                         arrival time                         -31.668    
  -------------------------------------------------------------------
                         slack                                 19.650    

Slack (MET) :             19.667ns  (required time - arrival time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.490ns (36.913%)  route 0.838ns (63.087%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 51.945 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    B8                                                0.000    30.400 r  ei_btn3 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         0.490    30.890 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           0.838    31.729    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.680    51.945    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.945    
                         clock uncertainty           -0.535    51.410    
    SLICE_X0Y155         FDRE (Setup_fdre_C_D)       -0.014    51.396    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.396    
                         arrival time                         -31.729    
  -------------------------------------------------------------------
                         slack                                 19.667    

Slack (MET) :             19.740ns  (required time - arrival time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.472ns (37.755%)  route 0.778ns (62.245%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 51.945 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    B9                                                0.000    30.400 r  ei_btn2 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         0.472    30.872 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           0.778    31.651    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.680    51.945    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.945    
                         clock uncertainty           -0.535    51.410    
    SLICE_X0Y155         FDRE (Setup_fdre_C_D)       -0.019    51.391    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.391    
                         arrival time                         -31.651    
  -------------------------------------------------------------------
                         slack                                 19.740    

Slack (MET) :             19.744ns  (required time - arrival time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.474ns (37.855%)  route 0.778ns (62.145%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 51.945 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C9                                                0.000    30.400 r  ei_btn1 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         0.474    30.874 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           0.778    31.652    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.680    51.945    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.945    
                         clock uncertainty           -0.535    51.410    
    SLICE_X0Y155         FDRE (Setup_fdre_C_D)       -0.014    51.396    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.396    
                         arrival time                         -31.652    
  -------------------------------------------------------------------
                         slack                                 19.744    

Slack (MET) :             19.765ns  (required time - arrival time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.443ns (36.116%)  route 0.784ns (63.884%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 51.941 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    D9                                                0.000    30.400 r  ei_btn0 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         0.443    30.843 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           0.784    31.627    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y163         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.676    51.941    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y163         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.941    
                         clock uncertainty           -0.535    51.406    
    SLICE_X0Y163         FDRE (Setup_fdre_C_D)       -0.014    51.392    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.392    
                         arrival time                         -31.627    
  -------------------------------------------------------------------
                         slack                                 19.765    

Slack (MET) :             19.769ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.455ns (39.903%)  route 0.685ns (60.097%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 51.858 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    V14                                               0.000    30.400 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    30.400    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         0.455    30.855 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.685    31.540    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y71          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.594    51.858    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y71          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.858    
                         clock uncertainty           -0.535    51.323    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)       -0.014    51.309    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.309    
                         arrival time                         -31.540    
  -------------------------------------------------------------------
                         slack                                 19.769    

Slack (MET) :             19.776ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.453ns (40.012%)  route 0.680ns (59.988%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 51.858 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    U14                                               0.000    30.400 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    30.400    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         0.453    30.853 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.680    31.533    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y71          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.594    51.858    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y71          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.858    
                         clock uncertainty           -0.535    51.323    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)       -0.014    51.309    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.309    
                         arrival time                         -31.533    
  -------------------------------------------------------------------
                         slack                                 19.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.405ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_cipo
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 1.453ns (64.007%)  route 0.817ns (35.993%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    V10                                               0.000    20.200 r  ei_pmod_acl2_cipo (IN)
                         net (fo=0)                   0.000    20.200    ei_pmod_acl2_cipo
    V10                  IBUF (Prop_ibuf_I_O)         1.453    21.653 r  ei_pmod_acl2_cipo_IBUF_inst/O
                         net (fo=1, routed)           0.817    22.470    u_pmod_acl2_custom_driver/ei_cipo
    SLICE_X0Y64          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.720     6.339    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y64          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg/C
                         clock pessimism              0.000     6.339    
                         clock uncertainty            0.535     6.874    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.192     7.066    u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -7.066    
                         arrival time                          22.470    
  -------------------------------------------------------------------
                         slack                                 15.405    

Slack (MET) :             15.752ns  (arrival time - required time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 1.417ns (50.862%)  route 1.369ns (49.138%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    D9                                                0.000    20.200 r  ei_btn0 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.417    21.617 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           1.369    22.985    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y163         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.888     6.507    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y163         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.507    
                         clock uncertainty            0.535     7.042    
    SLICE_X0Y163         FDRE (Hold_fdre_C_D)         0.192     7.234    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.234    
                         arrival time                          22.985    
  -------------------------------------------------------------------
                         slack                                 15.752    

Slack (MET) :             15.770ns  (arrival time - required time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 1.447ns (51.534%)  route 1.361ns (48.466%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    C9                                                0.000    20.200 r  ei_btn1 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         1.447    21.647 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           1.361    23.009    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.893     6.512    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.535     7.047    
    SLICE_X0Y155         FDRE (Hold_fdre_C_D)         0.192     7.239    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.239    
                         arrival time                          23.009    
  -------------------------------------------------------------------
                         slack                                 15.770    

Slack (MET) :             15.784ns  (arrival time - required time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 1.446ns (51.425%)  route 1.365ns (48.575%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    B9                                                0.000    20.200 r  ei_btn2 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         1.446    21.646 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           1.365    23.011    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.893     6.512    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.535     7.047    
    SLICE_X0Y155         FDRE (Hold_fdre_C_D)         0.180     7.227    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.227    
                         arrival time                          23.011    
  -------------------------------------------------------------------
                         slack                                 15.784    

Slack (MET) :             15.792ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 1.429ns (53.931%)  route 1.220ns (46.069%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    V14                                               0.000    20.200 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    20.200    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         1.429    21.629 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           1.220    22.849    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y71          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.711     6.330    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y71          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.330    
                         clock uncertainty            0.535     6.865    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.192     7.057    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.057    
                         arrival time                          22.849    
  -------------------------------------------------------------------
                         slack                                 15.792    

Slack (MET) :             15.823ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 1.427ns (53.172%)  route 1.257ns (46.828%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    U14                                               0.000    20.200 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    20.200    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         1.427    21.627 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           1.257    22.884    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y71          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.711     6.330    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y71          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.330    
                         clock uncertainty            0.535     6.865    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.196     7.061    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.061    
                         arrival time                          22.884    
  -------------------------------------------------------------------
                         slack                                 15.823    

Slack (MET) :             15.895ns  (arrival time - required time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 1.464ns (49.820%)  route 1.474ns (50.180%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    B8                                                0.000    20.200 r  ei_btn3 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         1.464    21.664 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           1.474    23.138    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.893     6.512    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.535     7.047    
    SLICE_X0Y155         FDRE (Hold_fdre_C_D)         0.196     7.243    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.243    
                         arrival time                          23.138    
  -------------------------------------------------------------------
                         slack                                 15.895    

Slack (MET) :             16.042ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 1.460ns (50.275%)  route 1.444ns (49.725%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    A10                                               0.000    20.200 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.460    21.660 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.444    23.104    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.535     6.863    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.199     7.062    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.062    
                         arrival time                          23.104    
  -------------------------------------------------------------------
                         slack                                 16.042    

Slack (MET) :             16.151ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 1.470ns (48.912%)  route 1.536ns (51.088%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    A8                                                0.000    20.200 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470    21.670 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.536    23.206    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.535     6.863    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.192     7.055    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.055    
                         arrival time                          23.206    
  -------------------------------------------------------------------
                         slack                                 16.151    

Slack (MET) :             16.163ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 1.441ns (47.687%)  route 1.581ns (52.313%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    C10                                               0.000    20.200 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.441    21.641 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.581    23.222    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.535     6.863    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.196     7.059    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.059    
                         arrival time                          23.222    
  -------------------------------------------------------------------
                         slack                                 16.163    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9950047.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.590ns  (logic 0.580ns (22.394%)  route 2.010ns (77.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.314ns = ( 49956.316 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.696 49956.320    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y129         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.456 49956.777 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[0]/Q
                         net (fo=1, routed)           2.010 49958.789    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[0]
    SLICE_X0Y130         LUT3 (Prop_lut3_I0_O)        0.124 49958.914 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000 49958.914    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.464 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.029 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.906    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.714ns  (logic 0.746ns (27.491%)  route 1.968ns (72.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.313ns = ( 49956.316 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.695 49956.320    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.419 49956.738 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/Q
                         net (fo=1, routed)           1.968 49958.707    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[1]
    SLICE_X0Y130         LUT3 (Prop_lut3_I2_O)        0.327 49959.035 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000 49959.035    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.464 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49959.027    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.820ns  (logic 0.746ns (26.456%)  route 2.074ns (73.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.316ns = ( 49956.320 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.698 49956.324    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y131         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.419 49956.742 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[3]/Q
                         net (fo=1, routed)           2.074 49958.816    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[3]
    SLICE_X0Y130         LUT3 (Prop_lut3_I0_O)        0.327 49959.145 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000 49959.145    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.464 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49959.137    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.813ns  (logic 0.580ns (20.616%)  route 2.233ns (79.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.313ns = ( 49956.316 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.695 49956.320    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456 49956.777 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[4]/Q
                         net (fo=1, routed)           2.233 49959.012    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[4]
    SLICE_X0Y130         LUT3 (Prop_lut3_I2_O)        0.124 49959.137 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000 49959.137    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.464 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.031 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49959.129    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.812ns  (logic 0.744ns (26.455%)  route 2.068ns (73.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.316ns = ( 49956.320 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.698 49956.324    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y131         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.419 49956.742 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[5]/Q
                         net (fo=1, routed)           2.068 49958.812    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[5]
    SLICE_X0Y130         LUT3 (Prop_lut3_I0_O)        0.325 49959.137 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000 49959.137    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.464 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49959.129    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.352ns  (logic 0.456ns (19.388%)  route 1.896ns (80.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.315ns = ( 49956.320 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697 49956.320    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDSE (Prop_fdse_C_Q)         0.456 49956.777 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.896 49958.672    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.464 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_R)       -0.429 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.668    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.352ns  (logic 0.456ns (19.388%)  route 1.896ns (80.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.315ns = ( 49956.320 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697 49956.320    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDSE (Prop_fdse_C_Q)         0.456 49956.777 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.896 49958.672    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.464 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_R)       -0.429 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.668    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.508ns  (logic 0.580ns (23.126%)  route 1.928ns (76.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.316ns = ( 49956.320 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.698 49956.324    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y131         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456 49956.781 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/Q
                         net (fo=1, routed)           1.928 49958.711    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[2]
    SLICE_X0Y130         LUT3 (Prop_lut3_I0_O)        0.124 49958.836 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000 49958.836    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.464 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.031 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.828    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.352ns  (logic 0.456ns (19.388%)  route 1.896ns (80.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.315ns = ( 49956.320 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697 49956.320    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDSE (Prop_fdse_C_Q)         0.456 49956.777 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.896 49958.672    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.464 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_R)       -0.429 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.668    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.352ns  (logic 0.456ns (19.388%)  route 1.896ns (80.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.315ns = ( 49956.320 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.697 49956.320    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDSE (Prop_fdse_C_Q)         0.456 49956.777 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.896 49958.672    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.464 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_R)       -0.429 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.668    
  -------------------------------------------------------------------
                         slack                              9950048.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.186ns (20.029%)  route 0.743ns (79.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[6]/Q
                         net (fo=1, routed)           0.743     2.738    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[6]
    SLICE_X0Y130         LUT3 (Prop_lut3_I0_O)        0.045     2.783 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     2.783    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.175     2.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.240     2.818    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism             -0.278     2.540    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.092     2.632    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.230ns (23.118%)  route 0.765ns (76.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.588     1.852    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.128     1.980 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/Q
                         net (fo=1, routed)           0.765     2.745    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[3]
    SLICE_X0Y130         LUT3 (Prop_lut3_I2_O)        0.102     2.847 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.847    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.175     2.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.240     2.818    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism             -0.278     2.540    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.107     2.647    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.228ns (22.829%)  route 0.771ns (77.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.589     1.853    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y129         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.128     1.981 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[1]/Q
                         net (fo=1, routed)           0.771     2.752    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[1]
    SLICE_X0Y130         LUT3 (Prop_lut3_I0_O)        0.100     2.852 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.852    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.175     2.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.240     2.818    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism             -0.278     2.540    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.107     2.647    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.186ns (18.822%)  route 0.802ns (81.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.588     1.852    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.993 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/Q
                         net (fo=1, routed)           0.802     2.796    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[2]
    SLICE_X0Y130         LUT3 (Prop_lut3_I2_O)        0.045     2.841 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.841    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.175     2.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.240     2.818    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism             -0.278     2.540    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.092     2.632    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.186ns (18.791%)  route 0.804ns (81.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.588     1.852    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.993 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/Q
                         net (fo=1, routed)           0.804     2.797    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[0]
    SLICE_X0Y130         LUT3 (Prop_lut3_I2_O)        0.045     2.842 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.842    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.175     2.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.240     2.818    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism             -0.278     2.540    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.091     2.631    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.186ns (17.624%)  route 0.869ns (82.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDSE (Prop_fdse_C_Q)         0.141     1.995 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           0.869     2.865    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X1Y132         LUT2 (Prop_lut2_I1_O)        0.045     2.910 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000     2.910    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1_n_0
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.175     2.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.283     2.862    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y132         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism             -0.278     2.583    
    SLICE_X1Y132         FDRE (Hold_fdre_C_D)         0.091     2.674    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.232ns (22.088%)  route 0.818ns (77.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.588     1.852    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.128     1.980 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[5]/Q
                         net (fo=1, routed)           0.818     2.799    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[5]
    SLICE_X0Y130         LUT3 (Prop_lut3_I2_O)        0.104     2.903 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     2.903    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.175     2.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.240     2.818    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism             -0.278     2.540    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.107     2.647    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.186ns (16.514%)  route 0.940ns (83.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.591     1.855    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y131         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141     1.996 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/Q
                         net (fo=1, routed)           0.940     2.937    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[4]
    SLICE_X0Y130         LUT3 (Prop_lut3_I0_O)        0.045     2.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     2.982    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.175     2.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.240     2.818    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism             -0.278     2.540    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.092     2.632    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.141ns (13.557%)  route 0.899ns (86.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDSE (Prop_fdse_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           0.899     2.894    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.175     2.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.240     2.818    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism             -0.278     2.540    
    SLICE_X0Y130         FDRE (Hold_fdre_C_R)        -0.018     2.522    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.141ns (13.557%)  route 0.899ns (86.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDSE (Prop_fdse_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           0.899     2.894    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.860     2.404    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.175     2.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.240     2.818    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism             -0.278     2.540    
    SLICE_X0Y130         FDRE (Hold_fdre_C_R)        -0.018     2.522    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.373    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  wiz_20mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack       29.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.505ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 3.986ns (51.748%)  route 3.716ns (48.252%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.639     6.258    u_led_pwm_driver/i_clk
    SLICE_X35Y92         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     6.714 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           3.716    10.430    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.960 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    13.960    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.960    
  -------------------------------------------------------------------
                         slack                                 29.505    

Slack (MET) :             29.819ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 3.977ns (53.709%)  route 3.428ns (46.291%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.622     6.241    u_led_pwm_driver/i_clk
    SLICE_X55Y88         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456     6.697 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/Q
                         net (fo=1, routed)           3.428    10.125    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         3.521    13.646 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.646    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.646    
  -------------------------------------------------------------------
                         slack                                 29.819    

Slack (MET) :             29.820ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 3.998ns (53.966%)  route 3.410ns (46.034%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.618     6.236    u_led_pwm_driver/i_clk
    SLICE_X49Y104        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.456     6.692 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           3.410    10.103    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542    13.645 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.645    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.645    
  -------------------------------------------------------------------
                         slack                                 29.820    

Slack (MET) :             29.968ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 3.992ns (55.042%)  route 3.260ns (44.958%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.626     6.245    u_led_pwm_driver/i_clk
    SLICE_X55Y99         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.456     6.701 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           3.260     9.961    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.536    13.497 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.497    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.497    
  -------------------------------------------------------------------
                         slack                                 29.968    

Slack (MET) :             30.116ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 4.033ns (56.803%)  route 3.067ns (43.197%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.630     6.249    u_led_pwm_driver/i_clk
    SLICE_X60Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.518     6.767 r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/Q
                         net (fo=1, routed)           3.067     9.834    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.515    13.349 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.349    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.349    
  -------------------------------------------------------------------
                         slack                                 30.116    

Slack (MET) :             30.152ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led7
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 4.095ns (57.996%)  route 2.966ns (42.004%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.633     6.252    u_led_pwm_driver/i_clk
    SLICE_X8Y79          FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518     6.770 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/Q
                         net (fo=1, routed)           2.966     9.736    eo_led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.313 r  eo_led7_OBUF_inst/O
                         net (fo=0)                   0.000    13.313    eo_led7
    T10                                                               r  eo_led7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.313    
  -------------------------------------------------------------------
                         slack                                 30.152    

Slack (MET) :             30.204ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.028ns  (logic 3.991ns (56.786%)  route 3.037ns (43.214%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.615     6.233    u_led_pwm_driver/i_clk
    SLICE_X61Y102        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456     6.689 r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           3.037     9.726    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.535    13.261 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.261    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.261    
  -------------------------------------------------------------------
                         slack                                 30.204    

Slack (MET) :             30.223ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led5
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 3.967ns (56.638%)  route 3.037ns (43.362%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.620     6.239    u_led_pwm_driver/i_clk
    SLICE_X69Y79         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.456     6.695 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/Q
                         net (fo=1, routed)           3.037     9.731    eo_led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    13.242 r  eo_led5_OBUF_inst/O
                         net (fo=0)                   0.000    13.242    eo_led5
    J5                                                                r  eo_led5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.242    
  -------------------------------------------------------------------
                         slack                                 30.223    

Slack (MET) :             30.317ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.917ns  (logic 4.047ns (58.513%)  route 2.869ns (41.487%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.613     6.231    u_led_pwm_driver/i_clk
    SLICE_X60Y107        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.518     6.749 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           2.869     9.619    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.148 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.148    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.148    
  -------------------------------------------------------------------
                         slack                                 30.317    

Slack (MET) :             30.561ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 3.971ns (60.421%)  route 2.601ns (39.579%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.713     6.332    u_led_pwm_driver/i_clk
    SLICE_X75Y87         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y87         FDRE (Prop_fdre_C_Q)         0.456     6.788 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/Q
                         net (fo=1, routed)           2.601     9.389    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.515    12.904 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000    12.904    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -12.904    
  -------------------------------------------------------------------
                         slack                                 30.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.539ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 1.381ns (72.122%)  route 0.534ns (27.878%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.595     1.859    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y112         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.534     2.534    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.774 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.774    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.774    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.542ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_csn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 1.420ns (73.976%)  route 0.499ns (26.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.594     1.858    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X1Y71          FDRE                                         r  u_pmod_acl2_custom_driver/eo_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.999 r  u_pmod_acl2_custom_driver/eo_csn_o_reg/Q
                         net (fo=1, routed)           0.499     2.499    eo_pmod_acl2_csn_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.279     3.777 r  eo_pmod_acl2_csn_OBUF_inst/O
                         net (fo=0)                   0.000     3.777    eo_pmod_acl2_csn
    U12                                                               r  eo_pmod_acl2_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.543ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 1.410ns (73.460%)  route 0.510ns (26.540%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.594     1.858    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X1Y71          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.999 r  u_pmod_acl2_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.510     2.509    eo_pmod_acl2_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.778 r  eo_pmod_acl2_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.778    eo_pmod_acl2_sck
    V11                                                               r  eo_pmod_acl2_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.778    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.559ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_csn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.376ns (71.138%)  route 0.558ns (28.862%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.595     1.859    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y112         FDRE                                         r  u_pmod_cls_custom_driver/eo_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  u_pmod_cls_custom_driver/eo_csn_o_reg/Q
                         net (fo=1, routed)           0.558     2.559    eo_pmod_cls_csn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.794 r  eo_pmod_cls_csn_OBUF_inst/O
                         net (fo=0)                   0.000     3.794    eo_pmod_cls_csn
    E15                                                               r  eo_pmod_cls_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.794    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.566ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 1.380ns (71.164%)  route 0.559ns (28.836%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.597     1.861    u_led_pwm_driver/i_clk
    SLICE_X80Y102        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDRE (Prop_fdre_C_Q)         0.164     2.025 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           0.559     2.585    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.216     3.801 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.801    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.801    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.661ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 1.409ns (69.004%)  route 0.633ns (30.997%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.590     1.854    u_led_pwm_driver/i_clk
    SLICE_X74Y107        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y107        FDRE (Prop_fdre_C_Q)         0.164     2.018 r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           0.633     2.651    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         1.245     3.896 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.896    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.896    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.679ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 1.374ns (67.005%)  route 0.676ns (32.995%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.600     1.864    u_led_pwm_driver/i_clk
    SLICE_X78Y94         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y94         FDRE (Prop_fdre_C_Q)         0.164     2.028 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           0.676     2.705    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.210     3.914 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.914    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.914    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.692ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 1.382ns (66.899%)  route 0.684ns (33.101%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X76Y99         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.164     2.026 r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/Q
                         net (fo=1, routed)           0.684     2.710    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         1.218     3.927 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.927    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.927    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.717ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_copi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_copi
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 1.412ns (67.408%)  route 0.683ns (32.592%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.593     1.857    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X7Y77          FDRE                                         r  u_pmod_acl2_custom_driver/eo_copi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.998 r  u_pmod_acl2_custom_driver/eo_copi_o_reg/Q
                         net (fo=1, routed)           0.683     2.681    eo_pmod_acl2_copi_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.952 r  eo_pmod_acl2_copi_OBUF_inst/O
                         net (fo=0)                   0.000     3.952    eo_pmod_acl2_copi
    V12                                                               r  eo_pmod_acl2_copi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.952    
  -------------------------------------------------------------------
                         slack                                  2.717    

Slack (MET) :             2.719ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_copi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 1.388ns (66.332%)  route 0.704ns (33.668%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.597     1.861    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X5Y103         FDRE                                         r  u_pmod_cls_custom_driver/eo_copi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_pmod_cls_custom_driver/eo_copi_o_reg/Q
                         net (fo=1, routed)           0.704     2.707    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.954 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000     3.954    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.954    
  -------------------------------------------------------------------
                         slack                                  2.719    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack      106.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.917ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            135.640ns  (wiz_7_373mhz_virt_out rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        7.310ns  (logic 3.979ns (54.425%)  route 3.332ns (45.575%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           14.500ns
  Clock Path Skew:        -6.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.640 - 135.640 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.723     6.342    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y91          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     6.798 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.332    10.129    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    13.652 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.652    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                    135.640   135.640 r  
                         ideal clock network latency
                                                      0.000   135.640    
                         clock pessimism              0.000   135.640    
                         clock uncertainty           -0.571   135.069    
                         output delay               -14.500   120.569    
  -------------------------------------------------------------------
                         required time                        120.569    
                         arrival time                         -13.652    
  -------------------------------------------------------------------
                         slack                                106.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.233ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_out rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 1.364ns (58.384%)  route 0.973ns (41.616%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.400ns
  Clock Path Skew:        -1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.602     1.866    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y91          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     2.007 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           0.973     2.980    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.203 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.203    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.571     0.571    
                         output delay                 2.400     2.971    
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           4.203    
  -------------------------------------------------------------------
                         slack                                  1.233    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       36.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.976ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.435ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        10.998ns  (logic 0.518ns (4.710%)  route 10.480ns (95.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns = ( 55.936 - 50.000 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.618     6.236    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X46Y106        FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y106        FDPE (Prop_fdpe_C_Q)         0.518     6.754 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1177, routed)       10.480    17.235    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y40         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.550    55.936    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y40         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.248    
                         clock uncertainty           -0.210    56.038    
    RAMB18_X0Y40         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.670    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.670    
                         arrival time                         -17.235    
  -------------------------------------------------------------------
                         slack                                 36.435    

Slack (MET) :             37.905ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        9.461ns  (logic 0.518ns (5.475%)  route 8.943ns (94.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 55.948 - 50.000 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.618     6.236    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X46Y106        FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y106        FDPE (Prop_fdpe_C_Q)         0.518     6.754 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1177, routed)        8.943    15.698    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y34         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.562    55.948    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y34         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.232    56.180    
                         clock uncertainty           -0.210    55.971    
    RAMB18_X0Y34         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.603    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.603    
                         arrival time                         -15.698    
  -------------------------------------------------------------------
                         slack                                 37.905    

Slack (MET) :             39.279ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 0.518ns (6.409%)  route 7.565ns (93.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 55.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.618     6.236    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X46Y106        FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y106        FDPE (Prop_fdpe_C_Q)         0.518     6.754 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1177, routed)        7.565    14.319    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        1.557    55.943    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.232    56.175    
                         clock uncertainty           -0.210    55.966    
    RAMB18_X0Y32         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.598    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.598    
                         arrival time                         -14.319    
  -------------------------------------------------------------------
                         slack                                 39.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.976ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.164ns (4.422%)  route 3.545ns (95.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.560     1.824    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X46Y106        FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y106        FDPE (Prop_fdpe_C_Q)         0.164     1.988 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1177, routed)        3.545     5.533    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.881     2.424    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.278     2.146    
    RAMB18_X0Y32         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.557    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           5.533    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             4.517ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.164ns (3.855%)  route 4.090ns (96.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.560     1.824    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X46Y106        FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y106        FDPE (Prop_fdpe_C_Q)         0.164     1.988 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1177, routed)        4.090     6.079    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y34         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.886     2.429    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y34         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.278     2.151    
    RAMB18_X0Y34         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.562    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           6.079    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             5.532ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.164ns (3.259%)  route 4.868ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.560     1.824    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X46Y106        FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y106        FDPE (Prop_fdpe_C_Q)         0.164     1.988 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1177, routed)        4.868     6.857    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y40         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2221, routed)        0.883     2.426    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y40         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.914    
    RAMB18_X0Y40         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.325    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           6.857    
  -------------------------------------------------------------------
                         slack                                  5.532    





