
*** Running vivado
    with args -log TOP_VP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_VP.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source TOP_VP.tcl -notrace
Command: synth_design -top TOP_VP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9100
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1079.504 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_VP' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/TOP_VP.vhd:35]
	Parameter PWM_Frecuencies bound to: 1000 - type: integer 
	Parameter PWM_DeadBand bound to: 3 - type: integer 
	Parameter Delay_States bound to: 4 - type: integer 
	Parameter Frecuencies bound to: 1000 - type: integer 
	Parameter DeadBand bound to: 3 - type: integer 
	Parameter Delay_States bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Top_PWM' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/Top_PWM.vhd:4' bound to instance 'uu0_Top_PWM' of component 'Top_PWM' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/TOP_VP.vhd:101]
INFO: [Synth 8-638] synthesizing module 'Top_PWM' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/Top_PWM.vhd:28]
	Parameter Frecuencies bound to: 1000 - type: integer 
	Parameter DeadBand bound to: 3 - type: integer 
	Parameter Delay_States bound to: 5 - type: integer 
	Parameter Delay_States bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'PWM_Decoder' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/PWM_Decoder.vhd:6' bound to instance 'uut_PWM_Decoder' of component 'PWM_Decoder' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/Top_PWM.vhd:70]
INFO: [Synth 8-638] synthesizing module 'PWM_Decoder' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/PWM_Decoder.vhd:28]
	Parameter Delay_States bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM_Decoder' (1#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/PWM_Decoder.vhd:28]
	Parameter Frecuencies bound to: 1000 - type: integer 
	Parameter DeadBand bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'PWM_Generator' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/PWM_Generator.vhd:7' bound to instance 'uut_PWM_Generator' of component 'PWM_Generator' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/Top_PWM.vhd:87]
INFO: [Synth 8-638] synthesizing module 'PWM_Generator' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/PWM_Generator.vhd:22]
	Parameter Frecuencies bound to: 1000 - type: integer 
	Parameter DeadBand bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM_Generator' (2#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/PWM_Generator.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Top_PWM' (3#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/Top_PWM.vhd:28]
	Parameter Delay bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HALL' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/Filter_HALL.vhd:5' bound to instance 'uut1_Filter' of component 'Filter_HALL' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/TOP_VP.vhd:122]
INFO: [Synth 8-638] synthesizing module 'Filter_HALL' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/Filter_HALL.vhd:16]
	Parameter Delay bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/SYNCHRNZR.vhd:5' bound to instance 'uut' of component 'SYNCHRNZR' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/Filter_HALL.vhd:30]
INFO: [Synth 8-638] synthesizing module 'SYNCHRNZR' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/SYNCHRNZR.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'SYNCHRNZR' (4#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/SYNCHRNZR.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Filter_HALL' (5#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/Filter_HALL.vhd:16]
	Parameter Delay bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HALL' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/Filter_HALL.vhd:5' bound to instance 'uut2_Filter' of component 'Filter_HALL' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/TOP_VP.vhd:127]
	Parameter Delay bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HALL' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/Filter_HALL.vhd:5' bound to instance 'uut3_Filter' of component 'Filter_HALL' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/TOP_VP.vhd:132]
INFO: [Synth 8-3491] module 'TOP_RPS_DISPLAY' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/TOP_RPS_DISPLAY.vhd:4' bound to instance 'uut4' of component 'TOP_RPS_DISPLAY' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/TOP_VP.vhd:138]
INFO: [Synth 8-638] synthesizing module 'TOP_RPS_DISPLAY' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/TOP_RPS_DISPLAY.vhd:16]
	Parameter Count_Size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'top_s' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/top_s.vhd:6' bound to instance 'uut_0' of component 'top_s' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/TOP_RPS_DISPLAY.vhd:43]
INFO: [Synth 8-638] synthesizing module 'top_s' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/top_s.vhd:20]
	Parameter Count_Size bound to: 8 - type: integer 
	Parameter Count_Size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Counter_HALL' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/Counter_HALL.vhd:5' bound to instance 'uut_0' of component 'Counter_HALL' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/top_s.vhd:89]
INFO: [Synth 8-638] synthesizing module 'Counter_HALL' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/Counter_HALL.vhd:22]
	Parameter Count_Size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FSM_HALL' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/FSM_HALL.vhd:6' bound to instance 'uut_0' of component 'FSM_HALL' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/Counter_HALL.vhd:54]
INFO: [Synth 8-638] synthesizing module 'FSM_HALL' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/FSM_HALL.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'FSM_HALL' (6#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/FSM_HALL.vhd:19]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'CntSteps_HALL' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/CntSteps_HALL.vhd:6' bound to instance 'uut_1' of component 'CntSteps_HALL' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/Counter_HALL.vhd:65]
INFO: [Synth 8-638] synthesizing module 'CntSteps_HALL' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/CntSteps_HALL.vhd:18]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CntSteps_HALL' (7#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/CntSteps_HALL.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Counter_HALL' (8#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/Counter_HALL.vhd:22]
	Parameter Delay bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HALL' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/Filter_HALL.vhd:5' bound to instance 'Filters' of component 'Filter_HALL' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/top_s.vhd:102]
	Parameter Delay bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HALL' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/Filter_HALL.vhd:5' bound to instance 'Filters' of component 'Filter_HALL' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/top_s.vhd:102]
	Parameter Delay bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HALL' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/Filter_HALL.vhd:5' bound to instance 'Filters' of component 'Filter_HALL' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/top_s.vhd:102]
	Parameter TIMES bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Temporizador' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/Temporizador.vhd:5' bound to instance 'uut_2' of component 'Temporizador' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/top_s.vhd:110]
INFO: [Synth 8-638] synthesizing module 'Temporizador' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/Temporizador.vhd:19]
	Parameter TIMES bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Temporizador' (9#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/Temporizador.vhd:19]
	Parameter Count_Size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Compare' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/Compare.vhd:4' bound to instance 'uut_3' of component 'Compare' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/top_s.vhd:117]
INFO: [Synth 8-638] synthesizing module 'Compare' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/Compare.vhd:17]
	Parameter Count_Size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Compare' (10#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/Compare.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'top_s' (11#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/top_s.vhd:20]
INFO: [Synth 8-3491] module 'SEGMENT_TOP' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/SEGMENT_TOP.vhd:6' bound to instance 'uut_1' of component 'SEGMENT_TOP' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/TOP_RPS_DISPLAY.vhd:52]
INFO: [Synth 8-638] synthesizing module 'SEGMENT_TOP' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/SEGMENT_TOP.vhd:16]
INFO: [Synth 8-3491] module 'ConvertBCD' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/ConvertBCD.vhd:6' bound to instance 'uut0' of component 'ConvertBCD' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/SEGMENT_TOP.vhd:46]
INFO: [Synth 8-638] synthesizing module 'ConvertBCD' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/ConvertBCD.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'ConvertBCD' (12#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/ConvertBCD.vhd:14]
INFO: [Synth 8-3491] module 'Decoder_Display' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/Decoder_Display.vhd:5' bound to instance 'uut1' of component 'Decoder_Display' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/SEGMENT_TOP.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Decoder_Display' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/Decoder_Display.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Decoder_Display' (13#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/Decoder_Display.vhd:12]
INFO: [Synth 8-3491] module 'Decoder_Display' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/Decoder_Display.vhd:5' bound to instance 'uut2' of component 'Decoder_Display' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/SEGMENT_TOP.vhd:57]
INFO: [Synth 8-3491] module 'CLOCK_DISPLAY' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/CLOCK_DISPLAY.vhd:6' bound to instance 'uut3' of component 'CLOCK_DISPLAY' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/SEGMENT_TOP.vhd:62]
INFO: [Synth 8-638] synthesizing module 'CLOCK_DISPLAY' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/CLOCK_DISPLAY.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'CLOCK_DISPLAY' (14#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/CLOCK_DISPLAY.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'SEGMENT_TOP' (15#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/SEGMENT_TOP.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'TOP_RPS_DISPLAY' (16#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/TOP_RPS_DISPLAY.vhd:16]
INFO: [Synth 8-3491] module 'PID_TOPSENSOR' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/PID_TOPSENSOR.vhd:5' bound to instance 'uut_TOP_SENSOR' of component 'PID_TOPSENSOR' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/TOP_VP.vhd:148]
INFO: [Synth 8-638] synthesizing module 'PID_TOPSENSOR' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/PID_TOPSENSOR.vhd:17]
INFO: [Synth 8-3491] module 'PID_HALLFSM' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/PID_HALLFSM.vhd:6' bound to instance 'uut_PIDFSM' of component 'PID_HALLFSM' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/PID_TOPSENSOR.vhd:41]
INFO: [Synth 8-638] synthesizing module 'PID_HALLFSM' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/PID_HALLFSM.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'PID_HALLFSM' (17#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/PID_HALLFSM.vhd:18]
INFO: [Synth 8-3491] module 'PID_TIMER' declared at 'C:/GitHubTFG/TFG/Programacion/Main/sources_1/PID_TIMER.vhd:4' bound to instance 'uut_PID_TIME' of component 'PID_TIMER' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/PID_TOPSENSOR.vhd:52]
INFO: [Synth 8-638] synthesizing module 'PID_TIMER' [C:/GitHubTFG/TFG/Programacion/Main/sources_1/PID_TIMER.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'PID_TIMER' (18#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/PID_TIMER.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'PID_TOPSENSOR' (19#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/PID_TOPSENSOR.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'TOP_VP' (20#1) [C:/GitHubTFG/TFG/Programacion/Main/sources_1/TOP_VP.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1082.270 ; gain = 2.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1082.270 ; gain = 2.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1082.270 ; gain = 2.766
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1082.270 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/GitHubTFG/TFG/Programacion/Main/constraints/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/GitHubTFG/TFG/Programacion/Main/constraints/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/GitHubTFG/TFG/Programacion/Main/constraints/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_VP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_VP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1195.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1195.199 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1195.199 ; gain = 115.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1195.199 ; gain = 115.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1195.199 ; gain = 115.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1195.199 ; gain = 115.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   22 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 2     
	   6 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 35    
	   2 Input    3 Bit        Muxes := 21    
	   7 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 16    
	   6 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1195.199 ; gain = 115.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1195.199 ; gain = 115.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1195.199 ; gain = 115.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1201.996 ; gain = 122.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1207.766 ; gain = 128.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1207.766 ; gain = 128.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1207.766 ; gain = 128.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1207.766 ; gain = 128.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1207.766 ; gain = 128.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1207.766 ; gain = 128.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|TOP_VP      | uut4/uut_0/uut_1[0].Filters/uut/SYNC_OUT_reg | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    82|
|3     |LUT1   |    41|
|4     |LUT2   |    87|
|5     |LUT3   |    19|
|6     |LUT4   |    59|
|7     |LUT5   |    58|
|8     |LUT6   |    91|
|9     |SRL16E |     3|
|10    |FDCE   |    23|
|11    |FDRE   |   320|
|12    |FDSE   |     6|
|13    |IBUF   |     8|
|14    |OBUF   |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1207.766 ; gain = 128.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1207.766 ; gain = 15.332
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1207.766 ; gain = 128.262
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1218.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1218.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 1218.762 ; gain = 139.258
INFO: [Common 17-1381] The checkpoint 'C:/GitHubTFG/TFG/Programacion/Main/Decoder_HALLPWM/Decoder_HALLPWM.runs/synth_1/TOP_VP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_VP_utilization_synth.rpt -pb TOP_VP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  4 14:28:19 2022...
