// Seed: 2575116488
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_9 = -1;
  wire id_20;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_15 = 1'd0;
  assign id_16 = (-1);
  reg id_17;
  xor primCall (id_11, id_4, id_5, id_18, id_19, id_10, id_17, id_2, id_9);
  uwire id_18 = 1, id_19;
  assign id_13 = id_10;
  module_0 modCall_1 (
      id_4,
      id_19,
      id_10,
      id_18,
      id_10,
      id_6,
      id_4,
      id_15,
      id_2,
      id_2,
      id_15,
      id_18,
      id_19,
      id_4,
      id_4,
      id_10,
      id_4,
      id_18,
      id_4
  );
  always begin : LABEL_0
    if (id_2) begin : LABEL_0
      id_3  <= id_17;
      id_11 <= "";
      id_14 = id_5;
      id_17 <= id_9;
    end
  end
  wire id_20, id_21, id_22;
  int  id_23;
  wire id_24;
  wire id_25;
endmodule
