---
created: 2023-09-23T15:16:57+02:00
modified: 2023-09-23T15:20:17+02:00
---

# HDL additions

Verilog-A
TheSyDeKick
OpenVAF
Substrate2
Cppsim and vppsim

What if there were a verilog A to simulatable kernel like Verilator?
