module upcount_tb;
reg clk,rst;
wire [3:0]count;
upcounter aa(.*);
always #5 clk=~clk;
initial
begin
clk=0;rst=1;
end
initial 
begin
#10 rst=0;
end
initial #200 $finish;
endmodule
