Pipelined register memory with validation