[tasks]
clash
sv

[options]
mode prove

[engines]
smtbmc

[script]
sv: read -formal prove.sv
sv: prep -top testbench
clash: read -formal topEntity.sv
clash: prep -top topEntity

[files]
sv: prove.sv
clash: clash-out/systemverilog/Demo/topEntity.sv
