

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Sat Mar 11 11:25:43 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        dct_prj
* Solution:       DATAFLOW (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      179|      179|  1.790 us|  1.790 us|   84|   84|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %output_r" [/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:7]   --->   Operation 18 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %input_r" [/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:7]   --->   Operation 19 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_r_c = alloca i64 1" [/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:7]   --->   Operation 20 'alloca' 'output_r_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 21 [1/1] (1.41ns)   --->   "%call_ln7 = call void @entry_proc, i64 %output_r_read, i64 %output_r_c" [/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:7]   --->   Operation 21 'call' 'call_ln7' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [2/2] (7.30ns)   --->   "%call_ret = call i1024 @read_data, i512 %gmem, i64 %input_r_read" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 22 'call' 'call_ret' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.96>
ST_3 : Operation 23 [1/2] (0.00ns)   --->   "%call_ret = call i1024 @read_data, i512 %gmem, i64 %input_r_read" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 23 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%buf_2d_in = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 24 'extractvalue' 'buf_2d_in' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%buf_2d_in_1 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 25 'extractvalue' 'buf_2d_in_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%buf_2d_in_2 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 26 'extractvalue' 'buf_2d_in_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%buf_2d_in_3 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 27 'extractvalue' 'buf_2d_in_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%buf_2d_in_4 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 28 'extractvalue' 'buf_2d_in_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%buf_2d_in_5 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 29 'extractvalue' 'buf_2d_in_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%buf_2d_in_6 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 30 'extractvalue' 'buf_2d_in_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%buf_2d_in_7 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 31 'extractvalue' 'buf_2d_in_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%buf_2d_in_8 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 32 'extractvalue' 'buf_2d_in_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%buf_2d_in_9 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 33 'extractvalue' 'buf_2d_in_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%buf_2d_in_10 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 34 'extractvalue' 'buf_2d_in_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%buf_2d_in_11 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 35 'extractvalue' 'buf_2d_in_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%buf_2d_in_12 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 36 'extractvalue' 'buf_2d_in_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%buf_2d_in_13 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 37 'extractvalue' 'buf_2d_in_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%buf_2d_in_14 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 38 'extractvalue' 'buf_2d_in_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%buf_2d_in_15 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 39 'extractvalue' 'buf_2d_in_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%buf_2d_in_16 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 40 'extractvalue' 'buf_2d_in_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%buf_2d_in_17 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 41 'extractvalue' 'buf_2d_in_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%buf_2d_in_18 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 42 'extractvalue' 'buf_2d_in_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%buf_2d_in_19 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 43 'extractvalue' 'buf_2d_in_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%buf_2d_in_20 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 44 'extractvalue' 'buf_2d_in_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%buf_2d_in_21 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 45 'extractvalue' 'buf_2d_in_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%buf_2d_in_22 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 46 'extractvalue' 'buf_2d_in_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%buf_2d_in_23 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 47 'extractvalue' 'buf_2d_in_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%buf_2d_in_24 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 48 'extractvalue' 'buf_2d_in_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%buf_2d_in_25 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 49 'extractvalue' 'buf_2d_in_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%buf_2d_in_26 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 50 'extractvalue' 'buf_2d_in_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%buf_2d_in_27 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 51 'extractvalue' 'buf_2d_in_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%buf_2d_in_28 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 52 'extractvalue' 'buf_2d_in_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%buf_2d_in_29 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 53 'extractvalue' 'buf_2d_in_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%buf_2d_in_30 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 54 'extractvalue' 'buf_2d_in_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%buf_2d_in_31 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 55 'extractvalue' 'buf_2d_in_31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%buf_2d_in_32 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 56 'extractvalue' 'buf_2d_in_32' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%buf_2d_in_33 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 57 'extractvalue' 'buf_2d_in_33' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%buf_2d_in_34 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 58 'extractvalue' 'buf_2d_in_34' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%buf_2d_in_35 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 59 'extractvalue' 'buf_2d_in_35' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%buf_2d_in_36 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 60 'extractvalue' 'buf_2d_in_36' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%buf_2d_in_37 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 61 'extractvalue' 'buf_2d_in_37' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%buf_2d_in_38 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 62 'extractvalue' 'buf_2d_in_38' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%buf_2d_in_39 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 63 'extractvalue' 'buf_2d_in_39' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%buf_2d_in_40 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 64 'extractvalue' 'buf_2d_in_40' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%buf_2d_in_41 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 65 'extractvalue' 'buf_2d_in_41' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%buf_2d_in_42 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 66 'extractvalue' 'buf_2d_in_42' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%buf_2d_in_43 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 67 'extractvalue' 'buf_2d_in_43' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%buf_2d_in_44 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 68 'extractvalue' 'buf_2d_in_44' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%buf_2d_in_45 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 69 'extractvalue' 'buf_2d_in_45' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%buf_2d_in_46 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 70 'extractvalue' 'buf_2d_in_46' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%buf_2d_in_47 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 71 'extractvalue' 'buf_2d_in_47' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%buf_2d_in_48 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 72 'extractvalue' 'buf_2d_in_48' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%buf_2d_in_49 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 73 'extractvalue' 'buf_2d_in_49' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%buf_2d_in_50 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 74 'extractvalue' 'buf_2d_in_50' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%buf_2d_in_51 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 75 'extractvalue' 'buf_2d_in_51' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%buf_2d_in_52 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 76 'extractvalue' 'buf_2d_in_52' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%buf_2d_in_53 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 77 'extractvalue' 'buf_2d_in_53' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%buf_2d_in_54 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 78 'extractvalue' 'buf_2d_in_54' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%buf_2d_in_55 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 79 'extractvalue' 'buf_2d_in_55' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%buf_2d_in_56 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 80 'extractvalue' 'buf_2d_in_56' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%buf_2d_in_57 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 81 'extractvalue' 'buf_2d_in_57' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%buf_2d_in_58 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 82 'extractvalue' 'buf_2d_in_58' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%buf_2d_in_59 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 83 'extractvalue' 'buf_2d_in_59' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%buf_2d_in_60 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 84 'extractvalue' 'buf_2d_in_60' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%buf_2d_in_61 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 85 'extractvalue' 'buf_2d_in_61' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%buf_2d_in_62 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 86 'extractvalue' 'buf_2d_in_62' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%buf_2d_in_63 = extractvalue i1024 %call_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101]   --->   Operation 87 'extractvalue' 'buf_2d_in_63' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 88 [14/14] (1.96ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 88 'call' 'dct_2d_ret' <Predicate = true> <Delay = 1.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.69>
ST_4 : Operation 89 [13/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 89 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.69>
ST_5 : Operation 90 [12/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 90 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.69>
ST_6 : Operation 91 [11/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 91 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.69>
ST_7 : Operation 92 [10/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 92 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.69>
ST_8 : Operation 93 [9/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 93 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.69>
ST_9 : Operation 94 [8/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 94 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.69>
ST_10 : Operation 95 [7/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 95 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.69>
ST_11 : Operation 96 [6/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 96 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.69>
ST_12 : Operation 97 [5/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 97 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.69>
ST_13 : Operation 98 [4/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 98 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.69>
ST_14 : Operation 99 [3/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 99 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.69>
ST_15 : Operation 100 [2/14] (2.69ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 100 'call' 'dct_2d_ret' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.37>
ST_16 : Operation 101 [1/14] (1.36ns)   --->   "%dct_2d_ret = call i1024 @dct_2d, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %buf_2d_in_15, i16 %buf_2d_in_16, i16 %buf_2d_in_17, i16 %buf_2d_in_18, i16 %buf_2d_in_19, i16 %buf_2d_in_20, i16 %buf_2d_in_21, i16 %buf_2d_in_22, i16 %buf_2d_in_23, i16 %buf_2d_in_24, i16 %buf_2d_in_25, i16 %buf_2d_in_26, i16 %buf_2d_in_27, i16 %buf_2d_in_28, i16 %buf_2d_in_29, i16 %buf_2d_in_30, i16 %buf_2d_in_31, i16 %buf_2d_in_32, i16 %buf_2d_in_33, i16 %buf_2d_in_34, i16 %buf_2d_in_35, i16 %buf_2d_in_36, i16 %buf_2d_in_37, i16 %buf_2d_in_38, i16 %buf_2d_in_39, i16 %buf_2d_in_40, i16 %buf_2d_in_41, i16 %buf_2d_in_42, i16 %buf_2d_in_43, i16 %buf_2d_in_44, i16 %buf_2d_in_45, i16 %buf_2d_in_46, i16 %buf_2d_in_47, i16 %buf_2d_in_48, i16 %buf_2d_in_49, i16 %buf_2d_in_50, i16 %buf_2d_in_51, i16 %buf_2d_in_52, i16 %buf_2d_in_53, i16 %buf_2d_in_54, i16 %buf_2d_in_55, i16 %buf_2d_in_56, i16 %buf_2d_in_57, i16 %buf_2d_in_58, i16 %buf_2d_in_59, i16 %buf_2d_in_60, i16 %buf_2d_in_61, i16 %buf_2d_in_62, i16 %buf_2d_in_63" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 101 'call' 'dct_2d_ret' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%buf_2d_out = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 102 'extractvalue' 'buf_2d_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%buf_2d_out_1 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 103 'extractvalue' 'buf_2d_out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%buf_2d_out_2 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 104 'extractvalue' 'buf_2d_out_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%buf_2d_out_3 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 105 'extractvalue' 'buf_2d_out_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%buf_2d_out_4 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 106 'extractvalue' 'buf_2d_out_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%buf_2d_out_5 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 107 'extractvalue' 'buf_2d_out_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%buf_2d_out_6 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 108 'extractvalue' 'buf_2d_out_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%buf_2d_out_7 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 109 'extractvalue' 'buf_2d_out_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%buf_2d_out_8 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 110 'extractvalue' 'buf_2d_out_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%buf_2d_out_9 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 111 'extractvalue' 'buf_2d_out_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%buf_2d_out_10 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 112 'extractvalue' 'buf_2d_out_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%buf_2d_out_11 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 113 'extractvalue' 'buf_2d_out_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%buf_2d_out_12 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 114 'extractvalue' 'buf_2d_out_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%buf_2d_out_13 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 115 'extractvalue' 'buf_2d_out_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%buf_2d_out_14 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 116 'extractvalue' 'buf_2d_out_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%buf_2d_out_15 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 117 'extractvalue' 'buf_2d_out_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%buf_2d_out_16 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 118 'extractvalue' 'buf_2d_out_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%buf_2d_out_17 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 119 'extractvalue' 'buf_2d_out_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%buf_2d_out_18 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 120 'extractvalue' 'buf_2d_out_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%buf_2d_out_19 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 121 'extractvalue' 'buf_2d_out_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%buf_2d_out_20 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 122 'extractvalue' 'buf_2d_out_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%buf_2d_out_21 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 123 'extractvalue' 'buf_2d_out_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%buf_2d_out_22 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 124 'extractvalue' 'buf_2d_out_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%buf_2d_out_23 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 125 'extractvalue' 'buf_2d_out_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%buf_2d_out_24 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 126 'extractvalue' 'buf_2d_out_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%buf_2d_out_25 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 127 'extractvalue' 'buf_2d_out_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%buf_2d_out_26 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 128 'extractvalue' 'buf_2d_out_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%buf_2d_out_27 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 129 'extractvalue' 'buf_2d_out_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%buf_2d_out_28 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 130 'extractvalue' 'buf_2d_out_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%buf_2d_out_29 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 131 'extractvalue' 'buf_2d_out_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%buf_2d_out_30 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 132 'extractvalue' 'buf_2d_out_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%buf_2d_out_31 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 133 'extractvalue' 'buf_2d_out_31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%buf_2d_out_32 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 134 'extractvalue' 'buf_2d_out_32' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%buf_2d_out_33 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 135 'extractvalue' 'buf_2d_out_33' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%buf_2d_out_34 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 136 'extractvalue' 'buf_2d_out_34' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%buf_2d_out_35 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 137 'extractvalue' 'buf_2d_out_35' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%buf_2d_out_36 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 138 'extractvalue' 'buf_2d_out_36' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%buf_2d_out_37 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 139 'extractvalue' 'buf_2d_out_37' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%buf_2d_out_38 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 140 'extractvalue' 'buf_2d_out_38' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%buf_2d_out_39 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 141 'extractvalue' 'buf_2d_out_39' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%buf_2d_out_40 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 142 'extractvalue' 'buf_2d_out_40' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%buf_2d_out_41 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 143 'extractvalue' 'buf_2d_out_41' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%buf_2d_out_42 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 144 'extractvalue' 'buf_2d_out_42' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%buf_2d_out_43 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 145 'extractvalue' 'buf_2d_out_43' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%buf_2d_out_44 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 146 'extractvalue' 'buf_2d_out_44' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%buf_2d_out_45 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 147 'extractvalue' 'buf_2d_out_45' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%buf_2d_out_46 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 148 'extractvalue' 'buf_2d_out_46' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%buf_2d_out_47 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 149 'extractvalue' 'buf_2d_out_47' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%buf_2d_out_48 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 150 'extractvalue' 'buf_2d_out_48' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%buf_2d_out_49 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 151 'extractvalue' 'buf_2d_out_49' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%buf_2d_out_50 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 152 'extractvalue' 'buf_2d_out_50' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%buf_2d_out_51 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 153 'extractvalue' 'buf_2d_out_51' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%buf_2d_out_52 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 154 'extractvalue' 'buf_2d_out_52' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%buf_2d_out_53 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 155 'extractvalue' 'buf_2d_out_53' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%buf_2d_out_54 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 156 'extractvalue' 'buf_2d_out_54' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%buf_2d_out_55 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 157 'extractvalue' 'buf_2d_out_55' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%buf_2d_out_56 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 158 'extractvalue' 'buf_2d_out_56' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%buf_2d_out_57 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 159 'extractvalue' 'buf_2d_out_57' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%buf_2d_out_58 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 160 'extractvalue' 'buf_2d_out_58' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%buf_2d_out_59 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 161 'extractvalue' 'buf_2d_out_59' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%buf_2d_out_60 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 162 'extractvalue' 'buf_2d_out_60' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%buf_2d_out_61 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 163 'extractvalue' 'buf_2d_out_61' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%buf_2d_out_62 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 164 'extractvalue' 'buf_2d_out_62' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%buf_2d_out_63 = extractvalue i1024 %dct_2d_ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103]   --->   Operation 165 'extractvalue' 'buf_2d_out_63' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 166 [2/2] (2.01ns)   --->   "%call_ln107 = call void @write_data, i16 %buf_2d_out, i16 %buf_2d_out_1, i16 %buf_2d_out_2, i16 %buf_2d_out_3, i16 %buf_2d_out_4, i16 %buf_2d_out_5, i16 %buf_2d_out_6, i16 %buf_2d_out_7, i16 %buf_2d_out_8, i16 %buf_2d_out_9, i16 %buf_2d_out_10, i16 %buf_2d_out_11, i16 %buf_2d_out_12, i16 %buf_2d_out_13, i16 %buf_2d_out_14, i16 %buf_2d_out_15, i16 %buf_2d_out_16, i16 %buf_2d_out_17, i16 %buf_2d_out_18, i16 %buf_2d_out_19, i16 %buf_2d_out_20, i16 %buf_2d_out_21, i16 %buf_2d_out_22, i16 %buf_2d_out_23, i16 %buf_2d_out_24, i16 %buf_2d_out_25, i16 %buf_2d_out_26, i16 %buf_2d_out_27, i16 %buf_2d_out_28, i16 %buf_2d_out_29, i16 %buf_2d_out_30, i16 %buf_2d_out_31, i16 %buf_2d_out_32, i16 %buf_2d_out_33, i16 %buf_2d_out_34, i16 %buf_2d_out_35, i16 %buf_2d_out_36, i16 %buf_2d_out_37, i16 %buf_2d_out_38, i16 %buf_2d_out_39, i16 %buf_2d_out_40, i16 %buf_2d_out_41, i16 %buf_2d_out_42, i16 %buf_2d_out_43, i16 %buf_2d_out_44, i16 %buf_2d_out_45, i16 %buf_2d_out_46, i16 %buf_2d_out_47, i16 %buf_2d_out_48, i16 %buf_2d_out_49, i16 %buf_2d_out_50, i16 %buf_2d_out_51, i16 %buf_2d_out_52, i16 %buf_2d_out_53, i16 %buf_2d_out_54, i16 %buf_2d_out_55, i16 %buf_2d_out_56, i16 %buf_2d_out_57, i16 %buf_2d_out_58, i16 %buf_2d_out_59, i16 %buf_2d_out_60, i16 %buf_2d_out_61, i16 %buf_2d_out_62, i16 %buf_2d_out_63, i512 %gmem, i64 %output_r_c" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:107]   --->   Operation 166 'call' 'call_ln107' <Predicate = true> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @output_r_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %output_r_c, i64 %output_r_c" [/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:7]   --->   Operation 167 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:7]   --->   Operation 168 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln7 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty" [/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:7]   --->   Operation 169 'specdataflowpipeline' 'specdataflowpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%spectopmodule_ln94 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94]   --->   Operation 170 'spectopmodule' 'spectopmodule_ln94' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln94 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94]   --->   Operation 171 'specinterface' 'specinterface_ln94' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_5, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_6, void @empty_3, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_7, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_7, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_6, void @empty_9, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_7, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_7, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_6, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [1/2] (0.00ns)   --->   "%call_ln107 = call void @write_data, i16 %buf_2d_out, i16 %buf_2d_out_1, i16 %buf_2d_out_2, i16 %buf_2d_out_3, i16 %buf_2d_out_4, i16 %buf_2d_out_5, i16 %buf_2d_out_6, i16 %buf_2d_out_7, i16 %buf_2d_out_8, i16 %buf_2d_out_9, i16 %buf_2d_out_10, i16 %buf_2d_out_11, i16 %buf_2d_out_12, i16 %buf_2d_out_13, i16 %buf_2d_out_14, i16 %buf_2d_out_15, i16 %buf_2d_out_16, i16 %buf_2d_out_17, i16 %buf_2d_out_18, i16 %buf_2d_out_19, i16 %buf_2d_out_20, i16 %buf_2d_out_21, i16 %buf_2d_out_22, i16 %buf_2d_out_23, i16 %buf_2d_out_24, i16 %buf_2d_out_25, i16 %buf_2d_out_26, i16 %buf_2d_out_27, i16 %buf_2d_out_28, i16 %buf_2d_out_29, i16 %buf_2d_out_30, i16 %buf_2d_out_31, i16 %buf_2d_out_32, i16 %buf_2d_out_33, i16 %buf_2d_out_34, i16 %buf_2d_out_35, i16 %buf_2d_out_36, i16 %buf_2d_out_37, i16 %buf_2d_out_38, i16 %buf_2d_out_39, i16 %buf_2d_out_40, i16 %buf_2d_out_41, i16 %buf_2d_out_42, i16 %buf_2d_out_43, i16 %buf_2d_out_44, i16 %buf_2d_out_45, i16 %buf_2d_out_46, i16 %buf_2d_out_47, i16 %buf_2d_out_48, i16 %buf_2d_out_49, i16 %buf_2d_out_50, i16 %buf_2d_out_51, i16 %buf_2d_out_52, i16 %buf_2d_out_53, i16 %buf_2d_out_54, i16 %buf_2d_out_55, i16 %buf_2d_out_56, i16 %buf_2d_out_57, i16 %buf_2d_out_58, i16 %buf_2d_out_59, i16 %buf_2d_out_60, i16 %buf_2d_out_61, i16 %buf_2d_out_62, i16 %buf_2d_out_63, i512 %gmem, i64 %output_r_c" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:107]   --->   Operation 179 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln109 = ret" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:109]   --->   Operation 180 'ret' 'ret_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.41ns
The critical path consists of the following:
	wire read operation ('output', /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:7) on port 'output_r' (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:7) [4]  (1 ns)
	'call' operation ('call_ln7', /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:7) to 'entry_proc' [19]  (1.41 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101) to 'read_data' [20]  (7.3 ns)

 <State 3>: 1.96ns
The critical path consists of the following:
	'call' operation ('call_ret', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101) to 'read_data' [20]  (0 ns)
	'call' operation ('dct_2d_ret', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103) to 'dct_2d' [85]  (1.96 ns)

 <State 4>: 2.69ns
The critical path consists of the following:
	'call' operation ('dct_2d_ret', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103) to 'dct_2d' [85]  (2.69 ns)

 <State 5>: 2.69ns
The critical path consists of the following:
	'call' operation ('dct_2d_ret', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103) to 'dct_2d' [85]  (2.69 ns)

 <State 6>: 2.69ns
The critical path consists of the following:
	'call' operation ('dct_2d_ret', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103) to 'dct_2d' [85]  (2.69 ns)

 <State 7>: 2.69ns
The critical path consists of the following:
	'call' operation ('dct_2d_ret', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103) to 'dct_2d' [85]  (2.69 ns)

 <State 8>: 2.69ns
The critical path consists of the following:
	'call' operation ('dct_2d_ret', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103) to 'dct_2d' [85]  (2.69 ns)

 <State 9>: 2.69ns
The critical path consists of the following:
	'call' operation ('dct_2d_ret', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103) to 'dct_2d' [85]  (2.69 ns)

 <State 10>: 2.69ns
The critical path consists of the following:
	'call' operation ('dct_2d_ret', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103) to 'dct_2d' [85]  (2.69 ns)

 <State 11>: 2.69ns
The critical path consists of the following:
	'call' operation ('dct_2d_ret', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103) to 'dct_2d' [85]  (2.69 ns)

 <State 12>: 2.69ns
The critical path consists of the following:
	'call' operation ('dct_2d_ret', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103) to 'dct_2d' [85]  (2.69 ns)

 <State 13>: 2.69ns
The critical path consists of the following:
	'call' operation ('dct_2d_ret', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103) to 'dct_2d' [85]  (2.69 ns)

 <State 14>: 2.69ns
The critical path consists of the following:
	'call' operation ('dct_2d_ret', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103) to 'dct_2d' [85]  (2.69 ns)

 <State 15>: 2.69ns
The critical path consists of the following:
	'call' operation ('dct_2d_ret', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103) to 'dct_2d' [85]  (2.69 ns)

 <State 16>: 3.38ns
The critical path consists of the following:
	'call' operation ('dct_2d_ret', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103) to 'dct_2d' [85]  (1.37 ns)
	'call' operation ('call_ln107', Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:107) to 'write_data' [150]  (2.01 ns)

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
