#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc696d06420 .scope module, "register" "register" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 8 "data"
    .port_info 2 /OUTPUT 8 "out"
    .port_info 3 /INPUT 1 "enable"
o0x1052d2008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc696d06580_0 .net "clock", 0 0, o0x1052d2008;  0 drivers
o0x1052d2038 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fc696d16550_0 .net "data", 7 0, o0x1052d2038;  0 drivers
o0x1052d2068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc696d165f0_0 .net "enable", 0 0, o0x1052d2068;  0 drivers
v0x7fc696d166a0_0 .var "internal", 7 0;
v0x7fc696d16740_0 .var "out", 7 0;
E_0x7fc696d03220 .event posedge, v0x7fc696d06580_0;
    .scope S_0x7fc696d06420;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fc696d166a0_0, 0, 8;
    %load/vec4 v0x7fc696d166a0_0;
    %cassign/vec4 v0x7fc696d16740_0;
    %cassign/link v0x7fc696d16740_0, v0x7fc696d166a0_0;
    %end;
    .thread T_0;
    .scope S_0x7fc696d06420;
T_1 ;
    %wait E_0x7fc696d03220;
    %load/vec4 v0x7fc696d165f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 6;
    %load/vec4 v0x7fc696d16550_0;
    %store/vec4 v0x7fc696d166a0_0, 0, 8;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "../components/register.v";
