Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: atm_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "atm_test.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "atm_test"
Output Format                      : NGC
Target Device                      : xc3s100e-4-tq144

---- Source Options
Top Module Name                    : atm_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "baturgultekin_egenalbant_sectionI_TermProjectSim.v" in library work
Compiling verilog file "atm_test.v" in library work
Module <baturgultekin_egenalbant_sectionI_TermProjSimulation> compiled
Module <atm_test> compiled
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 259 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 261 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 263 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 265 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 267 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 269 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 271 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 273 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 275 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 277 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 279 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 281 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 283 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 285 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 287 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 289 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 292 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 294 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 296 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 298 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 300 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 302 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 304 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 306 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 308 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 310 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 312 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 314 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 316 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 318 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 320 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 322 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 325 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 327 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 329 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 331 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 333 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 335 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 337 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 339 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 341 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 343 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 345 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 347 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 349 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 351 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 353 Most significant bit operand in part-select of vector reg 'balance' is out of range
WARNING:HDLCompilers:192 - "baturgultekin_egenalbant_sectionI_TermProjectSim.v" line 355 Most significant bit operand in part-select of vector reg 'balance' is out of range
No errors in compilation
Analysis of file <"atm_test.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
ERROR:Xst - "atm_test.v" line 3: Module <atm_test> has no port.
--> 

Total memory usage is 4506156 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   96 (   0 filtered)
Number of infos    :    0 (   0 filtered)

