<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: cdnsusbhs_data_sync_rx</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_cdnsusbhs_data_sync_rx'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_cdnsusbhs_data_sync_rx')">cdnsusbhs_data_sync_rx</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.06</td>
<td class="s8 cl rt"><a href="mod1208.html#Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208.html#Toggle" > 26.48</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208.html#Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/main_15_aug/gemini/design/ip/USB/rtl/usbhs/meta/cdnsusbhs_data_sync_rx.v')">/nfs_project/gemini/DV/mahmood/main_15_aug/gemini/design/ip/USB/rtl/usbhs/meta/cdnsusbhs_data_sync_rx.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_0.html#inst_tag_159693"  onclick="showContent('inst_tag_159693')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1208_0.html#inst_tag_159693_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_0.html#inst_tag_159693_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_0.html#inst_tag_159693_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_4.html#inst_tag_159760"  onclick="showContent('inst_tag_159760')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1208_4.html#inst_tag_159760_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_4.html#inst_tag_159760_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_4.html#inst_tag_159760_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_6.html#inst_tag_159781"  onclick="showContent('inst_tag_159781')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1208_6.html#inst_tag_159781_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_6.html#inst_tag_159781_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_6.html#inst_tag_159781_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_7.html#inst_tag_159791"  onclick="showContent('inst_tag_159791')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1208_7.html#inst_tag_159791_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_7.html#inst_tag_159791_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_7.html#inst_tag_159791_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_7.html#inst_tag_159792"  onclick="showContent('inst_tag_159792')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1208_7.html#inst_tag_159792_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_7.html#inst_tag_159792_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_7.html#inst_tag_159792_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_7.html#inst_tag_159795"  onclick="showContent('inst_tag_159795')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 32.38</td>
<td class="s5 cl rt"><a href="mod1208_7.html#inst_tag_159795_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_7.html#inst_tag_159795_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_7.html#inst_tag_159795_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_6.html#inst_tag_159782"  onclick="showContent('inst_tag_159782')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 33.97</td>
<td class="s5 cl rt"><a href="mod1208_6.html#inst_tag_159782_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_6.html#inst_tag_159782_Toggle" >  4.76</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_6.html#inst_tag_159782_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_0.html#inst_tag_159699"  onclick="showContent('inst_tag_159699')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.28</td>
<td class="s5 cl rt"><a href="mod1208_0.html#inst_tag_159699_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_0.html#inst_tag_159699_Toggle" >  8.70</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_0.html#inst_tag_159699_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_0.html#inst_tag_159701"  onclick="showContent('inst_tag_159701')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"><a href="mod1208_0.html#inst_tag_159701_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_0.html#inst_tag_159701_Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_0.html#inst_tag_159701_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_0.html#inst_tag_159705"  onclick="showContent('inst_tag_159705')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"><a href="mod1208_0.html#inst_tag_159705_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_0.html#inst_tag_159705_Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_0.html#inst_tag_159705_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_1.html#inst_tag_159709"  onclick="showContent('inst_tag_159709')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"><a href="mod1208_1.html#inst_tag_159709_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_1.html#inst_tag_159709_Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_1.html#inst_tag_159709_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_1.html#inst_tag_159713"  onclick="showContent('inst_tag_159713')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"><a href="mod1208_1.html#inst_tag_159713_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_1.html#inst_tag_159713_Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_1.html#inst_tag_159713_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_1.html#inst_tag_159717"  onclick="showContent('inst_tag_159717')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"><a href="mod1208_1.html#inst_tag_159717_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_1.html#inst_tag_159717_Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_1.html#inst_tag_159717_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_2.html#inst_tag_159721"  onclick="showContent('inst_tag_159721')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"><a href="mod1208_2.html#inst_tag_159721_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_2.html#inst_tag_159721_Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_2.html#inst_tag_159721_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_2.html#inst_tag_159725"  onclick="showContent('inst_tag_159725')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"><a href="mod1208_2.html#inst_tag_159725_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_2.html#inst_tag_159725_Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_2.html#inst_tag_159725_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_2.html#inst_tag_159729"  onclick="showContent('inst_tag_159729')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"><a href="mod1208_2.html#inst_tag_159729_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_2.html#inst_tag_159729_Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_2.html#inst_tag_159729_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_2.html#inst_tag_159733"  onclick="showContent('inst_tag_159733')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"><a href="mod1208_2.html#inst_tag_159733_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_2.html#inst_tag_159733_Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_2.html#inst_tag_159733_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_3.html#inst_tag_159737"  onclick="showContent('inst_tag_159737')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"><a href="mod1208_3.html#inst_tag_159737_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_3.html#inst_tag_159737_Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_3.html#inst_tag_159737_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_3.html#inst_tag_159741"  onclick="showContent('inst_tag_159741')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"><a href="mod1208_3.html#inst_tag_159741_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_3.html#inst_tag_159741_Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_3.html#inst_tag_159741_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_3.html#inst_tag_159745"  onclick="showContent('inst_tag_159745')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"><a href="mod1208_3.html#inst_tag_159745_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_3.html#inst_tag_159745_Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_3.html#inst_tag_159745_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_4.html#inst_tag_159749"  onclick="showContent('inst_tag_159749')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"><a href="mod1208_4.html#inst_tag_159749_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_4.html#inst_tag_159749_Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_4.html#inst_tag_159749_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_4.html#inst_tag_159753"  onclick="showContent('inst_tag_159753')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"><a href="mod1208_4.html#inst_tag_159753_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_4.html#inst_tag_159753_Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_4.html#inst_tag_159753_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_4.html#inst_tag_159757"  onclick="showContent('inst_tag_159757')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"><a href="mod1208_4.html#inst_tag_159757_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_4.html#inst_tag_159757_Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_4.html#inst_tag_159757_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_4.html#inst_tag_159761"  onclick="showContent('inst_tag_159761')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"><a href="mod1208_4.html#inst_tag_159761_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_4.html#inst_tag_159761_Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_4.html#inst_tag_159761_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_6.html#inst_tag_159780"  onclick="showContent('inst_tag_159780')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 35.56</td>
<td class="s5 cl rt"><a href="mod1208_6.html#inst_tag_159780_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_6.html#inst_tag_159780_Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_6.html#inst_tag_159780_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_7.html#inst_tag_159793"  onclick="showContent('inst_tag_159793')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 36.08</td>
<td class="s5 cl rt"><a href="mod1208_7.html#inst_tag_159793_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_7.html#inst_tag_159793_Toggle" > 11.11</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_7.html#inst_tag_159793_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_6.html#inst_tag_159783"  onclick="showContent('inst_tag_159783')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 37.14</td>
<td class="s5 cl rt"><a href="mod1208_6.html#inst_tag_159783_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_6.html#inst_tag_159783_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_6.html#inst_tag_159783_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_0.html#inst_tag_159702"  onclick="showContent('inst_tag_159702')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 37.51</td>
<td class="s5 cl rt"><a href="mod1208_0.html#inst_tag_159702_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_0.html#inst_tag_159702_Toggle" > 15.38</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_0.html#inst_tag_159702_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_1.html#inst_tag_159706"  onclick="showContent('inst_tag_159706')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 37.51</td>
<td class="s5 cl rt"><a href="mod1208_1.html#inst_tag_159706_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_1.html#inst_tag_159706_Toggle" > 15.38</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_1.html#inst_tag_159706_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_1.html#inst_tag_159710"  onclick="showContent('inst_tag_159710')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 37.51</td>
<td class="s5 cl rt"><a href="mod1208_1.html#inst_tag_159710_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_1.html#inst_tag_159710_Toggle" > 15.38</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_1.html#inst_tag_159710_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_1.html#inst_tag_159714"  onclick="showContent('inst_tag_159714')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 37.51</td>
<td class="s5 cl rt"><a href="mod1208_1.html#inst_tag_159714_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_1.html#inst_tag_159714_Toggle" > 15.38</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_1.html#inst_tag_159714_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_1.html#inst_tag_159718"  onclick="showContent('inst_tag_159718')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 37.51</td>
<td class="s5 cl rt"><a href="mod1208_1.html#inst_tag_159718_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_1.html#inst_tag_159718_Toggle" > 15.38</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_1.html#inst_tag_159718_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_2.html#inst_tag_159722"  onclick="showContent('inst_tag_159722')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 37.51</td>
<td class="s5 cl rt"><a href="mod1208_2.html#inst_tag_159722_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_2.html#inst_tag_159722_Toggle" > 15.38</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_2.html#inst_tag_159722_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_2.html#inst_tag_159726"  onclick="showContent('inst_tag_159726')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 37.51</td>
<td class="s5 cl rt"><a href="mod1208_2.html#inst_tag_159726_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_2.html#inst_tag_159726_Toggle" > 15.38</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_2.html#inst_tag_159726_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_2.html#inst_tag_159730"  onclick="showContent('inst_tag_159730')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 37.51</td>
<td class="s5 cl rt"><a href="mod1208_2.html#inst_tag_159730_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_2.html#inst_tag_159730_Toggle" > 15.38</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_2.html#inst_tag_159730_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_0.html#inst_tag_159695"  onclick="showContent('inst_tag_159695')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 38.79</td>
<td class="s5 cl rt"><a href="mod1208_0.html#inst_tag_159695_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_0.html#inst_tag_159695_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_0.html#inst_tag_159695_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_3.html#inst_tag_159734"  onclick="showContent('inst_tag_159734')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 38.79</td>
<td class="s5 cl rt"><a href="mod1208_3.html#inst_tag_159734_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_3.html#inst_tag_159734_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_3.html#inst_tag_159734_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_3.html#inst_tag_159738"  onclick="showContent('inst_tag_159738')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 38.79</td>
<td class="s5 cl rt"><a href="mod1208_3.html#inst_tag_159738_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_3.html#inst_tag_159738_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_3.html#inst_tag_159738_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_3.html#inst_tag_159742"  onclick="showContent('inst_tag_159742')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 38.79</td>
<td class="s5 cl rt"><a href="mod1208_3.html#inst_tag_159742_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_3.html#inst_tag_159742_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_3.html#inst_tag_159742_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_3.html#inst_tag_159746"  onclick="showContent('inst_tag_159746')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 38.79</td>
<td class="s5 cl rt"><a href="mod1208_3.html#inst_tag_159746_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_3.html#inst_tag_159746_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_3.html#inst_tag_159746_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_4.html#inst_tag_159750"  onclick="showContent('inst_tag_159750')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 38.79</td>
<td class="s5 cl rt"><a href="mod1208_4.html#inst_tag_159750_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_4.html#inst_tag_159750_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_4.html#inst_tag_159750_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_4.html#inst_tag_159754"  onclick="showContent('inst_tag_159754')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 38.79</td>
<td class="s5 cl rt"><a href="mod1208_4.html#inst_tag_159754_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_4.html#inst_tag_159754_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_4.html#inst_tag_159754_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_4.html#inst_tag_159758"  onclick="showContent('inst_tag_159758')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 38.79</td>
<td class="s5 cl rt"><a href="mod1208_4.html#inst_tag_159758_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_4.html#inst_tag_159758_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_4.html#inst_tag_159758_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_5.html#inst_tag_159762"  onclick="showContent('inst_tag_159762')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s3 cl rt"> 38.79</td>
<td class="s5 cl rt"><a href="mod1208_5.html#inst_tag_159762_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_5.html#inst_tag_159762_Toggle" > 19.23</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_5.html#inst_tag_159762_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_7.html#inst_tag_159796"  onclick="showContent('inst_tag_159796')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 40.07</td>
<td class="s5 cl rt"><a href="mod1208_7.html#inst_tag_159796_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_7.html#inst_tag_159796_Toggle" > 23.08</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_7.html#inst_tag_159796_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_7.html#inst_tag_159797"  onclick="showContent('inst_tag_159797')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 40.22</td>
<td class="s5 cl rt"><a href="mod1208_7.html#inst_tag_159797_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_7.html#inst_tag_159797_Toggle" > 23.53</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_7.html#inst_tag_159797_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_0.html#inst_tag_159692"  onclick="showContent('inst_tag_159692')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 41.15</td>
<td class="s5 cl rt"><a href="mod1208_0.html#inst_tag_159692_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_0.html#inst_tag_159692_Toggle" > 26.32</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_0.html#inst_tag_159692_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_7.html#inst_tag_159794"  onclick="showContent('inst_tag_159794')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 41.27</td>
<td class="s5 cl rt"><a href="mod1208_7.html#inst_tag_159794_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_7.html#inst_tag_159794_Toggle" > 26.67</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_7.html#inst_tag_159794_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_0.html#inst_tag_159704"  onclick="showContent('inst_tag_159704')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 41.64</td>
<td class="s5 cl rt"><a href="mod1208_0.html#inst_tag_159704_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_0.html#inst_tag_159704_Toggle" > 27.78</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_0.html#inst_tag_159704_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_1.html#inst_tag_159712"  onclick="showContent('inst_tag_159712')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 41.64</td>
<td class="s5 cl rt"><a href="mod1208_1.html#inst_tag_159712_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_1.html#inst_tag_159712_Toggle" > 27.78</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_1.html#inst_tag_159712_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_2.html#inst_tag_159720"  onclick="showContent('inst_tag_159720')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 41.64</td>
<td class="s5 cl rt"><a href="mod1208_2.html#inst_tag_159720_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_2.html#inst_tag_159720_Toggle" > 27.78</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_2.html#inst_tag_159720_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_2.html#inst_tag_159728"  onclick="showContent('inst_tag_159728')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 41.64</td>
<td class="s5 cl rt"><a href="mod1208_2.html#inst_tag_159728_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_2.html#inst_tag_159728_Toggle" > 27.78</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_2.html#inst_tag_159728_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_3.html#inst_tag_159736"  onclick="showContent('inst_tag_159736')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 41.64</td>
<td class="s5 cl rt"><a href="mod1208_3.html#inst_tag_159736_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_3.html#inst_tag_159736_Toggle" > 27.78</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_3.html#inst_tag_159736_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_3.html#inst_tag_159744"  onclick="showContent('inst_tag_159744')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 41.64</td>
<td class="s5 cl rt"><a href="mod1208_3.html#inst_tag_159744_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_3.html#inst_tag_159744_Toggle" > 27.78</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_3.html#inst_tag_159744_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_4.html#inst_tag_159752"  onclick="showContent('inst_tag_159752')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 41.64</td>
<td class="s5 cl rt"><a href="mod1208_4.html#inst_tag_159752_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_4.html#inst_tag_159752_Toggle" > 27.78</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_4.html#inst_tag_159752_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_5.html#inst_tag_159764"  onclick="showContent('inst_tag_159764')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.06</td>
<td class="s5 cl rt"><a href="mod1208_5.html#inst_tag_159764_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_5.html#inst_tag_159764_Toggle" > 29.03</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_5.html#inst_tag_159764_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_5.html#inst_tag_159765"  onclick="showContent('inst_tag_159765')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.06</td>
<td class="s5 cl rt"><a href="mod1208_5.html#inst_tag_159765_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_5.html#inst_tag_159765_Toggle" > 29.03</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_5.html#inst_tag_159765_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_5.html#inst_tag_159766"  onclick="showContent('inst_tag_159766')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.06</td>
<td class="s5 cl rt"><a href="mod1208_5.html#inst_tag_159766_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_5.html#inst_tag_159766_Toggle" > 29.03</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_5.html#inst_tag_159766_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_5.html#inst_tag_159767"  onclick="showContent('inst_tag_159767')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.06</td>
<td class="s5 cl rt"><a href="mod1208_5.html#inst_tag_159767_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_5.html#inst_tag_159767_Toggle" > 29.03</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_5.html#inst_tag_159767_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_5.html#inst_tag_159768"  onclick="showContent('inst_tag_159768')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.06</td>
<td class="s5 cl rt"><a href="mod1208_5.html#inst_tag_159768_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_5.html#inst_tag_159768_Toggle" > 29.03</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_5.html#inst_tag_159768_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_5.html#inst_tag_159769"  onclick="showContent('inst_tag_159769')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.06</td>
<td class="s5 cl rt"><a href="mod1208_5.html#inst_tag_159769_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_5.html#inst_tag_159769_Toggle" > 29.03</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_5.html#inst_tag_159769_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_5.html#inst_tag_159770"  onclick="showContent('inst_tag_159770')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.06</td>
<td class="s5 cl rt"><a href="mod1208_5.html#inst_tag_159770_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_5.html#inst_tag_159770_Toggle" > 29.03</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_5.html#inst_tag_159770_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_5.html#inst_tag_159771"  onclick="showContent('inst_tag_159771')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.06</td>
<td class="s5 cl rt"><a href="mod1208_5.html#inst_tag_159771_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_5.html#inst_tag_159771_Toggle" > 29.03</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_5.html#inst_tag_159771_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_5.html#inst_tag_159772"  onclick="showContent('inst_tag_159772')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.06</td>
<td class="s5 cl rt"><a href="mod1208_5.html#inst_tag_159772_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_5.html#inst_tag_159772_Toggle" > 29.03</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_5.html#inst_tag_159772_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_5.html#inst_tag_159773"  onclick="showContent('inst_tag_159773')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.06</td>
<td class="s5 cl rt"><a href="mod1208_5.html#inst_tag_159773_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_5.html#inst_tag_159773_Toggle" > 29.03</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_5.html#inst_tag_159773_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_5.html#inst_tag_159774"  onclick="showContent('inst_tag_159774')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.06</td>
<td class="s5 cl rt"><a href="mod1208_5.html#inst_tag_159774_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_5.html#inst_tag_159774_Toggle" > 29.03</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_5.html#inst_tag_159774_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_5.html#inst_tag_159775"  onclick="showContent('inst_tag_159775')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.06</td>
<td class="s5 cl rt"><a href="mod1208_5.html#inst_tag_159775_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_5.html#inst_tag_159775_Toggle" > 29.03</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_5.html#inst_tag_159775_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_6.html#inst_tag_159776"  onclick="showContent('inst_tag_159776')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.06</td>
<td class="s5 cl rt"><a href="mod1208_6.html#inst_tag_159776_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_6.html#inst_tag_159776_Toggle" > 29.03</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_6.html#inst_tag_159776_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_6.html#inst_tag_159777"  onclick="showContent('inst_tag_159777')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.06</td>
<td class="s5 cl rt"><a href="mod1208_6.html#inst_tag_159777_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_6.html#inst_tag_159777_Toggle" > 29.03</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_6.html#inst_tag_159777_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_6.html#inst_tag_159778"  onclick="showContent('inst_tag_159778')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.06</td>
<td class="s5 cl rt"><a href="mod1208_6.html#inst_tag_159778_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_6.html#inst_tag_159778_Toggle" > 29.03</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_6.html#inst_tag_159778_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_6.html#inst_tag_159779"  onclick="showContent('inst_tag_159779')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.06</td>
<td class="s5 cl rt"><a href="mod1208_6.html#inst_tag_159779_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_6.html#inst_tag_159779_Toggle" > 29.03</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_6.html#inst_tag_159779_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_0.html#inst_tag_159700"  onclick="showContent('inst_tag_159700')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.26</td>
<td class="s5 cl rt"><a href="mod1208_0.html#inst_tag_159700_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_0.html#inst_tag_159700_Toggle" > 29.63</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_0.html#inst_tag_159700_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_1.html#inst_tag_159708"  onclick="showContent('inst_tag_159708')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.26</td>
<td class="s5 cl rt"><a href="mod1208_1.html#inst_tag_159708_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_1.html#inst_tag_159708_Toggle" > 29.63</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_1.html#inst_tag_159708_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_1.html#inst_tag_159716"  onclick="showContent('inst_tag_159716')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.26</td>
<td class="s5 cl rt"><a href="mod1208_1.html#inst_tag_159716_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_1.html#inst_tag_159716_Toggle" > 29.63</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_1.html#inst_tag_159716_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_2.html#inst_tag_159724"  onclick="showContent('inst_tag_159724')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.26</td>
<td class="s5 cl rt"><a href="mod1208_2.html#inst_tag_159724_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_2.html#inst_tag_159724_Toggle" > 29.63</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_2.html#inst_tag_159724_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_2.html#inst_tag_159732"  onclick="showContent('inst_tag_159732')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.26</td>
<td class="s5 cl rt"><a href="mod1208_2.html#inst_tag_159732_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_2.html#inst_tag_159732_Toggle" > 29.63</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_2.html#inst_tag_159732_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_3.html#inst_tag_159740"  onclick="showContent('inst_tag_159740')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.26</td>
<td class="s5 cl rt"><a href="mod1208_3.html#inst_tag_159740_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_3.html#inst_tag_159740_Toggle" > 29.63</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_3.html#inst_tag_159740_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_4.html#inst_tag_159748"  onclick="showContent('inst_tag_159748')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.26</td>
<td class="s5 cl rt"><a href="mod1208_4.html#inst_tag_159748_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_4.html#inst_tag_159748_Toggle" > 29.63</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_4.html#inst_tag_159748_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_4.html#inst_tag_159756"  onclick="showContent('inst_tag_159756')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s4 cl rt"> 42.26</td>
<td class="s5 cl rt"><a href="mod1208_4.html#inst_tag_159756_Line" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1208_4.html#inst_tag_159756_Toggle" > 29.63</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1208_4.html#inst_tag_159756_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_6.html#inst_tag_159788"  onclick="showContent('inst_tag_159788')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.04</td>
<td class="s8 cl rt"><a href="mod1208_6.html#inst_tag_159788_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_6.html#inst_tag_159788_Toggle" >  5.41</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_6.html#inst_tag_159788_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_6.html#inst_tag_159787"  onclick="showContent('inst_tag_159787')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.71</td>
<td class="s8 cl rt"><a href="mod1208_6.html#inst_tag_159787_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_6.html#inst_tag_159787_Toggle" >  7.41</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_6.html#inst_tag_159787_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_6.html#inst_tag_159789"  onclick="showContent('inst_tag_159789')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.71</td>
<td class="s8 cl rt"><a href="mod1208_6.html#inst_tag_159789_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_6.html#inst_tag_159789_Toggle" >  7.41</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_6.html#inst_tag_159789_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_6.html#inst_tag_159784"  onclick="showContent('inst_tag_159784')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 58.41</td>
<td class="s8 cl rt"><a href="mod1208_6.html#inst_tag_159784_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1208_6.html#inst_tag_159784_Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_6.html#inst_tag_159784_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_0.html#inst_tag_159694"  onclick="showContent('inst_tag_159694')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 58.75</td>
<td class="s8 cl rt"><a href="mod1208_0.html#inst_tag_159694_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_0.html#inst_tag_159694_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_0.html#inst_tag_159694_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_0.html#inst_tag_159698"  onclick="showContent('inst_tag_159698')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.16</td>
<td class="s8 cl rt"><a href="mod1208_0.html#inst_tag_159698_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_0.html#inst_tag_159698_Toggle" > 11.76</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_0.html#inst_tag_159698_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_0.html#inst_tag_159696"  onclick="showContent('inst_tag_159696')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod1208_0.html#inst_tag_159696_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_0.html#inst_tag_159696_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_0.html#inst_tag_159696_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_0.html#inst_tag_159697"  onclick="showContent('inst_tag_159697')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod1208_0.html#inst_tag_159697_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_0.html#inst_tag_159697_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_0.html#inst_tag_159697_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_0.html#inst_tag_159703"  onclick="showContent('inst_tag_159703')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod1208_0.html#inst_tag_159703_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_0.html#inst_tag_159703_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_0.html#inst_tag_159703_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_1.html#inst_tag_159707"  onclick="showContent('inst_tag_159707')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod1208_1.html#inst_tag_159707_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_1.html#inst_tag_159707_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_1.html#inst_tag_159707_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_1.html#inst_tag_159711"  onclick="showContent('inst_tag_159711')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod1208_1.html#inst_tag_159711_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_1.html#inst_tag_159711_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_1.html#inst_tag_159711_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_1.html#inst_tag_159715"  onclick="showContent('inst_tag_159715')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod1208_1.html#inst_tag_159715_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_1.html#inst_tag_159715_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_1.html#inst_tag_159715_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_1.html#inst_tag_159719"  onclick="showContent('inst_tag_159719')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod1208_1.html#inst_tag_159719_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_1.html#inst_tag_159719_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_1.html#inst_tag_159719_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_2.html#inst_tag_159723"  onclick="showContent('inst_tag_159723')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod1208_2.html#inst_tag_159723_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_2.html#inst_tag_159723_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_2.html#inst_tag_159723_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_2.html#inst_tag_159727"  onclick="showContent('inst_tag_159727')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod1208_2.html#inst_tag_159727_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_2.html#inst_tag_159727_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_2.html#inst_tag_159727_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_2.html#inst_tag_159731"  onclick="showContent('inst_tag_159731')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod1208_2.html#inst_tag_159731_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_2.html#inst_tag_159731_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_2.html#inst_tag_159731_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_3.html#inst_tag_159735"  onclick="showContent('inst_tag_159735')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod1208_3.html#inst_tag_159735_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_3.html#inst_tag_159735_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_3.html#inst_tag_159735_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_3.html#inst_tag_159739"  onclick="showContent('inst_tag_159739')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod1208_3.html#inst_tag_159739_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_3.html#inst_tag_159739_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_3.html#inst_tag_159739_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_3.html#inst_tag_159743"  onclick="showContent('inst_tag_159743')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod1208_3.html#inst_tag_159743_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_3.html#inst_tag_159743_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_3.html#inst_tag_159743_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_3.html#inst_tag_159747"  onclick="showContent('inst_tag_159747')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod1208_3.html#inst_tag_159747_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_3.html#inst_tag_159747_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_3.html#inst_tag_159747_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_4.html#inst_tag_159751"  onclick="showContent('inst_tag_159751')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod1208_4.html#inst_tag_159751_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_4.html#inst_tag_159751_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_4.html#inst_tag_159751_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_4.html#inst_tag_159755"  onclick="showContent('inst_tag_159755')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod1208_4.html#inst_tag_159755_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_4.html#inst_tag_159755_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_4.html#inst_tag_159755_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_4.html#inst_tag_159759"  onclick="showContent('inst_tag_159759')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod1208_4.html#inst_tag_159759_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_4.html#inst_tag_159759_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_4.html#inst_tag_159759_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_5.html#inst_tag_159763"  onclick="showContent('inst_tag_159763')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod1208_5.html#inst_tag_159763_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_5.html#inst_tag_159763_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_5.html#inst_tag_159763_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_6.html#inst_tag_159785"  onclick="showContent('inst_tag_159785')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"><a href="mod1208_6.html#inst_tag_159785_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_6.html#inst_tag_159785_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_6.html#inst_tag_159785_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_6.html#inst_tag_159786"  onclick="showContent('inst_tag_159786')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 61.30</td>
<td class="s8 cl rt"><a href="mod1208_6.html#inst_tag_159786_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_6.html#inst_tag_159786_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_6.html#inst_tag_159786_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1208_7.html#inst_tag_159790"  onclick="showContent('inst_tag_159790')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 61.30</td>
<td class="s8 cl rt"><a href="mod1208_7.html#inst_tag_159790_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1208_7.html#inst_tag_159790_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1208_7.html#inst_tag_159790_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_cdnsusbhs_data_sync_rx'>
<a name="Line"></a>
Line Coverage for Module : <a name="1455887115"></a>
<a href="mod1208.html" >cdnsusbhs_data_sync_rx</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>94</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
75                          begin : REQ_DATA_PROC
76         1/1              if `CDNSUSBHS_RESET(rxrst)
77                            begin
78         1/1                cdc_req_r &lt;= 1'b0;
79                            end
80                          else
81                            begin
82         1/1                cdc_req_r &lt;= cdc_req;
83                            end
84                          end
85                      
86                      
87                      
88                        assign cdc_ack = cdc_req_r;
89                      
90                      
91                      
92                        `CDNSUSBHS_ALWAYS(rxclk,rxrst)
93                          begin : DATA_HOLD_PROC
94         1/1              if `CDNSUSBHS_RESET(rxrst)
95                            begin
96         1/1                rxdata &lt;= {DATA_SYNC_WIDTH{1'b0}};
97                            end
98                          else
99                            begin
100        1/1                if (cdc_req != cdc_req_r)
101                             begin
102        <font color = "red">0/1     ==>          rxdata &lt;= cdc_data;</font>
103                             end
                        MISSING_ELSE
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1978637931"></a>
<a href="mod1208.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=13 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.06</td>
<td class="s2 cl rt"> 29.03</td>
</tr></table>
<span class=inst><a href="mod1208_5.html#inst_tag_159764_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.06</td>
<td class="s2 cl rt"> 29.03</td>
</tr></table>
<span class=inst><a href="mod1208_5.html#inst_tag_159765_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.06</td>
<td class="s2 cl rt"> 29.03</td>
</tr></table>
<span class=inst><a href="mod1208_5.html#inst_tag_159766_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.06</td>
<td class="s2 cl rt"> 29.03</td>
</tr></table>
<span class=inst><a href="mod1208_5.html#inst_tag_159767_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.06</td>
<td class="s2 cl rt"> 29.03</td>
</tr></table>
<span class=inst><a href="mod1208_5.html#inst_tag_159768_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.06</td>
<td class="s2 cl rt"> 29.03</td>
</tr></table>
<span class=inst><a href="mod1208_5.html#inst_tag_159769_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.06</td>
<td class="s2 cl rt"> 29.03</td>
</tr></table>
<span class=inst><a href="mod1208_5.html#inst_tag_159770_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.06</td>
<td class="s2 cl rt"> 29.03</td>
</tr></table>
<span class=inst><a href="mod1208_5.html#inst_tag_159771_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.06</td>
<td class="s2 cl rt"> 29.03</td>
</tr></table>
<span class=inst><a href="mod1208_5.html#inst_tag_159772_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.06</td>
<td class="s2 cl rt"> 29.03</td>
</tr></table>
<span class=inst><a href="mod1208_5.html#inst_tag_159773_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.06</td>
<td class="s2 cl rt"> 29.03</td>
</tr></table>
<span class=inst><a href="mod1208_5.html#inst_tag_159774_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.06</td>
<td class="s2 cl rt"> 29.03</td>
</tr></table>
<span class=inst><a href="mod1208_5.html#inst_tag_159775_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.06</td>
<td class="s2 cl rt"> 29.03</td>
</tr></table>
<span class=inst><a href="mod1208_6.html#inst_tag_159776_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.06</td>
<td class="s2 cl rt"> 29.03</td>
</tr></table>
<span class=inst><a href="mod1208_6.html#inst_tag_159777_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.06</td>
<td class="s2 cl rt"> 29.03</td>
</tr></table>
<span class=inst><a href="mod1208_6.html#inst_tag_159778_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.06</td>
<td class="s2 cl rt"> 29.03</td>
</tr></table>
<span class=inst><a href="mod1208_6.html#inst_tag_159779_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">62</td>
<td class="rt">18</td>
<td class="rt">29.03 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">31</td>
<td class="rt">13</td>
<td class="rt">41.94 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">31</td>
<td class="rt">5</td>
<td class="rt">16.13 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">60</td>
<td class="rt">18</td>
<td class="rt">30.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">30</td>
<td class="rt">13</td>
<td class="rt">43.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">30</td>
<td class="rt">5</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_req_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1164148178"></a>
<a href="mod1208.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.30</td>
<td class="s1 cl rt"> 18.18</td>
</tr></table>
<span class=inst><a href="mod1208_6.html#inst_tag_159786_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.30</td>
<td class="s1 cl rt"> 18.18</td>
</tr></table>
<span class=inst><a href="mod1208_7.html#inst_tag_159790_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1208_7.html#inst_tag_159795_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_req_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="394978163"></a>
<a href="mod1208.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=4 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 38.79</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod1208_0.html#inst_tag_159695_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s1 cl rt"> 15.38</td>
</tr></table>
<span class=inst><a href="mod1208_0.html#inst_tag_159702_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s1 cl rt"> 15.38</td>
</tr></table>
<span class=inst><a href="mod1208_1.html#inst_tag_159706_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s1 cl rt"> 15.38</td>
</tr></table>
<span class=inst><a href="mod1208_1.html#inst_tag_159710_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s1 cl rt"> 15.38</td>
</tr></table>
<span class=inst><a href="mod1208_1.html#inst_tag_159714_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s1 cl rt"> 15.38</td>
</tr></table>
<span class=inst><a href="mod1208_1.html#inst_tag_159718_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s1 cl rt"> 15.38</td>
</tr></table>
<span class=inst><a href="mod1208_2.html#inst_tag_159722_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s1 cl rt"> 15.38</td>
</tr></table>
<span class=inst><a href="mod1208_2.html#inst_tag_159726_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s1 cl rt"> 15.38</td>
</tr></table>
<span class=inst><a href="mod1208_2.html#inst_tag_159730_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 38.79</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod1208_3.html#inst_tag_159734_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 38.79</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod1208_3.html#inst_tag_159738_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 38.79</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod1208_3.html#inst_tag_159742_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 38.79</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod1208_3.html#inst_tag_159746_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 38.79</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod1208_4.html#inst_tag_159750_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 38.79</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod1208_4.html#inst_tag_159754_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 38.79</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod1208_4.html#inst_tag_159758_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 38.79</td>
<td class="s1 cl rt"> 19.23</td>
</tr></table>
<span class=inst><a href="mod1208_5.html#inst_tag_159762_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 40.07</td>
<td class="s2 cl rt"> 23.08</td>
</tr></table>
<span class=inst><a href="mod1208_7.html#inst_tag_159796_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">26</td>
<td class="rt">8</td>
<td class="rt">30.77 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">4</td>
<td class="rt">30.77 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">4</td>
<td class="rt">30.77 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">24</td>
<td class="rt">8</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_req_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="374191852"></a>
<a href="mod1208.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=5 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod1208_0.html#inst_tag_159696_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod1208_0.html#inst_tag_159697_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod1208_0.html#inst_tag_159703_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod1208_1.html#inst_tag_159707_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod1208_1.html#inst_tag_159711_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod1208_1.html#inst_tag_159715_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod1208_1.html#inst_tag_159719_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod1208_2.html#inst_tag_159723_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod1208_2.html#inst_tag_159727_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod1208_2.html#inst_tag_159731_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod1208_3.html#inst_tag_159735_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod1208_3.html#inst_tag_159739_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod1208_3.html#inst_tag_159743_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod1208_3.html#inst_tag_159747_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod1208_4.html#inst_tag_159751_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod1208_4.html#inst_tag_159755_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod1208_4.html#inst_tag_159759_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod1208_5.html#inst_tag_159763_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.68</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod1208_6.html#inst_tag_159785_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 41.27</td>
<td class="s2 cl rt"> 26.67</td>
</tr></table>
<span class=inst><a href="mod1208_7.html#inst_tag_159794_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">12</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_req_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1143361867"></a>
<a href="mod1208.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=6 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.16</td>
<td class="s1 cl rt"> 11.76</td>
</tr></table>
<span class=inst><a href="mod1208_0.html#inst_tag_159698_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 40.22</td>
<td class="s2 cl rt"> 23.53</td>
</tr></table>
<span class=inst><a href="mod1208_7.html#inst_tag_159797_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">34</td>
<td class="rt">12</td>
<td class="rt">35.29 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">8</td>
<td class="rt">47.06 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">4</td>
<td class="rt">23.53 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">12</td>
<td class="rt">37.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">4</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_req_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="844095384"></a>
<a href="mod1208.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=9 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.28</td>
<td class="s0 cl rt">  8.70</td>
</tr></table>
<span class=inst><a href="mod1208_0.html#inst_tag_159699_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">46</td>
<td class="rt">4</td>
<td class="rt">8.70  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">23</td>
<td class="rt">2</td>
<td class="rt">8.70  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">23</td>
<td class="rt">2</td>
<td class="rt">8.70  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">44</td>
<td class="rt">4</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_req_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1613265399"></a>
<a href="mod1208.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=8 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.56</td>
<td class="s0 cl rt">  9.52</td>
</tr></table>
<span class=inst><a href="mod1208_0.html#inst_tag_159701_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.56</td>
<td class="s0 cl rt">  9.52</td>
</tr></table>
<span class=inst><a href="mod1208_0.html#inst_tag_159705_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.56</td>
<td class="s0 cl rt">  9.52</td>
</tr></table>
<span class=inst><a href="mod1208_1.html#inst_tag_159709_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.56</td>
<td class="s0 cl rt">  9.52</td>
</tr></table>
<span class=inst><a href="mod1208_1.html#inst_tag_159713_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.56</td>
<td class="s0 cl rt">  9.52</td>
</tr></table>
<span class=inst><a href="mod1208_1.html#inst_tag_159717_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.56</td>
<td class="s0 cl rt">  9.52</td>
</tr></table>
<span class=inst><a href="mod1208_2.html#inst_tag_159721_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.56</td>
<td class="s0 cl rt">  9.52</td>
</tr></table>
<span class=inst><a href="mod1208_2.html#inst_tag_159725_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.56</td>
<td class="s0 cl rt">  9.52</td>
</tr></table>
<span class=inst><a href="mod1208_2.html#inst_tag_159729_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.56</td>
<td class="s0 cl rt">  9.52</td>
</tr></table>
<span class=inst><a href="mod1208_2.html#inst_tag_159733_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.56</td>
<td class="s0 cl rt">  9.52</td>
</tr></table>
<span class=inst><a href="mod1208_3.html#inst_tag_159737_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.56</td>
<td class="s0 cl rt">  9.52</td>
</tr></table>
<span class=inst><a href="mod1208_3.html#inst_tag_159741_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.56</td>
<td class="s0 cl rt">  9.52</td>
</tr></table>
<span class=inst><a href="mod1208_3.html#inst_tag_159745_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.56</td>
<td class="s0 cl rt">  9.52</td>
</tr></table>
<span class=inst><a href="mod1208_4.html#inst_tag_159749_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.56</td>
<td class="s0 cl rt">  9.52</td>
</tr></table>
<span class=inst><a href="mod1208_4.html#inst_tag_159753_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.56</td>
<td class="s0 cl rt">  9.52</td>
</tr></table>
<span class=inst><a href="mod1208_4.html#inst_tag_159757_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.56</td>
<td class="s0 cl rt">  9.52</td>
</tr></table>
<span class=inst><a href="mod1208_4.html#inst_tag_159761_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 35.56</td>
<td class="s0 cl rt">  9.52</td>
</tr></table>
<span class=inst><a href="mod1208_6.html#inst_tag_159780_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1208_6.html#inst_tag_159781_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 33.97</td>
<td class="s0 cl rt">  4.76</td>
</tr></table>
<span class=inst><a href="mod1208_6.html#inst_tag_159782_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 37.14</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1208_6.html#inst_tag_159783_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.41</td>
<td class="s0 cl rt">  9.52</td>
</tr></table>
<span class=inst><a href="mod1208_6.html#inst_tag_159784_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1208_7.html#inst_tag_159792_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">42</td>
<td class="rt">14</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">7</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">7</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">40</td>
<td class="rt">14</td>
<td class="rt">35.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">7</td>
<td class="rt">35.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">7</td>
<td class="rt">35.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_req_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1912531882"></a>
<a href="mod1208.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=7 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 41.15</td>
<td class="s2 cl rt"> 26.32</td>
</tr></table>
<span class=inst><a href="mod1208_0.html#inst_tag_159692_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1208_0.html#inst_tag_159693_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.75</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod1208_0.html#inst_tag_159694_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1208_7.html#inst_tag_159791_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">14</td>
<td class="rt">36.84 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">9</td>
<td class="rt">47.37 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">14</td>
<td class="rt">38.89 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">9</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">5</td>
<td class="rt">27.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_req_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1933318193"></a>
<a href="mod1208.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.08</td>
<td class="s1 cl rt"> 11.11</td>
</tr></table>
<span class=inst><a href="mod1208_7.html#inst_tag_159793_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_req_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="87114118"></a>
<a href="mod1208.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=11 + DATA_SYNC_WIDTH=11 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.26</td>
<td class="s2 cl rt"> 29.63</td>
</tr></table>
<span class=inst><a href="mod1208_0.html#inst_tag_159700_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 41.64</td>
<td class="s2 cl rt"> 27.78</td>
</tr></table>
<span class=inst><a href="mod1208_0.html#inst_tag_159704_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.26</td>
<td class="s2 cl rt"> 29.63</td>
</tr></table>
<span class=inst><a href="mod1208_1.html#inst_tag_159708_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 41.64</td>
<td class="s2 cl rt"> 27.78</td>
</tr></table>
<span class=inst><a href="mod1208_1.html#inst_tag_159712_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.26</td>
<td class="s2 cl rt"> 29.63</td>
</tr></table>
<span class=inst><a href="mod1208_1.html#inst_tag_159716_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 41.64</td>
<td class="s2 cl rt"> 27.78</td>
</tr></table>
<span class=inst><a href="mod1208_2.html#inst_tag_159720_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.26</td>
<td class="s2 cl rt"> 29.63</td>
</tr></table>
<span class=inst><a href="mod1208_2.html#inst_tag_159724_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 41.64</td>
<td class="s2 cl rt"> 27.78</td>
</tr></table>
<span class=inst><a href="mod1208_2.html#inst_tag_159728_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.26</td>
<td class="s2 cl rt"> 29.63</td>
</tr></table>
<span class=inst><a href="mod1208_2.html#inst_tag_159732_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 41.64</td>
<td class="s2 cl rt"> 27.78</td>
</tr></table>
<span class=inst><a href="mod1208_3.html#inst_tag_159736_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.26</td>
<td class="s2 cl rt"> 29.63</td>
</tr></table>
<span class=inst><a href="mod1208_3.html#inst_tag_159740_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 41.64</td>
<td class="s2 cl rt"> 27.78</td>
</tr></table>
<span class=inst><a href="mod1208_3.html#inst_tag_159744_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.26</td>
<td class="s2 cl rt"> 29.63</td>
</tr></table>
<span class=inst><a href="mod1208_4.html#inst_tag_159748_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 41.64</td>
<td class="s2 cl rt"> 27.78</td>
</tr></table>
<span class=inst><a href="mod1208_4.html#inst_tag_159752_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.26</td>
<td class="s2 cl rt"> 29.63</td>
</tr></table>
<span class=inst><a href="mod1208_4.html#inst_tag_159756_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.38</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1208_4.html#inst_tag_159760_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.71</td>
<td class="s0 cl rt">  7.41</td>
</tr></table>
<span class=inst><a href="mod1208_6.html#inst_tag_159787_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.71</td>
<td class="s0 cl rt">  7.41</td>
</tr></table>
<span class=inst><a href="mod1208_6.html#inst_tag_159789_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">54</td>
<td class="rt">23</td>
<td class="rt">42.59 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">27</td>
<td class="rt">13</td>
<td class="rt">48.15 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">27</td>
<td class="rt">10</td>
<td class="rt">37.04 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">52</td>
<td class="rt">23</td>
<td class="rt">44.23 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">26</td>
<td class="rt">10</td>
<td class="rt">38.46 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[10:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_req_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="834696728"></a>
<a href="mod1208.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=16 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.04</td>
<td class="s0 cl rt">  5.41</td>
</tr></table>
<span class=inst><a href="mod1208_6.html#inst_tag_159788_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">4</td>
<td class="rt">5.41  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">2</td>
<td class="rt">5.41  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">2</td>
<td class="rt">5.41  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">72</td>
<td class="rt">4</td>
<td class="rt">5.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>cdc_req_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1455887115"></a>
<a href="mod1208.html" >cdnsusbhs_data_sync_rx</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if `CDNSUSBHS_RESET(rxrst)
               <font color = "green">-1-</font>  
77               begin
78               cdc_req_r <= 1'b0;
           <font color = "green">      ==></font>
79               end
80             else
81               begin
82               cdc_req_r <= cdc_req;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94             if `CDNSUSBHS_RESET(rxrst)
               <font color = "green">-1-</font>  
95               begin
96               rxdata <= {DATA_SYNC_WIDTH{1'b0}};
           <font color = "green">      ==></font>
97               end
98             else
99               begin
100              if (cdc_req != cdc_req_r)
                 <font color = "red">-2-</font>  
101                begin
102                rxdata <= cdc_data;
           <font color = "red">        ==></font>
103                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
