D:\Libero Soc\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis   -part A3P060  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\synlog\report\cyq_BasGate_fpga_mapper.xml  -top_level_module  cyq_BasGate  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\cyq_BasGate.edn   -freq 100.000   D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\synwork\cyq_BasGate_prem.srd  -sap  D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\cyq_BasGate.sap  -otap  D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\cyq_BasGate.tap  -omap  D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\cyq_BasGate.map  -devicelib  "D:\Libero Soc\SynplifyPro\lib\proasic\proasic3.v"  -sap  D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\cyq_BasGate.sap  -ologparam  D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\syntmp\cyq_BasGate.plg  -osyn  D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\cyq_BasGate.srm  -prjdir  D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\  -prjname  cyq_BasGate_syn  -log  D:\Study\LiberoProjects\J312200883_Gate\J3122008883_Gate\synthesis\synlog\cyq_BasGate_fpga_mapper.srr 
relcom:..\..\..\..\..\..\Libero Soc\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P060 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\cyq_BasGate_fpga_mapper.xml -top_level_module cyq_BasGate -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\cyq_BasGate.edn -freq 100.000 ..\synwork\cyq_BasGate_prem.srd -sap ..\cyq_BasGate.sap -otap ..\cyq_BasGate.tap -omap ..\cyq_BasGate.map -devicelib "D:\Libero Soc\SynplifyPro\lib\proasic\proasic3.v" -sap ..\cyq_BasGate.sap -ologparam cyq_BasGate.plg -osyn ..\cyq_BasGate.srm -prjdir ..\ -prjname cyq_BasGate_syn -log ..\synlog\cyq_BasGate_fpga_mapper.srr
rc:0 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1703692956|size:1833|exec:0|csum:
file:..\cyq_BasGate.edn|io:o|time:1703692964|size:7990|exec:0|csum:
file:..\synwork\cyq_BasGate_prem.srd|io:i|time:1703692964|size:1527|exec:0|csum:F73BF94654D7A62637576E0467A3AABF
file:..\cyq_BasGate.sap|io:o|time:1703692964|size:121|exec:0|csum:
file:..\cyq_BasGate.tap|io:o|time:0|size:0|exec:0|csum:
file:..\cyq_BasGate.map|io:o|time:1703692964|size:28|exec:0|csum:
file:..\..\..\..\..\..\Libero Soc\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\cyq_BasGate.sap|io:o|time:1703692964|size:121|exec:0|csum:
file:cyq_BasGate.plg|io:o|time:1703692964|size:97|exec:0|csum:
file:..\cyq_BasGate.srm|io:o|time:1703692964|size:64719|exec:0|csum:
file:..\synlog\cyq_BasGate_fpga_mapper.srr|io:o|time:1703692964|size:7571|exec:0|csum:
file:..\..\..\..\..\..\Libero Soc\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\..\..\Libero Soc\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
