// Seed: 1366849187
module module_0 #(
    parameter id_6 = 32'd47
) (
    output uwire id_0,
    input  tri   id_1
    , _id_6,
    input  wire  id_2,
    output tri   id_3,
    output tri1  id_4
);
  localparam id_7 = -1'b0;
  logic [-1 : id_6] id_8;
  wire id_9[];
endmodule
module module_1 #(
    parameter id_1 = 32'd23
) (
    input wire id_0,
    input wor _id_1,
    output tri0 id_2,
    output supply0 id_3,
    output uwire id_4,
    output wor id_5,
    input supply1 id_6,
    input tri id_7,
    input supply1 id_8,
    input tri id_9
);
  assign id_5 = -1;
  tri0 id_11;
  wire id_12;
  ;
  assign id_11 = -1 & ~id_7;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7,
      id_2,
      id_4
  );
  assign modCall_1.id_1 = 0;
  wire [-1 : id_1] id_13;
  wire id_14;
endmodule
