{"vcs1":{"timestamp_begin":1731053691.533265549, "rt":1.74, "ut":0.48, "st":0.22}}
{"vcselab":{"timestamp_begin":1731053693.346704015, "rt":1.30, "ut":0.26, "st":0.17}}
{"link":{"timestamp_begin":1731053694.725924485, "rt":0.33, "ut":0.10, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731053690.867496896}
{"VCS_COMP_START_TIME": 1731053690.867496896}
{"VCS_COMP_END_TIME": 1731053696.818043036}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330492}}
{"stitch_vcselab": {"peak_mem": 231540}}
