// Seed: 3176684098
module module_0 (
    output wor   id_0,
    output tri0  id_1,
    input  tri   id_2,
    input  tri   id_3,
    input  tri   id_4,
    input  uwire id_5,
    output tri1  id_6,
    input  wor   id_7,
    output tri1  id_8,
    input  tri1  id_9,
    output wire  id_10,
    output wor   id_11
);
  wire id_13;
  assign id_8 = 1;
endmodule
module module_1 (
    input wire id_0
    , id_4,
    input wand id_1,
    input supply0 id_2
);
  assign id_4 = 'd0;
  module_0(
      id_4, id_4, id_4, id_2, id_2, id_4, id_4, id_1, id_4, id_0, id_4, id_4
  );
  wire  id_5;
  uwire id_6 = id_4;
  assign id_6 = id_0;
endmodule
