// Seed: 1899223405
module module_0 (
    output wor id_0,
    input wire id_1,
    input tri1 id_2,
    output wire id_3,
    output uwire id_4,
    input tri id_5,
    input tri id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wor id_9,
    output wor id_10
);
  assign id_10 = -1'h0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1
    , id_11,
    output logic id_2,
    input wire id_3,
    input tri1 id_4,
    output supply0 id_5,
    input wire id_6,
    input wire id_7,
    input supply1 id_8,
    input uwire id_9
);
  always @(posedge {1,
    1
  } or posedge id_3)
  begin : LABEL_0
    id_2 = id_6;
  end
  module_0 modCall_1 (
      id_5,
      id_7,
      id_1,
      id_5,
      id_5,
      id_1,
      id_8,
      id_8,
      id_3,
      id_6,
      id_5
  );
  assign modCall_1.id_7 = 0;
endmodule
