\hypertarget{struct_a_d_c___type_def}{}\section{A\+D\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_a_d_c___type_def}\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}


Analog to Digital Converter.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a9745df96e98f3cdc2d05ccefce681f64}{SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a89b1ff4376683dd2896ea8b32ded05b2}{C\+R1}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a1053a65a21af0d27afe1bf9cf7b7aca7}{C\+R2}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{S\+M\+P\+R1}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a9e68fe36c4c8fbbac294b5496ccf7130}{S\+M\+P\+R2}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_aa005e656f528aaad28d70d61c9db9b81}{J\+O\+F\+R1}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_aa20f76044c11042dde41c1060853fb82}{J\+O\+F\+R2}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_ae9c78142f6edf8122384263878d09015}{J\+O\+F\+R3}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a92f5c1a5aaa8b286317f923482e09d35}{J\+O\+F\+R4}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a297ac2d83a1837bfdc0333474b977de0}{H\+TR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_afdaf8050fb01739206a92c9ad610f396}{L\+TR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{S\+Q\+R1}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a6b6e55e6c667042e5a46a76518b73d5a}{S\+Q\+R2}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a51dbdba74c4d3559157392109af68fc6}{S\+Q\+R3}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{J\+S\+QR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{J\+D\+R1}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a898b87cab4f099bcca981cc4c9318b51}{J\+D\+R2}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a40999cd0a255ef62b2340e2726695063}{J\+D\+R3}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_abae6e9d688b16ef350878998f5e21c0b}{J\+D\+R4}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Analog to Digital Converter. 

\subsection{Member Data Documentation}
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R1}{CR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+C\+R1}\hypertarget{struct_a_d_c___type_def_a89b1ff4376683dd2896ea8b32ded05b2}{}\label{struct_a_d_c___type_def_a89b1ff4376683dd2896ea8b32ded05b2}
A\+DC control register 1, Address offset\+: 0x04 \index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R2}{CR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+C\+R2}\hypertarget{struct_a_d_c___type_def_a1053a65a21af0d27afe1bf9cf7b7aca7}{}\label{struct_a_d_c___type_def_a1053a65a21af0d27afe1bf9cf7b7aca7}
A\+DC control register 2, Address offset\+: 0x08 \index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+DR}\hypertarget{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{}\label{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}
A\+DC regular data register, Address offset\+: 0x4C \index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!H\+TR@{H\+TR}}
\index{H\+TR@{H\+TR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{H\+TR}{HTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+H\+TR}\hypertarget{struct_a_d_c___type_def_a297ac2d83a1837bfdc0333474b977de0}{}\label{struct_a_d_c___type_def_a297ac2d83a1837bfdc0333474b977de0}
A\+DC watchdog higher threshold register, Address offset\+: 0x24 \index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+D\+R1@{J\+D\+R1}}
\index{J\+D\+R1@{J\+D\+R1}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{J\+D\+R1}{JDR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+J\+D\+R1}\hypertarget{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{}\label{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}
A\+DC injected data register 1, Address offset\+: 0x3C \index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+D\+R2@{J\+D\+R2}}
\index{J\+D\+R2@{J\+D\+R2}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{J\+D\+R2}{JDR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+J\+D\+R2}\hypertarget{struct_a_d_c___type_def_a898b87cab4f099bcca981cc4c9318b51}{}\label{struct_a_d_c___type_def_a898b87cab4f099bcca981cc4c9318b51}
A\+DC injected data register 2, Address offset\+: 0x40 \index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+D\+R3@{J\+D\+R3}}
\index{J\+D\+R3@{J\+D\+R3}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{J\+D\+R3}{JDR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+J\+D\+R3}\hypertarget{struct_a_d_c___type_def_a40999cd0a255ef62b2340e2726695063}{}\label{struct_a_d_c___type_def_a40999cd0a255ef62b2340e2726695063}
A\+DC injected data register 3, Address offset\+: 0x44 \index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+D\+R4@{J\+D\+R4}}
\index{J\+D\+R4@{J\+D\+R4}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{J\+D\+R4}{JDR4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+J\+D\+R4}\hypertarget{struct_a_d_c___type_def_abae6e9d688b16ef350878998f5e21c0b}{}\label{struct_a_d_c___type_def_abae6e9d688b16ef350878998f5e21c0b}
A\+DC injected data register 4, Address offset\+: 0x48 \index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+O\+F\+R1@{J\+O\+F\+R1}}
\index{J\+O\+F\+R1@{J\+O\+F\+R1}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{J\+O\+F\+R1}{JOFR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+J\+O\+F\+R1}\hypertarget{struct_a_d_c___type_def_aa005e656f528aaad28d70d61c9db9b81}{}\label{struct_a_d_c___type_def_aa005e656f528aaad28d70d61c9db9b81}
A\+DC injected channel data offset register 1, Address offset\+: 0x14 \index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+O\+F\+R2@{J\+O\+F\+R2}}
\index{J\+O\+F\+R2@{J\+O\+F\+R2}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{J\+O\+F\+R2}{JOFR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+J\+O\+F\+R2}\hypertarget{struct_a_d_c___type_def_aa20f76044c11042dde41c1060853fb82}{}\label{struct_a_d_c___type_def_aa20f76044c11042dde41c1060853fb82}
A\+DC injected channel data offset register 2, Address offset\+: 0x18 \index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+O\+F\+R3@{J\+O\+F\+R3}}
\index{J\+O\+F\+R3@{J\+O\+F\+R3}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{J\+O\+F\+R3}{JOFR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+J\+O\+F\+R3}\hypertarget{struct_a_d_c___type_def_ae9c78142f6edf8122384263878d09015}{}\label{struct_a_d_c___type_def_ae9c78142f6edf8122384263878d09015}
A\+DC injected channel data offset register 3, Address offset\+: 0x1C \index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+O\+F\+R4@{J\+O\+F\+R4}}
\index{J\+O\+F\+R4@{J\+O\+F\+R4}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{J\+O\+F\+R4}{JOFR4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+J\+O\+F\+R4}\hypertarget{struct_a_d_c___type_def_a92f5c1a5aaa8b286317f923482e09d35}{}\label{struct_a_d_c___type_def_a92f5c1a5aaa8b286317f923482e09d35}
A\+DC injected channel data offset register 4, Address offset\+: 0x20 \index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+S\+QR@{J\+S\+QR}}
\index{J\+S\+QR@{J\+S\+QR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{J\+S\+QR}{JSQR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+J\+S\+QR}\hypertarget{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{}\label{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}
A\+DC injected sequence register, Address offset\+: 0x38 \index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!L\+TR@{L\+TR}}
\index{L\+TR@{L\+TR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+TR}{LTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+L\+TR}\hypertarget{struct_a_d_c___type_def_afdaf8050fb01739206a92c9ad610f396}{}\label{struct_a_d_c___type_def_afdaf8050fb01739206a92c9ad610f396}
A\+DC watchdog lower threshold register, Address offset\+: 0x28 \index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!S\+M\+P\+R1@{S\+M\+P\+R1}}
\index{S\+M\+P\+R1@{S\+M\+P\+R1}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+M\+P\+R1}{SMPR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+S\+M\+P\+R1}\hypertarget{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{}\label{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}
A\+DC sample time register 1, Address offset\+: 0x0C \index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!S\+M\+P\+R2@{S\+M\+P\+R2}}
\index{S\+M\+P\+R2@{S\+M\+P\+R2}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+M\+P\+R2}{SMPR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+S\+M\+P\+R2}\hypertarget{struct_a_d_c___type_def_a9e68fe36c4c8fbbac294b5496ccf7130}{}\label{struct_a_d_c___type_def_a9e68fe36c4c8fbbac294b5496ccf7130}
A\+DC sample time register 2, Address offset\+: 0x10 \index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!S\+Q\+R1@{S\+Q\+R1}}
\index{S\+Q\+R1@{S\+Q\+R1}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+Q\+R1}{SQR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+S\+Q\+R1}\hypertarget{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{}\label{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}
A\+DC regular sequence register 1, Address offset\+: 0x2C \index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!S\+Q\+R2@{S\+Q\+R2}}
\index{S\+Q\+R2@{S\+Q\+R2}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+Q\+R2}{SQR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+S\+Q\+R2}\hypertarget{struct_a_d_c___type_def_a6b6e55e6c667042e5a46a76518b73d5a}{}\label{struct_a_d_c___type_def_a6b6e55e6c667042e5a46a76518b73d5a}
A\+DC regular sequence register 2, Address offset\+: 0x30 \index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!S\+Q\+R3@{S\+Q\+R3}}
\index{S\+Q\+R3@{S\+Q\+R3}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+Q\+R3}{SQR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+S\+Q\+R3}\hypertarget{struct_a_d_c___type_def_a51dbdba74c4d3559157392109af68fc6}{}\label{struct_a_d_c___type_def_a51dbdba74c4d3559157392109af68fc6}
A\+DC regular sequence register 3, Address offset\+: 0x34 \index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+SR}\hypertarget{struct_a_d_c___type_def_a9745df96e98f3cdc2d05ccefce681f64}{}\label{struct_a_d_c___type_def_a9745df96e98f3cdc2d05ccefce681f64}
A\+DC status register, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
