<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >xvga</TD>
<TD >213</TD>
<TD >24</TD>
<TD >57</TD>
<TD >24</TD>
<TD >49</TD>
<TD >24</TD>
<TD >24</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xlinebuffer|altsyncram_component|auto_generated</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xlinebuffer</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|irq_mapper</TD>
<TD >5</TD>
<TD >29</TD>
<TD >2</TD>
<TD >29</TD>
<TD >32</TD>
<TD >29</TD>
<TD >29</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|width_adapter_003|width_adapter_002|uncompressor</TD>
<TD >54</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >45</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|width_adapter_003|width_adapter_002</TD>
<TD >109</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >122</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|width_adapter_003</TD>
<TD >109</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >122</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|width_adapter_002|width_adapter_002|uncompressor</TD>
<TD >54</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >45</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|width_adapter_002|width_adapter_002</TD>
<TD >109</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >122</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|width_adapter_002</TD>
<TD >109</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >122</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|width_adapter_001|width_adapter</TD>
<TD >127</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >104</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|width_adapter_001</TD>
<TD >127</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >104</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|width_adapter|width_adapter</TD>
<TD >127</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >104</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|width_adapter</TD>
<TD >127</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >104</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|rsp_xbar_mux_001|arb|adder</TD>
<TD >28</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|rsp_xbar_mux_001|arb</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|rsp_xbar_mux_001</TD>
<TD >850</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|rsp_xbar_mux|arb|adder</TD>
<TD >28</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|rsp_xbar_mux|arb</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|rsp_xbar_mux</TD>
<TD >850</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|rsp_xbar_demux_006</TD>
<TD >125</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >243</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|rsp_xbar_demux_005</TD>
<TD >109</TD>
<TD >16</TD>
<TD >2</TD>
<TD >16</TD>
<TD >413</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|rsp_xbar_demux_004</TD>
<TD >125</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >243</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|rsp_xbar_demux_003</TD>
<TD >125</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >243</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|rsp_xbar_demux_002</TD>
<TD >125</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >243</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|rsp_xbar_demux_001</TD>
<TD >125</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >243</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|rsp_xbar_demux</TD>
<TD >125</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >243</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux_006|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux_006|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux_006</TD>
<TD >245</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux_005|arb|adder</TD>
<TD >16</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >8</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux_005|arb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux_005</TD>
<TD >415</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux_004|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux_004|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux_004</TD>
<TD >245</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux_003|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux_003|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux_003</TD>
<TD >245</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux_002|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux_002|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux_002</TD>
<TD >245</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux_001|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux_001|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux_001</TD>
<TD >245</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_mux</TD>
<TD >245</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_demux_003</TD>
<TD >106</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >104</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_demux_002</TD>
<TD >106</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >104</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_demux_001</TD>
<TD >136</TD>
<TD >49</TD>
<TD >2</TD>
<TD >49</TD>
<TD >848</TD>
<TD >49</TD>
<TD >49</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cmd_xbar_demux</TD>
<TD >130</TD>
<TD >49</TD>
<TD >2</TD>
<TD >49</TD>
<TD >848</TD>
<TD >49</TD>
<TD >49</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|rst_controller</TD>
<TD >17</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >1</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|burst_adapter|altera_merlin_burst_adapter_full.the_ba|the_min|dc_sub|subtract</TD>
<TD >21</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|burst_adapter|altera_merlin_burst_adapter_full.the_ba|the_min|dc_sub</TD>
<TD >20</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >10</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|burst_adapter|altera_merlin_burst_adapter_full.the_ba|the_min|db_sub|subtract</TD>
<TD >21</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|burst_adapter|altera_merlin_burst_adapter_full.the_ba|the_min|db_sub</TD>
<TD >20</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|burst_adapter|altera_merlin_burst_adapter_full.the_ba|the_min|da_sub|subtract</TD>
<TD >21</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|burst_adapter|altera_merlin_burst_adapter_full.the_ba|the_min|da_sub</TD>
<TD >20</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|burst_adapter|altera_merlin_burst_adapter_full.the_ba|the_min|bc_sub|subtract</TD>
<TD >21</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|burst_adapter|altera_merlin_burst_adapter_full.the_ba|the_min|bc_sub</TD>
<TD >20</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >10</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|burst_adapter|altera_merlin_burst_adapter_full.the_ba|the_min|ac_sub|subtract</TD>
<TD >21</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|burst_adapter|altera_merlin_burst_adapter_full.the_ba|the_min|ac_sub</TD>
<TD >20</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >10</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|burst_adapter|altera_merlin_burst_adapter_full.the_ba|the_min|ab_sub|subtract</TD>
<TD >21</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|burst_adapter|altera_merlin_burst_adapter_full.the_ba|the_min|ab_sub</TD>
<TD >20</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|burst_adapter|altera_merlin_burst_adapter_full.the_ba|the_min</TD>
<TD >33</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|burst_adapter|altera_merlin_burst_adapter_full.the_ba|the_burstwrap_increment</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|burst_adapter|altera_merlin_burst_adapter_full.the_ba|align_address_to_size</TD>
<TD >40</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >33</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|burst_adapter|altera_merlin_burst_adapter_full.the_ba</TD>
<TD >106</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|burst_adapter</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|limiter</TD>
<TD >246</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >250</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|id_router_006|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|id_router_006</TD>
<TD >117</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|id_router_005|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|id_router_005</TD>
<TD >99</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|id_router_004|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|id_router_004</TD>
<TD >117</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|id_router_003|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|id_router_003</TD>
<TD >117</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|id_router_002|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|id_router_002</TD>
<TD >117</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|id_router_001|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|id_router_001</TD>
<TD >117</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|id_router|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|id_router</TD>
<TD >117</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|addr_router_003|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|addr_router_003</TD>
<TD >99</TD>
<TD >10</TD>
<TD >5</TD>
<TD >10</TD>
<TD >104</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|addr_router_002|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|addr_router_002</TD>
<TD >99</TD>
<TD >10</TD>
<TD >5</TD>
<TD >10</TD>
<TD >104</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|addr_router_001|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|addr_router_001</TD>
<TD >117</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|addr_router|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|addr_router</TD>
<TD >117</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >80</TD>
<TD >0</TD>
<TD >80</TD>
<TD >75</TD>
<TD >80</TD>
<TD >80</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >80</TD>
<TD >0</TD>
<TD >80</TD>
<TD >75</TD>
<TD >80</TD>
<TD >80</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</TD>
<TD >157</TD>
<TD >76</TD>
<TD >0</TD>
<TD >76</TD>
<TD >153</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo</TD>
<TD >157</TD>
<TD >76</TD>
<TD >0</TD>
<TD >76</TD>
<TD >153</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|uncompressor</TD>
<TD >54</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >52</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent</TD>
<TD >313</TD>
<TD >40</TD>
<TD >44</TD>
<TD >40</TD>
<TD >343</TD>
<TD >40</TD>
<TD >40</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent</TD>
<TD >313</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >343</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo</TD>
<TD >63</TD>
<TD >80</TD>
<TD >0</TD>
<TD >80</TD>
<TD >59</TD>
<TD >80</TD>
<TD >80</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo</TD>
<TD >63</TD>
<TD >80</TD>
<TD >0</TD>
<TD >80</TD>
<TD >59</TD>
<TD >80</TD>
<TD >80</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo</TD>
<TD >139</TD>
<TD >76</TD>
<TD >0</TD>
<TD >76</TD>
<TD >135</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo</TD>
<TD >139</TD>
<TD >76</TD>
<TD >0</TD>
<TD >76</TD>
<TD >135</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|uncompressor</TD>
<TD >54</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >52</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent</TD>
<TD >245</TD>
<TD >23</TD>
<TD >28</TD>
<TD >23</TD>
<TD >272</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent</TD>
<TD >245</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >272</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >80</TD>
<TD >0</TD>
<TD >80</TD>
<TD >75</TD>
<TD >80</TD>
<TD >80</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >80</TD>
<TD >0</TD>
<TD >80</TD>
<TD >75</TD>
<TD >80</TD>
<TD >80</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</TD>
<TD >157</TD>
<TD >76</TD>
<TD >0</TD>
<TD >76</TD>
<TD >153</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo</TD>
<TD >157</TD>
<TD >76</TD>
<TD >0</TD>
<TD >76</TD>
<TD >153</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sysid_control_slave_translator_avalon_universal_slave_0_agent|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|uncompressor</TD>
<TD >54</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >52</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sysid_control_slave_translator_avalon_universal_slave_0_agent|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent</TD>
<TD >313</TD>
<TD >40</TD>
<TD >44</TD>
<TD >40</TD>
<TD >343</TD>
<TD >40</TD>
<TD >40</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sysid_control_slave_translator_avalon_universal_slave_0_agent</TD>
<TD >313</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >343</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >80</TD>
<TD >0</TD>
<TD >80</TD>
<TD >75</TD>
<TD >80</TD>
<TD >80</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >80</TD>
<TD >0</TD>
<TD >80</TD>
<TD >75</TD>
<TD >80</TD>
<TD >80</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</TD>
<TD >157</TD>
<TD >76</TD>
<TD >0</TD>
<TD >76</TD>
<TD >153</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo</TD>
<TD >157</TD>
<TD >76</TD>
<TD >0</TD>
<TD >76</TD>
<TD >153</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|uncompressor</TD>
<TD >54</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >52</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent</TD>
<TD >313</TD>
<TD >40</TD>
<TD >44</TD>
<TD >40</TD>
<TD >343</TD>
<TD >40</TD>
<TD >40</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent</TD>
<TD >313</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >343</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >80</TD>
<TD >0</TD>
<TD >80</TD>
<TD >75</TD>
<TD >80</TD>
<TD >80</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >80</TD>
<TD >0</TD>
<TD >80</TD>
<TD >75</TD>
<TD >80</TD>
<TD >80</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</TD>
<TD >157</TD>
<TD >76</TD>
<TD >0</TD>
<TD >76</TD>
<TD >153</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo</TD>
<TD >157</TD>
<TD >76</TD>
<TD >0</TD>
<TD >76</TD>
<TD >153</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|uncompressor</TD>
<TD >54</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >52</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent</TD>
<TD >313</TD>
<TD >40</TD>
<TD >44</TD>
<TD >40</TD>
<TD >343</TD>
<TD >40</TD>
<TD >40</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent</TD>
<TD >313</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >343</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >80</TD>
<TD >0</TD>
<TD >80</TD>
<TD >75</TD>
<TD >80</TD>
<TD >80</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >80</TD>
<TD >0</TD>
<TD >80</TD>
<TD >75</TD>
<TD >80</TD>
<TD >80</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</TD>
<TD >157</TD>
<TD >76</TD>
<TD >0</TD>
<TD >76</TD>
<TD >153</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo</TD>
<TD >157</TD>
<TD >76</TD>
<TD >0</TD>
<TD >76</TD>
<TD >153</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|onchip_mem_s1_translator_avalon_universal_slave_0_agent|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|uncompressor</TD>
<TD >54</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >52</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|onchip_mem_s1_translator_avalon_universal_slave_0_agent|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent</TD>
<TD >313</TD>
<TD >40</TD>
<TD >44</TD>
<TD >40</TD>
<TD >343</TD>
<TD >40</TD>
<TD >40</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|onchip_mem_s1_translator_avalon_universal_slave_0_agent</TD>
<TD >313</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >343</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >80</TD>
<TD >0</TD>
<TD >80</TD>
<TD >75</TD>
<TD >80</TD>
<TD >80</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >80</TD>
<TD >0</TD>
<TD >80</TD>
<TD >75</TD>
<TD >80</TD>
<TD >80</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</TD>
<TD >157</TD>
<TD >76</TD>
<TD >0</TD>
<TD >76</TD>
<TD >153</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</TD>
<TD >157</TD>
<TD >76</TD>
<TD >0</TD>
<TD >76</TD>
<TD >153</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|uncompressor</TD>
<TD >54</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >52</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent</TD>
<TD >313</TD>
<TD >40</TD>
<TD >44</TD>
<TD >40</TD>
<TD >343</TD>
<TD >40</TD>
<TD >40</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent</TD>
<TD >313</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >343</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent|dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent</TD>
<TD >170</TD>
<TD >34</TD>
<TD >84</TD>
<TD >34</TD>
<TD >118</TD>
<TD >34</TD>
<TD >34</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent</TD>
<TD >170</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >118</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|grab_if_0_avalon_master_translator_avalon_universal_master_0_agent|grab_if_0_avalon_master_translator_avalon_universal_master_0_agent</TD>
<TD >163</TD>
<TD >44</TD>
<TD >84</TD>
<TD >44</TD>
<TD >118</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|grab_if_0_avalon_master_translator_avalon_universal_master_0_agent</TD>
<TD >163</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >118</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cpu_instruction_master_translator_avalon_universal_master_0_agent|cpu_data_master_translator_avalon_universal_master_0_agent</TD>
<TD >200</TD>
<TD >44</TD>
<TD >89</TD>
<TD >44</TD>
<TD >152</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cpu_instruction_master_translator_avalon_universal_master_0_agent</TD>
<TD >200</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >152</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cpu_data_master_translator_avalon_universal_master_0_agent|cpu_data_master_translator_avalon_universal_master_0_agent</TD>
<TD >200</TD>
<TD >44</TD>
<TD >89</TD>
<TD >44</TD>
<TD >152</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cpu_data_master_translator_avalon_universal_master_0_agent</TD>
<TD >200</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >152</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|regfile_final_0_avalon_slave_0_translator|regfile_final_0_avalon_slave_0_translator</TD>
<TD >116</TD>
<TD >28</TD>
<TD >27</TD>
<TD >28</TD>
<TD >93</TD>
<TD >28</TD>
<TD >28</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|regfile_final_0_avalon_slave_0_translator</TD>
<TD >116</TD>
<TD >28</TD>
<TD >0</TD>
<TD >28</TD>
<TD >93</TD>
<TD >28</TD>
<TD >28</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|new_sdram_controller_0_s1_translator|new_sdram_controller_0_s1_translator</TD>
<TD >81</TD>
<TD >18</TD>
<TD >10</TD>
<TD >18</TD>
<TD >74</TD>
<TD >18</TD>
<TD >18</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|new_sdram_controller_0_s1_translator</TD>
<TD >81</TD>
<TD >18</TD>
<TD >0</TD>
<TD >18</TD>
<TD >74</TD>
<TD >18</TD>
<TD >18</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sysid_control_slave_translator|sysid_control_slave_translator</TD>
<TD >116</TD>
<TD >61</TD>
<TD >31</TD>
<TD >61</TD>
<TD >89</TD>
<TD >61</TD>
<TD >61</TD>
<TD >61</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sysid_control_slave_translator</TD>
<TD >116</TD>
<TD >61</TD>
<TD >0</TD>
<TD >61</TD>
<TD >89</TD>
<TD >61</TD>
<TD >61</TD>
<TD >61</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sys_clk_timer_s1_translator|sys_clk_timer_s1_translator</TD>
<TD >100</TD>
<TD >37</TD>
<TD >48</TD>
<TD >37</TD>
<TD >69</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sys_clk_timer_s1_translator</TD>
<TD >100</TD>
<TD >21</TD>
<TD >0</TD>
<TD >21</TD>
<TD >69</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart_avalon_jtag_slave_translator|jtag_uart_avalon_jtag_slave_translator</TD>
<TD >116</TD>
<TD >19</TD>
<TD >34</TD>
<TD >19</TD>
<TD >83</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart_avalon_jtag_slave_translator</TD>
<TD >116</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >83</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|onchip_mem_s1_translator|onchip_mem_s1_translator</TD>
<TD >116</TD>
<TD >23</TD>
<TD >19</TD>
<TD >23</TD>
<TD >101</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|onchip_mem_s1_translator</TD>
<TD >116</TD>
<TD >22</TD>
<TD >0</TD>
<TD >22</TD>
<TD >101</TD>
<TD >22</TD>
<TD >22</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator</TD>
<TD >116</TD>
<TD >21</TD>
<TD >23</TD>
<TD >21</TD>
<TD >97</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cpu_jtag_debug_module_translator</TD>
<TD >116</TD>
<TD >21</TD>
<TD >0</TD>
<TD >21</TD>
<TD >97</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|dma_engine_0_avalon_master_translator|dma_engine_0_avalon_master_translator</TD>
<TD >90</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >86</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|dma_engine_0_avalon_master_translator</TD>
<TD >90</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >86</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|grab_if_0_avalon_master_translator|grab_if_0_avalon_master_translator</TD>
<TD >83</TD>
<TD >37</TD>
<TD >2</TD>
<TD >37</TD>
<TD >79</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|grab_if_0_avalon_master_translator</TD>
<TD >83</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
<TD >79</TD>
<TD >34</TD>
<TD >34</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cpu_instruction_master_translator|cpu_instruction_master_translator</TD>
<TD >109</TD>
<TD >65</TD>
<TD >2</TD>
<TD >65</TD>
<TD >114</TD>
<TD >65</TD>
<TD >65</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cpu_instruction_master_translator</TD>
<TD >109</TD>
<TD >53</TD>
<TD >0</TD>
<TD >53</TD>
<TD >114</TD>
<TD >53</TD>
<TD >53</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cpu_data_master_translator|cpu_data_master_translator</TD>
<TD >109</TD>
<TD >27</TD>
<TD >0</TD>
<TD >27</TD>
<TD >114</TD>
<TD >27</TD>
<TD >27</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cpu_data_master_translator</TD>
<TD >109</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >114</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|dma_engine_0</TD>
<TD >87</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >87</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|regfile_final_0</TD>
<TD >42</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >322</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|grab_if_0|grab_buffer_1|altsyncram_component|auto_generated|altsyncram1</TD>
<TD >54</TD>
<TD >17</TD>
<TD >8</TD>
<TD >17</TD>
<TD >16</TD>
<TD >17</TD>
<TD >17</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|grab_if_0|grab_buffer_1|altsyncram_component|auto_generated</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|grab_if_0|grab_buffer_1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|grab_if_0|grab_addressing_1</TD>
<TD >61</TD>
<TD >12</TD>
<TD >2</TD>
<TD >12</TD>
<TD >23</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|grab_if_0|grab_rcontrol_1</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >18</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|grab_if_0|grab_wcontrol_1</TD>
<TD >19</TD>
<TD >9</TD>
<TD >2</TD>
<TD >9</TD>
<TD >49</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|grab_if_0|grab_AVdetect_1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|grab_if_0</TD>
<TD >67</TD>
<TD >25</TD>
<TD >4</TD>
<TD >25</TD>
<TD >117</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|new_sdram_controller_0|the_final_fpga_new_sdram_controller_0_input_efifo_module</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|new_sdram_controller_0</TD>
<TD >45</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sysid</TD>
<TD >3</TD>
<TD >15</TD>
<TD >2</TD>
<TD >15</TD>
<TD >32</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|sys_clk_timer</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart|the_final_fpga_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart|the_final_fpga_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart|the_final_fpga_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart|the_final_fpga_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart|the_final_fpga_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart|the_final_fpga_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart|the_final_fpga_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart|the_final_fpga_jtag_uart_scfifo_r|rfifo|auto_generated</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart|the_final_fpga_jtag_uart_scfifo_r</TD>
<TD >13</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart|the_final_fpga_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart|the_final_fpga_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart|the_final_fpga_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart|the_final_fpga_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart|the_final_fpga_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart|the_final_fpga_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart|the_final_fpga_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart|the_final_fpga_jtag_uart_scfifo_w|wfifo|auto_generated</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart|the_final_fpga_jtag_uart_scfifo_w</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|jtag_uart</TD>
<TD >38</TD>
<TD >10</TD>
<TD >23</TD>
<TD >10</TD>
<TD >34</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|cpu</TD>
<TD >149</TD>
<TD >2</TD>
<TD >29</TD>
<TD >2</TD>
<TD >123</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|onchip_mem|the_altsyncram|auto_generated|mux2</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|onchip_mem|the_altsyncram|auto_generated|deep_decode</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|onchip_mem|the_altsyncram|auto_generated|decode3</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|onchip_mem|the_altsyncram|auto_generated</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga|onchip_mem</TD>
<TD >54</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xfinal_fpga</TD>
<TD >135</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >420</TD>
<TD >74</TD>
<TD >74</TD>
<TD >74</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >xpll</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
