#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Oct 14 11:00:08 2025
# Process ID: 16016
# Current directory: C:/Users/sudea/capstone_design_final/capstone_design_final.runs/design_1_sa_engine_ip_0_0_synth_1
# Command line: vivado.exe -log design_1_sa_engine_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sa_engine_ip_0_0.tcl
# Log file: C:/Users/sudea/capstone_design_final/capstone_design_final.runs/design_1_sa_engine_ip_0_0_synth_1/design_1_sa_engine_ip_0_0.vds
# Journal file: C:/Users/sudea/capstone_design_final/capstone_design_final.runs/design_1_sa_engine_ip_0_0_synth_1\vivado.jou
# Running On: BOOK-Q06N8541RB, OS: Windows, CPU Frequency: 3302 MHz, CPU Physical cores: 8, Host memory: 33834 MB
#-----------------------------------------------------------
source design_1_sa_engine_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sudea/capstone_design_final/sa_engine_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_sa_engine_ip_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4576
WARNING: [Synth 8-2611] redeclaration of ansi port en is not allowed [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/FSM.sv:21]
WARNING: [Synth 8-2507] parameter declaration becomes local in sa_core_pipeline with formal parameter declaration list [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/hdl/sa_core_pipeline.sv:93]
WARNING: [Synth 8-2507] parameter declaration becomes local in sa_core_pipeline with formal parameter declaration list [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/hdl/sa_core_pipeline.sv:94]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1261.043 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_sa_engine_ip_0_0' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_sa_engine_ip_0_0/synth/design_1_sa_engine_ip_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'sa_engine_ip_v1_0' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/hdl/sa_engine_ip_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'sa_engine_ip_v1_0_S00_AXI' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/hdl/sa_engine_ip_v1_0_S00_AXI.v:3]
INFO: [Synth 8-226] default block is never used [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/hdl/sa_engine_ip_v1_0_S00_AXI.v:265]
INFO: [Synth 8-226] default block is never used [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/hdl/sa_engine_ip_v1_0_S00_AXI.v:400]
WARNING: [Synth 8-6014] Unused sequential element slv_reg15_reg was removed.  [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/hdl/sa_engine_ip_v1_0_S00_AXI.v:262]
INFO: [Synth 8-6155] done synthesizing module 'sa_engine_ip_v1_0_S00_AXI' (1#1) [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/hdl/sa_engine_ip_v1_0_S00_AXI.v:3]
INFO: [Synth 8-6157] synthesizing module 'sa_core_pipeline' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/hdl/sa_core_pipeline.sv:12]
INFO: [Synth 8-6157] synthesizing module 'axi_dma_ctrl' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/axi_dma_ctrl.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'axi_dma_ctrl' (2#1) [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/axi_dma_ctrl.sv:16]
INFO: [Synth 8-6157] synthesizing module 'dma_read' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/hdl/dma_read.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'dma_read' (3#1) [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/hdl/dma_read.sv:14]
INFO: [Synth 8-6157] synthesizing module 'dma_write' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/hdl/dma_write.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'dma_write' (4#1) [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/hdl/dma_write.sv:14]
INFO: [Synth 8-6157] synthesizing module 'sa_core' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/sa_core.sv:15]
INFO: [Synth 8-6157] synthesizing module 'dpram_wrapper' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/dpram_wrapper.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'dpram_wrapper' (5#1) [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/dpram_wrapper.sv:17]
INFO: [Synth 8-6157] synthesizing module 'FSM' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/FSM.sv:3]
INFO: [Synth 8-6157] synthesizing module 'controller' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/controller.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/controller.sv:125]
INFO: [Synth 8-6157] synthesizing module 'SystolicArray' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/SystolicArray.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tile8x8' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/tile8x8.sv:3]
INFO: [Synth 8-6157] synthesizing module 'hPE' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/hPE.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'hPE' (6#1) [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/hPE.sv:3]
WARNING: [Synth 8-689] width (19) of port connection 'A_out' does not match port width (8) of module 'hPE' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/tile8x8.sv:59]
WARNING: [Synth 8-689] width (19) of port connection 'A_out' does not match port width (8) of module 'hPE' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/tile8x8.sv:70]
WARNING: [Synth 8-689] width (19) of port connection 'A_out' does not match port width (8) of module 'hPE' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/tile8x8.sv:81]
WARNING: [Synth 8-689] width (19) of port connection 'A_out' does not match port width (8) of module 'hPE' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/tile8x8.sv:92]
WARNING: [Synth 8-689] width (19) of port connection 'A_out' does not match port width (8) of module 'hPE' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/tile8x8.sv:103]
WARNING: [Synth 8-689] width (19) of port connection 'A_out' does not match port width (8) of module 'hPE' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/tile8x8.sv:114]
WARNING: [Synth 8-689] width (19) of port connection 'A_out' does not match port width (8) of module 'hPE' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/tile8x8.sv:125]
WARNING: [Synth 8-689] width (19) of port connection 'B_out' does not match port width (8) of module 'hPE' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/tile8x8.sv:129]
WARNING: [Synth 8-689] width (19) of port connection 'B_out' does not match port width (8) of module 'hPE' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/tile8x8.sv:130]
WARNING: [Synth 8-689] width (19) of port connection 'B_out' does not match port width (8) of module 'hPE' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/tile8x8.sv:131]
WARNING: [Synth 8-689] width (19) of port connection 'B_out' does not match port width (8) of module 'hPE' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/tile8x8.sv:132]
WARNING: [Synth 8-689] width (19) of port connection 'B_out' does not match port width (8) of module 'hPE' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/tile8x8.sv:133]
WARNING: [Synth 8-689] width (19) of port connection 'B_out' does not match port width (8) of module 'hPE' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/tile8x8.sv:134]
WARNING: [Synth 8-689] width (19) of port connection 'B_out' does not match port width (8) of module 'hPE' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/tile8x8.sv:135]
WARNING: [Synth 8-689] width (19) of port connection 'A_out' does not match port width (8) of module 'hPE' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/tile8x8.sv:136]
WARNING: [Synth 8-689] width (19) of port connection 'B_out' does not match port width (8) of module 'hPE' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/tile8x8.sv:136]
INFO: [Synth 8-6155] done synthesizing module 'tile8x8' (7#1) [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/tile8x8.sv:3]
INFO: [Synth 8-6157] synthesizing module 'RF' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/RF.sv:10]
INFO: [Synth 8-6157] synthesizing module 'X_REG' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/X_REG.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'X_REG' (8#1) [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/X_REG.sv:5]
WARNING: [Synth 8-689] width (32) of port connection 'IDX' does not match port width (5) of module 'X_REG' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/RF.sv:80]
WARNING: [Synth 8-689] width (32) of port connection 'IDX' does not match port width (5) of module 'X_REG' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/RF.sv:83]
WARNING: [Synth 8-689] width (32) of port connection 'IDX' does not match port width (5) of module 'X_REG' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/RF.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'IDX' does not match port width (5) of module 'X_REG' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/RF.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'IDX' does not match port width (5) of module 'X_REG' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/RF.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'IDX' does not match port width (5) of module 'X_REG' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/RF.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'IDX' does not match port width (5) of module 'X_REG' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/RF.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'IDX' does not match port width (5) of module 'X_REG' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/RF.sv:108]
WARNING: [Synth 8-689] width (32) of port connection 'IDX' does not match port width (5) of module 'X_REG' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/RF.sv:111]
WARNING: [Synth 8-689] width (32) of port connection 'IDX' does not match port width (5) of module 'X_REG' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/RF.sv:114]
WARNING: [Synth 8-689] width (32) of port connection 'IDX' does not match port width (5) of module 'X_REG' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/RF.sv:117]
WARNING: [Synth 8-689] width (32) of port connection 'IDX' does not match port width (5) of module 'X_REG' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/RF.sv:120]
WARNING: [Synth 8-689] width (32) of port connection 'IDX' does not match port width (5) of module 'X_REG' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/RF.sv:123]
WARNING: [Synth 8-689] width (32) of port connection 'IDX' does not match port width (5) of module 'X_REG' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/RF.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'RF' (9#1) [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/RF.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'SystolicArray' (10#1) [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/SystolicArray.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'controller' (11#1) [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/controller.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (12#1) [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/FSM.sv:3]
WARNING: [Synth 8-7137] Register dpram_out_addra_reg in module sa_core has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/sa_core.sv:168]
INFO: [Synth 8-6155] done synthesizing module 'sa_core' (13#1) [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/sa_core.sv:15]
WARNING: [Synth 8-6014] Unused sequential element reserved_register_reg was removed.  [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/hdl/sa_core_pipeline.sv:173]
INFO: [Synth 8-6155] done synthesizing module 'sa_core_pipeline' (14#1) [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/hdl/sa_core_pipeline.sv:12]
WARNING: [Synth 8-3848] Net m00_axi_txn_done in module/entity sa_engine_ip_v1_0 does not have driver. [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/hdl/sa_engine_ip_v1_0.v:60]
WARNING: [Synth 8-3848] Net m00_axi_error in module/entity sa_engine_ip_v1_0 does not have driver. [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/hdl/sa_engine_ip_v1_0.v:61]
INFO: [Synth 8-6155] done synthesizing module 'sa_engine_ip_v1_0' (15#1) [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/hdl/sa_engine_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sa_engine_ip_0_0' (16#1) [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ip/design_1_sa_engine_ip_0_0/synth/design_1_sa_engine_ip_0_0.v:58]
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module dma_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[0] in module dma_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module dma_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[0] in module dma_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_cnt[10] in module axi_dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_cnt[9] in module axi_dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_cnt[8] in module axi_dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_cnt[7] in module axi_dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_cnt[6] in module axi_dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_cnt[5] in module axi_dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_cnt[4] in module axi_dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_cnt[3] in module axi_dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_cnt[2] in module axi_dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_cnt[1] in module axi_dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_cnt[0] in module axi_dma_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[31] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[30] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[29] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[28] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[27] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[26] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[25] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[24] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[23] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[22] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[21] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[20] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[19] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[18] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[17] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[16] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[15] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[14] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[13] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[12] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[11] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[10] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[9] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[8] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[7] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[6] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[5] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[4] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[3] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[2] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[1] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_num_trans_param[0] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[31] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[30] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[29] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[28] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[27] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[26] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[25] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[24] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[23] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[22] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[21] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[20] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[19] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[18] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[17] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[16] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[15] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[14] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[13] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[12] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[11] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[10] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[9] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[8] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[7] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[6] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[5] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[4] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[3] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[2] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[1] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_max_blk_param[0] in module sa_core_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module sa_engine_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module sa_engine_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module sa_engine_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module sa_engine_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module sa_engine_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module sa_engine_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_txn_done in module sa_engine_ip_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_error in module sa_engine_ip_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_init_axi_txn in module sa_engine_ip_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1261.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1261.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1261.043 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1261.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1311.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1312.438 ; gain = 0.484
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1312.438 ; gain = 51.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1312.438 ; gain = 51.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1312.438 ; gain = 51.395
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cstate_rd_reg' in module 'axi_dma_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cstate_wr_reg' in module 'axi_dma_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'st_rdaxi_reg' in module 'dma_read'
INFO: [Synth 8-802] inferred FSM for state register 'st_wr2axi_reg' in module 'dma_write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                              000
                  ST_DMA |                              001 |                              001
             ST_DMA_WAIT |                              010 |                              010
             ST_DMA_DONE |                              011 |                              100
             ST_DMA_SYNC |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_rd_reg' using encoding 'sequential' in module 'axi_dma_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                            00001 |                              000
                  ST_DMA |                            00010 |                              001
             ST_DMA_WAIT |                            00100 |                              010
             ST_DMA_DONE |                            01000 |                              100
             ST_DMA_SYNC |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_wr_reg' using encoding 'one-hot' in module 'axi_dma_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RD_IDLE |                            00001 |                              000
                  RD_PRE |                            00010 |                              001
                RD_START |                            00100 |                              010
                  RD_SEQ |                            01000 |                              011
                 RD_WAIT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_rdaxi_reg' using encoding 'one-hot' in module 'dma_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WR_IDLE |                            00001 |                              000
                  WR_PRE |                            00010 |                              001
                WR_START |                            00100 |                              010
                  WR_SEQ |                            01000 |                              100
                 WR_WAIT |                            10000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_wr2axi_reg' using encoding 'one-hot' in module 'dma_write'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1312.438 ; gain = 51.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 23    
	               19 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 763   
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 21    
+---RAMs : 
	              40K Bit	(1280 X 32 bit)          RAMs := 2     
	               64 Bit	(8 X 8 bit)          RAMs := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 20    
	  16 Input   32 Bit        Muxes := 15    
	   5 Input   32 Bit        Muxes := 3     
	   9 Input   32 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 5     
	   9 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 520   
	   5 Input    8 Bit        Muxes := 5     
	   9 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   9 Input    7 Bit        Muxes := 5     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 13    
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   9 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 9     
	   3 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 24    
	   5 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 512   
	   8 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 16    
	   9 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP prod, operation Mode is: A*(B:0x8bf).
DSP Report: operator prod is absorbed into DSP prod.
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_awsize[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_awsize[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_awburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_awburst[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_awlock driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_awcache[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_awcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_awqos[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_awqos[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_awqos[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_awqos[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_awuser[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_wuser[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_arid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_arsize[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_arlock driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_arcache[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_arqos[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_arqos[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_arqos[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_arqos[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_aruser[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_sa_engine_ip_0_0 has port m00_axi_rready driven by constant 1
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module sa_engine_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module sa_engine_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module sa_engine_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module sa_engine_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module sa_engine_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module sa_engine_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_txn_done in module design_1_sa_engine_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_error in module design_1_sa_engine_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_init_axi_txn in module design_1_sa_engine_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_bid[0] in module design_1_sa_engine_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_buser[0] in module design_1_sa_engine_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rid[0] in module design_1_sa_engine_ip_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1312.438 ; gain = 51.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/u_core/u_sa_core  | dpram_in/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|\inst/u_core/u_sa_core  | dpram_out/ram_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------------------+---------------------------+-----------+----------------------+-------------+
|Module Name                           | RTL Object                | Inference | Size (Depth x Width) | Primitives  | 
+--------------------------------------+---------------------------+-----------+----------------------+-------------+
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_A0_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_A1_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_A2_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_A3_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_A4_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_A5_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_A6_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_A7_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_B0_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_B1_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_B2_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_B3_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_B4_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_B5_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_B6_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_B7_reg | Implied   | 8 x 8                | RAM32M x 2  | 
+--------------------------------------+---------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sa_core     | A*(B:0x8bf) | 19     | 13     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1325.621 ; gain = 64.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1343.066 ; gain = 82.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/u_core/u_sa_core  | dpram_in/ram_reg  | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|\inst/u_core/u_sa_core  | dpram_out/ram_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+------------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+--------------------------------------+---------------------------+-----------+----------------------+-------------+
|Module Name                           | RTL Object                | Inference | Size (Depth x Width) | Primitives  | 
+--------------------------------------+---------------------------+-----------+----------------------+-------------+
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_A0_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_A1_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_A2_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_A3_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_A4_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_A5_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_A6_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_A7_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_B0_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_B1_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_B2_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_B3_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_B4_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_B5_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_B6_reg | Implied   | 8 x 8                | RAM32M x 2  | 
|\inst/u_core/u_sa_core /systolic_core | control_module/MAT_B7_reg | Implied   | 8 x 8                | RAM32M x 2  | 
+--------------------------------------+---------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/u_core/u_sa_core/dpram_in/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_core/u_sa_core/dpram_in/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_core/u_sa_core/dpram_out/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_core/u_sa_core/dpram_out/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1485.844 ; gain = 224.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1497.566 ; gain = 236.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1497.566 ; gain = 236.523
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/u_core/u_sa_core/n_state[3] with 1st driver pin 'c_state[3]_i_1/O' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/sa_core.sv:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/u_core/u_sa_core/n_state[3] with 2nd driver pin 'inst/u_core/u_sa_core/n_state_reg[3]/Q' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/sa_core.sv:251]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/u_core/u_sa_core/n_state[2] with 1st driver pin 'c_state[2]_i_1/O' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/sa_core.sv:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/u_core/u_sa_core/n_state[2] with 2nd driver pin 'inst/u_core/u_sa_core/n_state_reg[2]/Q' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/sa_core.sv:251]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/u_core/u_sa_core/n_state[1] with 1st driver pin 'c_state[1]_i_1/O' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/sa_core.sv:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/u_core/u_sa_core/n_state[1] with 2nd driver pin 'inst/u_core/u_sa_core/n_state_reg[1]/Q' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/sa_core.sv:251]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/u_core/u_sa_core/n_state[0] with 1st driver pin 'c_state[0]_i_1/O' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/sa_core.sv:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/u_core/u_sa_core/n_state[0] with 2nd driver pin 'inst/u_core/u_sa_core/n_state_reg[0]/Q' [c:/Users/sudea/capstone_design_final/capstone_design_final.gen/sources_1/bd/design_1/ipshared/dbc4/src/sa_core.sv:251]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1497.566 ; gain = 236.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1497.566 ; gain = 236.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1497.617 ; gain = 236.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1497.617 ; gain = 236.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1028|
|2     |DSP48E1  |     1|
|3     |LUT1     |    81|
|4     |LUT2     |  2912|
|5     |LUT3     |  1434|
|6     |LUT4     |  1449|
|7     |LUT5     |   347|
|8     |LUT6     |  2961|
|9     |MUXF7    |   216|
|10    |MUXF8    |   108|
|11    |RAM32M   |    16|
|12    |RAM32X1D |    32|
|13    |RAMB36E1 |     4|
|14    |FDCE     |   356|
|15    |FDPE     |     3|
|16    |FDRE     |  5222|
|17    |FDSE     |  2065|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1497.617 ; gain = 236.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1497.617 ; gain = 185.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1497.617 ; gain = 236.574
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1497.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1405 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1497.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 32 instances

Synth Design complete, checksum: 6c68783e
INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 139 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1497.617 ; gain = 236.574
INFO: [Common 17-1381] The checkpoint 'C:/Users/sudea/capstone_design_final/capstone_design_final.runs/design_1_sa_engine_ip_0_0_synth_1/design_1_sa_engine_ip_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 94 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sudea/capstone_design_final/capstone_design_final.runs/design_1_sa_engine_ip_0_0_synth_1/design_1_sa_engine_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_sa_engine_ip_0_0_utilization_synth.rpt -pb design_1_sa_engine_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 14 11:01:00 2025...
