$date
	Mon Feb 06 13:23:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module AdderModule_tb $end
$var wire 1 ! half_sum $end
$var wire 1 " half_carry $end
$var wire 1 # full_sum $end
$var wire 1 $ full_carry $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' carry_in $end
$scope module __f $end
$var wire 1 % a $end
$var wire 1 ( ab $end
$var wire 1 & b $end
$var wire 1 ) bc $end
$var wire 1 ' c $end
$var wire 1 * ca $end
$var wire 1 $ carry $end
$var wire 1 # sum $end
$upscope $end
$scope module __h $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x*
x)
x(
0'
0&
0%
x$
x#
x"
x!
$end
#10
0"
0*
0)
0(
#20
0$
0!
0#
#100
1%
#120
1#
1!
#200
0%
1&
#300
1%
#310
1(
1"
#320
1$
0#
0!
#400
0%
0&
1'
#410
0(
0"
#420
0$
1#
#500
1%
#510
1*
#520
1$
0#
1!
#600
0%
1&
#610
0*
1)
#700
1%
#710
1(
1*
1"
#720
1#
0!
#800
0%
0&
0'
