$date
	Thu Dec 04 00:36:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module seq_dect_1010_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # data_in $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # data_in $end
$var wire 1 $ rst $end
$var parameter 4 % S0 $end
$var parameter 4 & S1 $end
$var parameter 4 ' S2 $end
$var parameter 4 ( S3 $end
$var parameter 4 ) S4 $end
$var reg 4 * next_state [3:0] $end
$var reg 1 ! out $end
$var reg 4 + state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 )
b100 (
b11 '
b10 &
b1 %
$end
#0
$dumpvars
bx +
bx *
x$
x#
0"
x!
$end
#5000
b1 *
1#
1"
#10000
0!
b10 *
b1 +
0$
0"
#15000
b10 +
1$
1"
#20000
0"
#25000
b11 +
b1 *
1"
0#
#30000
0"
#35000
b100 +
b10 *
1"
1#
#40000
0"
#45000
1!
b101 +
b1 *
1"
0#
#50000
0"
#55000
0!
b10 +
b10 *
1"
1#
#60000
0"
#65000
1"
#70000
0"
#75000
b11 +
b1 *
1"
0#
#80000
0"
#85000
b1 +
1"
#90000
0"
#95000
1"
#100000
0"
#105000
b10 +
b10 *
1"
1#
#110000
0"
#115000
b11 +
b1 *
1"
0#
#120000
0"
#125000
b100 +
b10 *
1"
1#
#130000
0"
#135000
1!
b101 +
b1 *
1"
0#
#140000
0"
#145000
0!
b10 +
b10 *
1"
1#
#150000
0"
#155000
b11 +
b1 *
1"
0#
#160000
0"
#165000
b1 +
1"
#170000
0"
#175000
1"
#180000
0"
#185000
1"
#190000
0"
#195000
1"
#200000
0"
#205000
1"
#210000
0"
#215000
1"
#220000
0"
#225000
1"
#230000
0"
#235000
1"
#240000
0"
#245000
1"
#250000
0"
#255000
1"
#260000
0"
#265000
1"
#270000
0"
#275000
1"
#280000
0"
#285000
1"
#290000
0"
#295000
1"
#300000
0"
#305000
1"
#310000
0"
#315000
1"
#320000
0"
#325000
1"
#330000
0"
#335000
1"
#340000
0"
#345000
1"
#350000
0"
#355000
1"
#360000
0"
#365000
1"
#370000
0"
#375000
1"
#380000
0"
#385000
1"
#390000
0"
#395000
1"
#400000
0"
#405000
1"
#410000
0"
#415000
1"
#420000
0"
#425000
1"
#430000
0"
#435000
1"
#440000
0"
#445000
1"
#450000
0"
#455000
1"
