# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_10.srcs/sources_1/new/AdderSubtracter.vhd" \
"../../../../Lab_10.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Lab_10.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Lab_10.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Lab_10.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Lab_10.srcs/sources_1/new/Instruction_Decoder.vhd" \
"../../../../Lab_10.srcs/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../Lab_10.srcs/sources_1/new/MUX_2_way_3_bit.vhd" \
"../../../../Lab_10.srcs/sources_1/new/MUX_2_way_4_bit.vhd" \
"../../../../Lab_10.srcs/sources_1/new/MUX_8_way_4_bit.vhd" \
"../../../../Lab_10.srcs/sources_1/imports/new/Mux_8_1.vhd" \
"../../../../Lab_10.srcs/sources_1/new/NanoProcessor.vhd" \
"../../../../Lab_10.srcs/sources_1/new/ROM.vhd" \
"../../../../Lab_10.srcs/sources_1/imports/new/Reg.vhd" \
"../../../../Lab_10.srcs/sources_1/new/Register_Bank.vhd" \
"../../../../Lab_10.srcs/sources_1/imports/new/Slow_clk.vhd" \
"../../../../Lab_10.srcs/sources_1/new/adder_3_bit.vhd" \
"../../../../Lab_10.srcs/sources_1/new/program_Counter.vhd" \
"../../../../Lab_10.srcs/sim_1/new/NanoProcessor_TB.vhd" \

# Do not sort compile order
nosort
