    #
    # Copyright (c) 2005-2020 Imperas Software Ltd., www.imperas.com
    #
    # The contents of this file are provided under the Software License
    # Agreement that you accepted before downloading this file.
    #
    # This source forms part of the Software and can be used for educational,
    # training, and demonstration purposes but cannot be used for derivative
    # works except in cases where the derivative works require OVP technology
    # to run.
    #
    # For open source models released under licenses that you can use for
    # derivative works, please visit www.OVPworld.org or www.imperas.com
    # for the location of the open source models.
    #
    


Architectural Test Suite Data for RV32I Base Integer Instruction Set:
    48 test source files
    10 different instruction categories
    64 different instructions
    32,287 total instructions

Instruction category: arithmetic 
  auipc : 2,538
  addi : 9,901
  lui : 4,737
  sub : 272
  add : 1,268
Instruction category: logical 
  andi : 160
  ori : 137
  xori : 134
  and : 137
  or : 137
  xor : 137
Instruction category: branch 
  beq : 282
  bne : 138
  blt : 137
  bge : 137
  bltu : 139
  bgeu : 139
Instruction category: system 
  ecall : 49
  ebreak : 1
Instruction category: synch 
  fence : 48
Instruction category: jump 
  jalr : 135
  jal : 135
Instruction category: load 
  lw : 559
  lh : 141
  lb : 137
  lbu : 142
  lhu : 142
Instruction category: store 
  sw : 5,432
  sb : 136
  sh : 140
Instruction category: shift 
  slli : 216
  srli : 137
  srai : 137
  sll : 137
  sra : 137
  srl : 137
Instruction category: compare 
  slti : 137
  sltiu : 135
  sltu : 136
  slt : 135

Other instructions (those not the focus of this suite)
  j : 407
  csrr : 217
  bnez : 49
  csrw : 365
  csrwi : 240
  mv : 1,534
  bltz : 80
  beqz : 49
  csrs : 48
  mret : 73
  jr : 9
  bgtz : 1
  bgez : 1
  blez : 1
  nop : 26
  not : 3
  seqz : 2
  neg : 2
  snez : 1
  sltz : 1
  sgtz : 1
  csrrw : 4
  ret : 1
  csrci : 1

