DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
itemName "ALL"
)
(DmPackageRef
library "PTR3_HVPS_lib"
unitName "ALL"
itemName ""
)
]
instances [
(Instance
name "U_0"
duLibraryName "PTR3_HVPS_lib"
duName "HVPS"
elements [
(GiElement
name "N_CHANNELS"
type "integer"
value "N_CHANNELS"
)
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0030\""
)
(GiElement
name "ADDR_WIDTH"
type "integer"
value "ADDR_WIDTH"
)
(GiElement
name "ChanCfgs"
type "Cfg_t"
value "ChanCfgs"
)
]
mwi 0
uid 51,0
)
(Instance
name "U_1"
duLibraryName "PTR3_HVPS_lib"
duName "HVPS_tester"
elements [
(GiElement
name "ADDR_WIDTH"
type "integer range 16 DOWNTO 8"
value "ADDR_WIDTH"
)
]
mwi 0
uid 141,0
)
]
libraryRefs [
"ieee"
"PTR3_HVPS_lib"
]
)
version "31.1"
appVersion "2016.1 (Build 8)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s_tb"
)
(vvPair
variable "d_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\HVPS_tb"
)
(vvPair
variable "date"
value "11/28/2017"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "entity_name"
value "HVPS_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "nort"
)
(vvPair
variable "graphical_source_date"
value "11/28/2017"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "NORT-XPS14"
)
(vvPair
variable "graphical_source_time"
value "14:39:30"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-XPS14"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "PTR3_HVPS_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/PTR3_HVPS_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/PTR3_HVPS_lib/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "HVPS_tb"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\HVPS_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "PTR3_HVPS"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.6\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:39:30"
)
(vvPair
variable "unit"
value "HVPS_tb"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2016.1 (Build 8)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2017"
)
(vvPair
variable "yy"
value "17"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 294,0
optionalChildren [
*1 (SaComponent
uid 51,0
optionalChildren [
*2 (CptPort
uid 11,0
ps "OnEdgeStrategy"
shape (Diamond
uid 12,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,17625,20750,18375"
)
tg (CPTG
uid 13,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "17600,17500,19000,18500"
st "scl"
ju 2
blo "19000,18300"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "scl"
t "std_logic"
o 9
suid 1,0
)
)
)
*3 (CptPort
uid 15,0
ps "OnEdgeStrategy"
shape (Diamond
uid 16,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,18625,20750,19375"
)
tg (CPTG
uid 17,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18,0
va (VaSet
)
xt "17400,18500,19000,19500"
st "sda"
ju 2
blo "19000,19300"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "sda"
t "std_logic"
o 10
suid 2,0
)
)
)
*4 (CptPort
uid 19,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,22625,11000,23375"
)
tg (CPTG
uid 21,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22,0
va (VaSet
)
xt "12000,22500,13300,23500"
st "clk"
blo "12000,23300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
o 4
suid 3,0
)
)
)
*5 (CptPort
uid 23,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,19625,11000,20375"
)
tg (CPTG
uid 25,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26,0
va (VaSet
)
xt "12000,19500,15200,20500"
st "ExpAddr"
blo "12000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 1
suid 4,0
)
)
)
*6 (CptPort
uid 27,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,21625,20750,22375"
)
tg (CPTG
uid 29,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30,0
va (VaSet
)
xt "16700,21500,19000,22500"
st "rData"
ju 2
blo "19000,22300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 5,0
)
)
)
*7 (CptPort
uid 31,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,17625,11000,18375"
)
tg (CPTG
uid 33,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34,0
va (VaSet
)
xt "12000,17500,14600,18500"
st "ExpRd"
blo "12000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_logic"
o 2
suid 6,0
)
)
)
*8 (CptPort
uid 35,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,18625,11000,19375"
)
tg (CPTG
uid 37,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 38,0
va (VaSet
)
xt "12000,18500,14600,19500"
st "ExpWr"
blo "12000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_logic"
o 3
suid 7,0
)
)
)
*9 (CptPort
uid 39,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,22625,20750,23375"
)
tg (CPTG
uid 41,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "16200,22500,19000,23500"
st "ExpAck"
ju 2
blo "19000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_logic"
o 7
suid 8,0
)
)
)
*10 (CptPort
uid 43,0
ps "OnEdgeStrategy"
shape (Triangle
uid 44,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,20625,11000,21375"
)
tg (CPTG
uid 45,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 46,0
va (VaSet
)
xt "12000,20500,14500,21500"
st "wData"
blo "12000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "wData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 11,0
)
)
)
*11 (CptPort
uid 47,0
ps "OnEdgeStrategy"
shape (Triangle
uid 48,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,23625,11000,24375"
)
tg (CPTG
uid 49,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 50,0
va (VaSet
)
xt "12000,23500,13300,24500"
st "rst"
blo "12000,24300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_logic"
o 5
suid 12,0
)
)
)
]
shape (Rectangle
uid 52,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "11000,17000,20000,27000"
)
oxt "15000,6000,35000,26000"
ttg (MlTextGroup
uid 53,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*12 (Text
uid 54,0
va (VaSet
font "Arial,8,1"
)
xt "13200,24000,19800,25000"
st "PTR3_HVPS_lib"
blo "13200,24800"
tm "BdLibraryNameMgr"
)
*13 (Text
uid 55,0
va (VaSet
font "Arial,8,1"
)
xt "13200,25000,15700,26000"
st "HVPS"
blo "13200,25800"
tm "CptNameMgr"
)
*14 (Text
uid 56,0
va (VaSet
font "Arial,8,1"
)
xt "13200,26000,15000,27000"
st "U_0"
blo "13200,26800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 57,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 58,0
text (MLText
uid 59,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "11000,28200,44000,31400"
st "N_CHANNELS = N_CHANNELS    ( integer                       )  
BASE_ADDR  = X\"0030\"       ( std_logic_vector(15 DOWNTO 0) )  
ADDR_WIDTH = ADDR_WIDTH    ( integer                       )  
ChanCfgs   = ChanCfgs      ( Cfg_t                         )  
"
)
header ""
)
elements [
(GiElement
name "N_CHANNELS"
type "integer"
value "N_CHANNELS"
)
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0030\""
)
(GiElement
name "ADDR_WIDTH"
type "integer"
value "ADDR_WIDTH"
)
(GiElement
name "ChanCfgs"
type "Cfg_t"
value "ChanCfgs"
)
]
)
viewicon (ZoomableIcon
uid 60,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "11250,25250,12750,26750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archType 1
archFileType "UNKNOWN"
)
*15 (Net
uid 61,0
lang 11
decl (Decl
n "scl"
t "std_logic"
o 8
suid 1,0
)
declText (MLText
uid 62,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,36500,9400"
st "SIGNAL scl     : std_logic"
)
)
*16 (Net
uid 69,0
lang 11
decl (Decl
n "sda"
t "std_logic"
o 9
suid 2,0
)
declText (MLText
uid 70,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,36500,10200"
st "SIGNAL sda     : std_logic"
)
)
*17 (Net
uid 77,0
lang 11
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 3,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7000,47000,7800"
st "SIGNAL rData   : std_logic_vector(15 DOWNTO 0)"
)
)
*18 (Net
uid 85,0
decl (Decl
n "ExpAck"
t "std_logic"
o 1
suid 4,0
)
declText (MLText
uid 86,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3000,36500,3800"
st "SIGNAL ExpAck  : std_logic"
)
)
*19 (Net
uid 93,0
lang 11
decl (Decl
n "clk"
t "std_logic"
o 5
suid 5,0
)
declText (MLText
uid 94,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6200,36500,7000"
st "SIGNAL clk     : std_logic"
)
)
*20 (Net
uid 101,0
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 2
suid 6,0
)
declText (MLText
uid 102,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3800,52000,4600"
st "SIGNAL ExpAddr : std_logic_vector(ADDR_WIDTH-1 DOWNTO 0)"
)
)
*21 (Net
uid 109,0
decl (Decl
n "ExpRd"
t "std_logic"
o 3
suid 7,0
)
declText (MLText
uid 110,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4600,36500,5400"
st "SIGNAL ExpRd   : std_logic"
)
)
*22 (Net
uid 117,0
decl (Decl
n "ExpWr"
t "std_logic"
o 4
suid 8,0
)
declText (MLText
uid 118,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5400,36500,6200"
st "SIGNAL ExpWr   : std_logic"
)
)
*23 (Net
uid 125,0
decl (Decl
n "wData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 9,0
)
declText (MLText
uid 126,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,47000,11000"
st "SIGNAL wData   : std_logic_vector(15 DOWNTO 0)"
)
)
*24 (Net
uid 133,0
lang 11
decl (Decl
n "rst"
t "std_logic"
o 7
suid 10,0
)
declText (MLText
uid 134,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7800,36500,8600"
st "SIGNAL rst     : std_logic"
)
)
*25 (Blk
uid 141,0
shape (Rectangle
uid 142,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "11000,29000,20000,37000"
)
oxt "61000,13000,81000,33000"
ttg (MlTextGroup
uid 143,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*26 (Text
uid 144,0
va (VaSet
font "Arial,8,1"
)
xt "12700,30500,19300,31500"
st "PTR3_HVPS_lib"
blo "12700,31300"
tm "BdLibraryNameMgr"
)
*27 (Text
uid 145,0
va (VaSet
font "Arial,8,1"
)
xt "12700,31500,18100,32500"
st "HVPS_tester"
blo "12700,32300"
tm "BlkNameMgr"
)
*28 (Text
uid 146,0
va (VaSet
font "Arial,8,1"
)
xt "12700,32500,14500,33500"
st "U_1"
blo "12700,33300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 147,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 148,0
text (MLText
uid 149,0
va (VaSet
font "Courier New,8,0"
)
xt "17700,47500,48700,48300"
st "ADDR_WIDTH = ADDR_WIDTH    ( integer range 16 DOWNTO 8 )  "
)
header ""
)
elements [
(GiElement
name "ADDR_WIDTH"
type "integer range 16 DOWNTO 8"
value "ADDR_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 150,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "11250,35250,12750,36750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*29 (Grouping
uid 231,0
optionalChildren [
*30 (CommentText
uid 233,0
shape (Rectangle
uid 234,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,50000,43000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 235,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,50000,34900,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*31 (CommentText
uid 236,0
shape (Rectangle
uid 237,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,46000,47000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 238,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,46000,46200,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*32 (CommentText
uid 239,0
shape (Rectangle
uid 240,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,48000,43000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 241,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,48000,36200,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*33 (CommentText
uid 242,0
shape (Rectangle
uid 243,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,48000,26000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 244,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "22200,48000,24300,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*34 (CommentText
uid 245,0
shape (Rectangle
uid 246,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,47000,63000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 247,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,47200,52400,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*35 (CommentText
uid 248,0
shape (Rectangle
uid 249,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,46000,63000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 250,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,46000,52100,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*36 (CommentText
uid 251,0
shape (Rectangle
uid 252,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,46000,43000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 253,0
va (VaSet
fg "32768,0,0"
)
xt "29150,46500,35850,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*37 (CommentText
uid 254,0
shape (Rectangle
uid 255,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,49000,26000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 256,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "22200,49000,24300,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*38 (CommentText
uid 257,0
shape (Rectangle
uid 258,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,50000,26000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 259,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "22200,50000,24900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*39 (CommentText
uid 260,0
shape (Rectangle
uid 261,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,49000,43000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 262,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,49000,38500,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 232,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "22000,46000,63000,51000"
)
oxt "14000,66000,55000,71000"
)
*40 (Wire
uid 63,0
shape (OrthoPolyLine
uid 64,0
va (VaSet
vasetType 3
)
xt "20750,18000,25000,18000"
pts [
"20750,18000"
"25000,18000"
]
)
start &2
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 67,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 68,0
va (VaSet
)
xt "22000,17000,23400,18000"
st "scl"
blo "22000,17800"
tm "WireNameMgr"
)
)
on &15
)
*41 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "20750,19000,25000,19000"
pts [
"20750,19000"
"25000,19000"
]
)
start &3
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
)
xt "22000,18000,23600,19000"
st "sda"
blo "22000,18800"
tm "WireNameMgr"
)
)
on &16
)
*42 (Wire
uid 79,0
shape (OrthoPolyLine
uid 80,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20750,22000,25000,22000"
pts [
"20750,22000"
"25000,22000"
]
)
start &6
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 83,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "22000,21000,24300,22000"
st "rData"
blo "22000,21800"
tm "WireNameMgr"
)
)
on &17
)
*43 (Wire
uid 87,0
shape (OrthoPolyLine
uid 88,0
va (VaSet
vasetType 3
)
xt "20750,23000,25000,23000"
pts [
"20750,23000"
"25000,23000"
]
)
start &9
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 91,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92,0
va (VaSet
)
xt "22000,22000,24800,23000"
st "ExpAck"
blo "22000,22800"
tm "WireNameMgr"
)
)
on &18
)
*44 (Wire
uid 95,0
shape (OrthoPolyLine
uid 96,0
va (VaSet
vasetType 3
)
xt "6000,23000,10250,23000"
pts [
"6000,23000"
"10250,23000"
]
)
end &4
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 99,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 100,0
va (VaSet
)
xt "7000,22000,8300,23000"
st "clk"
blo "7000,22800"
tm "WireNameMgr"
)
)
on &19
)
*45 (Wire
uid 103,0
shape (OrthoPolyLine
uid 104,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,20000,10250,20000"
pts [
"6000,20000"
"10250,20000"
]
)
end &5
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 107,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 108,0
va (VaSet
)
xt "7000,19000,10200,20000"
st "ExpAddr"
blo "7000,19800"
tm "WireNameMgr"
)
)
on &20
)
*46 (Wire
uid 111,0
shape (OrthoPolyLine
uid 112,0
va (VaSet
vasetType 3
)
xt "6000,18000,10250,18000"
pts [
"6000,18000"
"10250,18000"
]
)
end &7
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 116,0
va (VaSet
)
xt "7000,17000,9600,18000"
st "ExpRd"
blo "7000,17800"
tm "WireNameMgr"
)
)
on &21
)
*47 (Wire
uid 119,0
shape (OrthoPolyLine
uid 120,0
va (VaSet
vasetType 3
)
xt "6000,19000,10250,19000"
pts [
"6000,19000"
"10250,19000"
]
)
end &8
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 123,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 124,0
va (VaSet
)
xt "7000,18000,9600,19000"
st "ExpWr"
blo "7000,18800"
tm "WireNameMgr"
)
)
on &22
)
*48 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,21000,10250,21000"
pts [
"6000,21000"
"10250,21000"
]
)
end &10
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
)
xt "7000,20000,9500,21000"
st "wData"
blo "7000,20800"
tm "WireNameMgr"
)
)
on &23
)
*49 (Wire
uid 135,0
shape (OrthoPolyLine
uid 136,0
va (VaSet
vasetType 3
)
xt "6000,24000,10250,24000"
pts [
"6000,24000"
"10250,24000"
]
)
end &11
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 139,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
)
xt "7000,23000,8300,24000"
st "rst"
blo "7000,23800"
tm "WireNameMgr"
)
)
on &24
)
*50 (Wire
uid 151,0
shape (OrthoPolyLine
uid 152,0
va (VaSet
vasetType 3
)
xt "6000,35000,11000,35000"
pts [
"6000,35000"
"11000,35000"
]
)
end &25
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 158,0
va (VaSet
)
xt "7000,34000,8300,35000"
st "rst"
blo "7000,34800"
tm "WireNameMgr"
)
)
on &24
)
*51 (Wire
uid 159,0
shape (OrthoPolyLine
uid 160,0
va (VaSet
vasetType 3
)
xt "6000,33000,11000,33000"
pts [
"6000,33000"
"11000,33000"
]
)
end &25
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166,0
va (VaSet
)
xt "7000,32000,9600,33000"
st "ExpWr"
blo "7000,32800"
tm "WireNameMgr"
)
)
on &22
)
*52 (Wire
uid 167,0
shape (OrthoPolyLine
uid 168,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,34000,11000,34000"
pts [
"6000,34000"
"11000,34000"
]
)
end &25
sat 16
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
)
xt "7000,33000,9500,34000"
st "wData"
blo "7000,33800"
tm "WireNameMgr"
)
)
on &23
)
*53 (Wire
uid 175,0
shape (OrthoPolyLine
uid 176,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20000,34000,24000,34000"
pts [
"20000,34000"
"24000,34000"
]
)
start &25
sat 1
eat 16
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
)
xt "21000,33000,23300,34000"
st "rData"
blo "21000,33800"
tm "WireNameMgr"
)
)
on &17
)
*54 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "6000,30000,11000,30000"
pts [
"6000,30000"
"11000,30000"
]
)
end &25
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 190,0
va (VaSet
)
xt "7000,29000,8300,30000"
st "clk"
blo "7000,29800"
tm "WireNameMgr"
)
)
on &19
)
*55 (Wire
uid 191,0
shape (OrthoPolyLine
uid 192,0
va (VaSet
vasetType 3
)
xt "20000,35000,24000,35000"
pts [
"20000,35000"
"24000,35000"
]
)
start &25
sat 1
eat 16
st 0
sf 1
tg (WTG
uid 197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 198,0
va (VaSet
)
xt "21000,34000,23800,35000"
st "ExpAck"
blo "21000,34800"
tm "WireNameMgr"
)
)
on &18
)
*56 (Wire
uid 199,0
shape (OrthoPolyLine
uid 200,0
va (VaSet
vasetType 3
)
xt "6000,32000,11000,32000"
pts [
"6000,32000"
"11000,32000"
]
)
end &25
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 206,0
va (VaSet
)
xt "7000,31000,9600,32000"
st "ExpRd"
blo "7000,31800"
tm "WireNameMgr"
)
)
on &21
)
*57 (Wire
uid 207,0
shape (OrthoPolyLine
uid 208,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,31000,11000,31000"
pts [
"6000,31000"
"11000,31000"
]
)
end &25
sat 16
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 214,0
va (VaSet
)
xt "7000,30000,10200,31000"
st "ExpAddr"
blo "7000,30800"
tm "WireNameMgr"
)
)
on &20
)
*58 (Wire
uid 215,0
shape (OrthoPolyLine
uid 216,0
va (VaSet
vasetType 3
)
xt "20000,31000,24000,31000"
pts [
"20000,31000"
"24000,31000"
]
)
start &25
sat 4
eat 16
st 0
sf 1
tg (WTG
uid 221,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 222,0
va (VaSet
)
xt "21000,30000,22600,31000"
st "sda"
blo "21000,30800"
tm "WireNameMgr"
)
)
on &16
)
*59 (Wire
uid 223,0
shape (OrthoPolyLine
uid 224,0
va (VaSet
vasetType 3
)
xt "20000,30000,24000,30000"
pts [
"20000,30000"
"24000,30000"
]
)
start &25
sat 4
eat 16
st 0
sf 1
tg (WTG
uid 229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 230,0
va (VaSet
)
xt "21000,29000,22400,30000"
st "scl"
blo "21000,29800"
tm "WireNameMgr"
)
)
on &15
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *60 (PackageList
uid 283,0
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
uid 284,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*62 (MLText
uid 285,0
va (VaSet
)
xt "0,1000,11400,6000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
LIBRARY PTR3_HVPS_lib;
USE PTR3_HVPS_lib.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 286,0
stg "VerticalLayoutStrategy"
textVec [
*63 (Text
uid 287,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*64 (Text
uid 288,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*65 (MLText
uid 289,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*66 (Text
uid 290,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*67 (MLText
uid 291,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*68 (Text
uid 292,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*69 (MLText
uid 293,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "120,136,1140,826"
viewArea "-900,-900,77508,52263"
cachedDiagramExtent "0,0,63000,51000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-5000,0"
lastUid 831,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*71 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*72 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*74 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*75 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*77 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*78 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*79 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*80 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*81 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*83 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*84 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*86 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*88 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*90 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,2000,27100,3000"
st "Diagram Signals:"
blo "20000,2800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 10,0
usingSuid 1
emptyRow *91 (LEmptyRow
)
uid 296,0
optionalChildren [
*92 (RefLabelRowHdr
)
*93 (TitleRowHdr
)
*94 (FilterRowHdr
)
*95 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*96 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*97 (GroupColHdr
tm "GroupColHdrMgr"
)
*98 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*99 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*100 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*101 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*102 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*103 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*104 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "scl"
t "std_logic"
o 8
suid 1,0
)
)
uid 263,0
)
*105 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sda"
t "std_logic"
o 9
suid 2,0
)
)
uid 265,0
)
*106 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 3,0
)
)
uid 267,0
)
*107 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpAck"
t "std_logic"
o 1
suid 4,0
)
)
uid 269,0
)
*108 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clk"
t "std_logic"
o 5
suid 5,0
)
)
uid 271,0
)
*109 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 2
suid 6,0
)
)
uid 273,0
)
*110 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpRd"
t "std_logic"
o 3
suid 7,0
)
)
uid 275,0
)
*111 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpWr"
t "std_logic"
o 4
suid 8,0
)
)
uid 277,0
)
*112 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 9,0
)
)
uid 279,0
)
*113 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rst"
t "std_logic"
o 7
suid 10,0
)
)
uid 281,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 309,0
optionalChildren [
*114 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *115 (MRCItem
litem &91
pos 10
dimension 20
)
uid 311,0
optionalChildren [
*116 (MRCItem
litem &92
pos 0
dimension 20
uid 312,0
)
*117 (MRCItem
litem &93
pos 1
dimension 23
uid 313,0
)
*118 (MRCItem
litem &94
pos 2
hidden 1
dimension 20
uid 314,0
)
*119 (MRCItem
litem &104
pos 0
dimension 20
uid 264,0
)
*120 (MRCItem
litem &105
pos 1
dimension 20
uid 266,0
)
*121 (MRCItem
litem &106
pos 2
dimension 20
uid 268,0
)
*122 (MRCItem
litem &107
pos 3
dimension 20
uid 270,0
)
*123 (MRCItem
litem &108
pos 4
dimension 20
uid 272,0
)
*124 (MRCItem
litem &109
pos 5
dimension 20
uid 274,0
)
*125 (MRCItem
litem &110
pos 6
dimension 20
uid 276,0
)
*126 (MRCItem
litem &111
pos 7
dimension 20
uid 278,0
)
*127 (MRCItem
litem &112
pos 8
dimension 20
uid 280,0
)
*128 (MRCItem
litem &113
pos 9
dimension 20
uid 282,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 315,0
optionalChildren [
*129 (MRCItem
litem &95
pos 0
dimension 20
uid 316,0
)
*130 (MRCItem
litem &97
pos 1
dimension 50
uid 317,0
)
*131 (MRCItem
litem &98
pos 2
dimension 100
uid 318,0
)
*132 (MRCItem
litem &99
pos 3
dimension 50
uid 319,0
)
*133 (MRCItem
litem &100
pos 4
dimension 100
uid 320,0
)
*134 (MRCItem
litem &101
pos 5
dimension 100
uid 321,0
)
*135 (MRCItem
litem &102
pos 6
dimension 50
uid 322,0
)
*136 (MRCItem
litem &103
pos 7
dimension 80
uid 323,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 310,0
vaOverrides [
]
)
]
)
uid 295,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *137 (LEmptyRow
)
uid 325,0
optionalChildren [
*138 (RefLabelRowHdr
)
*139 (TitleRowHdr
)
*140 (FilterRowHdr
)
*141 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*142 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*143 (GroupColHdr
tm "GroupColHdrMgr"
)
*144 (NameColHdr
tm "GenericNameColHdrMgr"
)
*145 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*146 (InitColHdr
tm "GenericValueColHdrMgr"
)
*147 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*148 (EolColHdr
tm "GenericEolColHdrMgr"
)
*149 (LogGeneric
generic (GiElement
name "N_CHANNELS"
type "integer"
value "14"
)
uid 9,0
)
*150 (LogGeneric
generic (GiElement
name "WORD_SIZE"
type "integer"
value "16"
)
uid 411,0
)
*151 (LogGeneric
generic (GiElement
name "ADDR_WIDTH"
type "integer"
value "8"
)
uid 662,0
)
*152 (LogGeneric
generic (GiElement
name "ChanCfgs"
type "Cfg_t"
value "( \"000000000\", \"000000010\", \"001000100\", \"010000111\", \"011001000\", \"011001011\", \"100010001\", \"011011000\", \"011011011\", \"100100001\", \"011101000\", \"011101011\", \"100110001\", \"100111001\" )"
)
uid 830,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 337,0
optionalChildren [
*153 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *154 (MRCItem
litem &137
pos 4
dimension 20
)
uid 339,0
optionalChildren [
*155 (MRCItem
litem &138
pos 0
dimension 20
uid 340,0
)
*156 (MRCItem
litem &139
pos 1
dimension 23
uid 341,0
)
*157 (MRCItem
litem &140
pos 2
hidden 1
dimension 20
uid 342,0
)
*158 (MRCItem
litem &149
pos 0
dimension 20
uid 10,0
)
*159 (MRCItem
litem &150
pos 1
dimension 20
uid 412,0
)
*160 (MRCItem
litem &151
pos 2
dimension 20
uid 663,0
)
*161 (MRCItem
litem &152
pos 3
dimension 20
uid 831,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 343,0
optionalChildren [
*162 (MRCItem
litem &141
pos 0
dimension 20
uid 344,0
)
*163 (MRCItem
litem &143
pos 1
dimension 50
uid 345,0
)
*164 (MRCItem
litem &144
pos 2
dimension 100
uid 346,0
)
*165 (MRCItem
litem &145
pos 3
dimension 100
uid 347,0
)
*166 (MRCItem
litem &146
pos 4
dimension 50
uid 348,0
)
*167 (MRCItem
litem &147
pos 5
dimension 50
uid 349,0
)
*168 (MRCItem
litem &148
pos 6
dimension 80
uid 350,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 338,0
vaOverrides [
]
)
]
)
uid 324,0
type 1
)
activeModelName "BlockDiag"
)
