// Seed: 1300104823
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout reg id_4;
  inout tri1 id_3;
  input wire id_2;
  inout uwire id_1;
  always begin : LABEL_0
    id_4 <= id_3;
  end
  assign id_4 = -1;
  assign id_1 = -1 && 1 ? -1 : id_4;
  wire id_5;
  assign id_1 = 1;
  assign id_3 = -1;
  wire id_6, id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input wor id_2,
    output uwire id_3,
    output wire id_4,
    input tri0 id_5,
    output wor id_6,
    input wire id_7
    , id_11,
    output tri1 id_8,
    output supply0 id_9
);
  always
  fork
  join
  final id_11 = (id_5);
  logic id_12 = -1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_11
  );
  assign modCall_1.id_1 = 0;
endmodule
