$comment
	File created using the following command:
		vcd file CalculatorOU.msim.vcd -direction
$end
$date
	Tue Nov 15 16:05:54 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module CalculatorOU_vlg_vec_tst $end
$var reg 1 ! clear $end
$var reg 1 " clock $end
$var reg 1 # onoff $end
$var wire 1 $ hex0 [6] $end
$var wire 1 % hex0 [5] $end
$var wire 1 & hex0 [4] $end
$var wire 1 ' hex0 [3] $end
$var wire 1 ( hex0 [2] $end
$var wire 1 ) hex0 [1] $end
$var wire 1 * hex0 [0] $end
$var wire 1 + hex1 [6] $end
$var wire 1 , hex1 [5] $end
$var wire 1 - hex1 [4] $end
$var wire 1 . hex1 [3] $end
$var wire 1 / hex1 [2] $end
$var wire 1 0 hex1 [1] $end
$var wire 1 1 hex1 [0] $end
$var wire 1 2 hex2 [6] $end
$var wire 1 3 hex2 [5] $end
$var wire 1 4 hex2 [4] $end
$var wire 1 5 hex2 [3] $end
$var wire 1 6 hex2 [2] $end
$var wire 1 7 hex2 [1] $end
$var wire 1 8 hex2 [0] $end
$var wire 1 9 hex3 [6] $end
$var wire 1 : hex3 [5] $end
$var wire 1 ; hex3 [4] $end
$var wire 1 < hex3 [3] $end
$var wire 1 = hex3 [2] $end
$var wire 1 > hex3 [1] $end
$var wire 1 ? hex3 [0] $end

$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var tri1 1 C devclrn $end
$var tri1 1 D devpor $end
$var tri1 1 E devoe $end
$var wire 1 F clock~input_o $end
$var wire 1 G clear~input_o $end
$var wire 1 H onoff~input_o $end
$var wire 1 I ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 J ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 K ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 L ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 M hex0[0]~output_o $end
$var wire 1 N hex0[1]~output_o $end
$var wire 1 O hex0[2]~output_o $end
$var wire 1 P hex0[3]~output_o $end
$var wire 1 Q hex0[4]~output_o $end
$var wire 1 R hex0[5]~output_o $end
$var wire 1 S hex0[6]~output_o $end
$var wire 1 T hex1[0]~output_o $end
$var wire 1 U hex1[1]~output_o $end
$var wire 1 V hex1[2]~output_o $end
$var wire 1 W hex1[3]~output_o $end
$var wire 1 X hex1[4]~output_o $end
$var wire 1 Y hex1[5]~output_o $end
$var wire 1 Z hex1[6]~output_o $end
$var wire 1 [ hex2[0]~output_o $end
$var wire 1 \ hex2[1]~output_o $end
$var wire 1 ] hex2[2]~output_o $end
$var wire 1 ^ hex2[3]~output_o $end
$var wire 1 _ hex2[4]~output_o $end
$var wire 1 ` hex2[5]~output_o $end
$var wire 1 a hex2[6]~output_o $end
$var wire 1 b hex3[0]~output_o $end
$var wire 1 c hex3[1]~output_o $end
$var wire 1 d hex3[2]~output_o $end
$var wire 1 e hex3[3]~output_o $end
$var wire 1 f hex3[4]~output_o $end
$var wire 1 g hex3[5]~output_o $end
$var wire 1 h hex3[6]~output_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0*
0)
0(
0'
0&
0%
1$
01
00
0/
0.
0-
0,
1+
08
07
06
05
04
03
12
1?
1>
1=
1<
1;
1:
19
0@
1A
xB
1C
1D
1E
0F
1G
0H
0I
zJ
zK
zL
0M
0N
0O
0P
0Q
0R
1S
0T
0U
0V
0W
0X
0Y
1Z
0[
0\
0]
0^
0_
0`
1a
1b
1c
1d
1e
1f
1g
1h
$end
#10000
0!
0G
#30000
1!
1G
#60000
1#
1H
#70000
1"
1F
#80000
0#
0H
#100000
0"
0F
#260000
1"
1F
#290000
0"
0F
#1000000
