
---------- Begin Simulation Statistics ----------
final_tick                                36171975500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 198500                       # Simulator instruction rate (inst/s)
host_mem_usage                                4492092                       # Number of bytes of host memory used
host_op_rate                                   371221                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    99.39                       # Real time elapsed on the host
host_tick_rate                              363951138                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19728308                       # Number of instructions simulated
sim_ops                                      36894550                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.036172                       # Number of seconds simulated
sim_ticks                                 36171975500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              285                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             54                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              54                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    285                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              7.234395                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5692595                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2460967                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        35071                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1493548                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          535                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       31808143                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.138229                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5356262                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          617                       # TLB misses on write requests
system.cpu0.numCycles                        72343951                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20977542                       # Class of committed instruction
system.cpu0.tickCycles                       40535808                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    9728308                       # Number of instructions committed
system.cpu1.committedOps                     15917008                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              7.436427                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5021530                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1434062                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2717                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     647477                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           90                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       40470484                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.134473                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4650019                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          272                       # TLB misses on write requests
system.cpu1.numCycles                        72343850                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              12559      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               13698596     86.06%     86.14% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.18% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1585      0.01%     86.19% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.88%     87.07% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.10% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.11%     87.21% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.21% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.21% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.21% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.21% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.21% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.18%     87.39% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.39% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.39% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.22%     87.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.61% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.31%     87.92% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.92% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.92% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.92% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.92% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.92% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.92% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.92% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.92% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.92% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.92% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.92% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.92% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.92% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.92% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.92% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.92% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1228955      7.72%     95.64% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               568095      3.57%     99.21% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.51%     99.71% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.29%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                15917008                       # Class of committed instruction
system.cpu1.tickCycles                       31873366                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       348947                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        698922                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1871145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2502                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3742356                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2502                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             322066                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       128875                       # Transaction distribution
system.membus.trans_dist::CleanEvict           220072                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27908                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27908                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        322067                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1048896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1048896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1048896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30646336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     30646336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30646336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            349975                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  349975    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              349975                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1331757500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1860084250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4215220                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4215220                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4215220                       # number of overall hits
system.cpu0.icache.overall_hits::total        4215220                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1140883                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1140883                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1140883                       # number of overall misses
system.cpu0.icache.overall_misses::total      1140883                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  18041227000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  18041227000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  18041227000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  18041227000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5356103                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5356103                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5356103                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5356103                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.213006                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.213006                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.213006                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.213006                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15813.389278                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15813.389278                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15813.389278                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15813.389278                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1140866                       # number of writebacks
system.cpu0.icache.writebacks::total          1140866                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1140883                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1140883                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1140883                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1140883                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  16900345000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  16900345000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  16900345000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  16900345000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.213006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.213006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.213006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.213006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14813.390155                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14813.390155                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14813.390155                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14813.390155                       # average overall mshr miss latency
system.cpu0.icache.replacements               1140866                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4215220                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4215220                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1140883                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1140883                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  18041227000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  18041227000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5356103                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5356103                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.213006                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.213006                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15813.389278                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15813.389278                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1140883                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1140883                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  16900345000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  16900345000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.213006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.213006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14813.390155                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14813.390155                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999598                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5356102                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1140882                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.694703                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999598                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43989706                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43989706                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3326515                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3326515                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3327480                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3327480                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       462585                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        462585                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       463674                       # number of overall misses
system.cpu0.dcache.overall_misses::total       463674                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  10613571000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10613571000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  10613571000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10613571000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3789100                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3789100                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3791154                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3791154                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.122083                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.122083                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122304                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122304                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22944.044878                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22944.044878                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22890.157740                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22890.157740                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       183130                       # number of writebacks
system.cpu0.dcache.writebacks::total           183130                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        76811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        76811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        76811                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        76811                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       385774                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       385774                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       386812                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386812                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   8094611500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8094611500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   8140674500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8140674500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.101812                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101812                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102030                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102030                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20982.781369                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20982.781369                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21045.558307                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21045.558307                       # average overall mshr miss latency
system.cpu0.dcache.replacements                386796                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2074411                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2074411                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       297588                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       297588                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6148256000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6148256000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2371999                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2371999                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125459                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125459                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20660.295442                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20660.295442                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12905                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12905                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284683                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284683                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5571616500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5571616500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.120018                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.120018                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19571.300359                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19571.300359                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1252104                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1252104                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       164997                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       164997                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4465315000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4465315000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.116433                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.116433                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27063.007206                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27063.007206                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        63906                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        63906                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       101091                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       101091                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2522995000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2522995000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071336                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071336                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24957.661909                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24957.661909                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          965                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          965                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1089                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1089                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.530185                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.530185                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     46063000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     46063000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 44376.685934                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 44376.685934                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999622                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3714292                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386812                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.602318                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999622                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30716044                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30716044                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4577972                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4577972                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4577972                       # number of overall hits
system.cpu1.icache.overall_hits::total        4577972                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        71983                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         71983                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        71983                       # number of overall misses
system.cpu1.icache.overall_misses::total        71983                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1596128000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1596128000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1596128000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1596128000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4649955                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4649955                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4649955                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4649955                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.015480                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.015480                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.015480                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.015480                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22173.679897                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22173.679897                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22173.679897                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22173.679897                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        71967                       # number of writebacks
system.cpu1.icache.writebacks::total            71967                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        71983                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        71983                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        71983                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        71983                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1524145000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1524145000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1524145000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1524145000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.015480                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.015480                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.015480                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.015480                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21173.679897                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21173.679897                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21173.679897                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21173.679897                       # average overall mshr miss latency
system.cpu1.icache.replacements                 71967                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4577972                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4577972                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        71983                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        71983                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1596128000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1596128000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4649955                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4649955                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.015480                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.015480                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22173.679897                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22173.679897                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        71983                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        71983                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1524145000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1524145000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.015480                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.015480                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21173.679897                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21173.679897                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999588                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4649955                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            71983                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            64.597961                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999588                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37271623                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37271623                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1759484                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1759484                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1759541                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1759541                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       281600                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        281600                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       281657                       # number of overall misses
system.cpu1.dcache.overall_misses::total       281657                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  21288540000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21288540000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  21288540000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21288540000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2041084                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2041084                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2041198                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2041198                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.137966                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.137966                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.137986                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.137986                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75598.508523                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75598.508523                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75583.209365                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75583.209365                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       114884                       # number of writebacks
system.cpu1.dcache.writebacks::total           114884                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10124                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10124                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10124                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10124                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       271476                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       271476                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       271533                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       271533                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  20387765500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  20387765500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  20389230500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  20389230500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133006                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133006                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.133026                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.133026                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 75099.697579                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75099.697579                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 75089.328001                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75089.328001                       # average overall mshr miss latency
system.cpu1.dcache.replacements                271516                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1166410                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1166410                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       261122                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       261122                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  19944664000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19944664000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1427532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1427532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.182918                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.182918                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76380.634340                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76380.634340                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       259657                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       259657                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  19610362000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  19610362000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.181892                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.181892                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75524.102951                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75524.102951                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       593074                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        593074                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        20478                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20478                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1343876000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1343876000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       613552                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       613552                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.033376                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.033376                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65625.354038                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65625.354038                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8659                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8659                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11819                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11819                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    777403500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    777403500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.019263                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.019263                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 65775.742449                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65775.742449                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      1465000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1465000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 25701.754386                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 25701.754386                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999610                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2031073                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           271532                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.480050                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999610                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         16601116                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        16601116                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1101801                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              341293                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               63713                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               14429                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1521236                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1101801                       # number of overall hits
system.l2.overall_hits::.cpu0.data             341293                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              63713                       # number of overall hits
system.l2.overall_hits::.cpu1.data              14429                       # number of overall hits
system.l2.overall_hits::total                 1521236                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             39082                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             45519                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8270                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            257104                       # number of demand (read+write) misses
system.l2.demand_misses::total                 349975                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            39082                       # number of overall misses
system.l2.overall_misses::.cpu0.data            45519                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8270                       # number of overall misses
system.l2.overall_misses::.cpu1.data           257104                       # number of overall misses
system.l2.overall_misses::total                349975                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3399045500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3910530000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    683097000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  19814452500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27807125000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3399045500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3910530000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    683097000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  19814452500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27807125000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1140883                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          386812                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           71983                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          271533                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1871211                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1140883                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         386812                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          71983                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         271533                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1871211                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.034256                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.117677                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.114888                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.946861                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.187031                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.034256                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.117677                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.114888                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.946861                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.187031                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86972.148304                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85909.839847                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82599.395405                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 77067.849975                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79454.603900                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86972.148304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85909.839847                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82599.395405                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 77067.849975                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79454.603900                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              128875                       # number of writebacks
system.l2.writebacks::total                    128875                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        39082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        45519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       257104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            349975                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        39082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        45519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       257104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           349975                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3008225500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3455340000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    600397000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  17243422500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24307385000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3008225500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3455340000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    600397000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  17243422500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24307385000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.034256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.117677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.114888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.946861                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.187031                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.034256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.117677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.114888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.946861                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.187031                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76972.148304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75909.839847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72599.395405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 67067.888870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69454.632474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76972.148304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75909.839847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72599.395405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 67067.888870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69454.632474                       # average overall mshr miss latency
system.l2.replacements                         351397                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       298014                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           298014                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       298014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       298014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1212833                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1212833                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1212833                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1212833                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           52                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            52                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            82690                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2343                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 85033                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          18432                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           9476                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27908                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1474109000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    732798500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2206907500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       101122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            112941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.182275                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.801760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.247102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 79975.531684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 77332.049388                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79077.952558                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        18432                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         9476                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1289789000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    638038500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1927827500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.182275                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.801760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.247102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 69975.531684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 67332.049388                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69077.952558                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1101801                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         63713                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1165514                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        39082                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8270                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            47352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3399045500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    683097000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4082142500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1140883                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        71983                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1212866                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.034256                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.114888                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.039041                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86972.148304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82599.395405                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86208.449485                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        39082                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8270                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        47352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3008225500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    600397000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3608622500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.034256                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.114888                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.039041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76972.148304                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72599.395405                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76208.449485                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       258603                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        12086                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            270689                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        27087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       247628                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          274715                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   2436421000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19081654000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  21518075000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       285690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       259714                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        545404                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.094813                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.953464                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.503691                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89947.982427                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 77057.739836                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78328.722494                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        27087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       247628                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       274715                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   2165551000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16605384000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18770935000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.094813                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.953464                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.503691                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79947.982427                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 67057.780219                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68328.758896                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.297724                       # Cycle average of tags in use
system.l2.tags.total_refs                     3742303                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    352421                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.618842                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.458455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      286.346120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      331.285868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       11.908446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      369.298834                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.279635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.323521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.011629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.360643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999314                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          370                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  30291269                       # Number of tag accesses
system.l2.tags.data_accesses                 30291269                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       2501248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2913216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        529280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      16454656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22398400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2501248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       529280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3030528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8248000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8248000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          39082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          45519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         257104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              349975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       128875                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             128875                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         69148781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         80537929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14632322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        454900673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             619219705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     69148781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14632322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         83781103                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      228021829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            228021829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      228021829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        69148781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        80537929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14632322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       454900673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            847241534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    127087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     39082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     43421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    253431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000981004500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7613                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7613                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              815365                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             119668                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      349975                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     128875                       # Number of write requests accepted
system.mem_ctrls.readBursts                    349975                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   128875                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5771                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1788                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             51870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             66352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             27779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            37476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            32655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            37677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             25797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1846                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3500069250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1721020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9953894250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10168.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28918.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   268395                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  111018                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                349975                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               128875                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  305414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   36799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        91850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    328.363549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.286855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.408883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41603     45.29%     45.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17293     18.83%     64.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5717      6.22%     70.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3415      3.72%     74.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2488      2.71%     76.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2152      2.34%     79.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1708      1.86%     80.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1629      1.77%     82.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15845     17.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        91850                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.179955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.836988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    129.615631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7271     95.51%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          111      1.46%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           50      0.66%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           63      0.83%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           29      0.38%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           11      0.14%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           24      0.32%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           19      0.25%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           12      0.16%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            9      0.12%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            6      0.08%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7613                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.690529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.663532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.963938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4872     64.00%     64.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              422      5.54%     69.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2132     28.00%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              177      2.32%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7613                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22029056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  369344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8132160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22398400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8248000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       609.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       224.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    619.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    228.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   36171920500                       # Total gap between requests
system.mem_ctrls.avgGap                      75539.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2501248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2778944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       529280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     16219584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8132160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 69148780.663085430861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 76825884.171020731330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14632322.196502648294                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 448401940.336380004883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 224819349.443604469299                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        39082                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        45519                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8270                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       257104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       128875                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1400000000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1598079750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    261517000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   6694297500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 882625930250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35822.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35107.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31622.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     26037.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6848697.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319614960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169864200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1230928860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          327111300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2855002800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14962428180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1290099360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        21155049660                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        584.846400                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3205508250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1207700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  31758767250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            336236880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            178706550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1226687700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          336168000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2855002800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14900546700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1342210080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21175558710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        585.413387                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3334141000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1207700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31630134500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1758268                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       426889                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1212833                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          582820                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           112941                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          112941                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1212866                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       545404                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3422631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1160420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       215933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       814581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5613565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    146031872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     36476288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9212800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     24730624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              216451584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          351397                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8248000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2222608                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001126                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033533                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2220106     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2502      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2222608                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3382025000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         410131322                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         108082783                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580314806                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1711374896                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  36171975500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
