#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d488aa0c90 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v000001d488af2420_0 .var "clk", 0 0;
v000001d488af3fa0_0 .var "rst", 0 0;
S_000001d488aa0e20 .scope module, "uut" "mips_pipeline" 2 9, 3 1 0, S_000001d488aa0c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_000001d488a99030 .functor AND 1, v000001d488a9d6c0_0, v000001d488af3dc0_0, C4<1>, C4<1>;
v000001d488a9d120_0 .var "IF_ID_Instr", 31 0;
v000001d488a9d080_0 .var "IF_ID_PC", 31 0;
v000001d488a9d4e0_0 .var "IF_ID_Valid", 0 0;
v000001d488a9c860_0 .var "PC_IF_reg", 31 0;
v000001d488a9d1c0_0 .net "PC_plus_4", 31 0, L_000001d488af2f60;  1 drivers
v000001d488a9cea0_0 .net *"_ivl_11", 0 0, L_000001d488af2100;  1 drivers
v000001d488a9d260_0 .net *"_ivl_12", 15 0, L_000001d488af2380;  1 drivers
L_000001d488ea0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001d488a9cc20_0 .net/2u *"_ivl_16", 31 0, L_000001d488ea0088;  1 drivers
v000001d488a9ccc0_0 .net *"_ivl_20", 31 0, L_000001d488af3960;  1 drivers
v000001d488a9d580_0 .net *"_ivl_22", 29 0, L_000001d488af2ba0;  1 drivers
L_000001d488ea00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d488a9d620_0 .net *"_ivl_24", 1 0, L_000001d488ea00d0;  1 drivers
v000001d488a9cb80_0 .var "alu_op", 2 0;
v000001d488a9d3a0_0 .var "alu_result", 31 0;
v000001d488a9d300_0 .var "alu_src", 0 0;
v000001d488a9d6c0_0 .var "branch", 0 0;
v000001d488a9cd60_0 .net "branch_taken", 0 0, L_000001d488a99030;  1 drivers
v000001d488a9d760_0 .net "branch_target", 31 0, L_000001d488af2c40;  1 drivers
v000001d488a9ce00_0 .net "clk", 0 0, v000001d488af2420_0;  1 drivers
v000001d488a9c900_0 .net "immediate", 15 0, L_000001d488af21a0;  1 drivers
v000001d488a9cae0 .array "instr_mem", 1023 0, 31 0;
v000001d488a9cf40_0 .var "mem_to_reg", 0 0;
v000001d488a9c9a0_0 .var "mem_write", 0 0;
v000001d488a9ca40_0 .net "next_pc", 31 0, L_000001d488af3640;  1 drivers
v000001d488a9cfe0_0 .net "opcode", 5 0, L_000001d488af3820;  1 drivers
v000001d488af22e0_0 .net "rd", 4 0, L_000001d488af33c0;  1 drivers
v000001d488af2b00_0 .var "reg_write", 0 0;
v000001d488af27e0 .array "registers", 31 0, 31 0;
v000001d488af3aa0_0 .net "rs", 4 0, L_000001d488af38c0;  1 drivers
v000001d488af2ec0_0 .net "rst", 0 0, v000001d488af3fa0_0;  1 drivers
v000001d488af3460_0 .net "rt", 4 0, L_000001d488af36e0;  1 drivers
v000001d488af35a0_0 .net "sign_extended_imm", 31 0, L_000001d488af3500;  1 drivers
v000001d488af3dc0_0 .var "zero", 0 0;
E_000001d488a7eae0 .event posedge, v000001d488a9ce00_0;
E_000001d488a7f3a0 .event posedge, v000001d488af2ec0_0, v000001d488a9ce00_0;
v000001d488af27e0_0 .array/port v000001d488af27e0, 0;
v000001d488af27e0_1 .array/port v000001d488af27e0, 1;
E_000001d488a7eea0/0 .event anyedge, v000001d488a9cb80_0, v000001d488af3aa0_0, v000001d488af27e0_0, v000001d488af27e0_1;
v000001d488af27e0_2 .array/port v000001d488af27e0, 2;
v000001d488af27e0_3 .array/port v000001d488af27e0, 3;
v000001d488af27e0_4 .array/port v000001d488af27e0, 4;
v000001d488af27e0_5 .array/port v000001d488af27e0, 5;
E_000001d488a7eea0/1 .event anyedge, v000001d488af27e0_2, v000001d488af27e0_3, v000001d488af27e0_4, v000001d488af27e0_5;
v000001d488af27e0_6 .array/port v000001d488af27e0, 6;
v000001d488af27e0_7 .array/port v000001d488af27e0, 7;
v000001d488af27e0_8 .array/port v000001d488af27e0, 8;
v000001d488af27e0_9 .array/port v000001d488af27e0, 9;
E_000001d488a7eea0/2 .event anyedge, v000001d488af27e0_6, v000001d488af27e0_7, v000001d488af27e0_8, v000001d488af27e0_9;
v000001d488af27e0_10 .array/port v000001d488af27e0, 10;
v000001d488af27e0_11 .array/port v000001d488af27e0, 11;
v000001d488af27e0_12 .array/port v000001d488af27e0, 12;
v000001d488af27e0_13 .array/port v000001d488af27e0, 13;
E_000001d488a7eea0/3 .event anyedge, v000001d488af27e0_10, v000001d488af27e0_11, v000001d488af27e0_12, v000001d488af27e0_13;
v000001d488af27e0_14 .array/port v000001d488af27e0, 14;
v000001d488af27e0_15 .array/port v000001d488af27e0, 15;
v000001d488af27e0_16 .array/port v000001d488af27e0, 16;
v000001d488af27e0_17 .array/port v000001d488af27e0, 17;
E_000001d488a7eea0/4 .event anyedge, v000001d488af27e0_14, v000001d488af27e0_15, v000001d488af27e0_16, v000001d488af27e0_17;
v000001d488af27e0_18 .array/port v000001d488af27e0, 18;
v000001d488af27e0_19 .array/port v000001d488af27e0, 19;
v000001d488af27e0_20 .array/port v000001d488af27e0, 20;
v000001d488af27e0_21 .array/port v000001d488af27e0, 21;
E_000001d488a7eea0/5 .event anyedge, v000001d488af27e0_18, v000001d488af27e0_19, v000001d488af27e0_20, v000001d488af27e0_21;
v000001d488af27e0_22 .array/port v000001d488af27e0, 22;
v000001d488af27e0_23 .array/port v000001d488af27e0, 23;
v000001d488af27e0_24 .array/port v000001d488af27e0, 24;
v000001d488af27e0_25 .array/port v000001d488af27e0, 25;
E_000001d488a7eea0/6 .event anyedge, v000001d488af27e0_22, v000001d488af27e0_23, v000001d488af27e0_24, v000001d488af27e0_25;
v000001d488af27e0_26 .array/port v000001d488af27e0, 26;
v000001d488af27e0_27 .array/port v000001d488af27e0, 27;
v000001d488af27e0_28 .array/port v000001d488af27e0, 28;
v000001d488af27e0_29 .array/port v000001d488af27e0, 29;
E_000001d488a7eea0/7 .event anyedge, v000001d488af27e0_26, v000001d488af27e0_27, v000001d488af27e0_28, v000001d488af27e0_29;
v000001d488af27e0_30 .array/port v000001d488af27e0, 30;
v000001d488af27e0_31 .array/port v000001d488af27e0, 31;
E_000001d488a7eea0/8 .event anyedge, v000001d488af27e0_30, v000001d488af27e0_31, v000001d488a9d300_0, v000001d488af35a0_0;
E_000001d488a7eea0/9 .event anyedge, v000001d488af3460_0, v000001d488a9d3a0_0;
E_000001d488a7eea0 .event/or E_000001d488a7eea0/0, E_000001d488a7eea0/1, E_000001d488a7eea0/2, E_000001d488a7eea0/3, E_000001d488a7eea0/4, E_000001d488a7eea0/5, E_000001d488a7eea0/6, E_000001d488a7eea0/7, E_000001d488a7eea0/8, E_000001d488a7eea0/9;
E_000001d488a7f020 .event anyedge, v000001d488a9cfe0_0;
L_000001d488af3820 .part v000001d488a9d120_0, 26, 6;
L_000001d488af38c0 .part v000001d488a9d120_0, 21, 5;
L_000001d488af36e0 .part v000001d488a9d120_0, 16, 5;
L_000001d488af33c0 .part v000001d488a9d120_0, 11, 5;
L_000001d488af21a0 .part v000001d488a9d120_0, 0, 16;
L_000001d488af2100 .part L_000001d488af21a0, 15, 1;
LS_000001d488af2380_0_0 .concat [ 1 1 1 1], L_000001d488af2100, L_000001d488af2100, L_000001d488af2100, L_000001d488af2100;
LS_000001d488af2380_0_4 .concat [ 1 1 1 1], L_000001d488af2100, L_000001d488af2100, L_000001d488af2100, L_000001d488af2100;
LS_000001d488af2380_0_8 .concat [ 1 1 1 1], L_000001d488af2100, L_000001d488af2100, L_000001d488af2100, L_000001d488af2100;
LS_000001d488af2380_0_12 .concat [ 1 1 1 1], L_000001d488af2100, L_000001d488af2100, L_000001d488af2100, L_000001d488af2100;
L_000001d488af2380 .concat [ 4 4 4 4], LS_000001d488af2380_0_0, LS_000001d488af2380_0_4, LS_000001d488af2380_0_8, LS_000001d488af2380_0_12;
L_000001d488af3500 .concat [ 16 16 0 0], L_000001d488af21a0, L_000001d488af2380;
L_000001d488af2f60 .arith/sum 32, v000001d488a9c860_0, L_000001d488ea0088;
L_000001d488af2ba0 .part L_000001d488af3500, 0, 30;
L_000001d488af3960 .concat [ 2 30 0 0], L_000001d488ea00d0, L_000001d488af2ba0;
L_000001d488af2c40 .arith/sum 32, v000001d488a9d080_0, L_000001d488af3960;
L_000001d488af3640 .functor MUXZ 32, L_000001d488af2f60, L_000001d488af2c40, L_000001d488a99030, C4<>;
S_000001d488a9d820 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 40, 3 40 0, S_000001d488aa0e20;
 .timescale 0 0;
v000001d488a9d440_0 .var/i "i", 31 0;
    .scope S_000001d488aa0e20;
T_0 ;
    %fork t_1, S_000001d488a9d820;
    %jmp t_0;
    .scope S_000001d488a9d820;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d488a9d440_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001d488a9d440_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d488a9d440_0;
    %store/vec4a v000001d488af27e0, 4, 0;
    %load/vec4 v000001d488a9d440_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d488a9d440_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_000001d488aa0e20;
t_0 %join;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d488af27e0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d488af27e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d488af27e0, 4, 0;
    %pushi/vec4 537460738, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d488a9cae0, 4, 0;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d488a9cae0, 4, 0;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d488a9cae0, 4, 0;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d488a9cae0, 4, 0;
    %pushi/vec4 556400639, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d488a9cae0, 4, 0;
    %pushi/vec4 354484221, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d488a9cae0, 4, 0;
    %pushi/vec4 554237951, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d488a9cae0, 4, 0;
    %pushi/vec4 352387065, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d488a9cae0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d488a9cae0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d488a9cae0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d488a9cae0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d488a9cae0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d488a9cae0, 4, 0;
    %end;
    .thread T_0;
    .scope S_000001d488aa0e20;
T_1 ;
    %wait E_000001d488a7f020;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d488af2b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d488a9cf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d488a9c9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d488a9d300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d488a9d6c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d488a9cb80_0, 0, 3;
    %load/vec4 v000001d488a9cfe0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d488af2b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d488a9d300_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d488a9cb80_0, 0, 3;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d488a9d6c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d488a9cb80_0, 0, 3;
    %jmp T_1.4;
T_1.2 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001d488aa0e20;
T_2 ;
    %wait E_000001d488a7eea0;
    %load/vec4 v000001d488a9cb80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d488a9d3a0_0, 0, 32;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v000001d488af3aa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d488af27e0, 4;
    %load/vec4 v000001d488a9d300_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v000001d488af35a0_0;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v000001d488af3460_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d488af27e0, 4;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %add;
    %store/vec4 v000001d488a9d3a0_0, 0, 32;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v000001d488af3aa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d488af27e0, 4;
    %load/vec4 v000001d488af3460_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d488af27e0, 4;
    %sub;
    %store/vec4 v000001d488a9d3a0_0, 0, 32;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %load/vec4 v000001d488a9d3a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001d488af3dc0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001d488aa0e20;
T_3 ;
    %wait E_000001d488a7f3a0;
    %load/vec4 v000001d488af2ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d488a9c860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d488a9d080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d488a9d120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d488a9d4e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d488a9ca40_0;
    %assign/vec4 v000001d488a9c860_0, 0;
    %load/vec4 v000001d488a9c860_0;
    %assign/vec4 v000001d488a9d080_0, 0;
    %load/vec4 v000001d488a9c860_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d488a9cae0, 4;
    %assign/vec4 v000001d488a9d120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d488a9d4e0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d488aa0e20;
T_4 ;
    %wait E_000001d488a7eae0;
    %load/vec4 v000001d488af2ec0_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.4, 11;
    %load/vec4 v000001d488af2b00_0;
    %and;
T_4.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.3, 10;
    %load/vec4 v000001d488a9d4e0_0;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001d488af3460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001d488a9d3a0_0;
    %load/vec4 v000001d488af3460_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d488af27e0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d488aa0c90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d488af2420_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v000001d488af2420_0;
    %inv;
    %store/vec4 v000001d488af2420_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001d488aa0c90;
T_6 ;
    %vpi_call 2 22 "$dumpfile", "mips_branch_bench.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000001, S_000001d488aa0e20 {0 0 0};
    %vpi_call 2 25 "$display", "Testbench: Starting simulation for MIPS Branch Prediction Benchmark." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d488af3fa0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d488af3fa0_0, 0, 1;
    %vpi_call 2 29 "$display", "Testbench: Reset released at time %0t ns.", $time {0 0 0};
    %delay 10000000, 0;
    %vpi_call 2 33 "$display", "---------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 34 "$display", "Testbench: MIPS Branch Prediction Benchmark Completed." {0 0 0};
    %vpi_call 2 35 "$display", "Testbench: Final PC value: 0x%h", v000001d488a9c860_0 {0 0 0};
    %vpi_func 2 36 "$time" 64 {0 0 0};
    %pushi/vec4 1000, 0, 64;
    %div;
    %vpi_call 2 36 "$display", "Testbench: Current simulation time: %0d ns.", S<0,vec4,u64> {1 0 0};
    %vpi_func 2 37 "$time" 64 {0 0 0};
    %subi 20000, 0, 64;
    %pushi/vec4 10000, 0, 64;
    %div;
    %vpi_call 2 37 "$display", "Testbench: Approximate cycles: %0d.", S<0,vec4,u64> {1 0 0};
    %vpi_call 2 38 "$display", "---------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "pipeline_top.v";
