
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.29+11 (git sha1 , gcc 12.3.0-1ubuntu1~22.04 -Og -fPIC)

1. Executing Verilog-2005 frontend: /data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v
Parsing SystemVerilog input from `/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v' to AST representation.
Storing AST representation for module `$abstract\alert_handler_reg_top'.
Storing AST representation for module `$abstract\cellift_rv_core_ibex_mem_top'.
Storing AST representation for module `$abstract\ibex_alu'.
Storing AST representation for module `$abstract\ibex_branch_predict'.
Storing AST representation for module `$abstract\ibex_compressed_decoder'.
Storing AST representation for module `$abstract\ibex_controller'.
Storing AST representation for module `$abstract\ibex_core'.
Storing AST representation for module `$abstract\ibex_counter'.
Storing AST representation for module `$abstract\ibex_cs_registers'.
Storing AST representation for module `$abstract\ibex_csr'.
Storing AST representation for module `$abstract\ibex_decoder'.
Storing AST representation for module `$abstract\ibex_dummy_instr'.
Storing AST representation for module `$abstract\ibex_ex_block'.
Storing AST representation for module `$abstract\ibex_fetch_fifo'.
Storing AST representation for module `$abstract\ibex_icache'.
Storing AST representation for module `$abstract\ibex_id_stage'.
Storing AST representation for module `$abstract\ibex_if_stage'.
Storing AST representation for module `$abstract\ibex_load_store_unit'.
Storing AST representation for module `$abstract\ibex_lockstep'.
Storing AST representation for module `$abstract\ibex_multdiv_fast'.
Storing AST representation for module `$abstract\ibex_multdiv_slow'.
Storing AST representation for module `$abstract\ibex_pmp'.
Storing AST representation for module `$abstract\ibex_prefetch_buffer'.
Storing AST representation for module `$abstract\ibex_register_file_ff'.
Storing AST representation for module `$abstract\ibex_top'.
Storing AST representation for module `$abstract\ibex_wb_stage'.
Storing AST representation for module `$abstract\noerr_rv_core_ibex'.
Storing AST representation for module `$abstract\noerr_tlul_adapter_sram'.
Storing AST representation for module `$abstract\prim_alert_receiver'.
Storing AST representation for module `$abstract\prim_alert_sender'.
Storing AST representation for module `$abstract\prim_and2'.
Storing AST representation for module `$abstract\prim_arbiter_fixed'.
Storing AST representation for module `$abstract\prim_arbiter_ppc'.
Storing AST representation for module `$abstract\prim_arbiter_tree'.
Storing AST representation for module `$abstract\prim_arbiter_tree_dup'.
Storing AST representation for module `$abstract\prim_badbit_ram_1p'.
Storing AST representation for module `$abstract\prim_blanker'.
Storing AST representation for module `$abstract\prim_buf'.
Storing AST representation for module `$abstract\prim_cdc_rand_delay'.
Storing AST representation for module `$abstract\prim_clock_gating'.
Storing AST representation for module `$abstract\prim_clock_gating_sync'.
Storing AST representation for module `$abstract\prim_clock_mux2'.
Storing AST representation for module `$abstract\prim_count'.
Storing AST representation for module `$abstract\prim_diff_decode'.
Storing AST representation for module `$abstract\prim_edn_req'.
Storing AST representation for module `$abstract\prim_esc_receiver'.
Storing AST representation for module `$abstract\prim_esc_sender'.
Storing AST representation for module `$abstract\prim_fifo_async'.
Storing AST representation for module `$abstract\prim_fifo_async_simple'.
Storing AST representation for module `$abstract\prim_fifo_async_sram_adapter'.
Storing AST representation for module `$abstract\prim_fifo_sync'.
Storing AST representation for module `$abstract\prim_fifo_sync_cnt'.
Storing AST representation for module `$abstract\prim_filter'.
Storing AST representation for module `$abstract\prim_filter_ctr'.
Storing AST representation for module `$abstract\prim_flop'.
Storing AST representation for module `$abstract\prim_flop_2sync'.
Storing AST representation for module `$abstract\prim_flop_en'.
Storing AST representation for module `$abstract\prim_gate_gen'.
Storing AST representation for module `$abstract\prim_generic_and2'.
Storing AST representation for module `$abstract\prim_generic_buf'.
Storing AST representation for module `$abstract\prim_generic_clock_gating'.
Storing AST representation for module `$abstract\prim_generic_clock_mux2'.
Storing AST representation for module `$abstract\prim_generic_flop'.
Storing AST representation for module `$abstract\prim_generic_flop_en'.
Storing AST representation for module `$abstract\prim_generic_ram_1p'.
Storing AST representation for module `$abstract\prim_generic_xnor2'.
Storing AST representation for module `$abstract\prim_generic_xor2'.
Storing AST representation for module `$abstract\prim_intr_hw'.
Storing AST representation for module `$abstract\prim_keccak'.
Storing AST representation for module `$abstract\prim_lc_sender'.
Storing AST representation for module `$abstract\prim_lc_sync'.
Storing AST representation for module `$abstract\prim_lfsr'.
Storing AST representation for module `$abstract\prim_mubi12_dec'.
Storing AST representation for module `$abstract\prim_mubi12_sender'.
Storing AST representation for module `$abstract\prim_mubi12_sync'.
Storing AST representation for module `$abstract\prim_mubi16_dec'.
Storing AST representation for module `$abstract\prim_mubi16_sender'.
Storing AST representation for module `$abstract\prim_mubi16_sync'.
Storing AST representation for module `$abstract\prim_mubi4_dec'.
Storing AST representation for module `$abstract\prim_mubi4_sender'.
Storing AST representation for module `$abstract\prim_mubi4_sync'.
Storing AST representation for module `$abstract\prim_mubi8_dec'.
Storing AST representation for module `$abstract\prim_mubi8_sender'.
Storing AST representation for module `$abstract\prim_mubi8_sync'.
Storing AST representation for module `$abstract\prim_onehot_check'.
Storing AST representation for module `$abstract\prim_packer'.
Storing AST representation for module `$abstract\prim_packer_fifo'.
Storing AST representation for module `$abstract\prim_present'.
Storing AST representation for module `$abstract\prim_prince'.
Storing AST representation for module `$abstract\prim_pulse_sync'.
Storing AST representation for module `$abstract\prim_ram_1p'.
Storing AST representation for module `$abstract\prim_ram_1p_adv'.
Storing AST representation for module `$abstract\prim_ram_1p_scr'.
Storing AST representation for module `$abstract\prim_reg_cdc'.
Storing AST representation for module `$abstract\prim_reg_cdc_arb'.
Storing AST representation for module `$abstract\prim_reg_we_check'.
Storing AST representation for module `$abstract\prim_rst_sync'.
Storing AST representation for module `$abstract\prim_sec_anchor_buf'.
Storing AST representation for module `$abstract\prim_sec_anchor_flop'.
Storing AST representation for module `$abstract\prim_secded_22_16_dec'.
Storing AST representation for module `$abstract\prim_secded_22_16_enc'.
Storing AST representation for module `$abstract\prim_secded_28_22_dec'.
Storing AST representation for module `$abstract\prim_secded_28_22_enc'.
Storing AST representation for module `$abstract\prim_secded_39_32_dec'.
Storing AST representation for module `$abstract\prim_secded_39_32_enc'.
Storing AST representation for module `$abstract\prim_secded_64_57_dec'.
Storing AST representation for module `$abstract\prim_secded_64_57_enc'.
Storing AST representation for module `$abstract\prim_secded_72_64_dec'.
Storing AST representation for module `$abstract\prim_secded_72_64_enc'.
Storing AST representation for module `$abstract\prim_secded_hamming_22_16_dec'.
Storing AST representation for module `$abstract\prim_secded_hamming_22_16_enc'.
Storing AST representation for module `$abstract\prim_secded_hamming_39_32_dec'.
Storing AST representation for module `$abstract\prim_secded_hamming_39_32_enc'.
Storing AST representation for module `$abstract\prim_secded_hamming_72_64_dec'.
Storing AST representation for module `$abstract\prim_secded_hamming_72_64_enc'.
Storing AST representation for module `$abstract\prim_secded_hamming_76_68_dec'.
Storing AST representation for module `$abstract\prim_secded_hamming_76_68_enc'.
Storing AST representation for module `$abstract\prim_secded_inv_22_16_dec'.
Storing AST representation for module `$abstract\prim_secded_inv_22_16_enc'.
Storing AST representation for module `$abstract\prim_secded_inv_28_22_dec'.
Storing AST representation for module `$abstract\prim_secded_inv_28_22_enc'.
Storing AST representation for module `$abstract\prim_secded_inv_39_32_dec'.
Storing AST representation for module `$abstract\prim_secded_inv_39_32_enc'.
Storing AST representation for module `$abstract\prim_secded_inv_64_57_dec'.
Storing AST representation for module `$abstract\prim_secded_inv_64_57_enc'.
Storing AST representation for module `$abstract\prim_secded_inv_72_64_dec'.
Storing AST representation for module `$abstract\prim_secded_inv_72_64_enc'.
Storing AST representation for module `$abstract\prim_secded_inv_hamming_22_16_dec'.
Storing AST representation for module `$abstract\prim_secded_inv_hamming_22_16_enc'.
Storing AST representation for module `$abstract\prim_secded_inv_hamming_39_32_dec'.
Storing AST representation for module `$abstract\prim_secded_inv_hamming_39_32_enc'.
Storing AST representation for module `$abstract\prim_secded_inv_hamming_72_64_dec'.
Storing AST representation for module `$abstract\prim_secded_inv_hamming_72_64_enc'.
Storing AST representation for module `$abstract\prim_secded_inv_hamming_76_68_dec'.
Storing AST representation for module `$abstract\prim_secded_inv_hamming_76_68_enc'.
Storing AST representation for module `$abstract\prim_slicer'.
Storing AST representation for module `$abstract\prim_sparse_fsm_flop'.
Storing AST representation for module `$abstract\prim_sram_arbiter'.
Storing AST representation for module `$abstract\prim_subreg'.
Storing AST representation for module `$abstract\prim_subreg_ext'.
Storing AST representation for module `$abstract\prim_subreg_shadow'.
Storing AST representation for module `$abstract\prim_subst_perm'.
Storing AST representation for module `$abstract\prim_sync_reqack'.
Storing AST representation for module `$abstract\prim_sync_reqack_data'.
Storing AST representation for module `$abstract\prim_sync_slow_fast'.
Storing AST representation for module `$abstract\prim_xilinx_and2'.
Storing AST representation for module `$abstract\prim_xilinx_buf'.
Storing AST representation for module `$abstract\prim_xilinx_clock_gating'.
Storing AST representation for module `$abstract\prim_xilinx_clock_mux2'.
Storing AST representation for module `$abstract\prim_xilinx_flop'.
Storing AST representation for module `$abstract\prim_xilinx_flop_en'.
Storing AST representation for module `$abstract\prim_xilinx_xor2'.
Storing AST representation for module `$abstract\prim_xnor2'.
Storing AST representation for module `$abstract\prim_xor2'.
Storing AST representation for module `$abstract\pwrmgr_reg_top'.
Storing AST representation for module `$abstract\rv_core_addr_trans'.
Storing AST representation for module `$abstract\rv_core_ibex_cfg_reg_top'.
Storing AST representation for module `$abstract\sram2tlul'.
Storing AST representation for module `$abstract\tlul_adapter_host'.
Storing AST representation for module `$abstract\tlul_adapter_reg'.
Storing AST representation for module `$abstract\tlul_adapter_sram'.
Storing AST representation for module `$abstract\tlul_assert'.
Storing AST representation for module `$abstract\tlul_assert_multiple'.
Storing AST representation for module `$abstract\tlul_cmd_intg_chk'.
Storing AST representation for module `$abstract\tlul_cmd_intg_gen'.
Storing AST representation for module `$abstract\tlul_data_integ_dec'.
Storing AST representation for module `$abstract\tlul_data_integ_enc'.
Storing AST representation for module `$abstract\tlul_err'.
Storing AST representation for module `$abstract\tlul_err_resp'.
Storing AST representation for module `$abstract\tlul_fifo_async'.
Storing AST representation for module `$abstract\tlul_fifo_sync'.
Storing AST representation for module `$abstract\tlul_lc_gate'.
Storing AST representation for module `$abstract\tlul_rsp_intg_chk'.
Storing AST representation for module `$abstract\tlul_rsp_intg_gen'.
Storing AST representation for module `$abstract\tlul_socket_1n'.
Storing AST representation for module `$abstract\tlul_socket_m1'.
Storing AST representation for module `$abstract\tlul_sram_byte'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

3. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_top'.
Generating RTLIL representation for module `\ibex_top'.

3.1. Analyzing design hierarchy..
Top module:  \ibex_top
Parameter \Width = 7

3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_buf'.
Parameter \Width = 7
Generating RTLIL representation for module `$paramod\prim_buf\Width=s32'00000000000000000000000000000111'.
Parameter \RV32E = 1'0
Parameter \DataWidth = 39
Parameter \DummyInstructions = 1'1
Parameter \WrenCheck = 1'1
Parameter \WordZeroVal = 39'010101000000000000000000000000000000000

3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_register_file_ff'.
Parameter \RV32E = 1'0
Parameter \DataWidth = 39
Parameter \DummyInstructions = 1'1
Parameter \WrenCheck = 1'1
Parameter \WordZeroVal = 39'010101000000000000000000000000000000000
Generating RTLIL representation for module `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff'.
Parameter \Width = 4
Parameter \ResetValue = 4'1010

3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_flop'.
Parameter \Width = 4
Parameter \ResetValue = 4'1010
Generating RTLIL representation for module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop'.
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \RV32E = 1'0
Parameter \RV32M = 1
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'1
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \BranchPredictor = 1'1
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \ResetAll = 1'1
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \SecureIbex = 1'1
Parameter \DummyInstructions = 1'1
Parameter \RegFileECC = 1'1
Parameter \RegFileDataWidth = 39
Parameter \MemECC = 1'1
Parameter \MemDataWidth = 39
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784

3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_core'.
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \RV32E = 1'0
Parameter \RV32M = 1
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'1
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \BranchPredictor = 1'1
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \ResetAll = 1'1
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \SecureIbex = 1'1
Parameter \DummyInstructions = 1'1
Parameter \RegFileECC = 1'1
Parameter \RegFileDataWidth = 39
Parameter \MemECC = 1'1
Parameter \MemDataWidth = 39
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Generating RTLIL representation for module `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core'.
Parameter \Width = 39

3.6. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_buf'.
Parameter \Width = 39
Generating RTLIL representation for module `$paramod\prim_buf\Width=32'00000000000000000000000000100111'.
Parameter \Width = 39
Found cached RTLIL representation for module `$paramod\prim_buf\Width=32'00000000000000000000000000100111'.
Parameter \Width = 4

3.7. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_buf'.
Parameter \Width = 4
Generating RTLIL representation for module `$paramod\prim_buf\Width=s32'00000000000000000000000000000100'.

3.8. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_clock_gating'.
Generating RTLIL representation for module `\prim_clock_gating'.

3.9. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod\prim_buf\Width=s32'00000000000000000000000000000111
Used module:     $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff
Used module:     $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop
Used module:     $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core
Used module:     $paramod\prim_buf\Width=32'00000000000000000000000000100111
Used module:     $paramod\prim_buf\Width=s32'00000000000000000000000000000100
Used module:     \prim_clock_gating
Parameter \NoFpgaGate = 1'0
Parameter \FpgaBufGlobal = 1'1

3.10. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_generic_clock_gating'.
Parameter \NoFpgaGate = 1'0
Parameter \FpgaBufGlobal = 1'1
Generating RTLIL representation for module `$paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1'.
Parameter \Width = 39

3.11. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_generic_buf'.
Parameter \Width = 39
Generating RTLIL representation for module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111'.

3.12. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_secded_inv_39_32_dec'.
Generating RTLIL representation for module `\prim_secded_inv_39_32_dec'.

3.13. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_secded_inv_39_32_enc'.
Generating RTLIL representation for module `\prim_secded_inv_39_32_enc'.
Parameter \Width = 12

3.14. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_buf'.
Parameter \Width = 12
Generating RTLIL representation for module `$paramod\prim_buf\Width=32'00000000000000000000000000001100'.
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \DataIndTiming = 1'1
Parameter \DummyInstructions = 1'1
Parameter \ShadowCSR = 1'0
Parameter \ICache = 1'0
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \RV32E = 1'0
Parameter \RV32M = 1
Parameter \RV32B = 0

3.15. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_cs_registers'.
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \DataIndTiming = 1'1
Parameter \DummyInstructions = 1'1
Parameter \ShadowCSR = 1'0
Parameter \ICache = 1'0
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \RV32E = 1'0
Parameter \RV32M = 1
Parameter \RV32B = 0
Generating RTLIL representation for module `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers'.
Warning: Replacing memory \pmp_addr_rdata with list of registers. See /data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560
Warning: Replacing memory \mhpmevent with list of registers. See /data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14605
Parameter \ResetAll = 1'1
Parameter \WritebackStage = 1'1
Parameter \DummyInstructions = 1'1

3.16. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_wb_stage'.
Parameter \ResetAll = 1'1
Parameter \WritebackStage = 1'1
Parameter \DummyInstructions = 1'1
Generating RTLIL representation for module `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1'.
Parameter \MemECC = 1'1
Parameter \MemDataWidth = 39

3.17. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_load_store_unit'.
Parameter \MemECC = 1'1
Parameter \MemDataWidth = 39
Generating RTLIL representation for module `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111'.
Parameter \RV32M = 1
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0

3.18. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_ex_block'.
Parameter \RV32M = 1
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Generating RTLIL representation for module `$paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block'.
Parameter \RV32E = 1'0
Parameter \RV32M = 1
Parameter \RV32B = 0
Parameter \DataIndTiming = 1'1
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'1
Parameter \BranchPredictor = 1'1
Parameter \MemECC = 1'1

3.19. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_id_stage'.
Parameter \RV32E = 1'0
Parameter \RV32M = 1
Parameter \RV32B = 0
Parameter \DataIndTiming = 1'1
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'1
Parameter \BranchPredictor = 1'1
Parameter \MemECC = 1'1
Generating RTLIL representation for module `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage'.
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \DummyInstructions = 1'1
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \PCIncrCheck = 1'1
Parameter \ResetAll = 1'1
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \BranchPredictor = 1'1
Parameter \MemECC = 1'1
Parameter \MemDataWidth = 39

3.20. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_if_stage'.
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \DummyInstructions = 1'1
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \PCIncrCheck = 1'1
Parameter \ResetAll = 1'1
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \BranchPredictor = 1'1
Parameter \MemECC = 1'1
Parameter \MemDataWidth = 39
Generating RTLIL representation for module `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage'.
Parameter \Width = 4
Parameter \ResetValue = 4'1010

3.21. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_generic_flop'.
Parameter \Width = 4
Parameter \ResetValue = 4'1010
Generating RTLIL representation for module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop'.
Parameter \Width = 7

3.22. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_generic_buf'.
Parameter \Width = 7
Generating RTLIL representation for module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111'.
Parameter \AddrWidth = 5
Parameter \AddrCheck = 1
Parameter \EnableCheck = 1

3.23. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_onehot_check'.
Parameter \AddrWidth = 5
Parameter \AddrCheck = 1
Parameter \EnableCheck = 1
Generating RTLIL representation for module `$paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check'.
Parameter \Width = 32

3.24. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_buf'.
Parameter \Width = 32
Generating RTLIL representation for module `$paramod\prim_buf\Width=32'00000000000000000000000000100000'.
Parameter \Width = 4

3.25. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_generic_buf'.
Parameter \Width = 4
Generating RTLIL representation for module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.

3.26. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod\prim_buf\Width=s32'00000000000000000000000000000111
Used module:         $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111
Used module:     $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff
Used module:         $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check
Used module:         $paramod\prim_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop
Used module:         $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop
Used module:     $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core
Used module:         \prim_secded_inv_39_32_dec
Used module:         \prim_secded_inv_39_32_enc
Used module:         $paramod\prim_buf\Width=32'00000000000000000000000000001100
Used module:         $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers
Used module:         $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1
Used module:         $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111
Used module:         $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block
Used module:         $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage
Used module:         $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage
Used module:     $paramod\prim_buf\Width=32'00000000000000000000000000100111
Used module:         $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111
Used module:     $paramod\prim_buf\Width=s32'00000000000000000000000000000100
Used module:         $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Used module:     \prim_clock_gating
Used module:         $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1
Parameter \Width = 32

3.27. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_generic_buf'.
Parameter \Width = 32
Generating RTLIL representation for module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000'.

3.28. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_branch_predict'.
Generating RTLIL representation for module `\ibex_branch_predict'.
Parameter \Width = 32

3.29. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_buf'.
Parameter \Width = 32
Generating RTLIL representation for module `$paramod\prim_buf\Width=s32'00000000000000000000000000100000'.
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101

3.30. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_dummy_instr'.
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Generating RTLIL representation for module `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr'.
Parameter \ResetAll = 1'1

3.31. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_prefetch_buffer'.
Parameter \ResetAll = 1'1
Generating RTLIL representation for module `$paramod\ibex_prefetch_buffer\ResetAll=1'1'.
Parameter \Width = 39
Found cached RTLIL representation for module `$paramod\prim_buf\Width=32'00000000000000000000000000100111'.

3.32. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_compressed_decoder'.
Generating RTLIL representation for module `\ibex_compressed_decoder'.
Parameter \WritebackStage = 1'1
Parameter \BranchPredictor = 1'1
Parameter \MemECC = 1'1

3.33. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_controller'.
Parameter \WritebackStage = 1'1
Parameter \BranchPredictor = 1'1
Parameter \MemECC = 1'1
Generating RTLIL representation for module `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1'.
Parameter \RV32E = 1'0
Parameter \RV32M = 1
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0

3.34. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_decoder'.
Parameter \RV32E = 1'0
Parameter \RV32M = 1
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Generating RTLIL representation for module `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder'.

3.35. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_multdiv_slow'.
Generating RTLIL representation for module `\ibex_multdiv_slow'.
Parameter \RV32B = 0

3.36. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_alu'.
Parameter \RV32B = 0
Generating RTLIL representation for module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.
Parameter \Width = 39
Found cached RTLIL representation for module `$paramod\prim_buf\Width=32'00000000000000000000000000100111'.
Parameter \Width = 12

3.37. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_generic_buf'.
Parameter \Width = 12
Generating RTLIL representation for module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100'.
Parameter \Width = 8
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

3.38. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 8
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Parameter \CounterWidth = 64
Parameter \ProvideValUpd = 1

3.39. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 64
Parameter \ProvideValUpd = 1
Generating RTLIL representation for module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Parameter \CounterWidth = 64

3.40. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 64
Generating RTLIL representation for module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

3.41. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

3.42. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100

3.43. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100
Generating RTLIL representation for module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827

3.44. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827
Generating RTLIL representation for module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1

3.45. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1
Generating RTLIL representation for module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

3.46. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000

3.47. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000
Generating RTLIL representation for module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Reprocessing module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers because instantiated module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000 has become available.
Generating RTLIL representation for module `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers'.
Warning: Replacing memory \pmp_addr_rdata with list of registers. See /data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560
Warning: Replacing memory \mhpmevent with list of registers. See /data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14605

3.48. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod\prim_buf\Width=s32'00000000000000000000000000000111
Used module:         $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111
Used module:     $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff
Used module:         $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check
Used module:         $paramod\prim_buf\Width=32'00000000000000000000000000100000
Used module:             $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000
Used module:     $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop
Used module:         $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop
Used module:     $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core
Used module:         \prim_secded_inv_39_32_dec
Used module:         \prim_secded_inv_39_32_enc
Used module:         $paramod\prim_buf\Width=32'00000000000000000000000000001100
Used module:             $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100
Used module:         $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers
Used module:         $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1
Used module:         $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111
Used module:             $paramod\prim_buf\Width=32'00000000000000000000000000100111
Used module:                 $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111
Used module:         $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block
Used module:             \ibex_multdiv_slow
Used module:             $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:         $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1
Used module:             $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder
Used module:         $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage
Used module:             \ibex_branch_predict
Used module:             $paramod\prim_buf\Width=s32'00000000000000000000000000100000
Used module:             $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr
Used module:             $paramod\ibex_prefetch_buffer\ResetAll=1'1
Used module:             \ibex_compressed_decoder
Used module:     $paramod\prim_buf\Width=s32'00000000000000000000000000000100
Used module:         $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Used module:     \prim_clock_gating
Used module:         $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1
Parameter \Width = 8
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Parameter \CounterWidth = 64
Parameter \ProvideValUpd = 1
Found cached RTLIL representation for module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Parameter \CounterWidth = 64
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100
Found cached RTLIL representation for module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827
Found cached RTLIL representation for module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1
Found cached RTLIL representation for module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000
Found cached RTLIL representation for module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Parameter \NUM_REQS = 2
Parameter \ResetAll = 1'1

3.49. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_fetch_fifo'.
Parameter \NUM_REQS = 2
Parameter \ResetAll = 1'1
Generating RTLIL representation for module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1'.
Parameter \Width = 32
Found cached RTLIL representation for module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000'.
Parameter \LfsrDw = 32
Parameter \StateOutDw = 17
Parameter \DefaultSeed = 32'10101100010100110011101111110100
Parameter \StatePermEn = 1'1
Parameter \StatePerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101

3.50. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_lfsr'.
Parameter \LfsrDw = 32
Parameter \StateOutDw = 17
Parameter \DefaultSeed = 32'10101100010100110011101111110100
Parameter \StatePermEn = 1'1
Parameter \StatePerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Generating RTLIL representation for module `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr'.

3.51. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod\prim_buf\Width=s32'00000000000000000000000000000111
Used module:         $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111
Used module:     $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff
Used module:         $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check
Used module:         $paramod\prim_buf\Width=32'00000000000000000000000000100000
Used module:             $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000
Used module:     $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop
Used module:         $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop
Used module:     $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core
Used module:         \prim_secded_inv_39_32_dec
Used module:         \prim_secded_inv_39_32_enc
Used module:         $paramod\prim_buf\Width=32'00000000000000000000000000001100
Used module:             $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100
Used module:         $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers
Used module:             $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr
Used module:             $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter
Used module:             $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000
Used module:             $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr
Used module:             $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr
Used module:             $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr
Used module:             $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr
Used module:             $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr
Used module:             $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr
Used module:             $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr
Used module:         $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1
Used module:         $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111
Used module:             $paramod\prim_buf\Width=32'00000000000000000000000000100111
Used module:                 $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111
Used module:         $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block
Used module:             \ibex_multdiv_slow
Used module:             $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:         $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1
Used module:             $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder
Used module:         $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage
Used module:             \ibex_branch_predict
Used module:             $paramod\prim_buf\Width=s32'00000000000000000000000000100000
Used module:             $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr
Used module:                 $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr
Used module:             $paramod\ibex_prefetch_buffer\ResetAll=1'1
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1
Used module:             \ibex_compressed_decoder
Used module:     $paramod\prim_buf\Width=s32'00000000000000000000000000000100
Used module:         $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Used module:     \prim_clock_gating
Used module:         $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1

3.52. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod\prim_buf\Width=s32'00000000000000000000000000000111
Used module:         $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111
Used module:     $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff
Used module:         $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check
Used module:         $paramod\prim_buf\Width=32'00000000000000000000000000100000
Used module:             $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000
Used module:     $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop
Used module:         $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop
Used module:     $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core
Used module:         \prim_secded_inv_39_32_dec
Used module:         \prim_secded_inv_39_32_enc
Used module:         $paramod\prim_buf\Width=32'00000000000000000000000000001100
Used module:             $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100
Used module:         $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers
Used module:             $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr
Used module:             $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter
Used module:             $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000
Used module:             $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr
Used module:             $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr
Used module:             $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr
Used module:             $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr
Used module:             $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr
Used module:             $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr
Used module:             $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr
Used module:         $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1
Used module:         $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111
Used module:             $paramod\prim_buf\Width=32'00000000000000000000000000100111
Used module:                 $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111
Used module:         $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block
Used module:             \ibex_multdiv_slow
Used module:             $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:         $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1
Used module:             $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder
Used module:         $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage
Used module:             \ibex_branch_predict
Used module:             $paramod\prim_buf\Width=s32'00000000000000000000000000100000
Used module:             $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr
Used module:                 $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr
Used module:             $paramod\ibex_prefetch_buffer\ResetAll=1'1
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1
Used module:             \ibex_compressed_decoder
Used module:     $paramod\prim_buf\Width=s32'00000000000000000000000000000100
Used module:         $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Used module:     \prim_clock_gating
Used module:         $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1
Removing unused module `$abstract\tlul_sram_byte'.
Removing unused module `$abstract\tlul_socket_m1'.
Removing unused module `$abstract\tlul_socket_1n'.
Removing unused module `$abstract\tlul_rsp_intg_gen'.
Removing unused module `$abstract\tlul_rsp_intg_chk'.
Removing unused module `$abstract\tlul_lc_gate'.
Removing unused module `$abstract\tlul_fifo_sync'.
Removing unused module `$abstract\tlul_fifo_async'.
Removing unused module `$abstract\tlul_err_resp'.
Removing unused module `$abstract\tlul_err'.
Removing unused module `$abstract\tlul_data_integ_enc'.
Removing unused module `$abstract\tlul_data_integ_dec'.
Removing unused module `$abstract\tlul_cmd_intg_gen'.
Removing unused module `$abstract\tlul_cmd_intg_chk'.
Removing unused module `$abstract\tlul_assert_multiple'.
Removing unused module `$abstract\tlul_assert'.
Removing unused module `$abstract\tlul_adapter_sram'.
Removing unused module `$abstract\tlul_adapter_reg'.
Removing unused module `$abstract\tlul_adapter_host'.
Removing unused module `$abstract\sram2tlul'.
Removing unused module `$abstract\rv_core_ibex_cfg_reg_top'.
Removing unused module `$abstract\rv_core_addr_trans'.
Removing unused module `$abstract\pwrmgr_reg_top'.
Removing unused module `$abstract\prim_xor2'.
Removing unused module `$abstract\prim_xnor2'.
Removing unused module `$abstract\prim_xilinx_xor2'.
Removing unused module `$abstract\prim_xilinx_flop_en'.
Removing unused module `$abstract\prim_xilinx_flop'.
Removing unused module `$abstract\prim_xilinx_clock_mux2'.
Removing unused module `$abstract\prim_xilinx_clock_gating'.
Removing unused module `$abstract\prim_xilinx_buf'.
Removing unused module `$abstract\prim_xilinx_and2'.
Removing unused module `$abstract\prim_sync_slow_fast'.
Removing unused module `$abstract\prim_sync_reqack_data'.
Removing unused module `$abstract\prim_sync_reqack'.
Removing unused module `$abstract\prim_subst_perm'.
Removing unused module `$abstract\prim_subreg_shadow'.
Removing unused module `$abstract\prim_subreg_ext'.
Removing unused module `$abstract\prim_subreg'.
Removing unused module `$abstract\prim_sram_arbiter'.
Removing unused module `$abstract\prim_sparse_fsm_flop'.
Removing unused module `$abstract\prim_slicer'.
Removing unused module `$abstract\prim_secded_inv_hamming_76_68_enc'.
Removing unused module `$abstract\prim_secded_inv_hamming_76_68_dec'.
Removing unused module `$abstract\prim_secded_inv_hamming_72_64_enc'.
Removing unused module `$abstract\prim_secded_inv_hamming_72_64_dec'.
Removing unused module `$abstract\prim_secded_inv_hamming_39_32_enc'.
Removing unused module `$abstract\prim_secded_inv_hamming_39_32_dec'.
Removing unused module `$abstract\prim_secded_inv_hamming_22_16_enc'.
Removing unused module `$abstract\prim_secded_inv_hamming_22_16_dec'.
Removing unused module `$abstract\prim_secded_inv_72_64_enc'.
Removing unused module `$abstract\prim_secded_inv_72_64_dec'.
Removing unused module `$abstract\prim_secded_inv_64_57_enc'.
Removing unused module `$abstract\prim_secded_inv_64_57_dec'.
Removing unused module `$abstract\prim_secded_inv_39_32_enc'.
Removing unused module `$abstract\prim_secded_inv_39_32_dec'.
Removing unused module `$abstract\prim_secded_inv_28_22_enc'.
Removing unused module `$abstract\prim_secded_inv_28_22_dec'.
Removing unused module `$abstract\prim_secded_inv_22_16_enc'.
Removing unused module `$abstract\prim_secded_inv_22_16_dec'.
Removing unused module `$abstract\prim_secded_hamming_76_68_enc'.
Removing unused module `$abstract\prim_secded_hamming_76_68_dec'.
Removing unused module `$abstract\prim_secded_hamming_72_64_enc'.
Removing unused module `$abstract\prim_secded_hamming_72_64_dec'.
Removing unused module `$abstract\prim_secded_hamming_39_32_enc'.
Removing unused module `$abstract\prim_secded_hamming_39_32_dec'.
Removing unused module `$abstract\prim_secded_hamming_22_16_enc'.
Removing unused module `$abstract\prim_secded_hamming_22_16_dec'.
Removing unused module `$abstract\prim_secded_72_64_enc'.
Removing unused module `$abstract\prim_secded_72_64_dec'.
Removing unused module `$abstract\prim_secded_64_57_enc'.
Removing unused module `$abstract\prim_secded_64_57_dec'.
Removing unused module `$abstract\prim_secded_39_32_enc'.
Removing unused module `$abstract\prim_secded_39_32_dec'.
Removing unused module `$abstract\prim_secded_28_22_enc'.
Removing unused module `$abstract\prim_secded_28_22_dec'.
Removing unused module `$abstract\prim_secded_22_16_enc'.
Removing unused module `$abstract\prim_secded_22_16_dec'.
Removing unused module `$abstract\prim_sec_anchor_flop'.
Removing unused module `$abstract\prim_sec_anchor_buf'.
Removing unused module `$abstract\prim_rst_sync'.
Removing unused module `$abstract\prim_reg_we_check'.
Removing unused module `$abstract\prim_reg_cdc_arb'.
Removing unused module `$abstract\prim_reg_cdc'.
Removing unused module `$abstract\prim_ram_1p_scr'.
Removing unused module `$abstract\prim_ram_1p_adv'.
Removing unused module `$abstract\prim_ram_1p'.
Removing unused module `$abstract\prim_pulse_sync'.
Removing unused module `$abstract\prim_prince'.
Removing unused module `$abstract\prim_present'.
Removing unused module `$abstract\prim_packer_fifo'.
Removing unused module `$abstract\prim_packer'.
Removing unused module `$abstract\prim_onehot_check'.
Removing unused module `$abstract\prim_mubi8_sync'.
Removing unused module `$abstract\prim_mubi8_sender'.
Removing unused module `$abstract\prim_mubi8_dec'.
Removing unused module `$abstract\prim_mubi4_sync'.
Removing unused module `$abstract\prim_mubi4_sender'.
Removing unused module `$abstract\prim_mubi4_dec'.
Removing unused module `$abstract\prim_mubi16_sync'.
Removing unused module `$abstract\prim_mubi16_sender'.
Removing unused module `$abstract\prim_mubi16_dec'.
Removing unused module `$abstract\prim_mubi12_sync'.
Removing unused module `$abstract\prim_mubi12_sender'.
Removing unused module `$abstract\prim_mubi12_dec'.
Removing unused module `$abstract\prim_lfsr'.
Removing unused module `$abstract\prim_lc_sync'.
Removing unused module `$abstract\prim_lc_sender'.
Removing unused module `$abstract\prim_keccak'.
Removing unused module `$abstract\prim_intr_hw'.
Removing unused module `$abstract\prim_generic_xor2'.
Removing unused module `$abstract\prim_generic_xnor2'.
Removing unused module `$abstract\prim_generic_ram_1p'.
Removing unused module `$abstract\prim_generic_flop_en'.
Removing unused module `$abstract\prim_generic_flop'.
Removing unused module `$abstract\prim_generic_clock_mux2'.
Removing unused module `$abstract\prim_generic_clock_gating'.
Removing unused module `$abstract\prim_generic_buf'.
Removing unused module `$abstract\prim_generic_and2'.
Removing unused module `$abstract\prim_gate_gen'.
Removing unused module `$abstract\prim_flop_en'.
Removing unused module `$abstract\prim_flop_2sync'.
Removing unused module `$abstract\prim_flop'.
Removing unused module `$abstract\prim_filter_ctr'.
Removing unused module `$abstract\prim_filter'.
Removing unused module `$abstract\prim_fifo_sync_cnt'.
Removing unused module `$abstract\prim_fifo_sync'.
Removing unused module `$abstract\prim_fifo_async_sram_adapter'.
Removing unused module `$abstract\prim_fifo_async_simple'.
Removing unused module `$abstract\prim_fifo_async'.
Removing unused module `$abstract\prim_esc_sender'.
Removing unused module `$abstract\prim_esc_receiver'.
Removing unused module `$abstract\prim_edn_req'.
Removing unused module `$abstract\prim_diff_decode'.
Removing unused module `$abstract\prim_count'.
Removing unused module `$abstract\prim_clock_mux2'.
Removing unused module `$abstract\prim_clock_gating_sync'.
Removing unused module `$abstract\prim_clock_gating'.
Removing unused module `$abstract\prim_cdc_rand_delay'.
Removing unused module `$abstract\prim_buf'.
Removing unused module `$abstract\prim_blanker'.
Removing unused module `$abstract\prim_badbit_ram_1p'.
Removing unused module `$abstract\prim_arbiter_tree_dup'.
Removing unused module `$abstract\prim_arbiter_tree'.
Removing unused module `$abstract\prim_arbiter_ppc'.
Removing unused module `$abstract\prim_arbiter_fixed'.
Removing unused module `$abstract\prim_and2'.
Removing unused module `$abstract\prim_alert_sender'.
Removing unused module `$abstract\prim_alert_receiver'.
Removing unused module `$abstract\noerr_tlul_adapter_sram'.
Removing unused module `$abstract\noerr_rv_core_ibex'.
Removing unused module `$abstract\ibex_wb_stage'.
Removing unused module `$abstract\ibex_top'.
Removing unused module `$abstract\ibex_register_file_ff'.
Removing unused module `$abstract\ibex_prefetch_buffer'.
Removing unused module `$abstract\ibex_pmp'.
Removing unused module `$abstract\ibex_multdiv_slow'.
Removing unused module `$abstract\ibex_multdiv_fast'.
Removing unused module `$abstract\ibex_lockstep'.
Removing unused module `$abstract\ibex_load_store_unit'.
Removing unused module `$abstract\ibex_if_stage'.
Removing unused module `$abstract\ibex_id_stage'.
Removing unused module `$abstract\ibex_icache'.
Removing unused module `$abstract\ibex_fetch_fifo'.
Removing unused module `$abstract\ibex_ex_block'.
Removing unused module `$abstract\ibex_dummy_instr'.
Removing unused module `$abstract\ibex_decoder'.
Removing unused module `$abstract\ibex_csr'.
Removing unused module `$abstract\ibex_cs_registers'.
Removing unused module `$abstract\ibex_counter'.
Removing unused module `$abstract\ibex_core'.
Removing unused module `$abstract\ibex_controller'.
Removing unused module `$abstract\ibex_compressed_decoder'.
Removing unused module `$abstract\ibex_branch_predict'.
Removing unused module `$abstract\ibex_alu'.
Removing unused module `$abstract\cellift_rv_core_ibex_mem_top'.
Removing unused module `$abstract\alert_handler_reg_top'.
Removed 177 unused modules.
Warning: Resizing cell port $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.lfsr_i.entropy_i from 1 bits to 8 bits.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 32 empty switches in `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
Found and cleaned up 2 empty switches in `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13959$1764'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11388$1681'.
Found and cleaned up 3 empty switches in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11268$1653'.
Found and cleaned up 42 empty switches in `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15319$1554'.
Found and cleaned up 3 empty switches in `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
Found and cleaned up 1 empty switch in `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
Found and cleaned up 2 empty switches in `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17628$831'.
Cleaned up 86 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:24903$348 in module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$308 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$308 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$305 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$305 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20118$303 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$300 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$298 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$296 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$294 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$292 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$290 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$288 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$286 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$284 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$282 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$280 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$278 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$276 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$274 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$272 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$270 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$268 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$266 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$264 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$262 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$260 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$258 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$256 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$254 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$252 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$250 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$248 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$246 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$244 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$242 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$240 in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:25576$2006 in module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1996 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1994 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1992 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16149$1963 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16189$1961 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Marked 2 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16127$1942 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14696$1881 in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14572$1875 in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14241$1862 in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14241$1862 in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14234$1859 in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Marked 12 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803 in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Removed 3 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13959$1764 in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Marked 6 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13959$1764 in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1734 in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1732 in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1730 in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1728 in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1726 in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1724 in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13629$1722 in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Marked 3 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13613$1720 in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13629$1717 in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Marked 3 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13613$1715 in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1712 in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11956$1699 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11428$1698 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11416$1687 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 2 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11371$1679 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11365$1673 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11322$1665 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11316$1660 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11309$1658 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11297$1656 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11288$1654 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11268$1653 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19703$1643 in module ibex_multdiv_slow.
Removed 3 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19589$1596 in module ibex_multdiv_slow.
Marked 6 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19589$1596 in module ibex_multdiv_slow.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19542$1569 in module ibex_multdiv_slow.
Marked 2 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19542$1569 in module ibex_multdiv_slow.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15319$1554 in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
Marked 14 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15319$1554 in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538 in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
Marked 28 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538 in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15062$1532 in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12413$1526 in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
Marked 3 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12399$1520 in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
Marked 6 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12345$1514 in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12699$1512 in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
Marked 30 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452 in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12452$1450 in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
Marked 15 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12441$1444 in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
Removed 6 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12050$1381 in module ibex_compressed_decoder.
Marked 17 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12050$1381 in module ibex_compressed_decoder.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19983$1363 in module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19967$1361 in module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20013$1359 in module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15858$1323 in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15858$1323 in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15852$1319 in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15823$1310 in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12017$1298 in module ibex_branch_predict.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:24933$1026 in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18259$1008 in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18253$1006 in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18240$993 in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18214$987 in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18173$978 in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18132$976 in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18159$969 in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17970$939 in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17957$934 in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Marked 2 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17957$934 in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17603$878 in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17584$873 in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17400$871 in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17400$869 in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17382$867 in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17628$831 in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Marked 7 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17628$831 in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17622$829 in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17593$823 in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Marked 4 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17474$778 in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17410$777 in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17410$777 in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17333$771 in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17333$771 in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18641$721 in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Marked 8 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18561$700 in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18535$692 in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18535$692 in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18511$687 in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Marked 5 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18511$687 in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18487$682 in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Marked 5 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18487$682 in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18479$681 in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18479$681 in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18474$679 in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18460$676 in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18455$674 in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Removed 1 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18447$673 in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18447$673 in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Removed 5 dead cases from process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18407$670 in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Marked 7 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18407$670 in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:21018$667 in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20968$647 in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20962$645 in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
Marked 1 switch rules as full_case in process $proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1736 in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Removed a total of 33 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 35 redundant assignments.
Promoted 544 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20118$303'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$300'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$298'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$296'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$294'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$292'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$290'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$288'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$286'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$284'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$282'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$280'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$278'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$276'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$274'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$272'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$270'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$268'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$266'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$264'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$262'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$260'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$258'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$256'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$254'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$252'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$250'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$248'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$246'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$244'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$242'.
Found async reset \rst_ni in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$240'.
Found async reset \rst_ni in `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:25576$2006'.
Found async reset \rst_ni in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1996'.
Found async reset \rst_ni in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1994'.
Found async reset \rst_ni in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1992'.
Found async reset \rst_ni in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16149$1963'.
Found async reset \rst_ni in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16189$1961'.
Found async reset \rst_ni in `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14696$1881'.
Found async reset \rst_ni in `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14234$1859'.
Found async reset \rst_ni in `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1734'.
Found async reset \rst_ni in `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1732'.
Found async reset \rst_ni in `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1730'.
Found async reset \rst_ni in `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1728'.
Found async reset \rst_ni in `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1726'.
Found async reset \rst_ni in `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1724'.
Found async reset \rst_ni in `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13629$1722'.
Found async reset \rst_ni in `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13629$1717'.
Found async reset \rst_ni in `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1712'.
Found async reset \rst_ni in `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19703$1643'.
Found async reset \rst_ni in `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12413$1526'.
Found async reset \rst_ni in `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12699$1512'.
Found async reset \rst_ni in `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12452$1450'.
Found async reset \rst_ni in `$paramod\ibex_prefetch_buffer\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19983$1363'.
Found async reset \rst_ni in `$paramod\ibex_prefetch_buffer\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19967$1361'.
Found async reset \rst_ni in `$paramod\ibex_prefetch_buffer\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20013$1359'.
Found async reset \rst_ni in `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15852$1319'.
Found async reset \rst_ni in `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15823$1310'.
Found async reset \rst_ni in `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:24933$1026'.
Found async reset \rst_ni in `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18259$1008'.
Found async reset \rst_ni in `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18253$1006'.
Found async reset \rst_ni in `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18240$993'.
Found async reset \rst_ni in `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18214$987'.
Found async reset \rst_ni in `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18173$978'.
Found async reset \rst_ni in `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18132$976'.
Found async reset \rst_ni in `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18159$969'.
Found async reset \rst_ni in `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17603$878'.
Found async reset \rst_ni in `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17584$873'.
Found async reset \rst_ni in `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17400$871'.
Found async reset \rst_ni in `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17400$869'.
Found async reset \rst_ni in `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17622$829'.
Found async reset \rst_ni in `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17593$823'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18641$721'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18474$679'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18460$676'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18455$674'.
Found async reset \rst_ni in `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:21018$667'.
Found async reset \rst_ni in `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20968$647'.
Found async reset \rst_ni in `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20962$645'.
Found async reset \rst_ni in `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1736'.

4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 2 switches.
<suppressed ~271 debug messages>

4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\prim_secded_inv_39_32_dec.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:29293$354'.
Creating decoders for process `$paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:24903$348'.
     1/1: $1\en_latch[0:0]
Creating decoders for process `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$343'.
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$308'.
     1/1: $1$mem2reg_rd$\rf_reg$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20132$174_DATA[38:0]$310
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$305'.
     1/1: $1$mem2reg_rd$\rf_reg$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20131$173_DATA[38:0]$307
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20118$303'.
     1/1: $0\g_dummy_r0.rf_r0_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$300'.
     1/1: $0\g_rf_flops[31].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$298'.
     1/1: $0\g_rf_flops[30].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$296'.
     1/1: $0\g_rf_flops[29].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$294'.
     1/1: $0\g_rf_flops[28].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$292'.
     1/1: $0\g_rf_flops[27].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$290'.
     1/1: $0\g_rf_flops[26].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$288'.
     1/1: $0\g_rf_flops[25].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$286'.
     1/1: $0\g_rf_flops[24].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$284'.
     1/1: $0\g_rf_flops[23].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$282'.
     1/1: $0\g_rf_flops[22].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$280'.
     1/1: $0\g_rf_flops[21].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$278'.
     1/1: $0\g_rf_flops[20].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$276'.
     1/1: $0\g_rf_flops[19].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$274'.
     1/1: $0\g_rf_flops[18].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$272'.
     1/1: $0\g_rf_flops[17].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$270'.
     1/1: $0\g_rf_flops[16].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$268'.
     1/1: $0\g_rf_flops[15].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$266'.
     1/1: $0\g_rf_flops[14].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$264'.
     1/1: $0\g_rf_flops[13].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$262'.
     1/1: $0\g_rf_flops[12].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$260'.
     1/1: $0\g_rf_flops[11].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$258'.
     1/1: $0\g_rf_flops[10].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$256'.
     1/1: $0\g_rf_flops[9].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$254'.
     1/1: $0\g_rf_flops[8].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$252'.
     1/1: $0\g_rf_flops[7].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$250'.
     1/1: $0\g_rf_flops[6].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$248'.
     1/1: $0\g_rf_flops[5].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$246'.
     1/1: $0\g_rf_flops[4].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$244'.
     1/1: $0\g_rf_flops[3].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$242'.
     1/1: $0\g_rf_flops[2].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$240'.
     1/1: $0\g_rf_flops[1].rf_reg_q[38:0]
Creating decoders for process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20070$175'.
Creating decoders for process `\ibex_top.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20565$130'.
Creating decoders for process `\ibex_top.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20579$107'.
Creating decoders for process `\ibex_top.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20576$106'.
Creating decoders for process `\ibex_top.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20573$105'.
Creating decoders for process `\ibex_top.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20569$104'.
Creating decoders for process `\ibex_top.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20325$99'.
Creating decoders for process `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$2008'.
Creating decoders for process `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:25576$2006'.
     1/1: $0\lfsr_q[31:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1996'.
     1/2: $0\rdata_q[95:64]
     2/2: $0\err_q[2:2]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1994'.
     1/2: $0\rdata_q[63:32]
     2/2: $0\err_q[1:1]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1992'.
     1/2: $0\rdata_q[31:0]
     2/2: $0\err_q[0:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16149$1963'.
     1/1: $0\instr_addr_q[30:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16189$1961'.
     1/1: $0\valid_q[2:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16127$1942'.
     1/5: $2\out_valid_o[0:0]
     2/5: $1\out_valid_o[0:0]
     3/5: $1\out_err_plus2_o[0:0]
     4/5: $1\out_err_o[0:0]
     5/5: $1\out_rdata_o[31:0]
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1905'.
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1904'.
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1903'.
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1902'.
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1901'.
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1900'.
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1899'.
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1898'.
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1897'.
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1896'.
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1895'.
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1894'.
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1893'.
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1892'.
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1891'.
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1890'.
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14696$1881'.
     1/1: $0\mcountinhibit_q[2:0]
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14578$1877'.
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14572$1875'.
     1/1: $1\mcountinhibit_d[2:0]
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14241$1862'.
     1/1: $1\csr_wdata_int[31:0]
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14234$1859'.
     1/1: $0\priv_lvl_q[1:0]
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
     1/136: $3\cpuctrlsts_part_d[7:6] [1]
     2/136: $6\mcause_en[0:0]
     3/136: $4\mepc_d[31:0]
     4/136: $6\mepc_en[0:0]
     5/136: $8\mstatus_d[4:2] [1:0]
     6/136: $8\mstatus_d[4:2] [2]
     7/136: $7\mstatus_d[1:1]
     8/136: $4\mstatus_d[5:1] [3:1]
     9/136: $4\mstatus_d[5:1] [0]
    10/136: $4\mstatus_d[5:1] [4]
    11/136: $5\double_fault_seen_o[0:0]
    12/136: $6\cpuctrlsts_part_d[7:6] [0]
    13/136: $4\double_fault_seen_o[0:0]
    14/136: $7\cpuctrlsts_part_d[7:7]
    15/136: $6\cpuctrlsts_part_we[0:0]
    16/136: $5\cpuctrlsts_part_we[0:0]
    17/136: $5\cpuctrlsts_part_d[7:6]
    18/136: $3\double_fault_seen_o[0:0]
    19/136: $3\mstack_en[0:0]
    20/136: $3\mcause_d[6:0]
    21/136: $5\mcause_en[0:0]
    22/136: $3\mepc_d[31:0]
    23/136: $5\mepc_en[0:0]
    24/136: $6\cpuctrlsts_part_d[7:6] [1]
    25/136: $6\mstatus_d[5:2] [1:0]
    26/136: $6\mstatus_d[5:2] [2]
    27/136: $5\mstatus_en[0:0]
    28/136: $3\mtval_d[31:0]
    29/136: $5\mtval_en[0:0]
    30/136: $4\depc_en[0:0]
    31/136: $2\depc_d[31:0]
    32/136: $4\dcsr_en[0:0]
    33/136: $7\dcsr_d[8:6]
    34/136: $6\dcsr_d[1:0]
    35/136: $4\cpuctrlsts_part_we[0:0]
    36/136: $4\cpuctrlsts_part_d[7:6]
    37/136: $2\mstack_en[0:0]
    38/136: $4\mtval_en[0:0]
    39/136: $2\mtval_d[31:0]
    40/136: $4\mcause_en[0:0]
    41/136: $2\mcause_d[6:0]
    42/136: $4\mepc_en[0:0]
    43/136: $2\mepc_d[31:0]
    44/136: $4\mstatus_en[0:0]
    45/136: $5\mstatus_d[5:2]
    46/136: $2\double_fault_seen_o[0:0]
    47/136: $2\exception_pc[31:0]
    48/136: $3\cpuctrlsts_part_we[0:0]
    49/136: $3\cpuctrlsts_part_d[7:6] [0]
    50/136: $1\mstack_en[0:0]
    51/136: $3\depc_en[0:0]
    52/136: $1\depc_d[31:0]
    53/136: $3\dcsr_en[0:0]
    54/136: $5\dcsr_d[8:6]
    55/136: $4\dcsr_d[1:0]
    56/136: $3\mtval_en[0:0]
    57/136: $1\mtval_d[31:0]
    58/136: $3\mcause_en[0:0]
    59/136: $1\mcause_d[6:0]
    60/136: $3\mepc_en[0:0]
    61/136: $1\mepc_d[31:0]
    62/136: $3\mstatus_en[0:0]
    63/136: $4\mcause_d[6:0]
    64/136: $1\double_fault_seen_o[0:0]
    65/136: $1\priv_lvl_d[1:0]
    66/136: $1\exception_pc[31:0]
    67/136: $6\mstatus_d[5:2] [3]
    68/136: $2\dcsr_d[31:0] [31:28]
    69/136: $2\mstatus_d[5:0] [5:4]
    70/136: $2\mstatus_d[5:0] [3:2]
    71/136: $2\dcsr_d[31:0] [15]
    72/136: $2\dcsr_d[31:0] [14]
    73/136: $2\dcsr_d[31:0] [27:16]
    74/136: $2\mstatus_d[5:0] [1:0]
    75/136: $2\dcsr_d[31:0] [1:0]
    76/136: $2\dcsr_d[31:0] [5]
    77/136: $2\dcsr_d[31:0] [4]
    78/136: $2\dcsr_d[31:0] [3]
    79/136: $2\dcsr_d[31:0] [2]
    80/136: $2\dcsr_d[31:0] [8:6]
    81/136: $2\dcsr_d[31:0] [13:12]
    82/136: $2\dcsr_d[31:0] [11]
    83/136: $3\dcsr_d[1:0]
    84/136: $2\dcsr_d[31:0] [9]
    85/136: $3\mstatus_d[3:2]
    86/136: $2\sv2v_cast_2$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14130$1741.$result[1:0]$1823
    87/136: $2\sv2v_cast_2$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14130$1741.inp[1:0]$1824
    88/136: $2\mstatus_en[0:0]
    89/136: $2$bitselwrite$sel$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14161$1747[4:0]$1830
    90/136: $2$bitselwrite$data$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14161$1746[31:0]$1829
    91/136: $2$bitselwrite$mask$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14161$1745[31:0]$1828
    92/136: $2$bitselwrite$sel$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14160$1744[4:0]$1827
    93/136: $2$bitselwrite$data$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14160$1743[31:0]$1826
    94/136: $2$bitselwrite$mask$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14160$1742[31:0]$1825
    95/136: $2\cpuctrlsts_part_we[0:0]
    96/136: $2\cpuctrlsts_part_d[7:0]
    97/136: $2\mhpmcounterh_we[31:0]
    98/136: $2\mhpmcounter_we[31:0]
    99/136: $2\mcountinhibit_we[0:0]
   100/136: $2\dscratch1_en[0:0]
   101/136: $2\dscratch0_en[0:0]
   102/136: $2\depc_en[0:0]
   103/136: $2\dcsr_en[0:0]
   104/136: $2\dcsr_d[31:0] [10]
   105/136: $2\mtvec_en[0:0]
   106/136: $2\mtval_en[0:0]
   107/136: $2\mcause_en[0:0]
   108/136: $2\mepc_en[0:0]
   109/136: $2\mscratch_en[0:0]
   110/136: $2\mie_en[0:0]
   111/136: $1$bitselwrite$sel$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14161$1747[4:0]$1822
   112/136: $1$bitselwrite$data$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14161$1746[31:0]$1821
   113/136: $1$bitselwrite$mask$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14161$1745[31:0]$1820
   114/136: $1$bitselwrite$sel$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14160$1744[4:0]$1819
   115/136: $1$bitselwrite$data$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14160$1743[31:0]$1818
   116/136: $1$bitselwrite$mask$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14160$1742[31:0]$1817
   117/136: $1\sv2v_cast_2$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14130$1741.inp[1:0]$1816
   118/136: $1\sv2v_cast_2$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14130$1741.$result[1:0]$1815
   119/136: $1\cpuctrlsts_part_we[0:0]
   120/136: $1\cpuctrlsts_part_d[7:0]
   121/136: $1\mhpmcounterh_we[31:0]
   122/136: $1\mhpmcounter_we[31:0]
   123/136: $1\mcountinhibit_we[0:0]
   124/136: $1\dscratch1_en[0:0]
   125/136: $1\dscratch0_en[0:0]
   126/136: $1\depc_en[0:0]
   127/136: $1\dcsr_en[0:0]
   128/136: $1\dcsr_d[31:0]
   129/136: $1\mtvec_en[0:0]
   130/136: $1\mtval_en[0:0]
   131/136: $1\mcause_en[0:0]
   132/136: $1\mepc_en[0:0]
   133/136: $1\mscratch_en[0:0]
   134/136: $1\mie_en[0:0]
   135/136: $1\mstatus_en[0:0]
   136/136: $1\mstatus_d[5:0]
Creating decoders for process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13959$1764'.
     1/29: $5\illegal_csr[0:0]
     2/29: $4\illegal_csr[0:0]
     3/29: $1\csr_rdata_int[31:0] [31]
     4/29: $1\csr_rdata_int[31:0] [7]
     5/29: $1\csr_rdata_int[31:0] [6:4]
     6/29: $1\csr_rdata_int[31:0] [3]
     7/29: $2$mem2reg_rd$\mhpmevent$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14051$1752_DATA[31:0]$1779
     8/29: $1\csr_rdata_int[31:0] [2:0]
     9/29: $1\csr_rdata_int[31:0] [10:8]
    10/29: $2\illegal_csr[0:0]
    11/29: $1\csr_rdata_int[31:0] [20:18]
    12/29: $1\csr_rdata_int[31:0] [12]
    13/29: $1\csr_rdata_int[31:0] [17]
    14/29: $1\csr_rdata_int[31:0] [15:13]
    15/29: $1\csr_rdata_int[31:0] [16]
    16/29: $2$mem2reg_rd$\mhpmcounter$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14053$1754_DATA[63:0]$1781
    17/29: $1\csr_rdata_int[31:0] [30:22]
    18/29: $1\csr_rdata_int[31:0] [11]
    19/29: $3\illegal_csr[0:0]
    20/29: $2$mem2reg_rd$\mhpmcounter$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14052$1753_DATA[63:0]$1780
    21/29: $1\csr_rdata_int[31:0] [21]
    22/29: $1$mem2reg_rd$\mhpmcounter$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14053$1754_DATA[63:0]$1776
    23/29: $1$mem2reg_rd$\mhpmcounter$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14053$1754_ADDR[4:0]$1775
    24/29: $1$mem2reg_rd$\mhpmcounter$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14052$1753_DATA[63:0]$1774
    25/29: $1$mem2reg_rd$\mhpmcounter$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14052$1753_ADDR[4:0]$1773
    26/29: $1$mem2reg_rd$\mhpmevent$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14051$1752_DATA[31:0]$1772
    27/29: $1$mem2reg_rd$\mhpmevent$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14051$1752_ADDR[4:0]$1771
    28/29: $1\illegal_csr[0:0]
    29/29: $1\dbg_csr[0:0]
Creating decoders for process `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1734'.
     1/1: $0\rdata_q[17:0]
Creating decoders for process `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1732'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1730'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1728'.
     1/1: $0\rdata_q[2:0]
Creating decoders for process `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1726'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1724'.
     1/1: $0\rdata_q[6:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13629$1722'.
     1/1: $0\counter_q[63:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13613$1720'.
     1/4: $2\counter_d[63:0]
     2/4: $1\counter_d[63:0]
     3/4: $1\counter_load[63:0] [63:32]
     4/4: $1\counter_load[63:0] [31:0]
Creating decoders for process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13629$1717'.
     1/1: $0\counter_q[63:0]
Creating decoders for process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13613$1715'.
     1/4: $2\counter_d[63:0]
     2/4: $1\counter_d[63:0]
     3/4: $1\counter_load[63:0] [63:32]
     4/4: $1\counter_load[63:0] [31:0]
Creating decoders for process `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1712'.
     1/1: $0\rdata_q[7:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11953$1709'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11950$1708'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11947$1707'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11944$1706'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11941$1705'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11938$1704'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11934$1703'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11931$1702'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11928$1701'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11924$1700'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11956$1699'.
     1/1: $1\result_o[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11428$1698'.
     1/1: $1\bwlogic_result[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11416$1687'.
     1/1: $1\bwlogic_op_b_negate[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11388$1681'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11371$1679'.
     1/2: $2\shift_left[0:0]
     2/2: $1\shift_left[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11365$1673'.
     1/1: $1\shift_amt[4:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11363$1671'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11322$1665'.
     1/1: $1\cmp_result[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11316$1660'.
     1/1: $1\is_greater_equal[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11309$1658'.
     1/1: $1\cmp_signed[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11297$1656'.
     1/1: $1\adder_in_b[32:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11288$1654'.
     1/1: $1\adder_in_a[32:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11268$1653'.
     1/1: $1\adder_op_b_negate[0:0]
Creating decoders for process `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19703$1643'.
     1/5: $0\div_by_zero_q[0:0]
     2/5: $0\op_a_shift_q[32:0]
     3/5: $0\op_b_shift_q[32:0]
     4/5: $0\multdiv_count_q[4:0]
     5/5: $0\md_state_q[2:0]
Creating decoders for process `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19589$1596'.
     1/29: $6\accum_window_d[32:0]
     2/29: $3\multdiv_hold[0:0]
     3/29: $5\md_state_d[2:0]
     4/29: $5\accum_window_d[32:0]
     5/29: $4\md_state_d[2:0]
     6/29: $4\op_b_shift_d[32:0]
     7/29: $4\op_a_shift_d[32:0]
     8/29: $4\accum_window_d[32:0]
     9/29: $3\md_state_d[2:0]
    10/29: $3\op_b_shift_d[32:0]
    11/29: $3\accum_window_d[32:0]
    12/29: $3\op_a_shift_d[32:0]
    13/29: $3\div_by_zero_d[0:0]
    14/29: $2\multdiv_count_d[4:0]
    15/29: $2\div_by_zero_d[0:0]
    16/29: $2\op_a_shift_d[32:0]
    17/29: $2\op_b_shift_d[32:0]
    18/29: $2\accum_window_d[32:0]
    19/29: $2\md_state_d[2:0]
    20/29: $2\multdiv_hold[0:0]
    21/29: $2\op_numerator_d[31:0]
    22/29: $1\multdiv_hold[0:0]
    23/29: $1\div_by_zero_d[0:0]
    24/29: $1\op_numerator_d[31:0]
    25/29: $1\op_a_shift_d[32:0]
    26/29: $1\op_b_shift_d[32:0]
    27/29: $1\multdiv_count_d[4:0]
    28/29: $1\accum_window_d[32:0]
    29/29: $1\md_state_d[2:0]
Creating decoders for process `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19542$1569'.
     1/4: $2\alu_operand_b_o[32:0]
     2/4: $2\alu_operand_a_o[32:0]
     3/4: $1\alu_operand_b_o[32:0]
     4/4: $1\alu_operand_a_o[32:0]
Creating decoders for process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15044$1567'.
Creating decoders for process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15319$1554'.
     1/50: $9\alu_op_a_mux_sel_o[1:0]
     2/50: $9\alu_op_b_mux_sel_o[0:0]
     3/50: $8\alu_op_a_mux_sel_o[1:0]
     4/50: $9\imm_b_mux_sel_o[2:0]
     5/50: $2\imm_a_mux_sel_o[0:0]
     6/50: $15\alu_operator_o[6:0]
     7/50: $8\imm_b_mux_sel_o[2:0]
     8/50: $8\alu_op_b_mux_sel_o[0:0]
     9/50: $7\alu_op_a_mux_sel_o[1:0]
    10/50: $7\alu_op_b_mux_sel_o[0:0]
    11/50: $6\alu_op_a_mux_sel_o[1:0]
    12/50: $14\alu_operator_o[6:0]
    13/50: $7\imm_b_mux_sel_o[2:0]
    14/50: $13\alu_operator_o[6:0]
    15/50: $3\div_sel_o[0:0]
    16/50: $3\mult_sel_o[0:0]
    17/50: $2\div_sel_o[0:0]
    18/50: $2\mult_sel_o[0:0]
    19/50: $12\alu_operator_o[6:0]
    20/50: $11\alu_operator_o[6:0]
    21/50: $10\alu_operator_o[6:0]
    22/50: $9\alu_operator_o[6:0]
    23/50: $8\alu_operator_o[6:0]
    24/50: $7\alu_operator_o[6:0]
    25/50: $6\alu_op_b_mux_sel_o[0:0]
    26/50: $6\imm_b_mux_sel_o[2:0]
    27/50: $6\alu_operator_o[6:0]
    28/50: $5\imm_b_mux_sel_o[2:0]
    29/50: $5\alu_op_b_mux_sel_o[0:0]
    30/50: $5\alu_op_a_mux_sel_o[1:0]
    31/50: $4\alu_op_b_mux_sel_o[0:0]
    32/50: $4\alu_op_a_mux_sel_o[1:0]
    33/50: $5\alu_operator_o[6:0]
    34/50: $4\imm_b_mux_sel_o[2:0]
    35/50: $4\alu_operator_o[6:0]
    36/50: $3\alu_operator_o[6:0]
    37/50: $3\imm_b_mux_sel_o[2:0]
    38/50: $3\alu_op_b_mux_sel_o[0:0]
    39/50: $3\alu_op_a_mux_sel_o[1:0]
    40/50: $2\alu_operator_o[6:0]
    41/50: $2\imm_b_mux_sel_o[2:0]
    42/50: $2\alu_op_b_mux_sel_o[0:0]
    43/50: $2\alu_op_a_mux_sel_o[1:0]
    44/50: $1\alu_op_b_mux_sel_o[0:0]
    45/50: $1\alu_op_a_mux_sel_o[1:0]
    46/50: $1\alu_operator_o[6:0]
    47/50: $1\imm_b_mux_sel_o[2:0]
    48/50: $1\div_sel_o[0:0]
    49/50: $1\mult_sel_o[0:0]
    50/50: $1\imm_a_mux_sel_o[0:0]
Creating decoders for process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
     1/89: $3\csr_access_o[0:0]
     2/89: $2\branch_in_dec_o[0:0]
     3/89: $6\jump_set_o[0:0]
     4/89: $3\jump_in_dec_o[0:0]
     5/89: $2\data_we_o[0:0]
     6/89: $2\data_req_o[0:0]
     7/89: $6\rf_we[0:0]
     8/89: $25\illegal_insn[0:0]
     9/89: $3\csr_op[1:0]
    10/89: $3\csr_illegal[0:0]
    11/89: $3\rf_ren_a_o[0:0]
    12/89: $24\illegal_insn[0:0]
    13/89: $3\ecall_insn_o[0:0]
    14/89: $23\illegal_insn[0:0]
    15/89: $3\wfi_insn_o[0:0]
    16/89: $3\dret_insn_o[0:0]
    17/89: $3\mret_insn_o[0:0]
    18/89: $3\ebrk_insn_o[0:0]
    19/89: $22\illegal_insn[0:0]
    20/89: $2\wfi_insn_o[0:0]
    21/89: $2\ecall_insn_o[0:0]
    22/89: $2\dret_insn_o[0:0]
    23/89: $2\mret_insn_o[0:0]
    24/89: $2\ebrk_insn_o[0:0]
    25/89: $5\rf_we[0:0]
    26/89: $2\csr_illegal[0:0]
    27/89: $2\rf_wdata_sel_o[0:0]
    28/89: $2\rf_ren_a_o[0:0]
    29/89: $2\csr_access_o[0:0]
    30/89: $2\csr_op[1:0]
    31/89: $3\icache_inval_o[0:0]
    32/89: $5\jump_set_o[0:0]
    33/89: $4\rf_we[0:0]
    34/89: $21\illegal_insn[0:0]
    35/89: $2\jump_in_dec_o[0:0]
    36/89: $4\jump_set_o[0:0]
    37/89: $2\icache_inval_o[0:0]
    38/89: $20\illegal_insn[0:0]
    39/89: $3\multdiv_signed_mode_o[1:0]
    40/89: $3\multdiv_operator_o[1:0]
    41/89: $19\illegal_insn[0:0]
    42/89: $2\multdiv_signed_mode_o[1:0]
    43/89: $2\multdiv_operator_o[1:0]
    44/89: $18\illegal_insn[0:0]
    45/89: $17\illegal_insn[0:0]
    46/89: $16\illegal_insn[0:0]
    47/89: $15\illegal_insn[0:0]
    48/89: $14\illegal_insn[0:0]
    49/89: $13\illegal_insn[0:0]
    50/89: $12\illegal_insn[0:0]
    51/89: $11\illegal_insn[0:0]
    52/89: $10\illegal_insn[0:0]
    53/89: $9\illegal_insn[0:0]
    54/89: $8\illegal_insn[0:0]
    55/89: $7\illegal_insn[0:0]
    56/89: $3\data_type_o[1:0]
    57/89: $6\illegal_insn[0:0]
    58/89: $2\data_type_o[1:0]
    59/89: $5\illegal_insn[0:0]
    60/89: $4\illegal_insn[0:0]
    61/89: $3\illegal_insn[0:0]
    62/89: $2\illegal_insn[0:0]
    63/89: $3\jump_set_o[0:0]
    64/89: $3\rf_we[0:0]
    65/89: $2\jump_set_o[0:0]
    66/89: $2\rf_we[0:0]
    67/89: $1\rf_we[0:0]
    68/89: $1\jump_set_o[0:0]
    69/89: $1\jump_in_dec_o[0:0]
    70/89: $1\csr_illegal[0:0]
    71/89: $1\illegal_insn[0:0]
    72/89: $1\branch_in_dec_o[0:0]
    73/89: $1\data_sign_extension_o[0:0]
    74/89: $1\data_type_o[1:0]
    75/89: $1\multdiv_signed_mode_o[1:0]
    76/89: $1\multdiv_operator_o[1:0]
    77/89: $1\rf_wdata_sel_o[0:0]
    78/89: $1\wfi_insn_o[0:0]
    79/89: $1\ecall_insn_o[0:0]
    80/89: $1\dret_insn_o[0:0]
    81/89: $1\mret_insn_o[0:0]
    82/89: $1\ebrk_insn_o[0:0]
    83/89: $1\rf_ren_b_o[0:0]
    84/89: $1\rf_ren_a_o[0:0]
    85/89: $1\csr_access_o[0:0]
    86/89: $1\icache_inval_o[0:0]
    87/89: $1\csr_op[1:0]
    88/89: $1\data_we_o[0:0]
    89/89: $1\data_req_o[0:0]
Creating decoders for process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15062$1532'.
     1/1: $1\csr_op_o[1:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12413$1526'.
     1/2: $0\g_intg_irq_int.mem_resp_intg_err_addr_q[31:0]
     2/2: $0\g_intg_irq_int.mem_resp_intg_err_irq_pending_q[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12399$1520'.
     1/6: $2\g_intg_irq_int.mem_resp_intg_err_irq_set[0:0]
     2/6: $2\g_intg_irq_int.mem_resp_intg_err_addr_d[31:0]
     3/6: $2\g_intg_irq_int.mem_resp_intg_err_irq_clear[0:0]
     4/6: $1\g_intg_irq_int.mem_resp_intg_err_irq_clear[0:0]
     5/6: $1\g_intg_irq_int.mem_resp_intg_err_irq_set[0:0]
     6/6: $1\g_intg_irq_int.mem_resp_intg_err_addr_d[31:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12345$1514'.
     1/21: $6\ebrk_insn_prio[0:0]
     2/21: $5\ecall_insn_prio[0:0]
     3/21: $5\ebrk_insn_prio[0:0]
     4/21: $4\illegal_insn_prio[0:0]
     5/21: $4\ebrk_insn_prio[0:0]
     6/21: $4\ecall_insn_prio[0:0]
     7/21: $3\instr_fetch_err_prio[0:0]
     8/21: $3\ebrk_insn_prio[0:0]
     9/21: $3\ecall_insn_prio[0:0]
    10/21: $3\illegal_insn_prio[0:0]
    11/21: $2\load_err_prio[0:0]
    12/21: $2\ebrk_insn_prio[0:0]
    13/21: $2\ecall_insn_prio[0:0]
    14/21: $2\illegal_insn_prio[0:0]
    15/21: $2\instr_fetch_err_prio[0:0]
    16/21: $1\store_err_prio[0:0]
    17/21: $1\load_err_prio[0:0]
    18/21: $1\ebrk_insn_prio[0:0]
    19/21: $1\ecall_insn_prio[0:0]
    20/21: $1\illegal_insn_prio[0:0]
    21/21: $1\instr_fetch_err_prio[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12699$1512'.
     1/9: $0\illegal_insn_q[0:0]
     2/9: $0\exc_req_q[0:0]
     3/9: $0\store_err_q[0:0]
     4/9: $0\load_err_q[0:0]
     5/9: $0\enter_debug_mode_prio_q[0:0]
     6/9: $0\debug_mode_q[0:0]
     7/9: $0\do_single_step_q[0:0]
     8/9: $0\nmi_mode_q[0:0]
     9/9: $0\ctrl_fsm_cs[3:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
     1/116: $8\halt_if[0:0]
     2/116: $17\ctrl_fsm_ns[3:0]
     3/116: $16\ctrl_fsm_ns[3:0]
     4/116: $4\csr_restore_dret_id_o[0:0]
     5/116: $4\debug_mode_d[0:0]
     6/116: $8\pc_set_o[0:0]
     7/116: $4\pc_mux_o[2:0]
     8/116: $15\ctrl_fsm_ns[3:0]
     9/116: $6\nmi_mode_d[0:0]
    10/116: $5\nmi_mode_d[0:0]
    11/116: $3\csr_restore_mret_id_o[0:0]
    12/116: $7\pc_set_o[0:0]
    13/116: $3\pc_mux_o[2:0]
    14/116: $3\debug_mode_d[0:0]
    15/116: $14\ctrl_fsm_ns[3:0]
    16/116: $3\csr_restore_dret_id_o[0:0]
    17/116: $4\flush_id[0:0]
    18/116: $13\ctrl_fsm_ns[3:0]
    19/116: $6\csr_save_cause_o[0:0]
    20/116: $6\csr_save_id_o[0:0]
    21/116: $6\pc_set_o[0:0]
    22/116: $9\exc_cause_o[6:0]
    23/116: $6\csr_mtval_o[31:0]
    24/116: $8\exc_cause_o[6:0]
    25/116: $12\ctrl_fsm_ns[3:0]
    26/116: $3\flush_id[0:0]
    27/116: $5\csr_save_cause_o[0:0]
    28/116: $5\csr_save_id_o[0:0]
    29/116: $5\pc_set_o[0:0]
    30/116: $3\csr_save_wb_o[0:0]
    31/116: $4\csr_save_id_o[0:0]
    32/116: $11\ctrl_fsm_ns[3:0]
    33/116: $2\flush_id[0:0]
    34/116: $5\csr_mtval_o[31:0]
    35/116: $4\csr_save_cause_o[0:0]
    36/116: $3\csr_save_id_o[0:0]
    37/116: $7\exc_cause_o[6:0]
    38/116: $4\pc_set_o[0:0]
    39/116: $2\csr_save_wb_o[0:0]
    40/116: $2\exc_pc_mux_o[1:0]
    41/116: $2\pc_mux_o[2:0]
    42/116: $2\debug_mode_d[0:0]
    43/116: $4\nmi_mode_d[0:0]
    44/116: $2\csr_restore_dret_id_o[0:0]
    45/116: $2\csr_restore_mret_id_o[0:0]
    46/116: $2\debug_csr_save_o[0:0]
    47/116: $2\csr_save_id_o[0:0]
    48/116: $3\csr_save_cause_o[0:0]
    49/116: $6\exc_cause_o[6:0]
    50/116: $5\exc_cause_o[6:0]
    51/116: $4\exc_cause_o[6:0]
    52/116: $4\sv2v_cast_5$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12583$1395.$result[4:0]$1483
    53/116: $4\sv2v_cast_5$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12583$1395.inp[4:0]$1484
    54/116: $4\csr_mtval_o[31:0]
    55/116: $3\nmi_mode_d[0:0]
    56/116: $3\csr_mtval_o[31:0]
    57/116: $3\exc_cause_o[6:0]
    58/116: $3\sv2v_cast_5$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12583$1395.inp[4:0]$1478
    59/116: $3\sv2v_cast_5$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12583$1395.$result[4:0]$1477
    60/116: $2\sv2v_cast_5$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12583$1395.inp[4:0]$1474
    61/116: $2\sv2v_cast_5$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12583$1395.$result[4:0]$1473
    62/116: $2\nmi_mode_d[0:0]
    63/116: $2\csr_mtval_o[31:0]
    64/116: $2\exc_cause_o[6:0]
    65/116: $2\csr_save_cause_o[0:0]
    66/116: $2\csr_save_if_o[0:0]
    67/116: $3\pc_set_o[0:0]
    68/116: $7\halt_if[0:0]
    69/116: $10\ctrl_fsm_ns[3:0]
    70/116: $6\halt_if[0:0]
    71/116: $9\ctrl_fsm_ns[3:0]
    72/116: $5\halt_if[0:0]
    73/116: $8\ctrl_fsm_ns[3:0]
    74/116: $4\halt_if[0:0]
    75/116: $3\nt_branch_mispredict_o[0:0]
    76/116: $2\nt_branch_mispredict_o[0:0]
    77/116: $2\perf_jump_o[0:0]
    78/116: $2\perf_tbranch_o[0:0]
    79/116: $2\pc_set_o[0:0]
    80/116: $7\ctrl_fsm_ns[3:0]
    81/116: $6\ctrl_fsm_ns[3:0]
    82/116: $2\retain_id[0:0]
    83/116: $3\halt_if[0:0]
    84/116: $5\ctrl_fsm_ns[3:0]
    85/116: $2\halt_if[0:0]
    86/116: $4\ctrl_fsm_ns[3:0]
    87/116: $3\ctrl_fsm_ns[3:0]
    88/116: $2\ctrl_fsm_ns[3:0]
    89/116: $2\ctrl_busy_o[0:0]
    90/116: $1\ctrl_fsm_ns[3:0]
    91/116: $1\pc_set_o[0:0]
    92/116: $1\pc_mux_o[2:0]
    93/116: $1\instr_req_o[0:0]
    94/116: $1\sv2v_cast_5$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12583$1395.inp[4:0]$1456
    95/116: $1\sv2v_cast_5$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12583$1395.$result[4:0]$1455
    96/116: $1\retain_id[0:0]
    97/116: $1\halt_if[0:0]
    98/116: $1\debug_mode_d[0:0]
    99/116: $1\nmi_mode_d[0:0]
   100/116: $1\controller_run_o[0:0]
   101/116: $1\flush_id[0:0]
   102/116: $1\perf_tbranch_o[0:0]
   103/116: $1\perf_jump_o[0:0]
   104/116: $1\debug_csr_save_o[0:0]
   105/116: $1\debug_mode_entering_o[0:0]
   106/116: $1\csr_mtval_o[31:0]
   107/116: $1\csr_save_cause_o[0:0]
   108/116: $1\csr_restore_dret_id_o[0:0]
   109/116: $1\csr_restore_mret_id_o[0:0]
   110/116: $1\csr_save_wb_o[0:0]
   111/116: $1\csr_save_id_o[0:0]
   112/116: $1\csr_save_if_o[0:0]
   113/116: $1\exc_cause_o[6:0]
   114/116: $1\exc_pc_mux_o[1:0]
   115/116: $1\nt_branch_mispredict_o[0:0]
   116/116: $1\ctrl_busy_o[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12452$1450'.
     1/1: $0\debug_cause_q[2:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12441$1444'.
     1/15: $15\mfip_id[3:0]
     2/15: $14\mfip_id[3:0]
     3/15: $13\mfip_id[3:0]
     4/15: $12\mfip_id[3:0]
     5/15: $11\mfip_id[3:0]
     6/15: $10\mfip_id[3:0]
     7/15: $9\mfip_id[3:0]
     8/15: $8\mfip_id[3:0]
     9/15: $7\mfip_id[3:0]
    10/15: $6\mfip_id[3:0]
    11/15: $5\mfip_id[3:0]
    12/15: $4\mfip_id[3:0]
    13/15: $3\mfip_id[3:0]
    14/15: $2\mfip_id[3:0]
    15/15: $1\mfip_id[3:0]
Creating decoders for process `\ibex_compressed_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12050$1381'.
     1/25: $11\instr_o[31:0]
     2/25: $10\instr_o[31:0]
     3/25: $14\illegal_instr_o[0:0]
     4/25: $9\instr_o[31:0]
     5/25: $13\illegal_instr_o[0:0]
     6/25: $12\illegal_instr_o[0:0]
     7/25: $8\instr_o[31:0]
     8/25: $11\illegal_instr_o[0:0]
     9/25: $10\illegal_instr_o[0:0]
    10/25: $9\illegal_instr_o[0:0]
    11/25: $7\instr_o[31:0]
    12/25: $6\instr_o[31:0]
    13/25: $8\illegal_instr_o[0:0]
    14/25: $7\illegal_instr_o[0:0]
    15/25: $6\illegal_instr_o[0:0]
    16/25: $5\instr_o[31:0]
    17/25: $5\illegal_instr_o[0:0]
    18/25: $4\instr_o[31:0]
    19/25: $3\instr_o[31:0]
    20/25: $4\illegal_instr_o[0:0]
    21/25: $3\illegal_instr_o[0:0]
    22/25: $2\illegal_instr_o[0:0]
    23/25: $2\instr_o[31:0]
    24/25: $1\illegal_instr_o[0:0]
    25/25: $1\instr_o[31:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19983$1363'.
     1/1: $0\fetch_addr_q[31:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19967$1361'.
     1/1: $0\stored_addr_q[31:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20013$1359'.
     1/4: $0\branch_discard_q[1:0]
     2/4: $0\rdata_outstanding_q[1:0]
     3/4: $0\discard_req_q[0:0]
     4/4: $0\valid_req_q[0:0]
Creating decoders for process `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1324'.
Creating decoders for process `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15858$1323'.
     1/2: $1\dummy_opcode[2:0]
     2/2: $1\dummy_set[6:0]
Creating decoders for process `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15852$1319'.
     1/1: $0\dummy_cnt_q[4:0]
Creating decoders for process `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15823$1310'.
     1/1: $0\dummy_instr_seed_q[31:0]
Creating decoders for process `\ibex_branch_predict.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12017$1298'.
     1/1: $1\branch_imm[31:0]
Creating decoders for process `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:24933$1026'.
     1/1: $0\q_o[3:0]
Creating decoders for process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18259$1008'.
     1/3: $0\g_branch_predictor.instr_skid_bp_taken_q[0:0]
     2/3: $0\g_branch_predictor.instr_skid_addr_q[31:0]
     3/3: $0\g_branch_predictor.instr_skid_data_q[31:0]
Creating decoders for process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18253$1006'.
     1/1: $0\g_branch_predictor.instr_skid_valid_q[0:0]
Creating decoders for process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18240$993'.
     1/1: $0\g_branch_predictor.instr_bp_taken_q[0:0]
Creating decoders for process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18214$987'.
     1/1: $0\g_secure_pc.prev_instr_seq_q[0:0]
Creating decoders for process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18173$978'.
     1/8: $0\pc_id_o[31:0]
     2/8: $0\illegal_c_insn_id_o[0:0]
     3/8: $0\instr_fetch_err_plus2_o[0:0]
     4/8: $0\instr_fetch_err_o[0:0]
     5/8: $0\instr_is_compressed_id_o[0:0]
     6/8: $0\instr_rdata_c_id_o[15:0]
     7/8: $0\instr_rdata_alu_id_o[31:0]
     8/8: $0\instr_rdata_id_o[31:0]
Creating decoders for process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18132$976'.
     1/1: $0\dummy_instr_id_o[0:0]
Creating decoders for process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18159$969'.
     1/2: $0\instr_new_id_q[0:0]
     2/2: $0\instr_valid_id_q[0:0]
Creating decoders for process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17970$939'.
     1/1: $1\fetch_addr_n[31:0]
Creating decoders for process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17957$934'.
     1/2: $1\exc_pc[31:0]
     2/2: $1\irq_vec[4:0]
Creating decoders for process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17603$878'.
     1/1: $0\g_sec_branch_taken.branch_taken_q[0:0]
Creating decoders for process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17584$873'.
     1/1: $0\g_branch_set_flop.branch_set_raw_q[0:0]
Creating decoders for process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17400$871'.
     1/1: $0\imd_val_q[33:0]
Creating decoders for process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17400$869'.
     1/1: $0\imd_val_q[67:34]
Creating decoders for process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17382$867'.
     1/1: $1\imm_b[31:0]
Creating decoders for process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17381$866'.
Creating decoders for process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17378$865'.
Creating decoders for process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17628$831'.
     1/41: $7\id_fsm_d[0:0]
     2/41: $4\stall_jump[0:0]
     3/41: $4\stall_branch[0:0]
     4/41: $5\stall_multdiv[0:0]
     5/41: $5\rf_we_raw[0:0]
     6/41: $4\branch_not_set[0:0]
     7/41: $4\stall_multdiv[0:0]
     8/41: $4\rf_we_raw[0:0]
     9/41: $6\id_fsm_d[0:0]
    10/41: $5\id_fsm_d[0:0]
    11/41: $4\id_fsm_d[0:0]
    12/41: $3\id_fsm_d[0:0]
    13/41: $3\stall_alu[0:0]
    14/41: $3\rf_we_raw[0:0]
    15/41: $3\stall_jump[0:0]
    16/41: $3\stall_branch[0:0]
    17/41: $3\stall_multdiv[0:0]
    18/41: $3\jump_set_raw[0:0]
    19/41: $3\branch_not_set[0:0]
    20/41: $3\branch_set_raw_d[0:0]
    21/41: $3\perf_branch_o[0:0]
    22/41: $2\id_fsm_d[0:0]
    23/41: $2\stall_alu[0:0]
    24/41: $2\rf_we_raw[0:0]
    25/41: $2\stall_jump[0:0]
    26/41: $2\stall_branch[0:0]
    27/41: $2\stall_multdiv[0:0]
    28/41: $2\jump_set_raw[0:0]
    29/41: $2\branch_not_set[0:0]
    30/41: $2\branch_set_raw_d[0:0]
    31/41: $2\perf_branch_o[0:0]
    32/41: $1\id_fsm_d[0:0]
    33/41: $1\stall_alu[0:0]
    34/41: $1\rf_we_raw[0:0]
    35/41: $1\stall_jump[0:0]
    36/41: $1\stall_branch[0:0]
    37/41: $1\stall_multdiv[0:0]
    38/41: $1\jump_set_raw[0:0]
    39/41: $1\branch_not_set[0:0]
    40/41: $1\branch_set_raw_d[0:0]
    41/41: $1\perf_branch_o[0:0]
Creating decoders for process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17622$829'.
     1/1: $0\id_fsm_q[0:0]
Creating decoders for process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17593$823'.
     1/1: $0\branch_jump_set_done_q[0:0]
Creating decoders for process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17474$778'.
     1/4: $4\csr_pipe_flush[0:0]
     2/4: $3\csr_pipe_flush[0:0]
     3/4: $2\csr_pipe_flush[0:0]
     4/4: $1\csr_pipe_flush[0:0]
Creating decoders for process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17410$777'.
     1/1: $1\rf_wdata_id_o[31:0]
Creating decoders for process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17333$771'.
     1/1: $1\alu_operand_a[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18641$721'.
     1/4: $0\lsu_err_q[0:0]
     2/4: $0\pmp_err_q[0:0]
     3/4: $0\handle_misaligned_q[0:0]
     4/4: $0\ls_fsm_cs[2:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18561$700'.
     1/45: $8\ls_fsm_ns[2:0]
     2/45: $3\rdata_update[0:0]
     3/45: $7\addr_update[0:0]
     4/45: $4\lsu_err_d[0:0]
     5/45: $4\pmp_err_d[0:0]
     6/45: $7\handle_misaligned_d[0:0]
     7/45: $7\ls_fsm_ns[2:0]
     8/45: $6\addr_update[0:0]
     9/45: $5\ctrl_update[0:0]
    10/45: $6\handle_misaligned_d[0:0]
    11/45: $6\ls_fsm_ns[2:0]
    12/45: $5\handle_misaligned_d[0:0]
    13/45: $5\addr_update[0:0]
    14/45: $5\ls_fsm_ns[2:0]
    15/45: $2\rdata_update[0:0]
    16/45: $3\lsu_err_d[0:0]
    17/45: $3\pmp_err_d[0:0]
    18/45: $4\ls_fsm_ns[2:0]
    19/45: $4\handle_misaligned_d[0:0]
    20/45: $4\ctrl_update[0:0]
    21/45: $4\addr_update[0:0]
    22/45: $3\ls_fsm_ns[2:0]
    23/45: $3\handle_misaligned_d[0:0]
    24/45: $3\addr_update[0:0]
    25/45: $3\ctrl_update[0:0]
    26/45: $2\ls_fsm_ns[2:0]
    27/45: $2\handle_misaligned_d[0:0]
    28/45: $2\ctrl_update[0:0]
    29/45: $2\addr_update[0:0]
    30/45: $2\perf_store_o[0:0]
    31/45: $2\perf_load_o[0:0]
    32/45: $2\lsu_err_d[0:0]
    33/45: $2\pmp_err_d[0:0]
    34/45: $2\data_req_o[0:0]
    35/45: $1\ls_fsm_ns[2:0]
    36/45: $1\lsu_err_d[0:0]
    37/45: $1\pmp_err_d[0:0]
    38/45: $1\handle_misaligned_d[0:0]
    39/45: $1\ctrl_update[0:0]
    40/45: $1\addr_update[0:0]
    41/45: $1\perf_store_o[0:0]
    42/45: $1\perf_load_o[0:0]
    43/45: $1\data_req_o[0:0]
    44/45: $1\rdata_update[0:0]
    45/45: $1\addr_incr_req_o[0:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18535$692'.
     1/1: $1\data_rdata_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18511$687'.
     1/5: $5\rdata_b_ext[31:0]
     2/5: $4\rdata_b_ext[31:0]
     3/5: $3\rdata_b_ext[31:0]
     4/5: $2\rdata_b_ext[31:0]
     5/5: $1\rdata_b_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18487$682'.
     1/5: $5\rdata_h_ext[31:0]
     2/5: $4\rdata_h_ext[31:0]
     3/5: $3\rdata_h_ext[31:0]
     4/5: $2\rdata_h_ext[31:0]
     5/5: $1\rdata_h_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18479$681'.
     1/1: $1\rdata_w_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18474$679'.
     1/1: $0\addr_last_q[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18460$676'.
     1/4: $0\data_we_q[0:0]
     2/4: $0\data_sign_ext_q[0:0]
     3/4: $0\data_type_q[1:0]
     4/4: $0\rdata_offset_q[1:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18455$674'.
     1/1: $0\rdata_q[23:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18447$673'.
     1/1: $1\data_wdata[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18407$670'.
     1/7: $7\data_be[3:0]
     2/7: $6\data_be[3:0]
     3/7: $5\data_be[3:0]
     4/7: $4\data_be[3:0]
     5/7: $3\data_be[3:0]
     6/7: $2\data_be[3:0]
     7/7: $1\data_be[3:0]
Creating decoders for process `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$669'.
Creating decoders for process `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:21018$667'.
     1/1: $0\g_writeback_stage.g_dummy_instr_wb.dummy_instr_wb_q[0:0]
Creating decoders for process `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20968$647'.
     1/7: $0\g_writeback_stage.wb_instr_type_q[1:0]
     2/7: $0\g_writeback_stage.wb_count_q[0:0]
     3/7: $0\g_writeback_stage.wb_compressed_q[0:0]
     4/7: $0\g_writeback_stage.wb_pc_q[31:0]
     5/7: $0\g_writeback_stage.rf_waddr_wb_q[4:0]
     6/7: $0\g_writeback_stage.rf_we_wb_q[0:0]
     7/7: $0\g_writeback_stage.rf_wdata_wb_q[31:0]
Creating decoders for process `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20962$645'.
     1/1: $0\g_writeback_stage.wb_valid_q[0:0]
Creating decoders for process `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1736'.
     1/1: $0\rdata_q[5:0]
Creating decoders for process `\prim_secded_inv_39_32_enc.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:29347$445'.

4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\prim_secded_inv_39_32_dec.\err_o' from process `\prim_secded_inv_39_32_dec.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:29293$354'.
No latch inferred for signal `\prim_secded_inv_39_32_dec.\data_o' from process `\prim_secded_inv_39_32_dec.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:29293$354'.
No latch inferred for signal `\prim_secded_inv_39_32_dec.\syndrome_o' from process `\prim_secded_inv_39_32_dec.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:29293$354'.
Latch inferred for signal `$paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.\en_latch' from process `$paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:24903$348': $auto$proc_dlatch.cc:427:proc_dlatch$8987
No latch inferred for signal `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.\sv2v_cast_12$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13447$313.$result' from process `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$343'.
No latch inferred for signal `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.\sv2v_cast_12$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13447$314.$result' from process `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$343'.
No latch inferred for signal `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.\sv2v_cast_12$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13447$314.inp' from process `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$343'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[0]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[1]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[2]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[3]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[4]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[5]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[6]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[7]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[8]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[9]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[10]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[11]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[12]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[13]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[14]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[15]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[16]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[17]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[18]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[19]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[20]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[21]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[22]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[23]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[24]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[25]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[26]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[27]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[28]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[29]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[30]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\rf_reg[31]' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$mem2reg_rd$\rf_reg$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20132$174_DATA' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$308'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$mem2reg_rd$\rf_reg$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20131$173_DATA' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$305'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\we_a_dec' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20070$175'.
No latch inferred for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\we_a_decoder.sv2v_autoblock_1.i' from process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20070$175'.
No latch inferred for signal `\ibex_top.\gen_noscramble.unused_scramble_inputs' from process `\ibex_top.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20565$130'.
No latch inferred for signal `\ibex_top.\scramble_key_valid_q' from process `\ibex_top.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20579$107'.
No latch inferred for signal `\ibex_top.\scramble_nonce_q' from process `\ibex_top.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20576$106'.
No latch inferred for signal `\ibex_top.\scramble_key_q' from process `\ibex_top.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20573$105'.
No latch inferred for signal `\ibex_top.\scramble_req_q' from process `\ibex_top.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20569$104'.
No latch inferred for signal `\ibex_top.\core_busy_q' from process `\ibex_top.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20325$99'.
No latch inferred for signal `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.\sv2v_cast_B0C40$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:25478$2001.inp' from process `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$2008'.
No latch inferred for signal `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.\sv2v_cast_B0C40$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:25478$2001.$result' from process `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$2008'.
No latch inferred for signal `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.\sv2v_cast_B0C40$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:25478$2000.$result' from process `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$2008'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.\out_valid_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16127$1942'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.\out_rdata_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16127$1942'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.\out_err_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16127$1942'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.\out_err_plus2_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16127$1942'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_cfg_rdata[0]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_cfg_rdata[1]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_cfg_rdata[2]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_cfg_rdata[3]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_cfg_rdata[4]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_cfg_rdata[5]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_cfg_rdata[6]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_cfg_rdata[7]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_cfg_rdata[8]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_cfg_rdata[9]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_cfg_rdata[10]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_cfg_rdata[11]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_cfg_rdata[12]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_cfg_rdata[13]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_cfg_rdata[14]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_cfg_rdata[15]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[0]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[1]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[2]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[3]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[4]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[5]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[6]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[7]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[8]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[9]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[10]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[11]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[12]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[13]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[14]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[15]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[16]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[17]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[18]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[19]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[20]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[21]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[22]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[23]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[24]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[25]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[26]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[27]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[28]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[29]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[30]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter[31]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_addr_rdata[15]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1905'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_addr_rdata[14]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1904'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_addr_rdata[13]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1903'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_addr_rdata[12]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1902'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_addr_rdata[11]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1901'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_addr_rdata[10]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1900'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_addr_rdata[9]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1899'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_addr_rdata[8]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1898'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_addr_rdata[7]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1897'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_addr_rdata[6]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1896'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_addr_rdata[5]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1895'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_addr_rdata[4]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1894'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_addr_rdata[3]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1893'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_addr_rdata[2]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1892'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_addr_rdata[1]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1891'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\pmp_addr_rdata[0]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1890'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\gen_mhpmevent.sv2v_autoblock_2.i' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\gen_mhpmevent.sv2v_autoblock_3.i' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[0]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[1]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[2]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[3]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[4]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[5]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[6]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[7]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[8]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[9]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[10]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[11]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[12]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[13]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[14]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[15]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[16]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[17]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[18]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[19]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[20]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[21]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[22]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[23]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[24]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[25]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[26]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[27]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[28]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[29]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[30]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmevent[31]' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter_incr' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14578$1877'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\gen_mhpmcounter_incr.sv2v_autoblock_1.i' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14578$1877'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mcountinhibit_d' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14572$1875'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\csr_wdata_int' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14241$1862'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\double_fault_seen_o' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\exception_pc' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\priv_lvl_d' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mstatus_d' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mstatus_en' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mie_en' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mscratch_en' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mepc_d' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mepc_en' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mcause_d' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mcause_en' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mtval_d' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mtval_en' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mtvec_d' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mtvec_en' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\dcsr_d' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\dcsr_en' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\depc_d' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\depc_en' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\dscratch0_en' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\dscratch1_en' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mstack_d' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mstack_en' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mstack_epc_d' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mstack_cause_d' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mcountinhibit_we' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounter_we' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mhpmcounterh_we' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\cpuctrlsts_part_d' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\cpuctrlsts_part_we' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\sv2v_cast_2$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14130$1741.$result' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\sv2v_cast_2$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14130$1741.inp' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$bitselwrite$mask$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14160$1742' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$bitselwrite$data$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14160$1743' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$bitselwrite$sel$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14160$1744' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$bitselwrite$mask$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14161$1745' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$bitselwrite$data$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14161$1746' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$bitselwrite$sel$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14161$1747' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\csr_rdata_int' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13959$1764'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\dbg_csr' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13959$1764'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\illegal_csr' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13959$1764'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$mem2reg_rd$\mhpmevent$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14051$1752_ADDR' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13959$1764'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$mem2reg_rd$\mhpmevent$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14051$1752_DATA' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13959$1764'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14052$1753_ADDR' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13959$1764'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14052$1753_DATA' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13959$1764'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14053$1754_ADDR' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13959$1764'.
No latch inferred for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14053$1754_DATA' from process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13959$1764'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\counter_load' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13613$1720'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\we' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13613$1720'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\counter_d' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13613$1720'.
No latch inferred for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\counter_load' from process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13613$1715'.
No latch inferred for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\we' from process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13613$1715'.
No latch inferred for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\counter_d' from process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13613$1715'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\imd_val_we_o' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11953$1709'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\imd_val_d_o' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11950$1708'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\multicycle_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11947$1707'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\clmul_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11944$1706'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\invbutterfly_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11941$1705'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\butterfly_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11938$1704'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shuffle_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11934$1703'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\rev_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11931$1702'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\singlebit_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11928$1701'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\pack_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11924$1700'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\result_o' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11956$1699'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\bwlogic_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11428$1698'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\bwlogic_op_b_negate' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11416$1687'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_operand' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11388$1681'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result_ext_signed' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11388$1681'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result_ext' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11388$1681'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\unused_shift_result_ext' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11388$1681'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11388$1681'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result_rev' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11388$1681'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\sv2v_autoblock_1.i' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11388$1681'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_left' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11371$1679'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_amt [4:0]' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11365$1673'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_amt [5]' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11363$1671'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\cmp_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11322$1665'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\is_greater_equal' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11316$1660'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\cmp_signed' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11309$1658'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_in_b' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11297$1656'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_in_a' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11288$1654'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_a_shift1' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11268$1653'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_a_shift2' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11268$1653'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_a_shift3' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11268$1653'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_b_negate' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11268$1653'.
No latch inferred for signal `\ibex_multdiv_slow.\md_state_d' from process `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19589$1596'.
No latch inferred for signal `\ibex_multdiv_slow.\accum_window_d' from process `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19589$1596'.
No latch inferred for signal `\ibex_multdiv_slow.\multdiv_count_d' from process `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19589$1596'.
No latch inferred for signal `\ibex_multdiv_slow.\op_b_shift_d' from process `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19589$1596'.
No latch inferred for signal `\ibex_multdiv_slow.\op_a_shift_d' from process `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19589$1596'.
No latch inferred for signal `\ibex_multdiv_slow.\op_numerator_d' from process `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19589$1596'.
No latch inferred for signal `\ibex_multdiv_slow.\div_by_zero_d' from process `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19589$1596'.
No latch inferred for signal `\ibex_multdiv_slow.\multdiv_hold' from process `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19589$1596'.
No latch inferred for signal `\ibex_multdiv_slow.\alu_operand_a_o' from process `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19542$1569'.
No latch inferred for signal `\ibex_multdiv_slow.\alu_operand_b_o' from process `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19542$1569'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\use_rs3_q' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15044$1567'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\imm_a_mux_sel_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15319$1554'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\imm_b_mux_sel_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15319$1554'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\bt_a_mux_sel_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15319$1554'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\bt_b_mux_sel_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15319$1554'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\alu_operator_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15319$1554'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\alu_op_a_mux_sel_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15319$1554'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\alu_op_b_mux_sel_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15319$1554'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\alu_multicycle_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15319$1554'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\mult_sel_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15319$1554'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\div_sel_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15319$1554'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\use_rs3_d' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15319$1554'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\opcode_alu' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15319$1554'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\data_req_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\data_we_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\csr_op' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\icache_inval_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\csr_access_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\rf_ren_a_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\rf_ren_b_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\ebrk_insn_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\mret_insn_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\dret_insn_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\ecall_insn_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\wfi_insn_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\jump_set_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\rf_wdata_sel_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\multdiv_operator_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\multdiv_signed_mode_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\data_type_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\data_sign_extension_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\jump_in_dec_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\branch_in_dec_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\illegal_insn' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\csr_illegal' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\rf_we' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\opcode' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
No latch inferred for signal `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.\csr_op_o' from process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15062$1532'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\g_intg_irq_int.mem_resp_intg_err_addr_d' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12399$1520'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\g_intg_irq_int.mem_resp_intg_err_irq_set' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12399$1520'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\g_intg_irq_int.mem_resp_intg_err_irq_clear' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12399$1520'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\instr_fetch_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12345$1514'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\illegal_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12345$1514'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\ecall_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12345$1514'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\ebrk_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12345$1514'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\store_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12345$1514'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\load_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12345$1514'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\instr_req_o' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\ctrl_busy_o' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\pc_set_o' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\pc_mux_o' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\nt_branch_mispredict_o' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\exc_pc_mux_o' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\exc_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\csr_save_if_o' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\csr_save_id_o' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\csr_save_wb_o' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\csr_restore_mret_id_o' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\csr_restore_dret_id_o' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\csr_save_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\csr_mtval_o' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\debug_mode_entering_o' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\debug_csr_save_o' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\perf_jump_o' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\perf_tbranch_o' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\flush_id' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\controller_run_o' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\ctrl_fsm_ns' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\nmi_mode_d' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\debug_mode_d' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\halt_if' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\retain_id' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\sv2v_cast_5$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12583$1395.$result' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\sv2v_cast_5$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12583$1395.inp' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\mfip_id' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12441$1444'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\gen_mfip_id.sv2v_autoblock_1.i' from process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12441$1444'.
No latch inferred for signal `\ibex_compressed_decoder.\instr_o' from process `\ibex_compressed_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12050$1381'.
No latch inferred for signal `\ibex_compressed_decoder.\illegal_instr_o' from process `\ibex_compressed_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12050$1381'.
No latch inferred for signal `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.\sv2v_cast_B5B52$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15847$1306.$result' from process `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1324'.
No latch inferred for signal `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.\sv2v_cast_B5B52$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15847$1307.$result' from process `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1324'.
No latch inferred for signal `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.\sv2v_cast_B5B52$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15847$1307.inp' from process `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1324'.
No latch inferred for signal `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.\dummy_set' from process `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15858$1323'.
No latch inferred for signal `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.\dummy_opcode' from process `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15858$1323'.
No latch inferred for signal `\ibex_branch_predict.\branch_imm' from process `\ibex_branch_predict.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12017$1298'.
No latch inferred for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\fetch_addr_n' from process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17970$939'.
No latch inferred for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\exc_pc' from process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17957$934'.
No latch inferred for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\irq_vec' from process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17957$934'.
No latch inferred for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\imm_b' from process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17382$867'.
No latch inferred for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\bt_b_operand_o' from process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17381$866'.
No latch inferred for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\bt_a_operand_o' from process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17378$865'.
No latch inferred for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\perf_branch_o' from process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17628$831'.
No latch inferred for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\branch_set_raw_d' from process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17628$831'.
No latch inferred for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\branch_not_set' from process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17628$831'.
No latch inferred for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\jump_set_raw' from process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17628$831'.
No latch inferred for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\stall_multdiv' from process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17628$831'.
No latch inferred for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\stall_branch' from process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17628$831'.
No latch inferred for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\stall_jump' from process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17628$831'.
No latch inferred for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\rf_we_raw' from process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17628$831'.
No latch inferred for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\stall_alu' from process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17628$831'.
No latch inferred for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\id_fsm_d' from process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17628$831'.
No latch inferred for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\csr_pipe_flush' from process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17474$778'.
No latch inferred for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\rf_wdata_id_o' from process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17410$777'.
No latch inferred for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\alu_operand_a' from process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17333$771'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\data_req_o' from process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18561$700'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\addr_incr_req_o' from process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18561$700'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\perf_load_o' from process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18561$700'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\perf_store_o' from process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18561$700'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\addr_update' from process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18561$700'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\ctrl_update' from process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18561$700'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\rdata_update' from process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18561$700'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\handle_misaligned_d' from process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18561$700'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\pmp_err_d' from process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18561$700'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\lsu_err_d' from process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18561$700'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\ls_fsm_ns' from process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18561$700'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\data_rdata_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18535$692'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\rdata_b_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18511$687'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\rdata_h_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18487$682'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\rdata_w_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18479$681'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\data_wdata' from process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18447$673'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\data_be' from process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18407$670'.
No latch inferred for signal `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.\rf_wdata_wb_mux[0]' from process `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$669'.
No latch inferred for signal `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.\rf_wdata_wb_mux[1]' from process `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$669'.
No latch inferred for signal `\prim_secded_inv_39_32_enc.\data_o' from process `\prim_secded_inv_39_32_enc.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:29347$445'.
No latch inferred for signal `\prim_secded_inv_39_32_enc.\sv2v_cast_39$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:29348$444.$result' from process `\prim_secded_inv_39_32_enc.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:29347$445'.
No latch inferred for signal `\prim_secded_inv_39_32_enc.\sv2v_cast_39$func$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:29348$444.inp' from process `\prim_secded_inv_39_32_enc.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:29347$445'.

4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_dummy_r0.rf_r0_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20118$303'.
  created $adff cell `$procdff$8988' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[31].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$300'.
  created $adff cell `$procdff$8989' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[30].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$298'.
  created $adff cell `$procdff$8990' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[29].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$296'.
  created $adff cell `$procdff$8991' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[28].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$294'.
  created $adff cell `$procdff$8992' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[27].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$292'.
  created $adff cell `$procdff$8993' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[26].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$290'.
  created $adff cell `$procdff$8994' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[25].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$288'.
  created $adff cell `$procdff$8995' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[24].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$286'.
  created $adff cell `$procdff$8996' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[23].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$284'.
  created $adff cell `$procdff$8997' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[22].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$282'.
  created $adff cell `$procdff$8998' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[21].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$280'.
  created $adff cell `$procdff$8999' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[20].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$278'.
  created $adff cell `$procdff$9000' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[19].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$276'.
  created $adff cell `$procdff$9001' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[18].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$274'.
  created $adff cell `$procdff$9002' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[17].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$272'.
  created $adff cell `$procdff$9003' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[16].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$270'.
  created $adff cell `$procdff$9004' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[15].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$268'.
  created $adff cell `$procdff$9005' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[14].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$266'.
  created $adff cell `$procdff$9006' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[13].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$264'.
  created $adff cell `$procdff$9007' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[12].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$262'.
  created $adff cell `$procdff$9008' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[11].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$260'.
  created $adff cell `$procdff$9009' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[10].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$258'.
  created $adff cell `$procdff$9010' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[9].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$256'.
  created $adff cell `$procdff$9011' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[8].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$254'.
  created $adff cell `$procdff$9012' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[7].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$252'.
  created $adff cell `$procdff$9013' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[6].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$250'.
  created $adff cell `$procdff$9014' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[5].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$248'.
  created $adff cell `$procdff$9015' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[4].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$246'.
  created $adff cell `$procdff$9016' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[3].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$244'.
  created $adff cell `$procdff$9017' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[2].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$242'.
  created $adff cell `$procdff$9018' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.\g_rf_flops[1].rf_reg_q' using process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$240'.
  created $adff cell `$procdff$9019' with positive edge clock and negative level reset.
Creating register for signal `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.\lfsr_q' using process `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:25576$2006'.
  created $adff cell `$procdff$9020' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.\err_q [2]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1996'.
  created $adff cell `$procdff$9021' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.\rdata_q [95:64]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1996'.
  created $adff cell `$procdff$9022' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.\err_q [1]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1994'.
  created $adff cell `$procdff$9023' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.\rdata_q [63:32]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1994'.
  created $adff cell `$procdff$9024' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.\err_q [0]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1992'.
  created $adff cell `$procdff$9025' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.\rdata_q [31:0]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1992'.
  created $adff cell `$procdff$9026' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.\instr_addr_q' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16149$1963'.
  created $adff cell `$procdff$9027' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.\valid_q' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16189$1961'.
  created $adff cell `$procdff$9028' with positive edge clock and negative level reset.
Creating register for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\mcountinhibit_q' using process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14696$1881'.
  created $adff cell `$procdff$9029' with positive edge clock and negative level reset.
Creating register for signal `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.\priv_lvl_q' using process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14234$1859'.
  created $adff cell `$procdff$9030' with positive edge clock and negative level reset.
Creating register for signal `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.\rdata_q' using process `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1734'.
  created $adff cell `$procdff$9031' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.\rdata_q' using process `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1732'.
  created $adff cell `$procdff$9032' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.\rdata_q' using process `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1730'.
  created $adff cell `$procdff$9033' with positive edge clock and negative level reset.
Creating register for signal `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.\rdata_q' using process `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1728'.
  created $adff cell `$procdff$9034' with positive edge clock and negative level reset.
Creating register for signal `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.\rdata_q' using process `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1726'.
  created $adff cell `$procdff$9035' with positive edge clock and negative level reset.
Creating register for signal `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.\rdata_q' using process `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1724'.
  created $adff cell `$procdff$9036' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\counter_q' using process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13629$1722'.
  created $adff cell `$procdff$9037' with positive edge clock and negative level reset.
Creating register for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\counter_q' using process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13629$1717'.
  created $adff cell `$procdff$9038' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.\rdata_q' using process `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1712'.
  created $adff cell `$procdff$9039' with positive edge clock and negative level reset.
Creating register for signal `\ibex_multdiv_slow.\md_state_q' using process `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19703$1643'.
  created $adff cell `$procdff$9040' with positive edge clock and negative level reset.
Creating register for signal `\ibex_multdiv_slow.\multdiv_count_q' using process `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19703$1643'.
  created $adff cell `$procdff$9041' with positive edge clock and negative level reset.
Creating register for signal `\ibex_multdiv_slow.\op_b_shift_q' using process `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19703$1643'.
  created $adff cell `$procdff$9042' with positive edge clock and negative level reset.
Creating register for signal `\ibex_multdiv_slow.\op_a_shift_q' using process `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19703$1643'.
  created $adff cell `$procdff$9043' with positive edge clock and negative level reset.
Creating register for signal `\ibex_multdiv_slow.\div_by_zero_q' using process `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19703$1643'.
  created $adff cell `$procdff$9044' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\g_intg_irq_int.mem_resp_intg_err_irq_pending_q' using process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12413$1526'.
  created $adff cell `$procdff$9045' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\g_intg_irq_int.mem_resp_intg_err_addr_q' using process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12413$1526'.
  created $adff cell `$procdff$9046' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\ctrl_fsm_cs' using process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12699$1512'.
  created $adff cell `$procdff$9047' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\nmi_mode_q' using process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12699$1512'.
  created $adff cell `$procdff$9048' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\debug_mode_q' using process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12699$1512'.
  created $adff cell `$procdff$9049' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\load_err_q' using process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12699$1512'.
  created $adff cell `$procdff$9050' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\store_err_q' using process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12699$1512'.
  created $adff cell `$procdff$9051' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\exc_req_q' using process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12699$1512'.
  created $adff cell `$procdff$9052' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\illegal_insn_q' using process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12699$1512'.
  created $adff cell `$procdff$9053' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\do_single_step_q' using process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12699$1512'.
  created $adff cell `$procdff$9054' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\enter_debug_mode_prio_q' using process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12699$1512'.
  created $adff cell `$procdff$9055' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.\debug_cause_q' using process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12452$1450'.
  created $adff cell `$procdff$9056' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'1.\fetch_addr_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19983$1363'.
  created $adff cell `$procdff$9057' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'1.\stored_addr_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19967$1361'.
  created $adff cell `$procdff$9058' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'1.\valid_req_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20013$1359'.
  created $adff cell `$procdff$9059' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'1.\discard_req_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20013$1359'.
  created $adff cell `$procdff$9060' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'1.\rdata_outstanding_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20013$1359'.
  created $adff cell `$procdff$9061' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'1.\branch_discard_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20013$1359'.
  created $adff cell `$procdff$9062' with positive edge clock and negative level reset.
Creating register for signal `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.\dummy_cnt_q' using process `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15852$1319'.
  created $adff cell `$procdff$9063' with positive edge clock and negative level reset.
Creating register for signal `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.\dummy_instr_seed_q' using process `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15823$1310'.
  created $adff cell `$procdff$9064' with positive edge clock and negative level reset.
Creating register for signal `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.\q_o' using process `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:24933$1026'.
  created $adff cell `$procdff$9065' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\g_branch_predictor.instr_skid_data_q' using process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18259$1008'.
  created $adff cell `$procdff$9066' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\g_branch_predictor.instr_skid_addr_q' using process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18259$1008'.
  created $adff cell `$procdff$9067' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\g_branch_predictor.instr_skid_bp_taken_q' using process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18259$1008'.
  created $adff cell `$procdff$9068' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\g_branch_predictor.instr_skid_valid_q' using process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18253$1006'.
  created $adff cell `$procdff$9069' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\g_branch_predictor.instr_bp_taken_q' using process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18240$993'.
  created $adff cell `$procdff$9070' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\g_secure_pc.prev_instr_seq_q' using process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18214$987'.
  created $adff cell `$procdff$9071' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\instr_rdata_id_o' using process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18173$978'.
  created $adff cell `$procdff$9072' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\instr_rdata_alu_id_o' using process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18173$978'.
  created $adff cell `$procdff$9073' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\instr_rdata_c_id_o' using process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18173$978'.
  created $adff cell `$procdff$9074' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\instr_is_compressed_id_o' using process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18173$978'.
  created $adff cell `$procdff$9075' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\instr_fetch_err_o' using process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18173$978'.
  created $adff cell `$procdff$9076' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\instr_fetch_err_plus2_o' using process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18173$978'.
  created $adff cell `$procdff$9077' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\illegal_c_insn_id_o' using process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18173$978'.
  created $adff cell `$procdff$9078' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\pc_id_o' using process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18173$978'.
  created $adff cell `$procdff$9079' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\dummy_instr_id_o' using process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18132$976'.
  created $adff cell `$procdff$9080' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\instr_valid_id_q' using process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18159$969'.
  created $adff cell `$procdff$9081' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.\instr_new_id_q' using process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18159$969'.
  created $adff cell `$procdff$9082' with positive edge clock and negative level reset.
Creating register for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\g_sec_branch_taken.branch_taken_q' using process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17603$878'.
  created $adff cell `$procdff$9083' with positive edge clock and negative level reset.
Creating register for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\g_branch_set_flop.branch_set_raw_q' using process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17584$873'.
  created $adff cell `$procdff$9084' with positive edge clock and negative level reset.
Creating register for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\imd_val_q [33:0]' using process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17400$871'.
  created $adff cell `$procdff$9085' with positive edge clock and negative level reset.
Creating register for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\imd_val_q [67:34]' using process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17400$869'.
  created $adff cell `$procdff$9086' with positive edge clock and negative level reset.
Creating register for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\id_fsm_q' using process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17622$829'.
  created $adff cell `$procdff$9087' with positive edge clock and negative level reset.
Creating register for signal `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.\branch_jump_set_done_q' using process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17593$823'.
  created $adff cell `$procdff$9088' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\handle_misaligned_q' using process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18641$721'.
  created $adff cell `$procdff$9089' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\pmp_err_q' using process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18641$721'.
  created $adff cell `$procdff$9090' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\lsu_err_q' using process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18641$721'.
  created $adff cell `$procdff$9091' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\ls_fsm_cs' using process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18641$721'.
  created $adff cell `$procdff$9092' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\addr_last_q' using process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18474$679'.
  created $adff cell `$procdff$9093' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\rdata_offset_q' using process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18460$676'.
  created $adff cell `$procdff$9094' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\data_type_q' using process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18460$676'.
  created $adff cell `$procdff$9095' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\data_sign_ext_q' using process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18460$676'.
  created $adff cell `$procdff$9096' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\data_we_q' using process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18460$676'.
  created $adff cell `$procdff$9097' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.\rdata_q' using process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18455$674'.
  created $adff cell `$procdff$9098' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.\g_writeback_stage.g_dummy_instr_wb.dummy_instr_wb_q' using process `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:21018$667'.
  created $adff cell `$procdff$9099' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.\g_writeback_stage.rf_wdata_wb_q' using process `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20968$647'.
  created $adff cell `$procdff$9100' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.\g_writeback_stage.rf_we_wb_q' using process `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20968$647'.
  created $adff cell `$procdff$9101' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.\g_writeback_stage.rf_waddr_wb_q' using process `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20968$647'.
  created $adff cell `$procdff$9102' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.\g_writeback_stage.wb_pc_q' using process `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20968$647'.
  created $adff cell `$procdff$9103' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.\g_writeback_stage.wb_compressed_q' using process `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20968$647'.
  created $adff cell `$procdff$9104' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.\g_writeback_stage.wb_count_q' using process `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20968$647'.
  created $adff cell `$procdff$9105' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.\g_writeback_stage.wb_instr_type_q' using process `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20968$647'.
  created $adff cell `$procdff$9106' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.\g_writeback_stage.wb_valid_q' using process `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20962$645'.
  created $adff cell `$procdff$9107' with positive edge clock and negative level reset.
Creating register for signal `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.\rdata_q' using process `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1736'.
  created $adff cell `$procdff$9108' with positive edge clock and negative level reset.

4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `prim_secded_inv_39_32_dec.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:29293$354'.
Found and cleaned up 1 empty switch in `$paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:24903$348'.
Removing empty process `$paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:24903$348'.
Removing empty process `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$343'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$311'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$308'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$308'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$305'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$305'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20118$303'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20118$303'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$300'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$300'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$298'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$298'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$296'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$296'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$294'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$294'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$292'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$292'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$290'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$290'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$288'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$288'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$286'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$286'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$284'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$284'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$282'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$282'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$280'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$280'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$278'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$278'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$276'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$276'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$274'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$274'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$272'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$272'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$270'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$270'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$268'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$268'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$266'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$266'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$264'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$264'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$262'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$262'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$260'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$260'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$258'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$258'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$256'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$256'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$254'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$254'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$252'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$252'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$250'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$250'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$248'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$248'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$246'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$246'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$244'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$244'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$242'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$242'.
Found and cleaned up 1 empty switch in `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$240'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20107$240'.
Removing empty process `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20070$175'.
Removing empty process `ibex_top.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20565$130'.
Removing empty process `ibex_top.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20579$107'.
Removing empty process `ibex_top.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20576$106'.
Removing empty process `ibex_top.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20573$105'.
Removing empty process `ibex_top.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20569$104'.
Removing empty process `ibex_top.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20325$99'.
Removing empty process `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$2008'.
Removing empty process `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:25576$2006'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1996'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1996'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1994'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1994'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1992'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16197$1992'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16149$1963'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16149$1963'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16189$1961'.
Found and cleaned up 2 empty switches in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16127$1942'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16127$1942'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1910'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1905'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1904'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1903'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1902'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1901'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1900'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1899'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1898'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1897'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1896'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1895'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1894'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1893'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1892'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1891'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14560$1890'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14696$1881'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14600$1878'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14578$1877'.
Found and cleaned up 1 empty switch in `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14572$1875'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14572$1875'.
Found and cleaned up 1 empty switch in `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14241$1862'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14241$1862'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14234$1859'.
Found and cleaned up 12 empty switches in `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14094$1803'.
Found and cleaned up 6 empty switches in `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13959$1764'.
Removing empty process `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13959$1764'.
Found and cleaned up 1 empty switch in `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1734'.
Removing empty process `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1734'.
Found and cleaned up 1 empty switch in `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1732'.
Removing empty process `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1732'.
Found and cleaned up 1 empty switch in `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1730'.
Removing empty process `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1730'.
Found and cleaned up 1 empty switch in `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1728'.
Removing empty process `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1728'.
Found and cleaned up 1 empty switch in `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1726'.
Removing empty process `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1726'.
Found and cleaned up 1 empty switch in `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1724'.
Removing empty process `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1724'.
Removing empty process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13629$1722'.
Found and cleaned up 3 empty switches in `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13613$1720'.
Removing empty process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13613$1720'.
Removing empty process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13629$1717'.
Found and cleaned up 3 empty switches in `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13613$1715'.
Removing empty process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:13613$1715'.
Found and cleaned up 1 empty switch in `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1712'.
Removing empty process `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1712'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11953$1709'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11950$1708'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11947$1707'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11944$1706'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11941$1705'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11938$1704'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11934$1703'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11931$1702'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11928$1701'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11924$1700'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11956$1699'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11956$1699'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11428$1698'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11428$1698'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11416$1687'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11416$1687'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11388$1681'.
Found and cleaned up 2 empty switches in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11371$1679'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11371$1679'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11365$1673'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11365$1673'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11363$1671'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11322$1665'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11322$1665'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11316$1660'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11316$1660'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11309$1658'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11309$1658'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11297$1656'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11297$1656'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11288$1654'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11288$1654'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11268$1653'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11268$1653'.
Found and cleaned up 1 empty switch in `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19703$1643'.
Removing empty process `ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19703$1643'.
Found and cleaned up 6 empty switches in `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19589$1596'.
Removing empty process `ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19589$1596'.
Found and cleaned up 2 empty switches in `\ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19542$1569'.
Removing empty process `ibex_multdiv_slow.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19542$1569'.
Removing empty process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15044$1567'.
Found and cleaned up 14 empty switches in `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15319$1554'.
Removing empty process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15319$1554'.
Found and cleaned up 28 empty switches in `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
Removing empty process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15067$1538'.
Found and cleaned up 1 empty switch in `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15062$1532'.
Removing empty process `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15062$1532'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12413$1526'.
Found and cleaned up 3 empty switches in `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12399$1520'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12399$1520'.
Found and cleaned up 6 empty switches in `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12345$1514'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12345$1514'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12699$1512'.
Found and cleaned up 30 empty switches in `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12474$1452'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12452$1450'.
Found and cleaned up 15 empty switches in `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12441$1444'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12441$1444'.
Found and cleaned up 17 empty switches in `\ibex_compressed_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12050$1381'.
Removing empty process `ibex_compressed_decoder.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12050$1381'.
Found and cleaned up 1 empty switch in `$paramod\ibex_prefetch_buffer\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19983$1363'.
Removing empty process `$paramod\ibex_prefetch_buffer\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19983$1363'.
Found and cleaned up 1 empty switch in `$paramod\ibex_prefetch_buffer\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19967$1361'.
Removing empty process `$paramod\ibex_prefetch_buffer\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19967$1361'.
Removing empty process `$paramod\ibex_prefetch_buffer\ResetAll=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20013$1359'.
Removing empty process `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$1324'.
Found and cleaned up 1 empty switch in `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15858$1323'.
Removing empty process `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15858$1323'.
Found and cleaned up 1 empty switch in `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15852$1319'.
Removing empty process `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15852$1319'.
Found and cleaned up 1 empty switch in `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15823$1310'.
Removing empty process `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15823$1310'.
Found and cleaned up 1 empty switch in `\ibex_branch_predict.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12017$1298'.
Removing empty process `ibex_branch_predict.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:12017$1298'.
Removing empty process `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:24933$1026'.
Found and cleaned up 1 empty switch in `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18259$1008'.
Removing empty process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18259$1008'.
Removing empty process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18253$1006'.
Found and cleaned up 1 empty switch in `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18240$993'.
Removing empty process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18240$993'.
Removing empty process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18214$987'.
Found and cleaned up 1 empty switch in `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18173$978'.
Removing empty process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18173$978'.
Found and cleaned up 1 empty switch in `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18132$976'.
Removing empty process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18132$976'.
Removing empty process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18159$969'.
Found and cleaned up 1 empty switch in `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17970$939'.
Removing empty process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17970$939'.
Found and cleaned up 2 empty switches in `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17957$934'.
Removing empty process `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17957$934'.
Removing empty process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17603$878'.
Removing empty process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17584$873'.
Found and cleaned up 1 empty switch in `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17400$871'.
Removing empty process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17400$871'.
Found and cleaned up 1 empty switch in `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17400$869'.
Removing empty process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17400$869'.
Found and cleaned up 1 empty switch in `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17382$867'.
Removing empty process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17382$867'.
Removing empty process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17381$866'.
Removing empty process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17378$865'.
Found and cleaned up 7 empty switches in `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17628$831'.
Removing empty process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17628$831'.
Found and cleaned up 1 empty switch in `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17622$829'.
Removing empty process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17622$829'.
Removing empty process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17593$823'.
Found and cleaned up 4 empty switches in `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17474$778'.
Removing empty process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17474$778'.
Found and cleaned up 1 empty switch in `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17410$777'.
Removing empty process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17410$777'.
Found and cleaned up 1 empty switch in `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17333$771'.
Removing empty process `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:17333$771'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18641$721'.
Found and cleaned up 8 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18561$700'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18561$700'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18535$692'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18535$692'.
Found and cleaned up 5 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18511$687'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18511$687'.
Found and cleaned up 5 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18487$682'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18487$682'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18479$681'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18479$681'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18474$679'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18474$679'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18460$676'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18460$676'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18455$674'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18455$674'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18447$673'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18447$673'.
Found and cleaned up 7 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18407$670'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18407$670'.
Removing empty process `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:0$669'.
Found and cleaned up 1 empty switch in `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:21018$667'.
Removing empty process `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:21018$667'.
Found and cleaned up 1 empty switch in `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20968$647'.
Removing empty process `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20968$647'.
Removing empty process `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20962$645'.
Found and cleaned up 1 empty switch in `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1736'.
Removing empty process `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14878$1736'.
Removing empty process `prim_secded_inv_39_32_enc.$proc$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:29347$445'.
Cleaned up 273 empty switches.

4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_secded_inv_39_32_dec.
<suppressed ~14 debug messages>
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
Optimizing module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
<suppressed ~7 debug messages>
Optimizing module prim_clock_gating.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
Optimizing module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
<suppressed ~2 debug messages>
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
Optimizing module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
<suppressed ~3 debug messages>
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
Optimizing module ibex_top.
<suppressed ~18 debug messages>
Optimizing module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
<suppressed ~2 debug messages>
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Optimizing module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
<suppressed ~146 debug messages>
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
<suppressed ~31 debug messages>
Optimizing module ibex_multdiv_slow.
<suppressed ~37 debug messages>
Optimizing module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
<suppressed ~39 debug messages>
Optimizing module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
<suppressed ~62 debug messages>
Optimizing module ibex_compressed_decoder.
<suppressed ~35 debug messages>
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
Optimizing module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
<suppressed ~2 debug messages>
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
Optimizing module ibex_branch_predict.
<suppressed ~4 debug messages>
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
<suppressed ~32 debug messages>
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
Optimizing module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
<suppressed ~3 debug messages>
Optimizing module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
<suppressed ~109 debug messages>
Optimizing module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
<suppressed ~57 debug messages>
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
<suppressed ~2 debug messages>
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
Optimizing module prim_secded_inv_39_32_enc.
<suppressed ~8 debug messages>

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
Optimizing module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
Optimizing module prim_clock_gating.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
Optimizing module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
Optimizing module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
Optimizing module ibex_top.
Optimizing module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Optimizing module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
<suppressed ~4 debug messages>
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Optimizing module ibex_multdiv_slow.
Optimizing module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
Optimizing module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
Optimizing module ibex_compressed_decoder.
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
Optimizing module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
Optimizing module ibex_branch_predict.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
Optimizing module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Optimizing module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Optimizing module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
Optimizing module prim_secded_inv_39_32_enc.

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_secded_inv_39_32_dec'.
<suppressed ~18 debug messages>
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1'.
Finding identical cells in module `\prim_clock_gating'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop'.
Finding identical cells in module `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff'.
<suppressed ~93 debug messages>
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `\ibex_top'.
Finding identical cells in module `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr'.
Finding identical cells in module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1'.
<suppressed ~45 debug messages>
Finding identical cells in module `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers'.
<suppressed ~7344 debug messages>
Finding identical cells in module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Finding identical cells in module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Finding identical cells in module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Finding identical cells in module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Finding identical cells in module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Finding identical cells in module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Finding identical cells in module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Finding identical cells in module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.
<suppressed ~54 debug messages>
Finding identical cells in module `\ibex_multdiv_slow'.
<suppressed ~366 debug messages>
Finding identical cells in module `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder'.
<suppressed ~798 debug messages>
Finding identical cells in module `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1'.
<suppressed ~495 debug messages>
Finding identical cells in module `\ibex_compressed_decoder'.
<suppressed ~330 debug messages>
Finding identical cells in module `$paramod\ibex_prefetch_buffer\ResetAll=1'1'.
<suppressed ~33 debug messages>
Finding identical cells in module `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr'.
<suppressed ~15 debug messages>
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ibex_branch_predict'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check'.
<suppressed ~78 debug messages>
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop'.
Finding identical cells in module `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage'.
<suppressed ~57 debug messages>
Finding identical cells in module `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage'.
<suppressed ~138 debug messages>
Finding identical cells in module `$paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block'.
Finding identical cells in module `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111'.
<suppressed ~381 debug messages>
Finding identical cells in module `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1'.
<suppressed ~9 debug messages>
Finding identical cells in module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000001100'.
Finding identical cells in module `\prim_secded_inv_39_32_enc'.
Removed a total of 3420 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \prim_secded_inv_39_32_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_clock_gating..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000000111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2178.
Running muxtree optimizer on module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3147.
    dead port 2/2 on $mux $procmux$3147.
    dead port 1/2 on $mux $procmux$3145.
    dead port 2/2 on $mux $procmux$3145.
    dead port 1/2 on $mux $procmux$4322.
    dead port 2/2 on $mux $procmux$4322.
    dead port 1/2 on $mux $procmux$3140.
    dead port 2/2 on $mux $procmux$3140.
    dead port 1/2 on $mux $procmux$3138.
    dead port 2/2 on $mux $procmux$3138.
    dead port 1/2 on $mux $procmux$4363.
    dead port 2/2 on $mux $procmux$4363.
    dead port 1/2 on $mux $procmux$3133.
    dead port 2/2 on $mux $procmux$3133.
    dead port 1/2 on $mux $procmux$3131.
    dead port 2/2 on $mux $procmux$3131.
    dead port 2/2 on $mux $procmux$3126.
    dead port 1/2 on $mux $procmux$3106.
    dead port 2/2 on $mux $procmux$3106.
    dead port 1/2 on $mux $procmux$3104.
    dead port 2/2 on $mux $procmux$3104.
    dead port 1/2 on $mux $procmux$3389.
    dead port 2/2 on $mux $procmux$3389.
    dead port 1/2 on $mux $procmux$3086.
    dead port 2/2 on $mux $procmux$3086.
    dead port 1/2 on $mux $procmux$3084.
    dead port 2/2 on $mux $procmux$3084.
    dead port 1/2 on $mux $procmux$3386.
    dead port 2/2 on $mux $procmux$3386.
    dead port 2/2 on $mux $procmux$3066.
    dead port 2/2 on $mux $procmux$3064.
    dead port 1/2 on $mux $procmux$3383.
    dead port 2/2 on $mux $procmux$3383.
    dead port 2/2 on $mux $procmux$3043.
    dead port 1/2 on $mux $procmux$3380.
    dead port 2/2 on $mux $procmux$3380.
    dead port 2/2 on $mux $procmux$3030.
    dead port 2/2 on $mux $procmux$3028.
    dead port 1/2 on $mux $procmux$3377.
    dead port 2/2 on $mux $procmux$3377.
    dead port 2/2 on $mux $procmux$3014.
    dead port 1/2 on $mux $procmux$3374.
    dead port 2/2 on $mux $procmux$3374.
    dead port 2/2 on $mux $procmux$3001.
    dead port 1/2 on $mux $procmux$3371.
    dead port 2/2 on $mux $procmux$3371.
    dead port 2/2 on $mux $procmux$2988.
    dead port 2/2 on $mux $procmux$2969.
    dead port 1/2 on $mux $procmux$3368.
    dead port 2/2 on $mux $procmux$3368.
    dead port 2/2 on $mux $procmux$2956.
    dead port 2/2 on $mux $procmux$3365.
    dead port 2/2 on $mux $procmux$2943.
    dead port 2/2 on $mux $procmux$2930.
    dead port 1/2 on $mux $procmux$4309.
    dead port 2/2 on $mux $procmux$4309.
    dead port 2/2 on $mux $procmux$2917.
    dead port 2/2 on $mux $procmux$3346.
    dead port 2/2 on $mux $procmux$2904.
    dead port 2/2 on $mux $procmux$2884.
    dead port 2/2 on $mux $procmux$2871.
    dead port 2/2 on $mux $procmux$3328.
    dead port 2/2 on $mux $procmux$2858.
    dead port 2/2 on $mux $procmux$2845.
    dead port 2/2 on $mux $procmux$2825.
    dead port 2/2 on $mux $procmux$3311.
    dead port 2/2 on $mux $procmux$2805.
    dead port 2/2 on $mux $procmux$2792.
    dead port 1/2 on $mux $procmux$2790.
    dead port 1/2 on $mux $procmux$2781.
    dead port 2/2 on $mux $procmux$2781.
    dead port 2/2 on $mux $procmux$3295.
    dead port 2/2 on $mux $procmux$3280.
    dead port 1/2 on $mux $procmux$2764.
    dead port 1/2 on $mux $procmux$2762.
    dead port 2/2 on $mux $procmux$3266.
    dead port 2/2 on $mux $procmux$2760.
    dead port 2/2 on $mux $procmux$3253.
    dead port 2/2 on $mux $procmux$4058.
    dead port 2/2 on $mux $procmux$3240.
    dead port 1/2 on $mux $procmux$3163.
    dead port 2/2 on $mux $procmux$3163.
    dead port 2/2 on $mux $procmux$3228.
    dead port 2/2 on $mux $procmux$3217.
    dead port 2/2 on $mux $procmux$3207.
    dead port 2/2 on $mux $procmux$3198.
    dead port 1/2 on $mux $procmux$4349.
    dead port 2/2 on $mux $procmux$4349.
    dead port 1/2 on $mux $procmux$3155.
    dead port 2/2 on $mux $procmux$3155.
    dead port 2/2 on $mux $procmux$2665.
    dead port 1/2 on $mux $procmux$3153.
    dead port 2/2 on $mux $procmux$3153.
    dead port 1/2 on $mux $procmux$3161.
    dead port 2/2 on $mux $procmux$3161.
    dead port 2/2 on $mux $procmux$2653.
    dead port 2/2 on $mux $procmux$2645.
    dead port 2/2 on $mux $procmux$2637.
    dead port 2/2 on $mux $procmux$2629.
    dead port 2/2 on $mux $procmux$2621.
    dead port 2/2 on $mux $procmux$2613.
    dead port 2/2 on $mux $procmux$2605.
    dead port 2/2 on $mux $procmux$2597.
    dead port 2/2 on $mux $procmux$2589.
    dead port 2/2 on $mux $procmux$2581.
    dead port 2/2 on $mux $procmux$2573.
    dead port 2/2 on $mux $procmux$2565.
    dead port 2/2 on $mux $procmux$2557.
    dead port 2/2 on $mux $procmux$2549.
    dead port 2/2 on $mux $procmux$2541.
    dead port 2/2 on $mux $procmux$2533.
    dead port 2/2 on $mux $procmux$2525.
    dead port 2/2 on $mux $procmux$2517.
    dead port 2/2 on $mux $procmux$3657.
    dead port 1/2 on $mux $procmux$2515.
    dead port 2/2 on $mux $procmux$2506.
    dead port 1/2 on $mux $procmux$2504.
    dead port 2/2 on $mux $procmux$2495.
    dead port 2/2 on $mux $procmux$3190.
    dead port 1/2 on $mux $procmux$2493.
    dead port 2/2 on $mux $procmux$2484.
    dead port 1/2 on $mux $procmux$2482.
    dead port 2/2 on $mux $procmux$2473.
    dead port 1/2 on $mux $procmux$2471.
    dead port 2/2 on $mux $procmux$2462.
    dead port 1/2 on $mux $procmux$2460.
    dead port 1/2 on $mux $procmux$2457.
    dead port 2/2 on $mux $procmux$2448.
    dead port 1/2 on $mux $procmux$2446.
    dead port 2/2 on $mux $procmux$2437.
    dead port 1/2 on $mux $procmux$2435.
    dead port 2/2 on $mux $procmux$2426.
    dead port 1/2 on $mux $procmux$2424.
    dead port 2/2 on $mux $procmux$2415.
    dead port 1/2 on $mux $procmux$2413.
    dead port 2/2 on $mux $procmux$2404.
    dead port 1/2 on $mux $procmux$2402.
    dead port 2/2 on $mux $procmux$2393.
    dead port 1/2 on $mux $procmux$2391.
    dead port 2/2 on $mux $procmux$2382.
    dead port 1/2 on $mux $procmux$2380.
    dead port 2/2 on $mux $procmux$2371.
    dead port 1/2 on $mux $procmux$2369.
    dead port 2/2 on $mux $procmux$2360.
    dead port 1/2 on $mux $procmux$4297.
    dead port 2/2 on $mux $procmux$4297.
    dead port 1/2 on $mux $procmux$2358.
    dead port 1/2 on $mux $procmux$2355.
    dead port 2/2 on $mux $procmux$2346.
    dead port 1/2 on $mux $procmux$2344.
    dead port 1/2 on $mux $procmux$2341.
    dead port 1/2 on $mux $procmux$2339.
    dead port 2/2 on $mux $procmux$2329.
    dead port 1/2 on $mux $procmux$2327.
    dead port 1/2 on $mux $procmux$2324.
    dead port 2/2 on $mux $procmux$2315.
    dead port 1/2 on $mux $procmux$2313.
    dead port 1/2 on $mux $procmux$2310.
    dead port 2/2 on $mux $procmux$2301.
    dead port 1/2 on $mux $procmux$2299.
    dead port 1/2 on $mux $procmux$2296.
    dead port 1/2 on $mux $procmux$2294.
    dead port 1/2 on $mux $procmux$4335.
    dead port 2/2 on $mux $procmux$4335.
    dead port 1/2 on $mux $procmux$2263.
    dead port 1/2 on $mux $procmux$2261.
    dead port 2/2 on $mux $procmux$2259.
    dead port 2/2 on $mux $procmux$3783.
    dead port 1/2 on $mux $procmux$2253.
    dead port 1/2 on $mux $procmux$2251.
    dead port 2/2 on $mux $procmux$2249.
    dead port 2/2 on $mux $procmux$4238.
    dead port 1/2 on $mux $procmux$2243.
    dead port 1/2 on $mux $procmux$2241.
    dead port 2/2 on $mux $procmux$2239.
    dead port 1/2 on $mux $procmux$2233.
    dead port 2/2 on $mux $procmux$3183.
    dead port 1/2 on $mux $procmux$2231.
    dead port 2/2 on $mux $procmux$2229.
    dead port 1/2 on $mux $procmux$2223.
    dead port 1/2 on $mux $procmux$2221.
    dead port 2/2 on $mux $procmux$2219.
    dead port 2/2 on $mux $procmux$3177.
    dead port 1/2 on $mux $procmux$2213.
    dead port 1/2 on $mux $procmux$2211.
    dead port 2/2 on $mux $procmux$2209.
    dead port 1/2 on $mux $procmux$3171.
    dead port 2/2 on $mux $procmux$3171.
    dead port 1/2 on $mux $procmux$3169.
    dead port 2/2 on $mux $procmux$3169.
    dead port 2/2 on $mux $procmux$4192.
Running muxtree optimizer on module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4451.
Running muxtree optimizer on module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4466.
Running muxtree optimizer on module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_multdiv_slow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4781.
    dead port 2/2 on $mux $procmux$4639.
    dead port 2/2 on $mux $procmux$4637.
    dead port 2/2 on $mux $procmux$4770.
    dead port 2/2 on $mux $procmux$4652.
    dead port 2/2 on $mux $procmux$4626.
    dead port 2/2 on $mux $procmux$4624.
    dead port 2/2 on $mux $procmux$4650.
    dead port 2/2 on $mux $procmux$4759.
    dead port 2/2 on $mux $procmux$4613.
    dead port 2/2 on $mux $procmux$4611.
    dead port 2/2 on $mux $procmux$4854.
    dead port 2/2 on $mux $procmux$4747.
    dead port 2/2 on $mux $procmux$4600.
    dead port 2/2 on $mux $procmux$4598.
    dead port 2/2 on $mux $procmux$4737.
    dead port 2/2 on $mux $procmux$4735.
    dead port 2/2 on $mux $procmux$4587.
    dead port 2/2 on $mux $procmux$4585.
    dead port 2/2 on $mux $procmux$4720.
    dead port 2/2 on $mux $procmux$4718.
    dead port 2/2 on $mux $procmux$4574.
    dead port 2/2 on $mux $procmux$4572.
    dead port 2/2 on $mux $procmux$4822.
    dead port 2/2 on $mux $procmux$4862.
    dead port 2/2 on $mux $procmux$4561.
    dead port 2/2 on $mux $procmux$4559.
    dead port 2/2 on $mux $procmux$4811.
    dead port 2/2 on $mux $procmux$4703.
    dead port 2/2 on $mux $procmux$4701.
    dead port 2/2 on $mux $procmux$4804.
    dead port 2/2 on $mux $procmux$4686.
    dead port 2/2 on $mux $procmux$4684.
    dead port 2/2 on $mux $procmux$4669.
    dead port 2/2 on $mux $procmux$4667.
    dead port 2/2 on $mux $procmux$4792.
Running muxtree optimizer on module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5685.
    dead port 2/2 on $mux $procmux$5958.
    dead port 2/2 on $mux $procmux$5678.
    dead port 2/2 on $mux $procmux$5671.
    dead port 2/2 on $mux $procmux$5944.
    dead port 2/2 on $mux $procmux$5663.
    dead port 2/2 on $mux $procmux$5656.
    dead port 2/2 on $mux $procmux$5942.
    dead port 2/2 on $mux $procmux$5654.
    dead port 2/2 on $mux $procmux$5646.
    dead port 2/2 on $mux $procmux$5644.
    dead port 2/2 on $mux $procmux$5929.
    dead port 2/2 on $mux $procmux$5636.
    dead port 2/2 on $mux $procmux$5630.
    dead port 2/2 on $mux $procmux$5624.
    dead port 2/2 on $mux $procmux$5618.
    dead port 1/2 on $mux $procmux$5612.
    dead port 2/2 on $mux $procmux$5612.
    dead port 1/2 on $mux $procmux$5610.
    dead port 2/2 on $mux $procmux$5610.
    dead port 2/2 on $mux $procmux$5606.
    dead port 2/2 on $mux $procmux$5600.
    dead port 2/2 on $mux $procmux$5594.
    dead port 2/2 on $mux $procmux$5588.
    dead port 2/2 on $mux $procmux$5582.
    dead port 2/2 on $mux $procmux$5576.
    dead port 2/2 on $mux $procmux$5570.
    dead port 2/2 on $mux $procmux$5919.
    dead port 2/2 on $mux $procmux$5564.
    dead port 2/2 on $mux $procmux$5562.
    dead port 2/2 on $mux $procmux$5552.
    dead port 2/2 on $mux $procmux$5917.
    dead port 2/2 on $mux $procmux$5550.
    dead port 2/2 on $mux $procmux$5541.
    dead port 2/2 on $mux $procmux$5539.
    dead port 2/2 on $mux $procmux$5531.
    dead port 2/2 on $mux $procmux$5529.
    dead port 2/2 on $mux $procmux$5522.
    dead port 2/2 on $mux $procmux$5520.
    dead port 2/2 on $mux $procmux$5905.
    dead port 2/2 on $mux $procmux$5509.
    dead port 2/2 on $mux $procmux$5903.
    dead port 2/2 on $mux $procmux$5507.
    dead port 2/2 on $mux $procmux$5496.
    dead port 2/2 on $mux $procmux$5901.
    dead port 2/2 on $mux $procmux$5494.
    dead port 2/2 on $mux $procmux$5487.
    dead port 2/2 on $mux $procmux$6106.
    dead port 1/2 on $mux $procmux$5485.
    dead port 2/2 on $mux $procmux$5478.
    dead port 2/2 on $mux $procmux$5890.
    dead port 1/2 on $mux $procmux$5476.
    dead port 2/2 on $mux $procmux$5888.
    dead port 2/2 on $mux $procmux$5467.
    dead port 1/2 on $mux $procmux$5465.
    dead port 2/2 on $mux $procmux$5886.
    dead port 2/2 on $mux $procmux$6090.
    dead port 2/2 on $mux $procmux$5875.
    dead port 2/2 on $mux $procmux$5873.
    dead port 2/2 on $mux $procmux$5864.
    dead port 2/2 on $mux $procmux$6074.
    dead port 2/2 on $mux $procmux$5862.
    dead port 1/2 on $mux $procmux$5860.
    dead port 2/2 on $mux $procmux$6059.
    dead port 2/2 on $mux $procmux$5847.
    dead port 2/2 on $mux $procmux$5845.
    dead port 1/2 on $mux $procmux$5843.
    dead port 2/2 on $mux $procmux$5840.
    dead port 2/2 on $mux $procmux$6044.
    dead port 2/2 on $mux $procmux$5831.
    dead port 2/2 on $mux $procmux$5375.
    dead port 2/2 on $mux $procmux$5829.
    dead port 2/2 on $mux $procmux$5360.
    dead port 2/2 on $mux $procmux$5345.
    dead port 1/2 on $mux $procmux$5827.
    dead port 2/2 on $mux $procmux$5329.
    dead port 2/2 on $mux $procmux$5824.
    dead port 2/2 on $mux $procmux$5314.
    dead port 2/2 on $mux $procmux$6029.
    dead port 2/2 on $mux $procmux$5299.
    dead port 2/2 on $mux $procmux$5815.
    dead port 2/2 on $mux $procmux$5285.
    dead port 2/2 on $mux $procmux$5270.
    dead port 2/2 on $mux $procmux$5813.
    dead port 2/2 on $mux $procmux$5256.
    dead port 2/2 on $mux $procmux$5237.
    dead port 1/2 on $mux $procmux$5811.
    dead port 2/2 on $mux $procmux$5223.
    dead port 2/2 on $mux $procmux$5808.
    dead port 2/2 on $mux $procmux$5209.
    dead port 2/2 on $mux $procmux$5195.
    dead port 2/2 on $mux $procmux$5800.
    dead port 2/2 on $mux $procmux$5181.
    dead port 1/2 on $mux $procmux$5179.
    dead port 2/2 on $mux $procmux$5167.
    dead port 2/2 on $mux $procmux$5798.
    dead port 1/2 on $mux $procmux$5165.
    dead port 2/2 on $mux $procmux$5153.
    dead port 1/2 on $mux $procmux$5151.
    dead port 2/2 on $mux $procmux$5139.
    dead port 1/2 on $mux $procmux$5796.
    dead port 1/2 on $mux $procmux$5137.
    dead port 2/2 on $mux $procmux$5125.
    dead port 2/2 on $mux $procmux$5793.
    dead port 2/2 on $mux $procmux$5112.
    dead port 2/2 on $mux $procmux$5099.
    dead port 2/2 on $mux $procmux$5783.
    dead port 2/2 on $mux $procmux$5781.
    dead port 1/2 on $mux $procmux$5779.
    dead port 2/2 on $mux $procmux$5776.
    dead port 2/2 on $mux $procmux$5084.
    dead port 2/2 on $mux $procmux$5767.
    dead port 2/2 on $mux $procmux$5082.
    dead port 2/2 on $mux $procmux$6015.
    dead port 2/2 on $mux $procmux$5075.
    dead port 2/2 on $mux $procmux$5073.
    dead port 2/2 on $mux $procmux$5759.
    dead port 2/2 on $mux $procmux$5067.
    dead port 2/2 on $mux $procmux$5065.
    dead port 2/2 on $mux $procmux$5056.
    dead port 2/2 on $mux $procmux$5751.
    dead port 2/2 on $mux $procmux$5054.
    dead port 1/2 on $mux $procmux$5052.
    dead port 2/2 on $mux $procmux$5042.
    dead port 2/2 on $mux $procmux$5034.
    dead port 2/2 on $mux $procmux$5743.
    dead port 2/2 on $mux $procmux$5026.
    dead port 2/2 on $mux $procmux$6002.
    dead port 2/2 on $mux $procmux$5018.
    dead port 1/2 on $mux $procmux$5741.
    dead port 1/2 on $mux $procmux$5016.
    dead port 2/2 on $mux $procmux$5000.
    dead port 1/2 on $mux $procmux$4998.
    dead port 2/2 on $mux $procmux$4986.
    dead port 1/2 on $mux $procmux$4984.
    dead port 2/2 on $mux $procmux$5726.
    dead port 2/2 on $mux $procmux$4959.
    dead port 1/2 on $mux $procmux$5724.
    dead port 2/2 on $mux $procmux$4952.
    dead port 2/2 on $mux $procmux$4944.
    dead port 2/2 on $mux $procmux$5711.
    dead port 2/2 on $mux $procmux$5987.
    dead port 2/2 on $mux $procmux$4936.
    dead port 1/2 on $mux $procmux$5709.
    dead port 2/2 on $mux $procmux$4929.
    dead port 2/2 on $mux $procmux$4927.
    dead port 2/2 on $mux $procmux$4922.
    dead port 2/2 on $mux $procmux$4920.
    dead port 2/2 on $mux $procmux$4915.
    dead port 2/2 on $mux $procmux$4913.
    dead port 2/2 on $mux $procmux$4908.
    dead port 2/2 on $mux $procmux$4906.
    dead port 2/2 on $mux $procmux$4901.
    dead port 2/2 on $mux $procmux$4895.
    dead port 2/2 on $mux $procmux$4890.
    dead port 2/2 on $mux $procmux$4884.
    dead port 2/2 on $mux $procmux$4879.
    dead port 1/2 on $mux $procmux$4877.
    dead port 2/2 on $mux $procmux$5972.
    dead port 1/2 on $mux $procmux$6131.
    dead port 2/2 on $mux $procmux$6131.
    dead port 2/2 on $mux $procmux$5692.
Running muxtree optimizer on module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$6535: \nmi_mode_q -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$7140.
    dead port 2/2 on $mux $procmux$7140.
    dead port 1/2 on $mux $procmux$7133.
    dead port 2/2 on $mux $procmux$7133.
    dead port 1/2 on $mux $procmux$7131.
    dead port 2/2 on $mux $procmux$7131.
    dead port 1/2 on $mux $procmux$7124.
    dead port 2/2 on $mux $procmux$7124.
    dead port 2/2 on $mux $procmux$7433.
    dead port 1/2 on $mux $procmux$7122.
    dead port 2/2 on $mux $procmux$7122.
    dead port 1/2 on $mux $procmux$7120.
    dead port 2/2 on $mux $procmux$7120.
    dead port 1/2 on $mux $procmux$7112.
    dead port 2/2 on $mux $procmux$7112.
    dead port 1/2 on $mux $procmux$7110.
    dead port 2/2 on $mux $procmux$7110.
    dead port 1/2 on $mux $procmux$7108.
    dead port 2/2 on $mux $procmux$7108.
    dead port 2/2 on $mux $procmux$7100.
    dead port 2/2 on $mux $procmux$7098.
    dead port 2/2 on $mux $procmux$7088.
    dead port 2/2 on $mux $procmux$7421.
    dead port 2/2 on $mux $procmux$7086.
    dead port 2/2 on $mux $procmux$7076.
    dead port 2/2 on $mux $procmux$7074.
    dead port 2/2 on $mux $procmux$7064.
    dead port 2/2 on $mux $procmux$7062.
    dead port 2/2 on $mux $procmux$7060.
    dead port 1/2 on $mux $procmux$7049.
    dead port 2/2 on $mux $procmux$7049.
    dead port 2/2 on $mux $procmux$7410.
    dead port 1/2 on $mux $procmux$7047.
    dead port 2/2 on $mux $procmux$7047.
    dead port 1/2 on $mux $procmux$7045.
    dead port 2/2 on $mux $procmux$7045.
    dead port 1/2 on $mux $procmux$7042.
    dead port 2/2 on $mux $procmux$7042.
    dead port 1/2 on $mux $procmux$7034.
    dead port 2/2 on $mux $procmux$7034.
    dead port 1/2 on $mux $procmux$7032.
    dead port 2/2 on $mux $procmux$7032.
    dead port 1/2 on $mux $procmux$7030.
    dead port 2/2 on $mux $procmux$7030.
    dead port 1/2 on $mux $procmux$7027.
    dead port 2/2 on $mux $procmux$7027.
    dead port 2/2 on $mux $procmux$7019.
    dead port 2/2 on $mux $procmux$7017.
    dead port 1/2 on $mux $procmux$7015.
    dead port 2/2 on $mux $procmux$7004.
    dead port 2/2 on $mux $procmux$7399.
    dead port 2/2 on $mux $procmux$7002.
    dead port 1/2 on $mux $procmux$7000.
    dead port 1/2 on $mux $procmux$6997.
    dead port 2/2 on $mux $procmux$6986.
    dead port 2/2 on $mux $procmux$6984.
    dead port 1/2 on $mux $procmux$6982.
    dead port 1/2 on $mux $procmux$6979.
    dead port 1/2 on $mux $procmux$6976.
    dead port 2/2 on $mux $procmux$6965.
    dead port 2/2 on $mux $procmux$6958.
    dead port 2/2 on $mux $procmux$7388.
    dead port 2/2 on $mux $procmux$6951.
    dead port 2/2 on $mux $procmux$6944.
    dead port 2/2 on $mux $procmux$6938.
    dead port 2/2 on $mux $procmux$7377.
    dead port 2/2 on $mux $procmux$6932.
    dead port 2/2 on $mux $procmux$6926.
    dead port 2/2 on $mux $procmux$6920.
    dead port 2/2 on $mux $procmux$7366.
    dead port 2/2 on $mux $procmux$6914.
    dead port 2/2 on $mux $procmux$6908.
    dead port 2/2 on $mux $procmux$6902.
    dead port 2/2 on $mux $procmux$7356.
    dead port 2/2 on $mux $procmux$6896.
    dead port 2/2 on $mux $procmux$6890.
    dead port 2/2 on $mux $procmux$6884.
    dead port 2/2 on $mux $procmux$7346.
    dead port 2/2 on $mux $procmux$6878.
    dead port 2/2 on $mux $procmux$6872.
    dead port 2/2 on $mux $procmux$7344.
    dead port 2/2 on $mux $procmux$6866.
    dead port 2/2 on $mux $procmux$6860.
    dead port 2/2 on $mux $procmux$7333.
    dead port 2/2 on $mux $procmux$6858.
    dead port 2/2 on $mux $procmux$6854.
    dead port 2/2 on $mux $procmux$6852.
    dead port 2/2 on $mux $procmux$6848.
    dead port 2/2 on $mux $procmux$6846.
    dead port 2/2 on $mux $procmux$7323.
    dead port 2/2 on $mux $procmux$6831.
    dead port 2/2 on $mux $procmux$7313.
    dead port 2/2 on $mux $procmux$6829.
    dead port 2/2 on $mux $procmux$7303.
    dead port 2/2 on $mux $procmux$6814.
    dead port 2/2 on $mux $procmux$6812.
    dead port 2/2 on $mux $procmux$7295.
    dead port 2/2 on $mux $procmux$6797.
    dead port 2/2 on $mux $procmux$6795.
    dead port 2/2 on $mux $procmux$6780.
    dead port 2/2 on $mux $procmux$7284.
    dead port 2/2 on $mux $procmux$6778.
    dead port 2/2 on $mux $procmux$6763.
    dead port 2/2 on $mux $procmux$6761.
    dead port 2/2 on $mux $procmux$7274.
    dead port 1/2 on $mux $procmux$7494.
    dead port 2/2 on $mux $procmux$7494.
    dead port 2/2 on $mux $procmux$6744.
    dead port 2/2 on $mux $procmux$7264.
    dead port 2/2 on $mux $procmux$6742.
    dead port 2/2 on $mux $procmux$7254.
    dead port 1/2 on $mux $procmux$7488.
    dead port 2/2 on $mux $procmux$7488.
    dead port 2/2 on $mux $procmux$6725.
    dead port 2/2 on $mux $procmux$7252.
    dead port 2/2 on $mux $procmux$6723.
    dead port 1/2 on $mux $procmux$6721.
    dead port 1/2 on $mux $procmux$6719.
    dead port 1/2 on $mux $procmux$6717.
    dead port 2/2 on $mux $procmux$7241.
    dead port 2/2 on $mux $procmux$6715.
    dead port 2/2 on $mux $procmux$6705.
    dead port 2/2 on $mux $procmux$6703.
    dead port 1/2 on $mux $procmux$6701.
    dead port 2/2 on $mux $procmux$7239.
    dead port 1/2 on $mux $procmux$6699.
    dead port 1/2 on $mux $procmux$6697.
    dead port 2/2 on $mux $procmux$6695.
    dead port 2/2 on $mux $procmux$6685.
    dead port 2/2 on $mux $procmux$6683.
    dead port 1/2 on $mux $procmux$6681.
    dead port 1/2 on $mux $procmux$6679.
    dead port 1/2 on $mux $procmux$6677.
    dead port 2/2 on $mux $procmux$6675.
    dead port 2/2 on $mux $procmux$6665.
    dead port 2/2 on $mux $procmux$7228.
    dead port 2/2 on $mux $procmux$6663.
    dead port 1/2 on $mux $procmux$6661.
    dead port 1/2 on $mux $procmux$6659.
    dead port 1/2 on $mux $procmux$6657.
    dead port 2/2 on $mux $procmux$6655.
    dead port 2/2 on $mux $procmux$6645.
    dead port 2/2 on $mux $procmux$6643.
    dead port 1/2 on $mux $procmux$6641.
    dead port 1/2 on $mux $procmux$6639.
    dead port 1/2 on $mux $procmux$6637.
    dead port 2/2 on $mux $procmux$6635.
    dead port 2/2 on $mux $procmux$6625.
    dead port 2/2 on $mux $procmux$7226.
    dead port 2/2 on $mux $procmux$6623.
    dead port 1/2 on $mux $procmux$6621.
    dead port 1/2 on $mux $procmux$6619.
    dead port 1/2 on $mux $procmux$6617.
    dead port 2/2 on $mux $procmux$6615.
    dead port 2/2 on $mux $procmux$6605.
    dead port 1/2 on $mux $procmux$7224.
    dead port 1/2 on $mux $procmux$6603.
    dead port 2/2 on $mux $procmux$6596.
    dead port 1/2 on $mux $procmux$6594.
    dead port 2/2 on $mux $procmux$6587.
    dead port 2/2 on $mux $procmux$7212.
    dead port 1/2 on $mux $procmux$6585.
    dead port 2/2 on $mux $procmux$6578.
    dead port 1/2 on $mux $procmux$6576.
    dead port 2/2 on $mux $procmux$6569.
    dead port 2/2 on $mux $procmux$7210.
    dead port 1/2 on $mux $procmux$6567.
    dead port 2/2 on $mux $procmux$6560.
    dead port 1/2 on $mux $procmux$7208.
    dead port 1/2 on $mux $procmux$6558.
    dead port 2/2 on $mux $procmux$6551.
    dead port 1/2 on $mux $procmux$6549.
    dead port 2/2 on $mux $procmux$6542.
    dead port 2/2 on $mux $procmux$7196.
    dead port 1/2 on $mux $procmux$6540.
    dead port 2/2 on $mux $procmux$6537.
    dead port 2/2 on $mux $procmux$6530.
    dead port 1/2 on $mux $procmux$6528.
    dead port 1/2 on $mux $procmux$6525.
    dead port 2/2 on $mux $procmux$6518.
    dead port 1/2 on $mux $procmux$6516.
    dead port 1/2 on $mux $procmux$6513.
    dead port 2/2 on $mux $procmux$6506.
    dead port 2/2 on $mux $procmux$7187.
    dead port 1/2 on $mux $procmux$6504.
    dead port 1/2 on $mux $procmux$6501.
    dead port 2/2 on $mux $procmux$6494.
    dead port 1/2 on $mux $procmux$6492.
    dead port 1/2 on $mux $procmux$6489.
    dead port 2/2 on $mux $procmux$6482.
    dead port 1/2 on $mux $procmux$6480.
    dead port 1/2 on $mux $procmux$6477.
    dead port 2/2 on $mux $procmux$6470.
    dead port 2/2 on $mux $procmux$7178.
    dead port 1/2 on $mux $procmux$6468.
    dead port 1/2 on $mux $procmux$6465.
    dead port 1/2 on $mux $procmux$6462.
    dead port 2/2 on $mux $procmux$6455.
    dead port 1/2 on $mux $procmux$6428.
    dead port 1/2 on $mux $procmux$6422.
    dead port 1/2 on $mux $procmux$6416.
    dead port 1/2 on $mux $procmux$6410.
    dead port 1/2 on $mux $procmux$6404.
    dead port 1/2 on $mux $procmux$6398.
    dead port 1/2 on $mux $procmux$6395.
    dead port 1/2 on $mux $procmux$6389.
    dead port 1/2 on $mux $procmux$6386.
    dead port 1/2 on $mux $procmux$6380.
    dead port 1/2 on $mux $procmux$6377.
    dead port 1/2 on $mux $procmux$6371.
    dead port 1/2 on $mux $procmux$6368.
    dead port 1/2 on $mux $procmux$6362.
    dead port 1/2 on $mux $procmux$6359.
    dead port 1/2 on $mux $procmux$6356.
    dead port 1/2 on $mux $procmux$6350.
    dead port 1/2 on $mux $procmux$6347.
    dead port 1/2 on $mux $procmux$6344.
    dead port 1/2 on $mux $procmux$6338.
    dead port 1/2 on $mux $procmux$6335.
    dead port 1/2 on $mux $procmux$6332.
    dead port 1/2 on $mux $procmux$6326.
    dead port 1/2 on $mux $procmux$6323.
    dead port 1/2 on $mux $procmux$6320.
    dead port 1/2 on $mux $procmux$6317.
    dead port 1/2 on $mux $procmux$6311.
    dead port 1/2 on $mux $procmux$6308.
    dead port 1/2 on $mux $procmux$6305.
    dead port 1/2 on $mux $procmux$6302.
    dead port 1/2 on $mux $procmux$6296.
    dead port 1/2 on $mux $procmux$6293.
    dead port 1/2 on $mux $procmux$6290.
    dead port 1/2 on $mux $procmux$6287.
    dead port 1/2 on $mux $procmux$6284.
    dead port 2/2 on $mux $procmux$6269.
    dead port 1/2 on $mux $procmux$6263.
    dead port 1/2 on $mux $procmux$6257.
    dead port 2/2 on $mux $procmux$7169.
    dead port 2/2 on $mux $procmux$7160.
    dead port 2/2 on $mux $procmux$7151.
    dead port 2/2 on $mux $procmux$7445.
    dead port 1/2 on $mux $procmux$7142.
    dead port 2/2 on $mux $procmux$7142.
Running muxtree optimizer on module \ibex_compressed_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$7802.
    dead port 2/2 on $mux $procmux$7800.
    dead port 2/2 on $mux $procmux$7798.
    dead port 2/2 on $mux $procmux$7930.
    dead port 2/2 on $mux $procmux$7787.
    dead port 2/2 on $mux $procmux$7875.
    dead port 2/2 on $mux $procmux$7910.
    dead port 2/2 on $mux $procmux$7873.
    dead port 2/2 on $mux $procmux$7864.
    dead port 2/2 on $mux $procmux$7908.
    dead port 2/2 on $mux $procmux$7862.
    dead port 2/2 on $mux $procmux$7778.
    dead port 2/2 on $mux $procmux$7853.
    dead port 2/2 on $mux $procmux$7851.
    dead port 2/2 on $mux $procmux$7815.
    dead port 2/2 on $mux $procmux$7897.
    dead port 2/2 on $mux $procmux$7769.
    dead port 2/2 on $mux $procmux$7767.
    dead port 2/2 on $mux $procmux$7757.
    dead port 2/2 on $mux $procmux$7755.
    dead port 2/2 on $mux $procmux$7842.
    dead port 2/2 on $mux $procmux$7746.
    dead port 2/2 on $mux $procmux$7744.
    dead port 2/2 on $mux $procmux$7840.
    dead port 2/2 on $mux $procmux$7736.
    dead port 2/2 on $mux $procmux$7734.
    dead port 2/2 on $mux $procmux$7813.
    dead port 2/2 on $mux $procmux$7726.
    dead port 2/2 on $mux $procmux$7886.
    dead port 2/2 on $mux $procmux$7724.
    dead port 1/2 on $mux $procmux$7722.
    dead port 2/2 on $mux $procmux$7713.
    dead port 2/2 on $mux $procmux$7711.
    dead port 1/2 on $mux $procmux$7709.
    dead port 2/2 on $mux $procmux$7700.
    dead port 2/2 on $mux $procmux$7698.
    dead port 2/2 on $mux $procmux$7831.
    dead port 1/2 on $mux $procmux$7696.
    dead port 1/2 on $mux $procmux$7694.
    dead port 2/2 on $mux $procmux$7684.
    dead port 2/2 on $mux $procmux$7682.
    dead port 2/2 on $mux $procmux$7829.
    dead port 2/2 on $mux $procmux$7680.
    dead port 2/2 on $mux $procmux$7671.
    dead port 2/2 on $mux $procmux$7920.
    dead port 2/2 on $mux $procmux$7669.
    dead port 2/2 on $mux $procmux$7827.
    dead port 2/2 on $mux $procmux$7667.
    dead port 1/2 on $mux $procmux$7664.
    dead port 2/2 on $mux $procmux$7817.
Running muxtree optimizer on module $paramod\ibex_prefetch_buffer\ResetAll=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ibex_branch_predict..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$8025: \id_fsm_q -> 1'1
      Replacing known input bits on port B of cell $procmux$8137: \id_fsm_q -> 1'0
      Replacing known input bits on port B of cell $procmux$8119: \id_fsm_q -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$8250.
    dead port 1/2 on $mux $procmux$8311.
    dead port 2/2 on $mux $procmux$8238.
    dead port 1/2 on $mux $procmux$8236.
    dead port 2/2 on $mux $procmux$8325.
    dead port 2/2 on $mux $procmux$8411.
    dead port 1/2 on $mux $procmux$8414.
    dead port 2/2 on $mux $procmux$8223.
    dead port 1/2 on $mux $procmux$8221.
    dead port 2/2 on $mux $procmux$8426.
    dead port 2/2 on $mux $procmux$8207.
    dead port 1/2 on $mux $procmux$8205.
    dead port 2/2 on $mux $procmux$8190.
    dead port 1/2 on $mux $procmux$8188.
    dead port 2/2 on $mux $procmux$8173.
    dead port 1/2 on $mux $procmux$8171.
    dead port 2/2 on $mux $procmux$8331.
    dead port 2/2 on $mux $procmux$8343.
    dead port 2/2 on $mux $procmux$8349.
    dead port 2/2 on $mux $procmux$8156.
    dead port 1/2 on $mux $procmux$8154.
    dead port 2/2 on $mux $procmux$8298.
    dead port 2/2 on $mux $procmux$8152.
    dead port 2/2 on $mux $procmux$8143.
    dead port 1/2 on $mux $procmux$8141.
    dead port 1/2 on $mux $procmux$8296.
    dead port 2/2 on $mux $procmux$8139.
    dead port 2/2 on $mux $procmux$8127.
    dead port 1/2 on $mux $procmux$8125.
    dead port 1/2 on $mux $procmux$8123.
    dead port 2/2 on $mux $procmux$8355.
    dead port 2/2 on $mux $procmux$8121.
    dead port 2/2 on $mux $procmux$8110.
    dead port 1/2 on $mux $procmux$8108.
    dead port 1/2 on $mux $procmux$8106.
    dead port 2/2 on $mux $procmux$8104.
    dead port 2/2 on $mux $procmux$8093.
    dead port 1/2 on $mux $procmux$8091.
    dead port 1/2 on $mux $procmux$8089.
    dead port 2/2 on $mux $procmux$8087.
    dead port 2/2 on $mux $procmux$8076.
    dead port 1/2 on $mux $procmux$8074.
    dead port 1/2 on $mux $procmux$8072.
    dead port 1/2 on $mux $procmux$8070.
    dead port 2/2 on $mux $procmux$8361.
    dead port 2/2 on $mux $procmux$8068.
    dead port 2/2 on $mux $procmux$8061.
    dead port 2/2 on $mux $procmux$8059.
    dead port 2/2 on $mux $procmux$8053.
    dead port 2/2 on $mux $procmux$8051.
    dead port 2/2 on $mux $procmux$8045.
    dead port 2/2 on $mux $procmux$8043.
    dead port 2/2 on $mux $procmux$8037.
    dead port 2/2 on $mux $procmux$8035.
    dead port 2/2 on $mux $procmux$8029.
    dead port 2/2 on $mux $procmux$8027.
    dead port 2/2 on $mux $procmux$8313.
    dead port 2/2 on $mux $procmux$8283.
    dead port 1/2 on $mux $procmux$8281.
    dead port 2/2 on $mux $procmux$8319.
    dead port 2/2 on $mux $procmux$8337.
    dead port 1/2 on $mux $procmux$8420.
    dead port 2/2 on $mux $procmux$8268.
    dead port 1/2 on $mux $procmux$8266.
    dead port 2/2 on $mux $procmux$8367.
    dead port 2/2 on $mux $procmux$8252.
    dead port 2/2 on $mux $procmux$8373.
Running muxtree optimizer on module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$8905.
    dead port 2/2 on $mux $procmux$8953.
    dead port 2/2 on $mux $procmux$8946.
    dead port 1/2 on $mux $procmux$8944.
    dead port 2/2 on $mux $procmux$8743.
    dead port 2/2 on $mux $procmux$8733.
    dead port 2/2 on $mux $procmux$8723.
    dead port 2/2 on $mux $procmux$8713.
    dead port 2/2 on $mux $procmux$8703.
    dead port 2/2 on $mux $procmux$8693.
    dead port 2/2 on $mux $procmux$8683.
    dead port 2/2 on $mux $procmux$8673.
    dead port 2/2 on $mux $procmux$8663.
    dead port 2/2 on $mux $procmux$8871.
    dead port 2/2 on $mux $procmux$8653.
    dead port 2/2 on $mux $procmux$8934.
    dead port 2/2 on $mux $procmux$8651.
    dead port 2/2 on $mux $procmux$8640.
    dead port 2/2 on $mux $procmux$8638.
    dead port 2/2 on $mux $procmux$8627.
    dead port 2/2 on $mux $procmux$8863.
    dead port 2/2 on $mux $procmux$8625.
    dead port 2/2 on $mux $procmux$8614.
    dead port 2/2 on $mux $procmux$8612.
    dead port 2/2 on $mux $procmux$8601.
    dead port 2/2 on $mux $procmux$8592.
    dead port 2/2 on $mux $procmux$8856.
    dead port 2/2 on $mux $procmux$8583.
    dead port 2/2 on $mux $procmux$8932.
    dead port 2/2 on $mux $procmux$8574.
    dead port 2/2 on $mux $procmux$8565.
    dead port 2/2 on $mux $procmux$8850.
    dead port 2/2 on $mux $procmux$8557.
    dead port 2/2 on $mux $procmux$8549.
    dead port 2/2 on $mux $procmux$8541.
    dead port 2/2 on $mux $procmux$8533.
    dead port 2/2 on $mux $procmux$8525.
    dead port 2/2 on $mux $procmux$8517.
    dead port 1/2 on $mux $procmux$8515.
    dead port 2/2 on $mux $procmux$8506.
    dead port 1/2 on $mux $procmux$8504.
    dead port 2/2 on $mux $procmux$8495.
    dead port 2/2 on $mux $procmux$8840.
    dead port 2/2 on $mux $procmux$8488.
    dead port 2/2 on $mux $procmux$8922.
    dead port 2/2 on $mux $procmux$8481.
    dead port 2/2 on $mux $procmux$8474.
    dead port 2/2 on $mux $procmux$8832.
    dead port 2/2 on $mux $procmux$8467.
    dead port 2/2 on $mux $procmux$8461.
    dead port 2/2 on $mux $procmux$8455.
    dead port 2/2 on $mux $procmux$8825.
    dead port 2/2 on $mux $procmux$8449.
    dead port 2/2 on $mux $procmux$8443.
    dead port 2/2 on $mux $procmux$8819.
    dead port 2/2 on $mux $procmux$8916.
    dead port 1/2 on $mux $procmux$8914.
Running muxtree optimizer on module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000001100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_secded_inv_39_32_enc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 808 multiplexer ports.
<suppressed ~353 debug messages>

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \prim_secded_inv_39_32_dec.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
  Optimizing cells in module \prim_clock_gating.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
  Optimizing cells in module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
  Optimizing cells in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
  Optimizing cells in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
  Optimizing cells in module \ibex_top.
  Optimizing cells in module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
  Optimizing cells in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
  Optimizing cells in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
    New ctrl vector for $pmux cell $procmux$3979: { $procmux$4286_CMP $procmux$4284_CMP $procmux$4283_CMP $procmux$4282_CMP $procmux$4281_CMP $procmux$4280_CMP $procmux$4279_CMP $procmux$4278_CMP $procmux$4257_CMP $procmux$4256_CMP $procmux$4255_CMP $procmux$4254_CMP $procmux$3982_CTRL $procmux$3162_CTRL $procmux$3663_CTRL }
    New ctrl vector for $pmux cell $procmux$4366: $auto$opt_reduce.cc:134:opt_pmux$9128
    New ctrl vector for $pmux cell $procmux$4070: { $procmux$4286_CMP $procmux$4105_CMP $procmux$4284_CMP $procmux$4283_CMP $procmux$4282_CMP $procmux$4281_CMP $procmux$4280_CMP $procmux$4279_CMP $procmux$4278_CMP $procmux$4257_CMP $procmux$4256_CMP $procmux$4255_CMP $procmux$4254_CMP $procmux$3982_CTRL $procmux$3162_CTRL $procmux$3663_CTRL }
    New ctrl vector for $pmux cell $procmux$3624: $auto$opt_reduce.cc:134:opt_pmux$9130
    New ctrl vector for $pmux cell $procmux$3460: { $procmux$4286_CMP $procmux$4283_CMP $procmux$4282_CMP $procmux$4281_CMP $procmux$4280_CMP $procmux$4279_CMP $procmux$4257_CMP $procmux$4256_CMP $procmux$4255_CMP $procmux$4254_CMP $procmux$3982_CTRL $procmux$3162_CTRL $procmux$3663_CTRL }
    New ctrl vector for $pmux cell $procmux$3709: { $procmux$4286_CMP $procmux$4105_CMP $procmux$4283_CMP $procmux$4282_CMP $procmux$4281_CMP $procmux$4280_CMP $procmux$4279_CMP $procmux$4257_CMP $procmux$4256_CMP $procmux$4255_CMP $procmux$4254_CMP $procmux$3982_CTRL $procmux$3162_CTRL $procmux$3663_CTRL }
    New ctrl vector for $pmux cell $procmux$3888: { $procmux$4286_CMP $procmux$4285_CMP $procmux$4284_CMP $procmux$4283_CMP $procmux$4282_CMP $procmux$4281_CMP $procmux$4280_CMP $procmux$4279_CMP $procmux$4278_CMP $procmux$4257_CMP $procmux$4256_CMP $procmux$4255_CMP $procmux$4254_CMP $procmux$3982_CTRL $procmux$3162_CTRL $procmux$3663_CTRL }
    New ctrl vector for $pmux cell $procmux$4250: { $procmux$4286_CMP $procmux$4285_CMP $procmux$4284_CMP $procmux$4283_CMP $procmux$4282_CMP $procmux$4281_CMP $procmux$4280_CMP $procmux$4279_CMP $procmux$4278_CMP $procmux$4257_CMP $procmux$4256_CMP $procmux$4255_CMP $procmux$4254_CMP $procmux$3982_CTRL $procmux$3162_CTRL $procmux$3663_CTRL }
    New ctrl vector for $pmux cell $procmux$3536: { $procmux$3698_CMP $procmux$4286_CMP $procmux$4283_CMP $procmux$4282_CMP $procmux$4281_CMP $procmux$4280_CMP $procmux$4279_CMP $procmux$4257_CMP $procmux$4256_CMP $procmux$4255_CMP $procmux$4254_CMP $procmux$3982_CTRL $procmux$3162_CTRL $procmux$3663_CTRL $procmux$4368_CMP }
    New ctrl vector for $pmux cell $procmux$3661: { $procmux$3698_CMP $procmux$4286_CMP $procmux$4105_CMP $procmux$4283_CMP $procmux$4282_CMP $procmux$4281_CMP $procmux$4280_CMP $procmux$4279_CMP $procmux$4257_CMP $procmux$4256_CMP $procmux$4255_CMP $procmux$4254_CMP $procmux$3666_CMP $procmux$3982_CTRL $procmux$3162_CTRL $procmux$3663_CTRL $procmux$4368_CMP }
    New ctrl vector for $pmux cell $procmux$4117: { $procmux$4286_CMP $procmux$4285_CMP $procmux$4284_CMP $procmux$4283_CMP $procmux$4282_CMP $procmux$4281_CMP $procmux$4280_CMP $procmux$4279_CMP $procmux$4278_CMP $procmux$4257_CMP $procmux$4256_CMP $procmux$4255_CMP $procmux$4254_CMP $procmux$3982_CTRL $procmux$3162_CTRL $procmux$3663_CTRL }
    New ctrl vector for $pmux cell $procmux$3842: { $procmux$4286_CMP $procmux$4285_CMP $procmux$4105_CMP $procmux$4283_CMP $procmux$4282_CMP $procmux$4281_CMP $procmux$4280_CMP $procmux$4279_CMP $procmux$4257_CMP $procmux$4256_CMP $procmux$4255_CMP $procmux$4254_CMP $procmux$3982_CTRL $procmux$3162_CTRL $procmux$3663_CTRL }
    New ctrl vector for $pmux cell $procmux$3935: { $procmux$4286_CMP $procmux$4283_CMP $procmux$4282_CMP $procmux$4281_CMP $procmux$4280_CMP $procmux$4279_CMP $procmux$4257_CMP $procmux$4256_CMP $procmux$4255_CMP $procmux$4254_CMP $procmux$3982_CTRL $procmux$3162_CTRL $procmux$3663_CTRL }
    New ctrl vector for $pmux cell $procmux$4430: $auto$opt_reduce.cc:134:opt_pmux$9132
    New ctrl vector for $pmux cell $procmux$3496: { $procmux$4286_CMP $procmux$4285_CMP $procmux$4284_CMP $procmux$4283_CMP $procmux$4282_CMP $procmux$4281_CMP $procmux$4280_CMP $procmux$4279_CMP $procmux$4278_CMP $procmux$4257_CMP $procmux$4256_CMP $procmux$4255_CMP $procmux$4254_CMP $procmux$3982_CTRL $procmux$3162_CTRL $procmux$3663_CTRL $procmux$4368_CMP }
    New ctrl vector for $pmux cell $procmux$3795: { $procmux$4286_CMP $procmux$4105_CMP $procmux$4284_CMP $procmux$4283_CMP $procmux$4282_CMP $procmux$4281_CMP $procmux$4280_CMP $procmux$4279_CMP $procmux$4278_CMP $procmux$4257_CMP $procmux$4256_CMP $procmux$4255_CMP $procmux$4254_CMP $procmux$3982_CTRL $procmux$3162_CTRL $procmux$3663_CTRL }
    New ctrl vector for $pmux cell $procmux$2195: { $procmux$2198_CMP $procmux$2197_CMP $auto$opt_reduce.cc:134:opt_pmux$9134 }
    New ctrl vector for $pmux cell $procmux$4205: { $procmux$4237_CMP $procmux$4235_CMP $auto$opt_reduce.cc:134:opt_pmux$9136 }
    New ctrl vector for $pmux cell $procmux$4025: { $procmux$4237_CMP $procmux$4235_CMP $auto$opt_reduce.cc:134:opt_pmux$9138 }
    New ctrl vector for $pmux cell $procmux$3574: { $procmux$4286_CMP $procmux$4285_CMP $procmux$4284_CMP $procmux$4283_CMP $procmux$4282_CMP $procmux$4281_CMP $procmux$4280_CMP $procmux$4279_CMP $procmux$4278_CMP $procmux$4257_CMP $procmux$4256_CMP $procmux$4255_CMP $procmux$4254_CMP $procmux$3982_CTRL $procmux$3162_CTRL $procmux$3663_CTRL $procmux$4368_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$9127: { $procmux$4415_CMP $procmux$4413_CMP $procmux$4411_CMP $procmux$4409_CMP $procmux$4408_CMP $procmux$4405_CMP $procmux$4370_CMP [0] $procmux$4369_CMP $procmux$4368_CMP $procmux$4367_CMP $procmux$4364_CMP $procmux$4336_CMP [30:1] $procmux$4286_CMP $procmux$4285_CMP $procmux$4284_CMP $procmux$4283_CMP $procmux$4282_CMP $procmux$4281_CMP $procmux$4280_CMP $procmux$4279_CMP $procmux$4278_CMP $procmux$4277_CMP $procmux$4276_CMP $procmux$4275_CMP $procmux$4274_CMP $procmux$4273_CMP $procmux$4272_CMP $procmux$4271_CMP $procmux$4270_CMP $procmux$4269_CMP $procmux$4268_CMP $procmux$4267_CMP $procmux$4266_CMP $procmux$4265_CMP $procmux$4264_CMP $procmux$4263_CMP $procmux$4262_CMP $procmux$4261_CMP $procmux$4260_CMP $procmux$4259_CMP $procmux$4258_CMP $procmux$4257_CMP $procmux$4256_CMP $procmux$4255_CMP $procmux$4254_CMP $procmux$4105_CMP $procmux$3698_CMP $procmux$3666_CMP }
  Optimizing cells in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
  Optimizing cells in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
  Optimizing cells in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
  Optimizing cells in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
  Optimizing cells in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
  Optimizing cells in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
  Optimizing cells in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
  Optimizing cells in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
  Optimizing cells in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
  Optimizing cells in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
    New ctrl vector for $pmux cell $procmux$4480: { $procmux$4490_CTRL $procmux$4489_CTRL $procmux$4488_CTRL $procmux$4486_CTRL }
  Optimizing cells in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
  Optimizing cells in module \ibex_multdiv_slow.
    New ctrl vector for $pmux cell $procmux$4730: { $procmux$4869_CMP [0] $auto$opt_reduce.cc:134:opt_pmux$9140 }
    New ctrl vector for $pmux cell $procmux$4580: { $auto$opt_reduce.cc:134:opt_pmux$9144 $auto$opt_reduce.cc:134:opt_pmux$9142 }
    New ctrl vector for $pmux cell $procmux$4567: { $auto$opt_reduce.cc:134:opt_pmux$9148 $auto$opt_reduce.cc:134:opt_pmux$9146 }
    New ctrl vector for $pmux cell $procmux$4713: { $procmux$4867_CMP $procmux$4866_CMP $auto$opt_reduce.cc:134:opt_pmux$9150 }
    New ctrl vector for $pmux cell $procmux$4868: { $auto$opt_reduce.cc:134:opt_pmux$9152 $procmux$4855_CTRL }
    New ctrl vector for $pmux cell $procmux$4849: { $procmux$4860_CMP $auto$opt_reduce.cc:134:opt_pmux$9154 $procmux$4858_CMP }
    New ctrl vector for $pmux cell $procmux$4620: { $auto$opt_reduce.cc:134:opt_pmux$9156 $procmux$4855_CTRL }
    New ctrl vector for $pmux cell $procmux$4679: { $auto$opt_reduce.cc:134:opt_pmux$9160 $auto$opt_reduce.cc:134:opt_pmux$9158 }
    New ctrl vector for $pmux cell $procmux$4593: { $auto$opt_reduce.cc:134:opt_pmux$9162 $procmux$4869_CMP [0] $procmux$4869_CMP [1] }
    New ctrl vector for $pmux cell $procmux$4857: $auto$opt_reduce.cc:134:opt_pmux$9164
  Optimizing cells in module \ibex_multdiv_slow.
  Optimizing cells in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
    New ctrl vector for $pmux cell $procmux$5668: $auto$opt_reduce.cc:134:opt_pmux$9166
    New ctrl vector for $pmux cell $procmux$5387: { $procmux$5419_CMP $procmux$5418_CMP $auto$opt_reduce.cc:134:opt_pmux$9170 $auto$opt_reduce.cc:134:opt_pmux$9168 $procmux$5414_CMP $procmux$5433_CMP }
    New ctrl vector for $pmux cell $procmux$6207: $auto$opt_reduce.cc:134:opt_pmux$9172
    New ctrl vector for $pmux cell $procmux$5378: { $procmux$5418_CMP $procmux$5417_CMP $procmux$5430_CMP $procmux$5414_CMP }
    New ctrl vector for $pmux cell $procmux$5968: { $auto$opt_reduce.cc:134:opt_pmux$9174 $procmux$5999_CMP }
    New ctrl vector for $pmux cell $procmux$5913: { $procmux$5916_CMP $procmux$5914_CMP }
    New ctrl vector for $pmux cell $procmux$5514: $auto$opt_reduce.cc:134:opt_pmux$9176
    New ctrl vector for $pmux cell $procmux$6109: { $procmux$6145_CMP $procmux$6219_CMP $auto$opt_reduce.cc:134:opt_pmux$9178 $procmux$6229_CMP }
    New ctrl vector for $pmux cell $procmux$6126: { $auto$opt_reduce.cc:134:opt_pmux$9180 $procmux$6226_CMP }
    New ctrl vector for $pmux cell $procmux$6212: { $auto$opt_reduce.cc:134:opt_pmux$9182 $procmux$6229_CMP }
    New ctrl vector for $pmux cell $procmux$5471: $auto$opt_reduce.cc:134:opt_pmux$9184
    New ctrl vector for $pmux cell $procmux$5010: $auto$opt_reduce.cc:134:opt_pmux$9186
    New ctrl vector for $pmux cell $procmux$4992: $auto$opt_reduce.cc:134:opt_pmux$9188
    New ctrl vector for $pmux cell $procmux$5732: { $auto$opt_reduce.cc:134:opt_pmux$9194 $auto$opt_reduce.cc:134:opt_pmux$9192 $auto$opt_reduce.cc:134:opt_pmux$9190 }
    New ctrl vector for $pmux cell $procmux$4965: { $procmux$4981_CMP $procmux$4980_CMP $procmux$4979_CMP $procmux$4978_CMP $procmux$4977_CMP $procmux$4976_CMP $procmux$4975_CMP $procmux$4974_CMP $auto$opt_reduce.cc:134:opt_pmux$9196 }
    New ctrl vector for $pmux cell $procmux$5998: $auto$opt_reduce.cc:134:opt_pmux$9198
    New ctrl vector for $pmux cell $procmux$4949: $auto$opt_reduce.cc:134:opt_pmux$9200
    New ctrl vector for $pmux cell $procmux$5718: { $procmux$5738_CMP $auto$opt_reduce.cc:134:opt_pmux$9202 }
    New ctrl vector for $pmux cell $procmux$5412: { $procmux$5420_CMP $procmux$5419_CMP $procmux$5418_CMP $procmux$5417_CMP $auto$opt_reduce.cc:134:opt_pmux$9204 $procmux$5414_CMP }
    New ctrl vector for $pmux cell $procmux$5400: { $procmux$5418_CMP $auto$opt_reduce.cc:134:opt_pmux$9206 $procmux$5403_CMP $procmux$5430_CMP $procmux$5414_CMP }
    New ctrl vector for $pmux cell $procmux$6134: { $procmux$6219_CMP $procmux$6218_CMP $procmux$6217_CMP $procmux$6216_CMP $auto$opt_reduce.cc:134:opt_pmux$9208 $procmux$6215_CMP $procmux$6214_CMP $procmux$6226_CMP $procmux$6229_CMP }
    New ctrl vector for $pmux cell $procmux$6247: $auto$opt_reduce.cc:134:opt_pmux$9210
    New ctrl vector for $pmux cell $procmux$5698: $auto$opt_reduce.cc:134:opt_pmux$9212
    New ctrl vector for $pmux cell $procmux$5854: $procmux$5858_CTRL
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$9211: { $procmux$5739_CMP $procmux$5738_CMP $procmux$5737_CMP $procmux$5736_CMP $procmux$5735_CMP $procmux$5734_CMP $procmux$5733_CMP $procmux$5707_CMP $procmux$5706_CMP }
    New ctrl vector for $pmux cell $procmux$5378: { $procmux$5418_CMP $procmux$5417_CMP $procmux$5430_CMP }
  Optimizing cells in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
  Optimizing cells in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
    New ctrl vector for $pmux cell $procmux$7511: { $auto$opt_reduce.cc:134:opt_pmux$9214 $procmux$7559_CMP }
    New ctrl vector for $pmux cell $procmux$7504: { $procmux$7507_CMP $procmux$7546_CMP $auto$opt_reduce.cc:134:opt_pmux$9216 }
    New ctrl vector for $pmux cell $procmux$7469: { $procmux$7546_CMP $auto$opt_reduce.cc:134:opt_pmux$9218 $procmux$7559_CMP }
    New ctrl vector for $pmux cell $procmux$7460: { $procmux$7546_CMP $procmux$7560_CMP $auto$opt_reduce.cc:134:opt_pmux$9220 $procmux$7559_CMP }
    New ctrl vector for $pmux cell $procmux$7554: $auto$opt_reduce.cc:134:opt_pmux$9222
    New ctrl vector for $pmux cell $procmux$7527: { $auto$opt_reduce.cc:134:opt_pmux$9224 $procmux$7559_CMP }
    New ctrl vector for $pmux cell $procmux$7591: { $auto$opt_reduce.cc:134:opt_pmux$9226 $procmux$7559_CMP }
    New ctrl vector for $pmux cell $procmux$7448: { $procmux$7467_CMP $procmux$7483_CMP $procmux$7532_CMP $procmux$7531_CMP $procmux$7507_CMP $procmux$7546_CMP $auto$opt_reduce.cc:134:opt_pmux$9228 $procmux$7559_CMP }
    New ctrl vector for $pmux cell $procmux$7476: $auto$opt_reduce.cc:134:opt_pmux$9230
  Optimizing cells in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
  Optimizing cells in module \ibex_compressed_decoder.
    New ctrl vector for $pmux cell $procmux$7807: { $auto$opt_reduce.cc:134:opt_pmux$9232 $procmux$7808_CTRL }
    New ctrl vector for $pmux cell $procmux$7915: { $procmux$7929_CMP $auto$opt_reduce.cc:134:opt_pmux$9234 $procmux$7916_CTRL }
    New ctrl vector for $pmux cell $procmux$7890: { $procmux$7926_CMP [1] $procmux$7926_CMP [2] $auto$opt_reduce.cc:134:opt_pmux$9236 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$9235: { $procmux$7929_CMP $procmux$7928_CMP $procmux$7927_CMP $procmux$7926_CMP [4:3] $procmux$7926_CMP [0] }
  Optimizing cells in module \ibex_compressed_decoder.
  Optimizing cells in module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
  Optimizing cells in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
    New ctrl vector for $pmux cell $procmux$7951: { $auto$opt_reduce.cc:134:opt_pmux$9240 $auto$opt_reduce.cc:134:opt_pmux$9238 }
    New ctrl vector for $pmux cell $procmux$7946: { $auto$opt_reduce.cc:134:opt_pmux$9242 $procmux$7953_CMP $procmux$7952_CMP }
  Optimizing cells in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
  Optimizing cells in module \ibex_branch_predict.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
  Optimizing cells in module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
  Optimizing cells in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
  Optimizing cells in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
  Optimizing cells in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
  Optimizing cells in module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
  Optimizing cells in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
    New ctrl vector for $pmux cell $procmux$8808: { $procmux$8810_CMP $auto$opt_reduce.cc:134:opt_pmux$9244 }
    New ctrl vector for $pmux cell $procmux$8798: { $procmux$8802_CMP $auto$opt_reduce.cc:134:opt_pmux$9246 }
  Optimizing cells in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
  Optimizing cells in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
  Optimizing cells in module \prim_secded_inv_39_32_enc.
Performed a total of 77 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\prim_secded_inv_39_32_dec'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1'.
Finding identical cells in module `\prim_clock_gating'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop'.
Finding identical cells in module `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `\ibex_top'.
Finding identical cells in module `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr'.
Finding identical cells in module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1'.
Finding identical cells in module `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Finding identical cells in module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Finding identical cells in module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Finding identical cells in module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Finding identical cells in module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Finding identical cells in module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Finding identical cells in module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Finding identical cells in module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.
Finding identical cells in module `\ibex_multdiv_slow'.
<suppressed ~33 debug messages>
Finding identical cells in module `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder'.
<suppressed ~39 debug messages>
Finding identical cells in module `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1'.
<suppressed ~57 debug messages>
Finding identical cells in module `\ibex_compressed_decoder'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod\ibex_prefetch_buffer\ResetAll=1'1'.
Finding identical cells in module `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `\ibex_branch_predict'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop'.
Finding identical cells in module `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage'.
Finding identical cells in module `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage'.
<suppressed ~18 debug messages>
Finding identical cells in module `$paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block'.
Finding identical cells in module `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111'.
<suppressed ~12 debug messages>
Finding identical cells in module `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1'.
Finding identical cells in module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000001100'.
Finding identical cells in module `\prim_secded_inv_39_32_enc'.
Removed a total of 57 cells.

5.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$8989 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[31].rf_reg_q).
Adding EN signal on $procdff$8990 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[30].rf_reg_q).
Adding EN signal on $procdff$8991 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[29].rf_reg_q).
Adding EN signal on $procdff$8992 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[28].rf_reg_q).
Adding EN signal on $procdff$8993 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[27].rf_reg_q).
Adding EN signal on $procdff$8994 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[26].rf_reg_q).
Adding EN signal on $procdff$8995 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[25].rf_reg_q).
Adding EN signal on $procdff$8996 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[24].rf_reg_q).
Adding EN signal on $procdff$8997 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[23].rf_reg_q).
Adding EN signal on $procdff$8998 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[22].rf_reg_q).
Adding EN signal on $procdff$8999 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[21].rf_reg_q).
Adding EN signal on $procdff$9000 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[20].rf_reg_q).
Adding EN signal on $procdff$9001 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[19].rf_reg_q).
Adding EN signal on $procdff$9002 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[18].rf_reg_q).
Adding EN signal on $procdff$9003 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[17].rf_reg_q).
Adding EN signal on $procdff$9004 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[16].rf_reg_q).
Adding EN signal on $procdff$9005 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[15].rf_reg_q).
Adding EN signal on $procdff$9006 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[14].rf_reg_q).
Adding EN signal on $procdff$9007 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[13].rf_reg_q).
Adding EN signal on $procdff$9008 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[12].rf_reg_q).
Adding EN signal on $procdff$9009 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[11].rf_reg_q).
Adding EN signal on $procdff$9010 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[10].rf_reg_q).
Adding EN signal on $procdff$9011 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[9].rf_reg_q).
Adding EN signal on $procdff$9012 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[8].rf_reg_q).
Adding EN signal on $procdff$9013 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[7].rf_reg_q).
Adding EN signal on $procdff$9014 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[6].rf_reg_q).
Adding EN signal on $procdff$9015 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[5].rf_reg_q).
Adding EN signal on $procdff$9016 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[4].rf_reg_q).
Adding EN signal on $procdff$9017 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[3].rf_reg_q).
Adding EN signal on $procdff$9018 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[2].rf_reg_q).
Adding EN signal on $procdff$9019 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[1].rf_reg_q).
Adding EN signal on $procdff$8988 ($adff) from module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff (D = \wdata_a_i, Q = \g_dummy_r0.rf_r0_q).
Adding EN signal on $procdff$9020 ($adff) from module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr (D = $ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:25497$2005_Y, Q = \lfsr_q).
Adding EN signal on $procdff$9021 ($adff) from module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1 (D = \in_err_i, Q = \err_q [2]).
Adding EN signal on $procdff$9022 ($adff) from module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1 (D = \in_rdata_i, Q = \rdata_q [95:64]).
Adding EN signal on $procdff$9023 ($adff) from module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1 (D = $ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16179$1991_Y, Q = \err_q [1]).
Adding EN signal on $procdff$9024 ($adff) from module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1 (D = $ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16178$1990_Y, Q = \rdata_q [63:32]).
Adding EN signal on $procdff$9025 ($adff) from module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1 (D = $ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16179$1977_Y, Q = \err_q [0]).
Adding EN signal on $procdff$9026 ($adff) from module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1 (D = $ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16178$1976_Y, Q = \rdata_q [31:0]).
Adding EN signal on $procdff$9027 ($adff) from module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1 (D = $ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:16146$1948_Y, Q = \instr_addr_q).
Adding EN signal on $procdff$9030 ($adff) from module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers (D = $procmux$2776_Y, Q = \priv_lvl_q).
Adding EN signal on $procdff$9029 ($adff) from module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers (D = { \csr_wdata_int [2] 1'0 \csr_wdata_int [0] }, Q = \mcountinhibit_q).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$9292 ($adffe) from module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Adding EN signal on $procdff$9031 ($adff) from module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr (D = \wr_data_i, Q = \rdata_q).
Adding EN signal on $procdff$9032 ($adff) from module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr (D = \wr_data_i, Q = \rdata_q).
Adding EN signal on $procdff$9033 ($adff) from module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr (D = \wr_data_i, Q = \rdata_q).
Adding EN signal on $procdff$9034 ($adff) from module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr (D = \wr_data_i, Q = \rdata_q).
Adding EN signal on $procdff$9035 ($adff) from module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr (D = \wr_data_i, Q = \rdata_q).
Adding EN signal on $procdff$9036 ($adff) from module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr (D = \wr_data_i, Q = \rdata_q).
Adding EN signal on $procdff$9037 ($adff) from module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000 (D = $procmux$4454_Y [63:32], Q = \counter_q [63:32]).
Adding EN signal on $procdff$9037 ($adff) from module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000 (D = $procmux$4454_Y [31:0], Q = \counter_q [31:0]).
Adding EN signal on $procdff$9038 ($adff) from module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter (D = $procmux$4469_Y [63:32], Q = \counter_q [63:32]).
Adding EN signal on $procdff$9038 ($adff) from module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter (D = $procmux$4469_Y [31:0], Q = \counter_q [31:0]).
Adding EN signal on $procdff$9039 ($adff) from module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr (D = \wr_data_i, Q = \rdata_q).
Adding EN signal on $procdff$9044 ($adff) from module ibex_multdiv_slow (D = \div_by_zero_d, Q = \div_by_zero_q).
Adding EN signal on $procdff$9043 ($adff) from module ibex_multdiv_slow (D = \op_a_shift_d, Q = \op_a_shift_q).
Adding EN signal on $procdff$9042 ($adff) from module ibex_multdiv_slow (D = \op_b_shift_d, Q = \op_b_shift_q).
Adding EN signal on $procdff$9041 ($adff) from module ibex_multdiv_slow (D = \multdiv_count_d, Q = \multdiv_count_q).
Adding EN signal on $procdff$9040 ($adff) from module ibex_multdiv_slow (D = \md_state_d, Q = \md_state_q).
Adding EN signal on $procdff$9049 ($adff) from module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1 (D = $procmux$7511_Y, Q = \debug_mode_q).
Adding EN signal on $procdff$9047 ($adff) from module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1 (D = $procmux$7448_Y, Q = \ctrl_fsm_cs).
Adding EN signal on $procdff$9046 ($adff) from module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1 (D = $2\g_intg_irq_int.mem_resp_intg_err_addr_d[31:0], Q = \g_intg_irq_int.mem_resp_intg_err_addr_q).
Adding EN signal on $procdff$9057 ($adff) from module $paramod\ibex_prefetch_buffer\ResetAll=1'1 (D = $add$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19980$1352_Y, Q = \fetch_addr_q).
Adding EN signal on $procdff$9058 ($adff) from module $paramod\ibex_prefetch_buffer\ResetAll=1'1 (D = $ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19995$1353_Y [1:0], Q = \stored_addr_q [1:0]).
Adding EN signal on $procdff$9058 ($adff) from module $paramod\ibex_prefetch_buffer\ResetAll=1'1 (D = $ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19995$1354_Y [31:2], Q = \stored_addr_q [31:2]).
Adding EN signal on $procdff$9063 ($adff) from module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr (D = $ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15850$1315_Y, Q = \dummy_cnt_q).
Adding EN signal on $procdff$9064 ($adff) from module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr (D = $xor$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:15822$1309_Y, Q = \dummy_instr_seed_q).
Adding EN signal on $procdff$9066 ($adff) from module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage (D = \fetch_rdata, Q = \g_branch_predictor.instr_skid_data_q).
Adding EN signal on $procdff$9067 ($adff) from module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage (D = \fetch_addr, Q = \g_branch_predictor.instr_skid_addr_q).
Adding EN signal on $procdff$9068 ($adff) from module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage (D = $and$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18288$1013_Y, Q = \g_branch_predictor.instr_skid_bp_taken_q).
Adding EN signal on $procdff$9070 ($adff) from module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage (D = $ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18293$1021_Y, Q = \g_branch_predictor.instr_bp_taken_q).
Adding EN signal on $procdff$9072 ($adff) from module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage (D = $ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18127$972_Y, Q = \instr_rdata_id_o).
Adding EN signal on $procdff$9073 ($adff) from module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage (D = $ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18127$972_Y, Q = \instr_rdata_alu_id_o).
Adding EN signal on $procdff$9074 ($adff) from module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage (D = $ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18290$1017_Y [15:0], Q = \instr_rdata_c_id_o).
Adding EN signal on $procdff$9075 ($adff) from module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage (D = $ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18128$973_Y, Q = \instr_is_compressed_id_o).
Adding EN signal on $procdff$9076 ($adff) from module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage (D = $ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18130$975_Y, Q = \instr_fetch_err_o).
Adding EN signal on $procdff$9077 ($adff) from module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage (D = $and$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18098$959_Y, Q = \instr_fetch_err_plus2_o).
Adding EN signal on $procdff$9078 ($adff) from module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage (D = $ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18129$974_Y, Q = \illegal_c_insn_id_o).
Adding EN signal on $procdff$9079 ($adff) from module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage (D = $ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18291$1018_Y, Q = \pc_id_o).
Adding EN signal on $procdff$9080 ($adff) from module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage (D = \gen_dummy_instr.insert_dummy_instr, Q = \dummy_instr_id_o).
Adding EN signal on $procdff$9085 ($adff) from module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage (D = \imd_val_d_ex_i [33:0], Q = \imd_val_q [33:0]).
Adding EN signal on $procdff$9087 ($adff) from module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage (D = \id_fsm_d, Q = \id_fsm_q).
Adding EN signal on $procdff$9086 ($adff) from module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage (D = \imd_val_d_ex_i [67:34], Q = \imd_val_q [67:34]).
Adding EN signal on $procdff$9089 ($adff) from module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111 (D = $procmux$8764_Y, Q = \handle_misaligned_q).
Adding EN signal on $procdff$9097 ($adff) from module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111 (D = \lsu_we_i, Q = \data_we_q).
Adding EN signal on $procdff$9090 ($adff) from module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111 (D = $procmux$8758_Y, Q = \pmp_err_q).
Adding EN signal on $procdff$9091 ($adff) from module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111 (D = $procmux$8753_Y, Q = \lsu_err_q).
Adding EN signal on $procdff$9098 ($adff) from module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111 (D = \data_rdata_i [31:8], Q = \rdata_q).
Adding EN signal on $procdff$9093 ($adff) from module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111 (D = $ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18473$678_Y, Q = \addr_last_q).
Adding EN signal on $procdff$9094 ($adff) from module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111 (D = \adder_result_ex_i [1:0], Q = \rdata_offset_q).
Adding EN signal on $procdff$9095 ($adff) from module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111 (D = \lsu_type_i, Q = \data_type_q).
Adding EN signal on $procdff$9096 ($adff) from module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111 (D = \lsu_sign_ext_i, Q = \data_sign_ext_q).
Adding EN signal on $procdff$9105 ($adff) from module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1 (D = \instr_perf_count_id_i, Q = \g_writeback_stage.wb_count_q).
Adding EN signal on $procdff$9106 ($adff) from module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1 (D = \instr_type_wb_i, Q = \g_writeback_stage.wb_instr_type_q).
Adding EN signal on $procdff$9099 ($adff) from module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1 (D = \dummy_instr_id_i, Q = \g_writeback_stage.g_dummy_instr_wb.dummy_instr_wb_q).
Adding EN signal on $procdff$9100 ($adff) from module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1 (D = \rf_wdata_id_i, Q = \g_writeback_stage.rf_wdata_wb_q).
Adding EN signal on $procdff$9101 ($adff) from module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1 (D = \rf_we_id_i, Q = \g_writeback_stage.rf_we_wb_q).
Adding EN signal on $procdff$9102 ($adff) from module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1 (D = \rf_waddr_id_i, Q = \g_writeback_stage.rf_waddr_wb_q).
Adding EN signal on $procdff$9103 ($adff) from module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1 (D = \pc_id_i, Q = \g_writeback_stage.wb_pc_q).
Adding EN signal on $procdff$9104 ($adff) from module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1 (D = \instr_is_compressed_id_i, Q = \g_writeback_stage.wb_compressed_q).
Adding EN signal on $procdff$9108 ($adff) from module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr (D = \wr_data_i, Q = \rdata_q).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \prim_secded_inv_39_32_dec..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1..
Finding unused cells or wires in module \prim_clock_gating..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop..
Finding unused cells or wires in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module \ibex_top..
Finding unused cells or wires in module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr..
Finding unused cells or wires in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1..
Finding unused cells or wires in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers..
Finding unused cells or wires in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
Finding unused cells or wires in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
Finding unused cells or wires in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
Finding unused cells or wires in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
Finding unused cells or wires in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
Finding unused cells or wires in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
Finding unused cells or wires in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
Finding unused cells or wires in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100..
Finding unused cells or wires in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
Finding unused cells or wires in module \ibex_multdiv_slow..
Finding unused cells or wires in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder..
Finding unused cells or wires in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1..
Finding unused cells or wires in module \ibex_compressed_decoder..
Finding unused cells or wires in module $paramod\ibex_prefetch_buffer\ResetAll=1'1..
Finding unused cells or wires in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module \ibex_branch_predict..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop..
Finding unused cells or wires in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage..
Finding unused cells or wires in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage..
Finding unused cells or wires in module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block..
Finding unused cells or wires in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1..
Finding unused cells or wires in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000001100..
Finding unused cells or wires in module \prim_secded_inv_39_32_enc..
Removed 192 unused cells and 5956 unused wires.
<suppressed ~644 debug messages>

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
<suppressed ~1 debug messages>
Optimizing module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
Optimizing module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
Optimizing module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Optimizing module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
<suppressed ~1 debug messages>
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
<suppressed ~2 debug messages>
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Optimizing module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
<suppressed ~1 debug messages>
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
<suppressed ~2 debug messages>
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
<suppressed ~3 debug messages>
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
Optimizing module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
Optimizing module ibex_branch_predict.
Optimizing module ibex_compressed_decoder.
Optimizing module ibex_multdiv_slow.
Optimizing module ibex_top.
Optimizing module prim_clock_gating.
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module prim_secded_inv_39_32_enc.

5.9. Rerunning OPT passes. (Maybe there is more to do..)

5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_prefetch_buffer\ResetAll=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000001100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000000111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ibex_branch_predict..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_compressed_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_multdiv_slow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_clock_gating..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_secded_inv_39_32_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_secded_inv_39_32_enc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~296 debug messages>

5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
  Optimizing cells in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
  Optimizing cells in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
  Optimizing cells in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
  Optimizing cells in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
  Optimizing cells in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
  Optimizing cells in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
  Optimizing cells in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
  Optimizing cells in module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
  Optimizing cells in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
    New ctrl vector for $pmux cell $procmux$5387: { $auto$opt_reduce.cc:134:opt_pmux$9429 $auto$opt_reduce.cc:134:opt_pmux$9170 $auto$opt_reduce.cc:134:opt_pmux$9168 $procmux$4909_CMP $procmux$4880_CMP }
    New ctrl vector for $pmux cell $procmux$6109: { $auto$opt_reduce.cc:134:opt_pmux$9431 $auto$opt_reduce.cc:134:opt_pmux$9178 $procmux$5468_CMP }
    New ctrl vector for $pmux cell $procmux$6120: { $auto$opt_reduce.cc:134:opt_pmux$9433 $procmux$5647_CMP }
    New ctrl vector for $pmux cell $procmux$6173: $auto$opt_reduce.cc:134:opt_pmux$9435
  Optimizing cells in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
  Optimizing cells in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
  Optimizing cells in module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
  Optimizing cells in module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
  Optimizing cells in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
  Optimizing cells in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
  Optimizing cells in module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
  Optimizing cells in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
  Optimizing cells in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
  Optimizing cells in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
  Optimizing cells in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
  Optimizing cells in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
  Optimizing cells in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
  Optimizing cells in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
  Optimizing cells in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
  Optimizing cells in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
    New ctrl vector for $pmux cell $procmux$8771: { $eq$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18655$726_Y $auto$opt_reduce.cc:134:opt_pmux$9437 }
  Optimizing cells in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
  Optimizing cells in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
  Optimizing cells in module \ibex_branch_predict.
  Optimizing cells in module \ibex_compressed_decoder.
  Optimizing cells in module \ibex_multdiv_slow.
    New ctrl vector for $pmux cell $procmux$4607: { $eq$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19718$1647_Y $auto$opt_reduce.cc:134:opt_pmux$9439 }
    New ctrl vector for $pmux cell $procmux$4662: { $eq$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19718$1647_Y $eq$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19718$1648_Y $auto$opt_reduce.cc:134:opt_pmux$9441 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$9438: { $procmux$4558_CMP $procmux$4557_CMP $eq$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19718$1648_Y }
  Optimizing cells in module \ibex_multdiv_slow.
  Optimizing cells in module \ibex_top.
  Optimizing cells in module \prim_clock_gating.
  Optimizing cells in module \prim_secded_inv_39_32_dec.
  Optimizing cells in module \prim_secded_inv_39_32_enc.
Performed a total of 8 changes.

5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage'.
Finding identical cells in module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Finding identical cells in module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop'.
Finding identical cells in module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Finding identical cells in module `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr'.
Finding identical cells in module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Finding identical cells in module `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr'.
Finding identical cells in module `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder'.
<suppressed ~9 debug messages>
Finding identical cells in module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Finding identical cells in module `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core'.
Finding identical cells in module `$paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check'.
Finding identical cells in module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Finding identical cells in module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Finding identical cells in module `$paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block'.
Finding identical cells in module `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff'.
Finding identical cells in module `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers'.
Finding identical cells in module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Finding identical cells in module `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.
Finding identical cells in module `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1'.
Finding identical cells in module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1'.
Finding identical cells in module `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111'.
<suppressed ~12 debug messages>
Finding identical cells in module `$paramod\ibex_prefetch_buffer\ResetAll=1'1'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1'.
Finding identical cells in module `\ibex_branch_predict'.
Finding identical cells in module `\ibex_compressed_decoder'.
Finding identical cells in module `\ibex_multdiv_slow'.
<suppressed ~3 debug messages>
Finding identical cells in module `\ibex_top'.
Finding identical cells in module `\prim_clock_gating'.
Finding identical cells in module `\prim_secded_inv_39_32_dec'.
Finding identical cells in module `\prim_secded_inv_39_32_enc'.
Removed a total of 12 cells.

5.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$9376 ($adffe) from module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage (D = $2\id_fsm_d[0:0], Q = \id_fsm_q).
Adding EN signal on $auto$ff.cc:266:slice$9352 ($adffe) from module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1 (D = \lsu_addr_last_i, Q = \g_intg_irq_int.mem_resp_intg_err_addr_q).
Adding EN signal on $auto$ff.cc:266:slice$9333 ($adffe) from module ibex_multdiv_slow (D = $2\md_state_d[2:0], Q = \md_state_q).
Adding EN signal on $auto$ff.cc:266:slice$9332 ($adffe) from module ibex_multdiv_slow (D = $2\multdiv_count_d[4:0], Q = \multdiv_count_q).
Adding EN signal on $auto$ff.cc:266:slice$9331 ($adffe) from module ibex_multdiv_slow (D = $2\op_b_shift_d[32:0], Q = \op_b_shift_q).
Adding EN signal on $auto$ff.cc:266:slice$9330 ($adffe) from module ibex_multdiv_slow (D = $2\op_a_shift_d[32:0], Q = \op_a_shift_q).
Adding EN signal on $auto$ff.cc:266:slice$9329 ($adffe) from module ibex_multdiv_slow (D = $3\div_by_zero_d[0:0], Q = \div_by_zero_q).

5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage..
Finding unused cells or wires in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
Finding unused cells or wires in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop..
Finding unused cells or wires in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
Finding unused cells or wires in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr..
Finding unused cells or wires in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
Finding unused cells or wires in module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr..
Finding unused cells or wires in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder..
Finding unused cells or wires in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
Finding unused cells or wires in module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core..
Finding unused cells or wires in module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check..
Finding unused cells or wires in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
Finding unused cells or wires in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
Finding unused cells or wires in module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block..
Finding unused cells or wires in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff..
Finding unused cells or wires in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers..
Finding unused cells or wires in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
Finding unused cells or wires in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
Finding unused cells or wires in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage..
Finding unused cells or wires in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
Finding unused cells or wires in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1..
Finding unused cells or wires in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1..
Finding unused cells or wires in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\ibex_prefetch_buffer\ResetAll=1'1..
Finding unused cells or wires in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000001100..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1..
Finding unused cells or wires in module \ibex_branch_predict..
Finding unused cells or wires in module \ibex_compressed_decoder..
Finding unused cells or wires in module \ibex_multdiv_slow..
Finding unused cells or wires in module \ibex_top..
Finding unused cells or wires in module \prim_clock_gating..
Finding unused cells or wires in module \prim_secded_inv_39_32_dec..
Finding unused cells or wires in module \prim_secded_inv_39_32_enc..
Removed 8 unused cells and 19 unused wires.
<suppressed ~21 debug messages>

5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
Optimizing module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
Optimizing module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
Optimizing module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Optimizing module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Optimizing module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
Optimizing module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
Optimizing module ibex_branch_predict.
Optimizing module ibex_compressed_decoder.
Optimizing module ibex_multdiv_slow.
<suppressed ~4 debug messages>
Optimizing module ibex_top.
Optimizing module prim_clock_gating.
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module prim_secded_inv_39_32_enc.

5.16. Rerunning OPT passes. (Maybe there is more to do..)

5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_prefetch_buffer\ResetAll=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000001100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000000111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ibex_branch_predict..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_compressed_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_multdiv_slow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_clock_gating..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_secded_inv_39_32_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_secded_inv_39_32_enc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~295 debug messages>

5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
  Optimizing cells in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
  Optimizing cells in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
  Optimizing cells in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
  Optimizing cells in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
  Optimizing cells in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
  Optimizing cells in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
  Optimizing cells in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
  Optimizing cells in module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
  Optimizing cells in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
  Optimizing cells in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
  Optimizing cells in module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
  Optimizing cells in module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
  Optimizing cells in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
  Optimizing cells in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
  Optimizing cells in module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
  Optimizing cells in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
  Optimizing cells in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
  Optimizing cells in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
  Optimizing cells in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
  Optimizing cells in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
  Optimizing cells in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
  Optimizing cells in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
  Optimizing cells in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
  Optimizing cells in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
  Optimizing cells in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
  Optimizing cells in module \ibex_branch_predict.
  Optimizing cells in module \ibex_compressed_decoder.
  Optimizing cells in module \ibex_multdiv_slow.
    New ctrl vector for $pmux cell $procmux$4620: $auto$opt_reduce.cc:134:opt_pmux$9144
    New ctrl vector for $pmux cell $procmux$4633: { $eq$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19718$1647_Y $auto$opt_reduce.cc:134:opt_pmux$9142 }
    New ctrl vector for $pmux cell $procmux$4679: $auto$opt_reduce.cc:134:opt_pmux$9144
    New ctrl vector for $pmux cell $procmux$4713: { $eq$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19718$1647_Y $eq$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:19718$1648_Y }
    New ctrl vector for $pmux cell $procmux$4730: $procmux$4558_CMP
  Optimizing cells in module \ibex_multdiv_slow.
  Optimizing cells in module \ibex_top.
  Optimizing cells in module \prim_clock_gating.
  Optimizing cells in module \prim_secded_inv_39_32_dec.
  Optimizing cells in module \prim_secded_inv_39_32_enc.
Performed a total of 5 changes.

5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage'.
Finding identical cells in module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Finding identical cells in module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop'.
Finding identical cells in module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Finding identical cells in module `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr'.
Finding identical cells in module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Finding identical cells in module `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr'.
Finding identical cells in module `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder'.
Finding identical cells in module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Finding identical cells in module `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core'.
Finding identical cells in module `$paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check'.
Finding identical cells in module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Finding identical cells in module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Finding identical cells in module `$paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block'.
Finding identical cells in module `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff'.
Finding identical cells in module `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers'.
Finding identical cells in module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Finding identical cells in module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Finding identical cells in module `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage'.
Finding identical cells in module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.
Finding identical cells in module `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1'.
Finding identical cells in module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1'.
Finding identical cells in module `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\ibex_prefetch_buffer\ResetAll=1'1'.
Finding identical cells in module `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1'.
Finding identical cells in module `\ibex_branch_predict'.
Finding identical cells in module `\ibex_compressed_decoder'.
Finding identical cells in module `\ibex_multdiv_slow'.
<suppressed ~3 debug messages>
Finding identical cells in module `\ibex_top'.
Finding identical cells in module `\prim_clock_gating'.
Finding identical cells in module `\prim_secded_inv_39_32_dec'.
Finding identical cells in module `\prim_secded_inv_39_32_enc'.
Removed a total of 1 cells.

5.20. Executing OPT_DFF pass (perform DFF optimizations).

5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage..
Finding unused cells or wires in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
Finding unused cells or wires in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop..
Finding unused cells or wires in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
Finding unused cells or wires in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr..
Finding unused cells or wires in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
Finding unused cells or wires in module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr..
Finding unused cells or wires in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder..
Finding unused cells or wires in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
Finding unused cells or wires in module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core..
Finding unused cells or wires in module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check..
Finding unused cells or wires in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
Finding unused cells or wires in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
Finding unused cells or wires in module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block..
Finding unused cells or wires in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff..
Finding unused cells or wires in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers..
Finding unused cells or wires in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
Finding unused cells or wires in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
Finding unused cells or wires in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage..
Finding unused cells or wires in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
Finding unused cells or wires in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1..
Finding unused cells or wires in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1..
Finding unused cells or wires in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\ibex_prefetch_buffer\ResetAll=1'1..
Finding unused cells or wires in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000001100..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1..
Finding unused cells or wires in module \ibex_branch_predict..
Finding unused cells or wires in module \ibex_compressed_decoder..
Finding unused cells or wires in module \ibex_multdiv_slow..
Finding unused cells or wires in module \ibex_top..
Finding unused cells or wires in module \prim_clock_gating..
Finding unused cells or wires in module \prim_secded_inv_39_32_dec..
Finding unused cells or wires in module \prim_secded_inv_39_32_enc..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
Optimizing module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
Optimizing module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
Optimizing module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Optimizing module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Optimizing module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
Optimizing module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
Optimizing module ibex_branch_predict.
Optimizing module ibex_compressed_decoder.
Optimizing module ibex_multdiv_slow.
Optimizing module ibex_top.
Optimizing module prim_clock_gating.
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module prim_secded_inv_39_32_enc.

5.23. Rerunning OPT passes. (Maybe there is more to do..)

5.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_prefetch_buffer\ResetAll=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000001100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000000111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ibex_branch_predict..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_compressed_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_multdiv_slow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_clock_gating..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_secded_inv_39_32_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_secded_inv_39_32_enc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~295 debug messages>

5.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
  Optimizing cells in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
  Optimizing cells in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
  Optimizing cells in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
  Optimizing cells in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
  Optimizing cells in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
  Optimizing cells in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
  Optimizing cells in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
  Optimizing cells in module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
  Optimizing cells in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
  Optimizing cells in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
  Optimizing cells in module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
  Optimizing cells in module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
  Optimizing cells in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
  Optimizing cells in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
  Optimizing cells in module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
  Optimizing cells in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
  Optimizing cells in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
  Optimizing cells in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
  Optimizing cells in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
  Optimizing cells in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
  Optimizing cells in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
  Optimizing cells in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
  Optimizing cells in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
  Optimizing cells in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
  Optimizing cells in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
  Optimizing cells in module \ibex_branch_predict.
  Optimizing cells in module \ibex_compressed_decoder.
  Optimizing cells in module \ibex_multdiv_slow.
  Optimizing cells in module \ibex_top.
  Optimizing cells in module \prim_clock_gating.
  Optimizing cells in module \prim_secded_inv_39_32_dec.
  Optimizing cells in module \prim_secded_inv_39_32_enc.
Performed a total of 0 changes.

5.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage'.
Finding identical cells in module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Finding identical cells in module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop'.
Finding identical cells in module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Finding identical cells in module `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr'.
Finding identical cells in module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Finding identical cells in module `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr'.
Finding identical cells in module `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder'.
Finding identical cells in module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Finding identical cells in module `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core'.
Finding identical cells in module `$paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check'.
Finding identical cells in module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Finding identical cells in module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Finding identical cells in module `$paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block'.
Finding identical cells in module `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff'.
Finding identical cells in module `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers'.
Finding identical cells in module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Finding identical cells in module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Finding identical cells in module `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage'.
Finding identical cells in module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.
Finding identical cells in module `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1'.
Finding identical cells in module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1'.
Finding identical cells in module `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\ibex_prefetch_buffer\ResetAll=1'1'.
Finding identical cells in module `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1'.
Finding identical cells in module `\ibex_branch_predict'.
Finding identical cells in module `\ibex_compressed_decoder'.
Finding identical cells in module `\ibex_multdiv_slow'.
Finding identical cells in module `\ibex_top'.
Finding identical cells in module `\prim_clock_gating'.
Finding identical cells in module `\prim_secded_inv_39_32_dec'.
Finding identical cells in module `\prim_secded_inv_39_32_enc'.
Removed a total of 0 cells.

5.27. Executing OPT_DFF pass (perform DFF optimizations).

5.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage..
Finding unused cells or wires in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
Finding unused cells or wires in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop..
Finding unused cells or wires in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
Finding unused cells or wires in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr..
Finding unused cells or wires in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
Finding unused cells or wires in module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr..
Finding unused cells or wires in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder..
Finding unused cells or wires in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
Finding unused cells or wires in module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core..
Finding unused cells or wires in module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check..
Finding unused cells or wires in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
Finding unused cells or wires in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
Finding unused cells or wires in module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block..
Finding unused cells or wires in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff..
Finding unused cells or wires in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers..
Finding unused cells or wires in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
Finding unused cells or wires in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
Finding unused cells or wires in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage..
Finding unused cells or wires in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
Finding unused cells or wires in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1..
Finding unused cells or wires in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1..
Finding unused cells or wires in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\ibex_prefetch_buffer\ResetAll=1'1..
Finding unused cells or wires in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000001100..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1..
Finding unused cells or wires in module \ibex_branch_predict..
Finding unused cells or wires in module \ibex_compressed_decoder..
Finding unused cells or wires in module \ibex_multdiv_slow..
Finding unused cells or wires in module \ibex_top..
Finding unused cells or wires in module \prim_clock_gating..
Finding unused cells or wires in module \prim_secded_inv_39_32_dec..
Finding unused cells or wires in module \prim_secded_inv_39_32_enc..

5.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
Optimizing module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
Optimizing module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
Optimizing module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Optimizing module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Optimizing module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
Optimizing module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
Optimizing module ibex_branch_predict.
Optimizing module ibex_compressed_decoder.
Optimizing module ibex_multdiv_slow.
Optimizing module ibex_top.
Optimizing module prim_clock_gating.
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module prim_secded_inv_39_32_enc.

5.30. Finished OPT passes. (There is nothing left to do.)

6. Executing MEMORY pass.

6.1. Executing OPT_MEM pass (optimize memories).
$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.$auto$proc_rom.cc:150:do_switch$2024: removing const-1 lane 0
Performed a total of 1 transformations.

6.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

6.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

6.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

6.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$proc_rom.cc:150:do_switch$2020'[0] in module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000': no output FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$2020'[0] in module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000': no address FF found.

6.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage..
Finding unused cells or wires in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
Finding unused cells or wires in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop..
Finding unused cells or wires in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
Finding unused cells or wires in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr..
Finding unused cells or wires in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
Finding unused cells or wires in module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr..
Finding unused cells or wires in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder..
Finding unused cells or wires in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
Finding unused cells or wires in module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core..
Finding unused cells or wires in module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check..
Finding unused cells or wires in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
Finding unused cells or wires in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
Finding unused cells or wires in module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block..
Finding unused cells or wires in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff..
Finding unused cells or wires in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers..
Finding unused cells or wires in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
Finding unused cells or wires in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
Finding unused cells or wires in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage..
Finding unused cells or wires in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
Finding unused cells or wires in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1..
Finding unused cells or wires in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1..
Finding unused cells or wires in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\ibex_prefetch_buffer\ResetAll=1'1..
Finding unused cells or wires in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000001100..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1..
Finding unused cells or wires in module \ibex_branch_predict..
Finding unused cells or wires in module \ibex_compressed_decoder..
Finding unused cells or wires in module \ibex_multdiv_slow..
Finding unused cells or wires in module \ibex_top..
Finding unused cells or wires in module \prim_clock_gating..
Finding unused cells or wires in module \prim_secded_inv_39_32_dec..
Finding unused cells or wires in module \prim_secded_inv_39_32_enc..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

6.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

6.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage..
Finding unused cells or wires in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
Finding unused cells or wires in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop..
Finding unused cells or wires in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
Finding unused cells or wires in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr..
Finding unused cells or wires in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
Finding unused cells or wires in module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr..
Finding unused cells or wires in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder..
Finding unused cells or wires in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
Finding unused cells or wires in module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core..
Finding unused cells or wires in module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check..
Finding unused cells or wires in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
Finding unused cells or wires in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
Finding unused cells or wires in module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block..
Finding unused cells or wires in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff..
Finding unused cells or wires in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers..
Finding unused cells or wires in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
Finding unused cells or wires in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
Finding unused cells or wires in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage..
Finding unused cells or wires in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
Finding unused cells or wires in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1..
Finding unused cells or wires in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1..
Finding unused cells or wires in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\ibex_prefetch_buffer\ResetAll=1'1..
Finding unused cells or wires in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000001100..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1..
Finding unused cells or wires in module \ibex_branch_predict..
Finding unused cells or wires in module \ibex_compressed_decoder..
Finding unused cells or wires in module \ibex_multdiv_slow..
Finding unused cells or wires in module \ibex_top..
Finding unused cells or wires in module \prim_clock_gating..
Finding unused cells or wires in module \prim_secded_inv_39_32_dec..
Finding unused cells or wires in module \prim_secded_inv_39_32_enc..

6.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$proc_rom.cc:150:do_switch$2020 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000:
  created 64 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

7. Executing PROC pass (convert processes to netlists).

7.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

7.4. Executing PROC_INIT pass (extract init attributes).

7.5. Executing PROC_ARST pass (detect async resets in processes).

7.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

7.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

7.8. Executing PROC_DLATCH pass (convert process syncs to latches).

7.9. Executing PROC_DFF pass (convert process syncs to FFs).

7.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
Optimizing module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
<suppressed ~1 debug messages>
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
Optimizing module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
Optimizing module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Optimizing module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
<suppressed ~43 debug messages>
Optimizing module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
Optimizing module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
Optimizing module ibex_branch_predict.
Optimizing module ibex_compressed_decoder.
Optimizing module ibex_multdiv_slow.
Optimizing module ibex_top.
Optimizing module prim_clock_gating.
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module prim_secded_inv_39_32_enc.

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
Optimizing module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
Optimizing module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
Optimizing module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Optimizing module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Optimizing module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
Optimizing module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
Optimizing module ibex_branch_predict.
Optimizing module ibex_compressed_decoder.
Optimizing module ibex_multdiv_slow.
Optimizing module ibex_top.
Optimizing module prim_clock_gating.
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module prim_secded_inv_39_32_enc.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage'.
Finding identical cells in module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Finding identical cells in module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop'.
Finding identical cells in module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Finding identical cells in module `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr'.
Finding identical cells in module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Finding identical cells in module `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr'.
Finding identical cells in module `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder'.
Finding identical cells in module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Finding identical cells in module `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core'.
Finding identical cells in module `$paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check'.
Finding identical cells in module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Finding identical cells in module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Finding identical cells in module `$paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block'.
Finding identical cells in module `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff'.
Finding identical cells in module `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers'.
Finding identical cells in module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Finding identical cells in module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Finding identical cells in module `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage'.
Finding identical cells in module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.
Finding identical cells in module `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1'.
Finding identical cells in module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1'.
Finding identical cells in module `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\ibex_prefetch_buffer\ResetAll=1'1'.
Finding identical cells in module `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1'.
Finding identical cells in module `\ibex_branch_predict'.
Finding identical cells in module `\ibex_compressed_decoder'.
Finding identical cells in module `\ibex_multdiv_slow'.
Finding identical cells in module `\ibex_top'.
Finding identical cells in module `\prim_clock_gating'.
Finding identical cells in module `\prim_secded_inv_39_32_dec'.
Finding identical cells in module `\prim_secded_inv_39_32_enc'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_prefetch_buffer\ResetAll=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000001100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000000111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ibex_branch_predict..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_compressed_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_multdiv_slow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_clock_gating..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_secded_inv_39_32_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_secded_inv_39_32_enc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~295 debug messages>

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
  Optimizing cells in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
  Optimizing cells in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
  Optimizing cells in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
  Optimizing cells in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
  Optimizing cells in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
  Optimizing cells in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
  Optimizing cells in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
  Optimizing cells in module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
  Optimizing cells in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
    New ctrl vector for $pmux cell $procmux$5913: $procmux$5858_CMP [0]
  Optimizing cells in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
  Optimizing cells in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
  Optimizing cells in module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
  Optimizing cells in module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
  Optimizing cells in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
  Optimizing cells in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
  Optimizing cells in module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
  Optimizing cells in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
  Optimizing cells in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
  Optimizing cells in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
  Optimizing cells in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
  Optimizing cells in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
  Optimizing cells in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
  Optimizing cells in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
  Optimizing cells in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
  Optimizing cells in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
  Optimizing cells in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
  Optimizing cells in module \ibex_branch_predict.
  Optimizing cells in module \ibex_compressed_decoder.
  Optimizing cells in module \ibex_multdiv_slow.
  Optimizing cells in module \ibex_top.
  Optimizing cells in module \prim_clock_gating.
  Optimizing cells in module \prim_secded_inv_39_32_dec.
  Optimizing cells in module \prim_secded_inv_39_32_enc.
Performed a total of 1 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage'.
Finding identical cells in module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Finding identical cells in module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop'.
Finding identical cells in module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Finding identical cells in module `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr'.
Finding identical cells in module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Finding identical cells in module `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr'.
Finding identical cells in module `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder'.
Finding identical cells in module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Finding identical cells in module `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core'.
Finding identical cells in module `$paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check'.
Finding identical cells in module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Finding identical cells in module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Finding identical cells in module `$paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block'.
Finding identical cells in module `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff'.
Finding identical cells in module `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers'.
Finding identical cells in module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Finding identical cells in module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Finding identical cells in module `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage'.
Finding identical cells in module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.
<suppressed ~9 debug messages>
Finding identical cells in module `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1'.
Finding identical cells in module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1'.
Finding identical cells in module `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\ibex_prefetch_buffer\ResetAll=1'1'.
Finding identical cells in module `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1'.
Finding identical cells in module `\ibex_branch_predict'.
Finding identical cells in module `\ibex_compressed_decoder'.
Finding identical cells in module `\ibex_multdiv_slow'.
Finding identical cells in module `\ibex_top'.
Finding identical cells in module `\prim_clock_gating'.
Finding identical cells in module `\prim_secded_inv_39_32_dec'.
Finding identical cells in module `\prim_secded_inv_39_32_enc'.
Removed a total of 3 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage..
Finding unused cells or wires in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
Finding unused cells or wires in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop..
Finding unused cells or wires in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
Finding unused cells or wires in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr..
Finding unused cells or wires in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
Finding unused cells or wires in module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr..
Finding unused cells or wires in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder..
Finding unused cells or wires in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
Finding unused cells or wires in module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core..
Finding unused cells or wires in module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check..
Finding unused cells or wires in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
Finding unused cells or wires in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
Finding unused cells or wires in module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block..
Finding unused cells or wires in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff..
Finding unused cells or wires in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers..
Finding unused cells or wires in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
Finding unused cells or wires in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
Finding unused cells or wires in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage..
Finding unused cells or wires in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
Finding unused cells or wires in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1..
Finding unused cells or wires in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1..
Finding unused cells or wires in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\ibex_prefetch_buffer\ResetAll=1'1..
Finding unused cells or wires in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000001100..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1..
Finding unused cells or wires in module \ibex_branch_predict..
Finding unused cells or wires in module \ibex_compressed_decoder..
Finding unused cells or wires in module \ibex_multdiv_slow..
Finding unused cells or wires in module \ibex_top..
Finding unused cells or wires in module \prim_clock_gating..
Finding unused cells or wires in module \prim_secded_inv_39_32_dec..
Finding unused cells or wires in module \prim_secded_inv_39_32_enc..
Removed 1 unused cells and 112 unused wires.
<suppressed ~3 debug messages>

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
Optimizing module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
Optimizing module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
Optimizing module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Optimizing module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Optimizing module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
Optimizing module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
Optimizing module ibex_branch_predict.
Optimizing module ibex_compressed_decoder.
Optimizing module ibex_multdiv_slow.
Optimizing module ibex_top.
Optimizing module prim_clock_gating.
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module prim_secded_inv_39_32_enc.

8.9. Rerunning OPT passes. (Maybe there is more to do..)

8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_prefetch_buffer\ResetAll=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000001100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000000111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ibex_branch_predict..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_compressed_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_multdiv_slow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_clock_gating..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_secded_inv_39_32_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_secded_inv_39_32_enc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~297 debug messages>

8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
  Optimizing cells in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
  Optimizing cells in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
  Optimizing cells in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
  Optimizing cells in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
  Optimizing cells in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
  Optimizing cells in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
  Optimizing cells in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
  Optimizing cells in module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
  Optimizing cells in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
  Optimizing cells in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
  Optimizing cells in module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
  Optimizing cells in module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
  Optimizing cells in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
  Optimizing cells in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
  Optimizing cells in module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
  Optimizing cells in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
  Optimizing cells in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
  Optimizing cells in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
  Optimizing cells in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
  Optimizing cells in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
  Optimizing cells in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
  Optimizing cells in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
  Optimizing cells in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
  Optimizing cells in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
  Optimizing cells in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
  Optimizing cells in module \ibex_branch_predict.
  Optimizing cells in module \ibex_compressed_decoder.
  Optimizing cells in module \ibex_multdiv_slow.
  Optimizing cells in module \ibex_top.
  Optimizing cells in module \prim_clock_gating.
  Optimizing cells in module \prim_secded_inv_39_32_dec.
  Optimizing cells in module \prim_secded_inv_39_32_enc.
Performed a total of 0 changes.

8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage'.
Finding identical cells in module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Finding identical cells in module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop'.
Finding identical cells in module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Finding identical cells in module `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr'.
Finding identical cells in module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Finding identical cells in module `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr'.
Finding identical cells in module `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder'.
Finding identical cells in module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Finding identical cells in module `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core'.
Finding identical cells in module `$paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check'.
Finding identical cells in module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Finding identical cells in module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Finding identical cells in module `$paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block'.
Finding identical cells in module `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff'.
Finding identical cells in module `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers'.
Finding identical cells in module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Finding identical cells in module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Finding identical cells in module `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage'.
Finding identical cells in module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.
Finding identical cells in module `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1'.
Finding identical cells in module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1'.
Finding identical cells in module `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\ibex_prefetch_buffer\ResetAll=1'1'.
Finding identical cells in module `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1'.
Finding identical cells in module `\ibex_branch_predict'.
Finding identical cells in module `\ibex_compressed_decoder'.
Finding identical cells in module `\ibex_multdiv_slow'.
Finding identical cells in module `\ibex_top'.
Finding identical cells in module `\prim_clock_gating'.
Finding identical cells in module `\prim_secded_inv_39_32_dec'.
Finding identical cells in module `\prim_secded_inv_39_32_enc'.
Removed a total of 0 cells.

8.13. Executing OPT_DFF pass (perform DFF optimizations).

8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage..
Finding unused cells or wires in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
Finding unused cells or wires in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop..
Finding unused cells or wires in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
Finding unused cells or wires in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr..
Finding unused cells or wires in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
Finding unused cells or wires in module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr..
Finding unused cells or wires in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder..
Finding unused cells or wires in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
Finding unused cells or wires in module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core..
Finding unused cells or wires in module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check..
Finding unused cells or wires in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
Finding unused cells or wires in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
Finding unused cells or wires in module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block..
Finding unused cells or wires in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff..
Finding unused cells or wires in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers..
Finding unused cells or wires in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
Finding unused cells or wires in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
Finding unused cells or wires in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage..
Finding unused cells or wires in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
Finding unused cells or wires in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1..
Finding unused cells or wires in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1..
Finding unused cells or wires in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\ibex_prefetch_buffer\ResetAll=1'1..
Finding unused cells or wires in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000001100..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1..
Finding unused cells or wires in module \ibex_branch_predict..
Finding unused cells or wires in module \ibex_compressed_decoder..
Finding unused cells or wires in module \ibex_multdiv_slow..
Finding unused cells or wires in module \ibex_top..
Finding unused cells or wires in module \prim_clock_gating..
Finding unused cells or wires in module \prim_secded_inv_39_32_dec..
Finding unused cells or wires in module \prim_secded_inv_39_32_enc..

8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
Optimizing module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
Optimizing module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
Optimizing module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Optimizing module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Optimizing module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
Optimizing module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
Optimizing module ibex_branch_predict.
Optimizing module ibex_compressed_decoder.
Optimizing module ibex_multdiv_slow.
Optimizing module ibex_top.
Optimizing module prim_clock_gating.
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module prim_secded_inv_39_32_enc.

8.16. Finished OPT passes. (There is nothing left to do.)

9. Executing PMUXTREE pass.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
Optimizing module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
Optimizing module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
Optimizing module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Optimizing module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Optimizing module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
Optimizing module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
Optimizing module ibex_branch_predict.
Optimizing module ibex_compressed_decoder.
Optimizing module ibex_multdiv_slow.
Optimizing module ibex_top.
Optimizing module prim_clock_gating.
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module prim_secded_inv_39_32_enc.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage'.
Finding identical cells in module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Finding identical cells in module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop'.
Finding identical cells in module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Finding identical cells in module `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr'.
Finding identical cells in module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Finding identical cells in module `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr'.
Finding identical cells in module `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder'.
<suppressed ~15 debug messages>
Finding identical cells in module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Finding identical cells in module `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core'.
Finding identical cells in module `$paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check'.
Finding identical cells in module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Finding identical cells in module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Finding identical cells in module `$paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block'.
Finding identical cells in module `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff'.
Finding identical cells in module `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers'.
<suppressed ~237 debug messages>
Finding identical cells in module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Finding identical cells in module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Finding identical cells in module `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage'.
Finding identical cells in module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.
Finding identical cells in module `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1'.
<suppressed ~18 debug messages>
Finding identical cells in module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1'.
Finding identical cells in module `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111'.
<suppressed ~30 debug messages>
Finding identical cells in module `$paramod\ibex_prefetch_buffer\ResetAll=1'1'.
Finding identical cells in module `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1'.
Finding identical cells in module `\ibex_branch_predict'.
Finding identical cells in module `\ibex_compressed_decoder'.
<suppressed ~6 debug messages>
Finding identical cells in module `\ibex_multdiv_slow'.
<suppressed ~6 debug messages>
Finding identical cells in module `\ibex_top'.
Finding identical cells in module `\prim_clock_gating'.
Finding identical cells in module `\prim_secded_inv_39_32_dec'.
Finding identical cells in module `\prim_secded_inv_39_32_enc'.
Removed a total of 104 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_prefetch_buffer\ResetAll=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000001100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000000111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ibex_branch_predict..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_compressed_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_multdiv_slow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_clock_gating..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_secded_inv_39_32_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_secded_inv_39_32_enc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~297 debug messages>

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
  Optimizing cells in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
  Optimizing cells in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
  Optimizing cells in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
  Optimizing cells in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
  Optimizing cells in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
  Optimizing cells in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
  Optimizing cells in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
  Optimizing cells in module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
  Optimizing cells in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$9972: { $auto$rtlil.cc:2430:Or$9959 $procmux$6115_CMP $procmux$6114_CMP $procmux$6091_CMP $procmux$5784_CMP $procmux$5712_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$9976: { $procmux$6045_CMP $procmux$6030_CMP $procmux$5988_CMP $procmux$5945_CMP $procmux$5784_CMP $procmux$5712_CMP $procmux$5468_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$9736: { $procmux$4982_CMP $procmux$4981_CMP $procmux$4980_CMP $procmux$4979_CMP $procmux$4978_CMP $procmux$4977_CMP $procmux$4976_CMP $procmux$4975_CMP $procmux$4974_CMP $procmux$4973_CMP $procmux$4972_CMP $procmux$4971_CMP $procmux$4970_CMP $procmux$4969_CMP $procmux$4968_CMP $procmux$4967_CMP $procmux$4966_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$9816: { $procmux$5393_CMP $procmux$5392_CMP $procmux$5330_CMP $procmux$5271_CMP $procmux$5140_CMP $procmux$5113_CMP $procmux$5057_CMP $procmux$4987_CMP $procmux$4909_CMP $procmux$4880_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$9828: { $procmux$5393_CMP $procmux$5113_CMP $procmux$5057_CMP $procmux$4987_CMP $procmux$4909_CMP $procmux$4880_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$9832: { $procmux$5405_CMP $procmux$5393_CMP $procmux$5392_CMP $procmux$5330_CMP $procmux$5271_CMP $procmux$5140_CMP $procmux$5113_CMP $procmux$5057_CMP $procmux$4987_CMP $procmux$4909_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$9848: { $procmux$5405_CMP $procmux$5392_CMP $procmux$5330_CMP $procmux$5271_CMP $procmux$5140_CMP $procmux$5113_CMP $procmux$4909_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$9864: { $procmux$5405_CMP $procmux$5392_CMP $procmux$5113_CMP $procmux$4909_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$9880: { $procmux$5705_CMP $procmux$5704_CMP $procmux$5702_CMP $procmux$5700_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$9888: { $procmux$5705_CMP $procmux$5704_CMP $procmux$5703_CMP $procmux$5702_CMP $procmux$5701_CMP $procmux$5700_CMP $procmux$5699_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$9912: { $procmux$5957_CMP $procmux$5463_CMP $procmux$5462_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$9920: { $procmux$6115_CMP $procmux$6114_CMP $procmux$6091_CMP $procmux$6045_CMP $procmux$5784_CMP $procmux$5712_CMP $procmux$5468_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$9940: { $procmux$6091_CMP $procmux$6045_CMP $procmux$5647_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$9948: { $procmux$6115_CMP $procmux$6114_CMP $procmux$6091_CMP $procmux$6045_CMP $procmux$6030_CMP $procmux$5988_CMP $procmux$5945_CMP $procmux$5784_CMP $procmux$5712_CMP $procmux$5647_CMP $procmux$5468_CMP }
  Optimizing cells in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
  Optimizing cells in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
  Optimizing cells in module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
  Optimizing cells in module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
  Optimizing cells in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
  Optimizing cells in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
  Optimizing cells in module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
  Optimizing cells in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$10024: { $auto$rtlil.cc:2430:Or$9989 $auto$rtlil.cc:2430:Or$9997 $procmux$2038_CMP $procmux$2037_CMP $procmux$2034_CMP $procmux$2033_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$10068: { $auto$rtlil.cc:2430:Or$10033 $auto$rtlil.cc:2430:Or$10041 $procmux$2054_CMP $procmux$2053_CMP $procmux$2050_CMP $procmux$2049_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$10072: { $auto$rtlil.cc:2430:Or$9989 $auto$rtlil.cc:2430:Or$9997 $auto$rtlil.cc:2430:Or$10009 $auto$rtlil.cc:2430:Or$10017 $procmux$2045_CMP $procmux$2046_CMP $procmux$2041_CMP $procmux$2042_CMP $procmux$2038_CMP $procmux$2037_CMP $procmux$2034_CMP $procmux$2033_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$10116: { $auto$rtlil.cc:2430:Or$10081 $auto$rtlil.cc:2430:Or$10089 $procmux$2071_CMP $procmux$2070_CMP $procmux$2067_CMP $procmux$2066_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$10160: { $auto$rtlil.cc:2430:Or$10125 $auto$rtlil.cc:2430:Or$10133 $procmux$2087_CMP $procmux$2086_CMP $procmux$2083_CMP $procmux$2082_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$10164: { $auto$rtlil.cc:2430:Or$10081 $auto$rtlil.cc:2430:Or$10089 $auto$rtlil.cc:2430:Or$10101 $auto$rtlil.cc:2430:Or$10109 $procmux$2079_CMP $procmux$2078_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2067_CMP $procmux$2066_CMP }
  Optimizing cells in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
  Optimizing cells in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$10696: { $procmux$3696_CMP $procmux$3525_CMP $procmux$3493_CMP $procmux$3463_CMP $procmux$3364_CMP $procmux$3345_CMP $procmux$3327_CMP $procmux$3310_CMP $procmux$3294_CMP $procmux$3279_CMP $procmux$3239_CMP $procmux$3227_CMP $procmux$3216_CMP $procmux$3154_CMP $procmux$3132_CMP $procmux$2804_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$10264: { $procmux$3571_CMP $procmux$3493_CMP $procmux$3463_CMP $procmux$3345_CMP $procmux$3327_CMP $procmux$3310_CMP $procmux$3294_CMP $procmux$3279_CMP $procmux$3239_CMP $procmux$3227_CMP $procmux$3216_CMP $procmux$3176_CMP $procmux$3154_CMP $procmux$3132_CMP $procmux$2804_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$10386: { $auto$rtlil.cc:2430:Or$10373 $procmux$3463_CMP $procmux$3154_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$10308: { $auto$rtlil.cc:2430:Or$10373 $auto$rtlil.cc:2430:Or$10621 $procmux$3463_CMP $procmux$3239_CMP $procmux$3154_CMP $procmux$2804_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$10360: { $auto$rtlil.cc:2430:Or$10373 $auto$rtlil.cc:2430:Or$10621 $procmux$3525_CMP $procmux$3463_CMP $procmux$3239_CMP $procmux$3154_CMP $procmux$2804_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$10364: { $procmux$3696_CMP $procmux$3571_CMP $procmux$3493_CMP $procmux$3463_CMP $procmux$3345_CMP $procmux$3327_CMP $procmux$3310_CMP $procmux$3294_CMP $procmux$3279_CMP $procmux$3239_CMP $procmux$3227_CMP $procmux$3216_CMP $procmux$3206_CMP $procmux$3176_CMP $procmux$3154_CMP $procmux$3132_CMP $procmux$2804_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$10312: { $procmux$3525_CMP $procmux$3493_CMP $procmux$3463_CMP $procmux$3364_CMP $procmux$3345_CMP $procmux$3327_CMP $procmux$3310_CMP $procmux$3294_CMP $procmux$3279_CMP $procmux$3239_CMP $procmux$3227_CMP $procmux$3216_CMP $procmux$3176_CMP $procmux$3154_CMP $procmux$3132_CMP $procmux$2824_CMP $procmux$2804_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$10716: { $procmux$3463_CMP $procmux$3216_CMP $auto$rtlil.cc:2430:Or$10809 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$10412: { $auto$rtlil.cc:2430:Or$10373 $auto$rtlil.cc:2430:Or$10383 $procmux$3463_CMP $procmux$3239_CMP $procmux$3227_CMP $procmux$3154_CMP $procmux$2804_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$10416: { $procmux$3696_CMP $procmux$3493_CMP $procmux$3463_CMP $procmux$3345_CMP $procmux$3327_CMP $procmux$3310_CMP $procmux$3294_CMP $procmux$3279_CMP $procmux$3239_CMP $procmux$3227_CMP $procmux$3216_CMP $procmux$3154_CMP $procmux$3132_CMP $procmux$2804_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$10800: { $procmux$3525_CMP $procmux$3493_CMP $procmux$3463_CMP $procmux$3364_CMP $procmux$3345_CMP $procmux$3327_CMP $procmux$3310_CMP $procmux$3294_CMP $procmux$3279_CMP $procmux$3239_CMP $procmux$3227_CMP $procmux$3216_CMP $procmux$3154_CMP $procmux$3132_CMP $procmux$2824_CMP $procmux$2804_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$10510: { $procmux$3696_CMP $procmux$3493_CMP $procmux$3463_CMP $procmux$3345_CMP $procmux$3327_CMP $procmux$3310_CMP $procmux$3294_CMP $procmux$3279_CMP $procmux$3239_CMP $procmux$3227_CMP $procmux$3216_CMP $procmux$3154_CMP $procmux$3132_CMP $procmux$2824_CMP $procmux$2804_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$10554: { $procmux$3463_CMP $procmux$3294_CMP $procmux$3216_CMP $procmux$2804_CMP $auto$rtlil.cc:2430:Or$10809 $auto$rtlil.cc:2430:Or$10817 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$10604: { $procmux$3525_CMP $procmux$3463_CMP $procmux$3216_CMP $procmux$2804_CMP $auto$rtlil.cc:2430:Or$10809 $auto$rtlil.cc:2430:Or$10817 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$10608: { $procmux$3493_CMP $procmux$3463_CMP $procmux$3345_CMP $procmux$3327_CMP $procmux$3310_CMP $procmux$3294_CMP $procmux$3279_CMP $procmux$3239_CMP $procmux$3227_CMP $procmux$3216_CMP $procmux$3154_CMP $procmux$3132_CMP $procmux$2804_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$10624: { $procmux$3463_CMP $procmux$3154_CMP $procmux$3132_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$10644: { $auto$rtlil.cc:2430:Or$10621 $procmux$3463_CMP $procmux$3239_CMP $procmux$3154_CMP $procmux$3132_CMP $procmux$2804_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$10648: { $procmux$3525_CMP $procmux$3493_CMP $procmux$3463_CMP $procmux$3364_CMP $procmux$3345_CMP $procmux$3327_CMP $procmux$3310_CMP $procmux$3294_CMP $procmux$3279_CMP $procmux$3239_CMP $procmux$3227_CMP $procmux$3216_CMP $procmux$3154_CMP $procmux$3132_CMP $procmux$2804_CMP }
  Optimizing cells in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
  Optimizing cells in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
  Optimizing cells in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
  Optimizing cells in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
  Optimizing cells in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$10874: { $procmux$4490_CMP [1:0] $procmux$4489_CMP $procmux$4488_CMP [4:3] $procmux$4488_CMP [1:0] $procmux$4486_CMP $eq$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11427$1696_Y $eq$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11427$1695_Y $eq$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11426$1693_Y $eq$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:11426$1692_Y \shift_arith }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$10888: { $procmux$4517_CMP [3:2] $procmux$4516_CMP [3:2] $procmux$4486_CMP [7:1] }
  Optimizing cells in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
  Optimizing cells in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$10900: { $procmux$7458_CMP $procmux$7457_CMP $procmux$7456_CMP $procmux$7451_CMP $procmux$7434_CMP $procmux$7378_CMP $procmux$7213_CMP $procmux$6987_CMP $procmux$6952_CMP $procmux$6456_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$10926: { $procmux$7458_CMP $procmux$7457_CMP $procmux$7451_CMP $procmux$7213_CMP $procmux$6987_CMP $procmux$6952_CMP $procmux$6456_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$10940: { $procmux$7451_CMP $procmux$7213_CMP $procmux$6987_CMP $procmux$6952_CMP $procmux$6456_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$10952: { $procmux$7456_CMP $procmux$7434_CMP $procmux$7378_CMP $procmux$7213_CMP $procmux$6456_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$11036: { $procmux$7451_CMP $procmux$6952_CMP $procmux$6456_CMP }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$10974: { $procmux$7456_CMP $procmux$7451_CMP $procmux$7434_CMP $procmux$6952_CMP $procmux$6456_CMP }
  Optimizing cells in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
  Optimizing cells in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
  Optimizing cells in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$11084: { $procmux$8575_CMP $procmux$8475_CMP $eq$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18655$726_Y }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$11108: { $procmux$8575_CMP $procmux$8507_CMP $procmux$8475_CMP $eq$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:18655$726_Y }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$11124: { $procmux$8507_CMP $procmux$8475_CMP $procmux$8444_CMP }
  Optimizing cells in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
  Optimizing cells in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
  Optimizing cells in module \ibex_branch_predict.
  Optimizing cells in module \ibex_compressed_decoder.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$11252: { $procmux$7774_CMP $procmux$7773_CMP [3] $procmux$7773_CMP [1] $procmux$7670_CMP }
  Optimizing cells in module \ibex_compressed_decoder.
  Optimizing cells in module \ibex_multdiv_slow.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:100:execute$11380: { $procmux$4779_CMP $procmux$4768_CMP $procmux$4668_CMP $procmux$4560_CMP }
  Optimizing cells in module \ibex_multdiv_slow.
  Optimizing cells in module \ibex_top.
  Optimizing cells in module \prim_clock_gating.
  Optimizing cells in module \prim_secded_inv_39_32_dec.
  Optimizing cells in module \prim_secded_inv_39_32_enc.
Performed a total of 51 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage'.
Finding identical cells in module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Finding identical cells in module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop'.
Finding identical cells in module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Finding identical cells in module `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr'.
Finding identical cells in module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Finding identical cells in module `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr'.
Finding identical cells in module `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Finding identical cells in module `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core'.
Finding identical cells in module `$paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check'.
Finding identical cells in module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Finding identical cells in module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Finding identical cells in module `$paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block'.
Finding identical cells in module `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff'.
Finding identical cells in module `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers'.
Finding identical cells in module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Finding identical cells in module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Finding identical cells in module `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage'.
Finding identical cells in module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.
Finding identical cells in module `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1'.
Finding identical cells in module `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111'.
<suppressed ~9 debug messages>
Finding identical cells in module `$paramod\ibex_prefetch_buffer\ResetAll=1'1'.
Finding identical cells in module `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1'.
Finding identical cells in module `\ibex_branch_predict'.
Finding identical cells in module `\ibex_compressed_decoder'.
Finding identical cells in module `\ibex_multdiv_slow'.
<suppressed ~3 debug messages>
Finding identical cells in module `\ibex_top'.
Finding identical cells in module `\prim_clock_gating'.
Finding identical cells in module `\prim_secded_inv_39_32_dec'.
Finding identical cells in module `\prim_secded_inv_39_32_enc'.
Removed a total of 7 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage..
Finding unused cells or wires in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
Finding unused cells or wires in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop..
Finding unused cells or wires in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
Finding unused cells or wires in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr..
Finding unused cells or wires in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
Finding unused cells or wires in module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr..
Finding unused cells or wires in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder..
Finding unused cells or wires in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
Finding unused cells or wires in module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core..
Finding unused cells or wires in module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check..
Finding unused cells or wires in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
Finding unused cells or wires in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
Finding unused cells or wires in module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block..
Finding unused cells or wires in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff..
Finding unused cells or wires in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers..
Finding unused cells or wires in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
Finding unused cells or wires in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
Finding unused cells or wires in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage..
Finding unused cells or wires in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
Finding unused cells or wires in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1..
Finding unused cells or wires in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1..
Finding unused cells or wires in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\ibex_prefetch_buffer\ResetAll=1'1..
Finding unused cells or wires in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000001100..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1..
Finding unused cells or wires in module \ibex_branch_predict..
Finding unused cells or wires in module \ibex_compressed_decoder..
Finding unused cells or wires in module \ibex_multdiv_slow..
Finding unused cells or wires in module \ibex_top..
Finding unused cells or wires in module \prim_clock_gating..
Finding unused cells or wires in module \prim_secded_inv_39_32_dec..
Finding unused cells or wires in module \prim_secded_inv_39_32_enc..
Removed 115 unused cells and 344 unused wires.
<suppressed ~126 debug messages>

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
Optimizing module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
Optimizing module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
Optimizing module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Optimizing module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Optimizing module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
Optimizing module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
Optimizing module ibex_branch_predict.
Optimizing module ibex_compressed_decoder.
Optimizing module ibex_multdiv_slow.
Optimizing module ibex_top.
Optimizing module prim_clock_gating.
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module prim_secded_inv_39_32_enc.

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_prefetch_buffer\ResetAll=1'1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000001100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000000111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_buf\Width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ibex_branch_predict..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_compressed_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_multdiv_slow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_clock_gating..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_secded_inv_39_32_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_secded_inv_39_32_enc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~298 debug messages>

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
  Optimizing cells in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
  Optimizing cells in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
  Optimizing cells in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
  Optimizing cells in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
  Optimizing cells in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
  Optimizing cells in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
  Optimizing cells in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
  Optimizing cells in module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
  Optimizing cells in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
  Optimizing cells in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
  Optimizing cells in module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
  Optimizing cells in module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
  Optimizing cells in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
  Optimizing cells in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
  Optimizing cells in module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
  Optimizing cells in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
  Optimizing cells in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
  Optimizing cells in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
  Optimizing cells in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
  Optimizing cells in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
  Optimizing cells in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
  Optimizing cells in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
  Optimizing cells in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
  Optimizing cells in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
  Optimizing cells in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
  Optimizing cells in module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
  Optimizing cells in module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
  Optimizing cells in module \ibex_branch_predict.
  Optimizing cells in module \ibex_compressed_decoder.
  Optimizing cells in module \ibex_multdiv_slow.
  Optimizing cells in module \ibex_top.
  Optimizing cells in module \prim_clock_gating.
  Optimizing cells in module \prim_secded_inv_39_32_dec.
  Optimizing cells in module \prim_secded_inv_39_32_enc.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage'.
Finding identical cells in module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Finding identical cells in module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop'.
Finding identical cells in module `$paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop'.
Finding identical cells in module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Finding identical cells in module `$paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr'.
Finding identical cells in module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Finding identical cells in module `$paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr'.
Finding identical cells in module `$paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder'.
Finding identical cells in module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Finding identical cells in module `$paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core'.
Finding identical cells in module `$paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check'.
Finding identical cells in module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Finding identical cells in module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Finding identical cells in module `$paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block'.
Finding identical cells in module `$paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff'.
Finding identical cells in module `$paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers'.
Finding identical cells in module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Finding identical cells in module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Finding identical cells in module `$paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage'.
Finding identical cells in module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.
Finding identical cells in module `$paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1'.
Finding identical cells in module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1'.
Finding identical cells in module `$paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\ibex_prefetch_buffer\ResetAll=1'1'.
Finding identical cells in module `$paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_buf\Width=32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod\prim_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111'.
Finding identical cells in module `$paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1'.
Finding identical cells in module `\ibex_branch_predict'.
Finding identical cells in module `\ibex_compressed_decoder'.
Finding identical cells in module `\ibex_multdiv_slow'.
Finding identical cells in module `\ibex_top'.
Finding identical cells in module `\prim_clock_gating'.
Finding identical cells in module `\prim_secded_inv_39_32_dec'.
Finding identical cells in module `\prim_secded_inv_39_32_enc'.
Removed a total of 0 cells.

10.13. Executing OPT_DFF pass (perform DFF optimizations).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage..
Finding unused cells or wires in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
Finding unused cells or wires in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop..
Finding unused cells or wires in module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop..
Finding unused cells or wires in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
Finding unused cells or wires in module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr..
Finding unused cells or wires in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
Finding unused cells or wires in module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr..
Finding unused cells or wires in module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder..
Finding unused cells or wires in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
Finding unused cells or wires in module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core..
Finding unused cells or wires in module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check..
Finding unused cells or wires in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
Finding unused cells or wires in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
Finding unused cells or wires in module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block..
Finding unused cells or wires in module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff..
Finding unused cells or wires in module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers..
Finding unused cells or wires in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
Finding unused cells or wires in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
Finding unused cells or wires in module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage..
Finding unused cells or wires in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
Finding unused cells or wires in module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1..
Finding unused cells or wires in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1..
Finding unused cells or wires in module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\ibex_prefetch_buffer\ResetAll=1'1..
Finding unused cells or wires in module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000001100..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_buf\Width=32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module $paramod\prim_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111..
Finding unused cells or wires in module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1..
Finding unused cells or wires in module \ibex_branch_predict..
Finding unused cells or wires in module \ibex_compressed_decoder..
Finding unused cells or wires in module \ibex_multdiv_slow..
Finding unused cells or wires in module \ibex_top..
Finding unused cells or wires in module \prim_clock_gating..
Finding unused cells or wires in module \prim_secded_inv_39_32_dec..
Finding unused cells or wires in module \prim_secded_inv_39_32_enc..

10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
Optimizing module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
Optimizing module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
Optimizing module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
Optimizing module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Optimizing module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Optimizing module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
Optimizing module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
Optimizing module ibex_branch_predict.
Optimizing module ibex_compressed_decoder.
Optimizing module ibex_multdiv_slow.
Optimizing module ibex_top.
Optimizing module prim_clock_gating.
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module prim_secded_inv_39_32_enc.

10.16. Finished OPT passes. (There is nothing left to do.)
tstpstart_opt_tstpend: 1726576512340.

11. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$038d6e761af5e8bbfc2ed9b8473abfd849408d7b\ibex_id_stage.
Deleting now unused module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Deleting now unused module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Deleting now unused module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_flop.
Deleting now unused module $paramod$46c6ade532ce01738802967926171b52e9aa3bc1\prim_generic_flop.
Deleting now unused module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Deleting now unused module $paramod$501c60d7519704ee720c78ef16ad88cf05835059\ibex_dummy_instr.
Deleting now unused module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Deleting now unused module $paramod$5fd3ce2f8a67228d339c5f62898ff83b3c2a14f0\prim_lfsr.
Deleting now unused module $paramod$5ffe4cc9ba21eb548f33468a0c4a93d38de3dae5\ibex_decoder.
Deleting now unused module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Deleting now unused module $paramod$8d906854a94bfc59042b9faf57c7a7f19e3f03e7\ibex_core.
Deleting now unused module $paramod$916c47de983e2a42946808797a4a11650abb788f\prim_onehot_check.
Deleting now unused module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Deleting now unused module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Deleting now unused module $paramod$a308247794889ee6093207090edbf289adef8be1\ibex_ex_block.
Deleting now unused module $paramod$a575b78552d69534d7f9dc1a7d63a5588d1a8b59\ibex_register_file_ff.
Deleting now unused module $paramod$c15e0aa98717c0c04f1cca2ff0d3e7c6727de751\ibex_cs_registers.
Deleting now unused module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Deleting now unused module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Deleting now unused module $paramod$fbb75b45794b2f101b0da3ea80b0a23d8e0474ea\ibex_if_stage.
Deleting now unused module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Deleting now unused module $paramod\ibex_controller\WritebackStage=1'1\BranchPredictor=1'1\MemECC=1'1.
Deleting now unused module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Deleting now unused module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'1.
Deleting now unused module $paramod\ibex_load_store_unit\MemECC=1'1\MemDataWidth=32'00000000000000000000000000100111.
Deleting now unused module $paramod\ibex_prefetch_buffer\ResetAll=1'1.
Deleting now unused module $paramod\ibex_wb_stage\ResetAll=1'1\WritebackStage=1'1\DummyInstructions=1'1.
Deleting now unused module $paramod\prim_buf\Width=32'00000000000000000000000000001100.
Deleting now unused module $paramod\prim_buf\Width=32'00000000000000000000000000100000.
Deleting now unused module $paramod\prim_buf\Width=32'00000000000000000000000000100111.
Deleting now unused module $paramod\prim_buf\Width=s32'00000000000000000000000000000100.
Deleting now unused module $paramod\prim_buf\Width=s32'00000000000000000000000000000111.
Deleting now unused module $paramod\prim_buf\Width=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Deleting now unused module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000111.
Deleting now unused module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000001100.
Deleting now unused module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000100111.
Deleting now unused module $paramod\prim_generic_clock_gating\NoFpgaGate=1'0\FpgaBufGlobal=1'1.
Deleting now unused module ibex_branch_predict.
Deleting now unused module ibex_compressed_decoder.
Deleting now unused module ibex_multdiv_slow.
Deleting now unused module prim_clock_gating.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
<suppressed ~61 debug messages>

12. Executing update condition pass.
Signal \gen_regfile_ff.register_file_i.rdata_a_o found in top module
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.rdata_a_o.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
UpdateConditionDebug: Found signal \gen_regfile_ff.register_file_i.rdata_a_o at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10166, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$auto$$auto$pmuxtree.cc:37:or_generator$10164:0:$10165 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10118, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$auto$$auto$pmuxtree.cc:37:or_generator$10116:0:$10117 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10094, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$auto$$auto$pmuxtree.cc:37:or_generator$10092:0:$10093 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10083.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10083
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10083 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10082, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2430:Or$10081 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10077.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10083
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10077
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10077 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10076, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$procmux$2064_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[31].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10083
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10077
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[31].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[31].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9247, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10083
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10077
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[31].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11399
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$procmux$2064_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[30].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10083
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10077
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[30].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[30].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9248, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10083
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10077
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[30].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11405
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d000 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$11405
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11407
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2430:Or$10081 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10079.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10083
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10079
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10079 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10078, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$procmux$2066_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[29].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10083
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10079
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[29].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[29].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9249, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10083
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10079
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[29].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11409
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$procmux$2066_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[28].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10083
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10079
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[28].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[28].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9250, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10083
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10079
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[28].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11415
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d000 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$11415
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11421
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d8d0 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$11421
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11423
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$auto$$auto$pmuxtree.cc:37:or_generator$10092:0:$10093 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10091.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10091
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10091 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10090, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2430:Or$10089 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10085.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10091
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10085
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10085 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10084, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$procmux$2068_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[27].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10091
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10085
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[27].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[27].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9251, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10091
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10085
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[27].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11425
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$procmux$2068_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[26].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10091
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10085
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[26].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[26].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9252, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10091
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10085
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[26].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11431
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d000 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$11431
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11433
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2430:Or$10089 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10087.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10091
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10087
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10087 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10086, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$procmux$2070_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[25].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10091
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10087
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[25].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[25].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9253, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10091
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10087
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[25].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11435
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$procmux$2070_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[24].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10091
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10087
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[24].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[24].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9254, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10095
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10091
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10087
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[24].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11441
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d000 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$11441
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11447
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d8d0 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$11447
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11453
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85e1a0 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$11453
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11455
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$auto$$auto$pmuxtree.cc:37:or_generator$10116:0:$10117 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10114, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$auto$$auto$pmuxtree.cc:37:or_generator$10112:0:$10113 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10103.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10103
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10103 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10102, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2430:Or$10101 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10097.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10103
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10097
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10097 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10096, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$procmux$2072_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[23].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10103
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10097
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[23].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[23].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9255, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10103
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10097
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[23].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11457
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$procmux$2072_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[22].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10103
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10097
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[22].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[22].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9256, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10103
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10097
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[22].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11463
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d000 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$11463
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11465
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2430:Or$10101 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10099.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10103
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10099
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10099 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10098, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$procmux$2074_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[21].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10103
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10099
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[21].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[21].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9257, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10103
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10099
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[21].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11467
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$procmux$2074_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[20].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10103
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10099
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[20].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[20].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9258, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10103
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10099
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[20].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11473
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d000 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$11473
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11479
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d8d0 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$11479
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11481
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$auto$$auto$pmuxtree.cc:37:or_generator$10112:0:$10113 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10111.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10111
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10111 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10110, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2430:Or$10109 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10105.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10111
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10105
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10105 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10104, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$procmux$2076_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[19].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10111
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10105
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[19].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[19].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9259, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10111
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10105
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[19].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11483
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$procmux$2076_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[18].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10111
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10105
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[18].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[18].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9260, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10111
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10105
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[18].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11489
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d000 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$11489
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11491
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2430:Or$10109 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10107.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10111
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10107
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10107 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10106, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$procmux$2078_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[17].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10111
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10107
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[17].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[17].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9261, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10111
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10107
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[17].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11493
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$procmux$2078_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[16].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10111
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10107
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[16].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[16].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9262, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10119
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10115
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10111
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10107
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[16].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11499
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d000 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$11499
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11505
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d8d0 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$11505
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11511
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85e1a0 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$11511
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11517
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85ea70 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$11517
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11519
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$auto$$auto$pmuxtree.cc:37:or_generator$10164:0:$10165 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10162, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$auto$$auto$pmuxtree.cc:37:or_generator$10160:0:$10161 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10138, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$auto$$auto$pmuxtree.cc:37:or_generator$10136:0:$10137 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10127.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10127
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10127 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10126, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2430:Or$10125 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10121.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10127
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10121
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10121 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10120, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$procmux$2080_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10127
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10121
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9263, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10127
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10121
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11521
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$procmux$2080_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10127
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10121
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9264, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10127
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10121
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11527
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d000 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$11527
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11529
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2430:Or$10125 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10123.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10127
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10123
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10123 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10122, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$procmux$2082_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10127
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10123
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9265, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10127
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10123
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11531
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$procmux$2082_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10127
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10123
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9266, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10127
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10123
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11537
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d000 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$11537
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11543
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d8d0 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$11543
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11545
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$auto$$auto$pmuxtree.cc:37:or_generator$10136:0:$10137 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10135.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10135
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10135 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10134, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2430:Or$10133 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10129.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10135
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10129
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10129 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10128, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$procmux$2084_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10135
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10129
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9267, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10135
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10129
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11547
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$procmux$2084_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10135
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10129
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9268, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10135
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10129
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11553
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d000 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$11553
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11555
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2430:Or$10133 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10131.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10135
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10131
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10131 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10130, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$procmux$2086_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10135
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10131
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9269, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10135
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10131
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11557
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$procmux$2086_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10135
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10131
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9270, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10139
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10135
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10131
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11563
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d000 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$11563
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11569
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d8d0 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$11569
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11575
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85e1a0 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$11575
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11577
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$auto$$auto$pmuxtree.cc:37:or_generator$10160:0:$10161 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10158, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$auto$$auto$pmuxtree.cc:37:or_generator$10156:0:$10157 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10147.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10147
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10147 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10146, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2430:Or$10145 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10141.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10147
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10141
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10141 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10140, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$procmux$2088_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10147
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10141
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9271, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10147
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10141
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11579
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$procmux$2088_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10147
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10141
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9272, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10147
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10141
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11585
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d000 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$11585
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11587
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2430:Or$10145 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10143.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10147
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10143
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10143 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10142, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$procmux$2090_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10147
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10143
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9273, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10147
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10143
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11589
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$procmux$2090_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10147
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10143
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9274, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10147
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10143
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11595
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d000 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$11595
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11601
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d8d0 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$11601
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11603
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$auto$$auto$pmuxtree.cc:37:or_generator$10156:0:$10157 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10155.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10155
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10155 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10154, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2430:Or$10153 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10149.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10155
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10149
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10149 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10148, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$procmux$2092_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10155
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10149
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9275, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10155
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10149
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11605
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$procmux$2092_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10155
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10149
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9276, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10155
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10149
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11611
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d000 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  $auto$rtlil.cc:2430:Or$11611
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11613
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2430:Or$10153 &&
UpdateConditionDebug: Generating update condition for signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10151.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10155
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10151
UpdateConditionDebug: Found signal $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10151 at cell $flatten\gen_regfile_ff.register_file_i.$auto$pmuxtree.cc:65:recursive_mux_generator$10150, port Y.
UC_COND: (
UC_COND: (  
UC_COND: ($flatten\gen_regfile_ff.register_file_i.$procmux$2094_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10155
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10151
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9277, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10155
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10151
Visited signal: \gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11615
UC_COND: ) || (!$flatten\gen_regfile_ff.register_file_i.$procmux$2094_CMP &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.rf_reg[0].
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10155
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10151
Visited signal: \gen_regfile_ff.register_file_i.rf_reg[0]
UpdateConditionDebug: Found signal \gen_regfile_ff.register_file_i.rf_reg[0] at cell $flatten\gen_regfile_ff.register_file_i.$ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:20123$312, port Y.
UC_COND: (
UC_COND: (  
UC_COND: (\gen_regfile_ff.register_file_i.dummy_instr_id_i &&
UpdateConditionDebug: Generating update condition for signal \gen_regfile_ff.register_file_i.g_dummy_r0.rf_r0_q.
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10155
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10151
Visited signal: \gen_regfile_ff.register_file_i.rf_reg[0]
Visited signal: \gen_regfile_ff.register_file_i.g_dummy_r0.rf_r0_q
UpdateConditionDebug: Found signal  \gen_regfile_ff.register_file_i.g_dummy_r0.rf_r0_q at cell $flatten\gen_regfile_ff.register_file_i.$auto$ff.cc:266:slice$9278, port Q.
UC_COND: (
Visited signal: \uc_state_visited
Visited signal: \gen_regfile_ff.register_file_i.rdata_a_o
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10163
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10159
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10155
Visited signal: $flatten\gen_regfile_ff.register_file_i.$auto$rtlil.cc:2496:Mux$10151
Visited signal: \gen_regfile_ff.register_file_i.rf_reg[0]
Visited signal: \gen_regfile_ff.register_file_i.g_dummy_r0.rf_r0_q
Visited signal: \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: 1. Found another state element \gen_regfile_ff.register_file_i.wdata_a_i
UC_COND: )
UC_COND: DEBUG: log_signal(uc_b):  1'1
UC_COND: DEBUG: log_signal(s_and_uc_b):  $auto$rtlil.cc:2429:And$11617
UC_COND: ) || (!\gen_regfile_ff.register_file_i.dummy_instr_id_i &&
UC_COND: const 1
UC_COND: DEBUG: log_signal(uc_a):  1'1
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11623
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85c730 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$11623
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11629
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d000 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$11629
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11635
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85d8d0 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$11635
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11641
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85e1a0 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$11641
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11647
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85ea70 
UC_COND: )
UC_COND: DEBUG: log_signal(uc_a):  $auto$rtlil.cc:2430:Or$11647
UC_COND: ) 
UC_COND: DEBUG: log_signal(uc_mux_part2):  $auto$rtlil.cc:2430:Or$11653
UC_COND: DEBUG: addr of uc_mux_part2 0x7ffeee85f340 
UC_COND: )

13. Executing OPT pass (performing simple optimizations).

13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~124 debug messages>

13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~150 debug messages>
Removed a total of 50 cells.

13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8701.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8701.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8711.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8711.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8787.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8787.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8794.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8794.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7545.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7545.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7538.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7538.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7321.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7321.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7311.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7311.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6225.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6225.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$auto$pmuxtree.cc:65:recursive_mux_generator$9710.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$auto$pmuxtree.cc:65:recursive_mux_generator$9710.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8305.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8305.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8307.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8307.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8309.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8309.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8403.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8403.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14240$1861.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$ternary$/data/kceesay/workspace/mucfi/cpus/ibex_custom/cellift/generated/sv2v_out.v:14240$1861.
Removed 30 multiplexer ports.
<suppressed ~273 debug messages>

13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

13.6. Executing OPT_DFF pass (perform DFF optimizations).

13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 306 unused cells and 1203 unused wires.
<suppressed ~1176 debug messages>

13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

13.9. Rerunning OPT passes. (Maybe there is more to do..)

13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~272 debug messages>

13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

13.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.$auto$ff.cc:266:slice$9377 ($adffe) from module ibex_top (D = \u_ibex_core.ex_block_i.imd_val_d_o [66:34], Q = { \u_ibex_core.ex_block_i.gen_multdiv_slow.multdiv_i.imd_val_q_i [66] \u_ibex_core.ex_block_i.alu_i.imd_val_q_i [63:32] }).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.$auto$ff.cc:266:slice$9375 ($adffe) from module ibex_top (D = \u_ibex_core.ex_block_i.imd_val_d_o [31:0], Q = \u_ibex_core.ex_block_i.alu_i.imd_val_q_i [31:0]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mstatus_csr.$auto$ff.cc:266:slice$9427 ($adffe) from module ibex_top (D = \u_ibex_core.cs_registers_i.dummy_instr_seed_o [21], Q = \u_ibex_core.cs_registers_i.mstatus_q [0]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_dcsr_csr.$auto$ff.cc:266:slice$9296 ($adffe) from module ibex_top (D = { 16'0100000000000000 \u_ibex_core.cs_registers_i.dummy_instr_seed_o [15] 1'0 \u_ibex_core.cs_registers_i.dummy_instr_seed_o [13:12] 6'000000 \u_ibex_core.cs_registers_i.dummy_instr_seed_o [2] }, Q = { \u_ibex_core.cs_registers_i.dcsr_q [31:9] \u_ibex_core.cs_registers_i.dcsr_q [5:2] }).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_cpuctrlsts_part_csr.$auto$ff.cc:266:slice$9328 ($adffe) from module ibex_top (D = { \u_ibex_core.cs_registers_i.dummy_instr_seed_o [5:1] 1'0 }, Q = \u_ibex_core.cs_registers_i.cpuctrlsts_part_q [5:0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11684 ($adffe) from module ibex_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 1-bit at position 25 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11680 ($adffe) from module ibex_top.
Setting constant 0-bit at position 0 on $flatten\u_ibex_core.\if_stage_i.$auto$ff.cc:266:slice$9363 ($adffe) from module ibex_top.

13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 2 unused cells and 0 unused wires.
<suppressed ~2 debug messages>

13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~9 debug messages>

13.16. Rerunning OPT passes. (Maybe there is more to do..)

13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~272 debug messages>

13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

13.20. Executing OPT_DFF pass (perform DFF optimizations).

13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

13.23. Rerunning OPT passes. (Maybe there is more to do..)

13.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~272 debug messages>

13.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

13.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

13.27. Executing OPT_DFF pass (perform DFF optimizations).

13.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

13.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

13.30. Finished OPT passes. (There is nothing left to do.)

14. Executing Verilog backend.

14.1. Executing BMUXMAP pass.

14.2. Executing DEMUXMAP pass.
Dumping module `\ibex_top'.
tstpstart_end_tstpend: 1726576513870.

Warnings: 3 unique messages, 5 total
End of script. Logfile hash: 518bc2a523, CPU: user 5.38s system 0.08s, MEM: 182.26 MB peak
Yosys 0.29+11 (git sha1 , gcc 12.3.0-1ubuntu1~22.04 -Og -fPIC)
Time spent: 25% 18x opt_expr (1 sec), 13% 14x opt_clean (0 sec), ...
