==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'my_net/src/my_net.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 185.230 ; gain = 93.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 185.230 ; gain = 93.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:10 ; elapsed = 00:03:25 . Memory (MB): peak = 236.523 ; gain = 145.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.4' into 'my_net' (my_net/src/my_net.cpp:140) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.3' into 'my_net' (my_net/src/my_net.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.2' into 'my_net' (my_net/src/my_net.cpp:190) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.1' into 'my_net' (my_net/src/my_net.cpp:199) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1' into 'my_net' (my_net/src/my_net.cpp:208) automatically.
WARNING: [SYNCHK 200-77] The top function 'my_net' (my_net/src/my_net.cpp:47) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:07:32 ; elapsed = 00:07:47 . Memory (MB): peak = 240.867 ; gain = 149.402
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.4' into 'my_net' (my_net/src/my_net.cpp:140) automatically.
INFO: [XFORM 203-602] Inlining function 'pool.1' into 'my_net' (my_net/src/my_net.cpp:144) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.3' into 'my_net' (my_net/src/my_net.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'pool' into 'my_net' (my_net/src/my_net.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.2' into 'my_net' (my_net/src/my_net.cpp:190) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.1' into 'my_net' (my_net/src/my_net.cpp:199) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1' into 'my_net' (my_net/src/my_net.cpp:208) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'conv1_bias' in function 'my_net' (my_net/src/my_net.cpp:134:4).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:11:55 ; elapsed = 00:12:11 . Memory (MB): peak = 240.867 ; gain = 149.402
WARNING: [XFORM 203-561] 'Loop-3' in function 'my_net' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:11:55 ; elapsed = 00:12:11 . Memory (MB): peak = 240.867 ; gain = 149.402
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'my_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv2.1' to 'conv2_1'.
WARNING: [SYN 201-107] Renaming port name 'my_net/input' to 'my_net/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'my_net/output' to 'my_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 731.018 seconds; current allocated memory: 155.295 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 155.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 156.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 156.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2_1_conv1_weight' to 'conv2_1_conv1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fadd_32ns_32ns_32_5_full_dsp_1' to 'my_net_fadd_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fmul_32ns_32ns_32_4_max_dsp_1' to 'my_net_fmul_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_1'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 157.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'my_net/input_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_net/output_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'my_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'my_net_fdiv_32ns_32ns_32_16_1' to 'my_net_fdiv_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fexp_32ns_32ns_32_9_full_dsp_1' to 'my_net_fexp_32ns_fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/input_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/input_r_Din_A' to 0.
WARNING: [RTGEN 206-101] Port 'my_net/output_r_Addr_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/output_r_Addr_A' to 0.
WARNING: [RTGEN 206-101] Port 'my_net/output_r_EN_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/output_r_EN_A' to 0.
WARNING: [RTGEN 206-101] Port 'my_net/output_r_WEN_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/output_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Port 'my_net/output_r_Din_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/output_r_Din_A' to 0.
WARNING: [RTGEN 206-101] Port 'my_net/output_r_Dout_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'my_net/output_r_Clk_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'my_net/output_r_Rst_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'my_net/output_r_Addr_B' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/output_r_Addr_B' to 0.
WARNING: [RTGEN 206-101] Port 'my_net/output_r_EN_B' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/output_r_EN_B' to 0.
WARNING: [RTGEN 206-101] Port 'my_net/output_r_WEN_B' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/output_r_WEN_B' to 0.
WARNING: [RTGEN 206-101] Port 'my_net/output_r_Din_B' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/output_r_Din_B' to 0.
WARNING: [RTGEN 206-101] Port 'my_net/output_r_Dout_B' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'my_net/output_r_Clk_B' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'my_net/output_r_Rst_B' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'my_net_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fdiv_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fexp_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'my_net'.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 158.481 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2_1_conv1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_conv1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_input1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_conv1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_output1_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:11:58 ; elapsed = 00:12:16 . Memory (MB): peak = 254.820 ; gain = 163.355
INFO: [VHDL 208-304] Generating VHDL RTL for my_net.
INFO: [VLOG 209-307] Generating Verilog RTL for my_net.
INFO: [HLS 200-112] Total elapsed time: 735.65 seconds; peak allocated memory: 158.481 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'my_net/src/my_net.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 185.363 ; gain = 93.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 185.363 ; gain = 93.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:13 ; elapsed = 00:03:28 . Memory (MB): peak = 244.672 ; gain = 153.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.4' into 'my_net' (my_net/src/my_net.cpp:133) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.3' into 'my_net' (my_net/src/my_net.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.2' into 'my_net' (my_net/src/my_net.cpp:194) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.1' into 'my_net' (my_net/src/my_net.cpp:204) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1' into 'my_net' (my_net/src/my_net.cpp:214) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:07:35 ; elapsed = 00:07:51 . Memory (MB): peak = 244.672 ; gain = 153.234
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.4' into 'my_net' (my_net/src/my_net.cpp:133) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.3' into 'my_net' (my_net/src/my_net.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.2' into 'my_net' (my_net/src/my_net.cpp:194) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.1' into 'my_net' (my_net/src/my_net.cpp:204) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1' into 'my_net' (my_net/src/my_net.cpp:214) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (my_net/src/my_net.cpp:61:16) to (my_net/src/my_net.cpp:110:35) in function 'my_net'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pool' (my_net/src/my_net.cpp:26)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:11:58 ; elapsed = 00:12:13 . Memory (MB): peak = 244.672 ; gain = 153.234
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 3 for loop 'Loop-0-0-0-0' in function 'pool'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'Loop-0-0-0-0' in function 'pool'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 33 for loop 'Loop-9' in function 'my_net'.
WARNING: [XFORM 203-561] Updating loop lower bound from 32 to 33 for loop 'Loop-9' in function 'my_net'.
WARNING: [XFORM 203-631] Renaming function 'pool' to 'pool.1.1' (my_net/src/my_net.cpp:27:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:11:59 ; elapsed = 00:12:14 . Memory (MB): peak = 249.914 ; gain = 158.477
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'my_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv2.1' to 'conv2_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool.1' to 'pool_1'.
WARNING: [SYN 201-107] Renaming port name 'my_net/input' to 'my_net/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'my_net/output' to 'my_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 734.356 seconds; current allocated memory: 179.290 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 179.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 179.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 180.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 180.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 180.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 182.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 184.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2_1_conv1_weight' to 'conv2_1_conv1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fadd_32ns_32ns_32_5_full_dsp_1' to 'my_net_fadd_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fmul_32ns_32ns_32_4_max_dsp_1' to 'my_net_fmul_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_1'.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 185.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'my_net_fcmp_32ns_32ns_1_2_1' to 'my_net_fcmp_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_mul_mul_5ns_11ns_15_1_1' to 'my_net_mul_mul_5nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_fcmp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_mul_mul_5nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 186.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'my_net_am_addmul_5ns_10ns_6ns_15_1_1' to 'my_net_am_addmul_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_am_addmul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 186.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'my_net/input_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_net/output_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'my_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'my_net_fdiv_32ns_32ns_32_16_1' to 'my_net_fdiv_32ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fexp_32ns_32ns_32_9_full_dsp_1' to 'my_net_fexp_32ns_ibs' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/input_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/input_r_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'my_net_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fdiv_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fexp_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'my_net'.
INFO: [HLS 200-111]  Elapsed time: 1.025 seconds; current allocated memory: 191.413 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2_1_conv1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2_conv2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_conv1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'my_net_conv2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_weight1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_weight2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc3_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc3_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_input1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_conv1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_conv2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_fc1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_fc2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_fc3_output_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_output1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_output1_1_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:12:15 ; elapsed = 00:12:36 . Memory (MB): peak = 305.473 ; gain = 214.035
INFO: [VHDL 208-304] Generating VHDL RTL for my_net.
INFO: [VLOG 209-307] Generating Verilog RTL for my_net.
INFO: [HLS 200-112] Total elapsed time: 756.086 seconds; peak allocated memory: 191.413 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'my_net/src/my_net.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 186.051 ; gain = 94.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 186.051 ; gain = 94.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:09 ; elapsed = 00:03:25 . Memory (MB): peak = 224.449 ; gain = 132.973
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.4' into 'my_net' (my_net/src/my_net.cpp:118) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.3' into 'my_net' (my_net/src/my_net.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.2' into 'my_net' (my_net/src/my_net.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.1' into 'my_net' (my_net/src/my_net.cpp:189) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1' into 'my_net' (my_net/src/my_net.cpp:199) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:07:27 ; elapsed = 00:07:42 . Memory (MB): peak = 227.898 ; gain = 136.422
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.4' into 'my_net' (my_net/src/my_net.cpp:118) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.3' into 'my_net' (my_net/src/my_net.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.2' into 'my_net' (my_net/src/my_net.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.1' into 'my_net' (my_net/src/my_net.cpp:189) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1' into 'my_net' (my_net/src/my_net.cpp:199) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pool' (my_net/src/my_net.cpp:26)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:11:45 ; elapsed = 00:12:01 . Memory (MB): peak = 227.898 ; gain = 136.422
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 3 for loop 'Loop-0-0-0-0' in function 'pool'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'Loop-0-0-0-0' in function 'pool'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 33 for loop 'Loop-9' in function 'my_net'.
WARNING: [XFORM 203-561] Updating loop lower bound from 32 to 33 for loop 'Loop-9' in function 'my_net'.
WARNING: [XFORM 203-631] Renaming function 'pool' to 'pool.1.1' (my_net/src/my_net.cpp:27:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:11:46 ; elapsed = 00:12:02 . Memory (MB): peak = 239.949 ; gain = 148.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'my_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv2.1' to 'conv2_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool.1' to 'pool_1'.
WARNING: [SYN 201-107] Renaming port name 'my_net/input' to 'my_net/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'my_net/output' to 'my_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 721.977 seconds; current allocated memory: 174.797 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 175.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 175.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 175.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 176.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 176.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 177.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 180.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2_1_conv1_weight' to 'conv2_1_conv1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fadd_32ns_32ns_32_5_full_dsp_1' to 'my_net_fadd_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fmul_32ns_32ns_32_4_max_dsp_1' to 'my_net_fmul_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_1'.
INFO: [HLS 200-111]  Elapsed time: 0.686 seconds; current allocated memory: 180.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'my_net_fcmp_32ns_32ns_1_2_1' to 'my_net_fcmp_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_mul_mul_5ns_11ns_15_1_1' to 'my_net_mul_mul_5nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_fcmp_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_mul_mul_5nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 181.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'my_net_am_addmul_5ns_10ns_6ns_15_1_1' to 'my_net_am_addmul_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_am_addmul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 182.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'my_net/input_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_net/output_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'my_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'my_net_fdiv_32ns_32ns_32_16_1' to 'my_net_fdiv_32ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fexp_32ns_32ns_32_9_full_dsp_1' to 'my_net_fexp_32ns_ibs' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/input_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/input_r_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'my_net_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fdiv_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fexp_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fmul_32ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'my_net'.
INFO: [HLS 200-111]  Elapsed time: 0.982 seconds; current allocated memory: 186.920 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2_1_conv1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2_conv2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_conv1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_pool1_output_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'my_net_conv2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_weight1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_weight2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc3_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc3_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_input1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_conv1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_conv2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_fc1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_fc2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_fc3_output_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_output1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_output1_1_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:12:02 ; elapsed = 00:12:24 . Memory (MB): peak = 295.023 ; gain = 203.547
INFO: [VHDL 208-304] Generating VHDL RTL for my_net.
INFO: [VLOG 209-307] Generating Verilog RTL for my_net.
INFO: [HLS 200-112] Total elapsed time: 743.825 seconds; peak allocated memory: 186.920 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'my_net/src/my_net.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 185.828 ; gain = 94.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 185.828 ; gain = 94.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:10 ; elapsed = 00:03:32 . Memory (MB): peak = 207.211 ; gain = 115.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.4' into 'my_net' (my_net/src/my_net.cpp:119) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.3' into 'my_net' (my_net/src/my_net.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.2' into 'my_net' (my_net/src/my_net.cpp:180) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.1' into 'my_net' (my_net/src/my_net.cpp:190) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1' into 'my_net' (my_net/src/my_net.cpp:200) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:07:26 ; elapsed = 00:07:49 . Memory (MB): peak = 213.375 ; gain = 121.875
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.4' into 'my_net' (my_net/src/my_net.cpp:119) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.3' into 'my_net' (my_net/src/my_net.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.2' into 'my_net' (my_net/src/my_net.cpp:180) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.1' into 'my_net' (my_net/src/my_net.cpp:190) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1' into 'my_net' (my_net/src/my_net.cpp:200) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pool' (my_net/src/my_net.cpp:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:11:43 ; elapsed = 00:12:06 . Memory (MB): peak = 213.375 ; gain = 121.875
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:16:02 ; elapsed = 00:16:25 . Memory (MB): peak = 236.492 ; gain = 144.992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'my_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv2.1' to 'conv2_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool.1' to 'pool_1'.
WARNING: [SYN 201-107] Renaming port name 'my_net/input' to 'my_net/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'my_net/output' to 'my_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 984.897 seconds; current allocated memory: 177.501 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 177.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 178.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 178.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 178.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 178.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 179.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 179.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 181.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.527 seconds; current allocated memory: 183.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2_1_conv1_weight' to 'conv2_1_conv1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hadd_16ns_16ns_16_5_full_dsp_1' to 'my_net_hadd_16ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hmul_16ns_16ns_16_4_max_dsp_1' to 'my_net_hmul_16ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_hadd_16ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hmul_16ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_1'.
INFO: [HLS 200-111]  Elapsed time: 3.544 seconds; current allocated memory: 184.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'my_net_hcmp_16ns_16ns_1_2_1' to 'my_net_hcmp_16ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_mul_mul_5ns_11ns_15_1_1' to 'my_net_mul_mul_5nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_hcmp_16ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_mul_mul_5nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.758 seconds; current allocated memory: 184.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'my_net_am_addmul_5ns_10ns_6ns_15_1_1' to 'my_net_am_addmul_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_am_addmul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hadd_16ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hmul_16ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 185.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'my_net_hcmp_16ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 185.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'my_net/input_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_net/output_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'my_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'my_net_pool2_output1' to 'my_net_pool2_outphbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fadd_32ns_32ns_32_5_full_dsp_1' to 'my_net_fadd_32ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fdiv_32ns_32ns_32_16_1' to 'my_net_fdiv_32ns_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fexp_32ns_32ns_32_9_full_dsp_1' to 'my_net_fexp_32ns_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_sptohp_32ns_16_2_1' to 'my_net_sptohp_32nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hptosp_16ns_32_2_1' to 'my_net_hptosp_16nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hsub_16ns_16ns_16_5_full_dsp_1' to 'my_net_hsub_16ns_ncg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/input_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/input_r_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'my_net_fadd_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fdiv_32ns_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fexp_32ns_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hadd_16ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hmul_16ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hptosp_16nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hsub_16ns_ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_sptohp_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'my_net'.
INFO: [HLS 200-111]  Elapsed time: 1.203 seconds; current allocated memory: 190.793 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2_1_conv1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2_conv2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_conv1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_conv2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_weight1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_weight2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc3_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc3_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_input1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_conv1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_pool1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_conv2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_pool2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_fc1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_fc2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_fc3_output_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_output1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_output1_1_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:16:28 ; elapsed = 00:16:57 . Memory (MB): peak = 295.121 ; gain = 203.621
INFO: [VHDL 208-304] Generating VHDL RTL for my_net.
INFO: [VLOG 209-307] Generating Verilog RTL for my_net.
INFO: [HLS 200-112] Total elapsed time: 1017.04 seconds; peak allocated memory: 190.793 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'my_net/src/my_net.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 185.551 ; gain = 94.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 185.551 ; gain = 94.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:12 ; elapsed = 00:03:33 . Memory (MB): peak = 207.715 ; gain = 116.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.4' into 'my_net' (my_net/src/my_net.cpp:119) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.3' into 'my_net' (my_net/src/my_net.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.2' into 'my_net' (my_net/src/my_net.cpp:180) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.1' into 'my_net' (my_net/src/my_net.cpp:190) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1' into 'my_net' (my_net/src/my_net.cpp:200) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:07:30 ; elapsed = 00:07:51 . Memory (MB): peak = 213.621 ; gain = 122.141
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.4' into 'my_net' (my_net/src/my_net.cpp:119) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.3' into 'my_net' (my_net/src/my_net.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.2' into 'my_net' (my_net/src/my_net.cpp:180) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.1' into 'my_net' (my_net/src/my_net.cpp:190) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1' into 'my_net' (my_net/src/my_net.cpp:200) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pool' (my_net/src/my_net.cpp:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:11:49 ; elapsed = 00:12:11 . Memory (MB): peak = 213.621 ; gain = 122.141
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:16:07 ; elapsed = 00:16:30 . Memory (MB): peak = 238.125 ; gain = 146.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'my_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv2.1' to 'conv2_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool.1' to 'pool_1'.
WARNING: [SYN 201-107] Renaming port name 'my_net/output' to 'my_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 989.664 seconds; current allocated memory: 178.806 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 179.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 179.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 179.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 179.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 180.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 180.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 180.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 182.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.725 seconds; current allocated memory: 184.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2_1_conv1_weight' to 'conv2_1_conv1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hadd_16ns_16ns_16_5_full_dsp_1' to 'my_net_hadd_16ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hmul_16ns_16ns_16_4_max_dsp_1' to 'my_net_hmul_16ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_hadd_16ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hmul_16ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_1'.
INFO: [HLS 200-111]  Elapsed time: 3.873 seconds; current allocated memory: 185.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'my_net_hcmp_16ns_16ns_1_2_1' to 'my_net_hcmp_16ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_mul_mul_5ns_11ns_15_1_1' to 'my_net_mul_mul_5nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_hcmp_16ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_mul_mul_5nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 186.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'my_net_am_addmul_5ns_10ns_6ns_15_1_1' to 'my_net_am_addmul_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_am_addmul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hadd_16ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hmul_16ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 186.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'my_net_hcmp_16ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 187.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'my_net/input_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_net/output_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'my_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'my_net_pool2_output1' to 'my_net_pool2_outphbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fadd_32ns_32ns_32_5_full_dsp_1' to 'my_net_fadd_32ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fdiv_32ns_32ns_32_16_1' to 'my_net_fdiv_32ns_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_sitofp_32s_32_6_1' to 'my_net_sitofp_32skbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fexp_32ns_32ns_32_9_full_dsp_1' to 'my_net_fexp_32ns_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_sptohp_32ns_16_2_1' to 'my_net_sptohp_32nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hptosp_16ns_32_2_1' to 'my_net_hptosp_16nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hsub_16ns_16ns_16_5_full_dsp_1' to 'my_net_hsub_16ns_ocq' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/input_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/input_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'my_net_fadd_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fdiv_32ns_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fexp_32ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hadd_16ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hmul_16ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hptosp_16nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hsub_16ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_sitofp_32skbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_sptohp_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'my_net'.
INFO: [HLS 200-111]  Elapsed time: 1.233 seconds; current allocated memory: 192.233 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2_1_conv1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2_conv2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_conv1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_conv2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_weight1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_weight2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc3_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc3_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_input1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_conv1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_pool1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_conv2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_pool2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_fc1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_fc2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_fc3_output_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_output1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_output1_1_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:16:35 ; elapsed = 00:17:02 . Memory (MB): peak = 296.594 ; gain = 205.113
INFO: [VHDL 208-304] Generating VHDL RTL for my_net.
INFO: [VLOG 209-307] Generating Verilog RTL for my_net.
INFO: [HLS 200-112] Total elapsed time: 1022.5 seconds; peak allocated memory: 192.233 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'my_net/src/my_net.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 186.113 ; gain = 93.809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 186.113 ; gain = 93.809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:11 ; elapsed = 00:03:32 . Memory (MB): peak = 208.191 ; gain = 115.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.4' into 'my_net' (my_net/src/my_net.cpp:119) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.3' into 'my_net' (my_net/src/my_net.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.2' into 'my_net' (my_net/src/my_net.cpp:180) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.1' into 'my_net' (my_net/src/my_net.cpp:190) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1' into 'my_net' (my_net/src/my_net.cpp:200) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:07:28 ; elapsed = 00:07:49 . Memory (MB): peak = 213.895 ; gain = 121.590
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.4' into 'my_net' (my_net/src/my_net.cpp:119) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.3' into 'my_net' (my_net/src/my_net.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.2' into 'my_net' (my_net/src/my_net.cpp:180) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.1' into 'my_net' (my_net/src/my_net.cpp:190) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1' into 'my_net' (my_net/src/my_net.cpp:200) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pool' (my_net/src/my_net.cpp:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:11:45 ; elapsed = 00:12:07 . Memory (MB): peak = 213.895 ; gain = 121.590
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:16:05 ; elapsed = 00:16:27 . Memory (MB): peak = 239.238 ; gain = 146.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'my_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv2.1' to 'conv2_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool.1' to 'pool_1'.
WARNING: [SYN 201-107] Renaming port name 'my_net/output' to 'my_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 987.433 seconds; current allocated memory: 178.822 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 179.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 179.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 179.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 180.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 180.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 180.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 180.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.658 seconds; current allocated memory: 182.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.521 seconds; current allocated memory: 184.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2_1_conv1_weight' to 'conv2_1_conv1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hadd_16ns_16ns_16_5_full_dsp_1' to 'my_net_hadd_16ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hmul_16ns_16ns_16_4_max_dsp_1' to 'my_net_hmul_16ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_hadd_16ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hmul_16ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_1'.
INFO: [HLS 200-111]  Elapsed time: 3.552 seconds; current allocated memory: 185.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'my_net_hcmp_16ns_16ns_1_2_1' to 'my_net_hcmp_16ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_mul_mul_5ns_11ns_15_1_1' to 'my_net_mul_mul_5nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_hcmp_16ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_mul_mul_5nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.869 seconds; current allocated memory: 186.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'my_net_am_addmul_5ns_10ns_6ns_15_1_1' to 'my_net_am_addmul_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_am_addmul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hadd_16ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hmul_16ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.763 seconds; current allocated memory: 186.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'my_net_hcmp_16ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 187.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'my_net/input_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_net/output_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'my_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'my_net_pool2_output1' to 'my_net_pool2_outphbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fadd_32ns_32ns_32_5_full_dsp_1' to 'my_net_fadd_32ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fdiv_32ns_32ns_32_16_1' to 'my_net_fdiv_32ns_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_sitofp_32s_32_6_1' to 'my_net_sitofp_32skbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fexp_32ns_32ns_32_9_full_dsp_1' to 'my_net_fexp_32ns_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_sptohp_32ns_16_2_1' to 'my_net_sptohp_32nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hptosp_16ns_32_2_1' to 'my_net_hptosp_16nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hsub_16ns_16ns_16_5_full_dsp_1' to 'my_net_hsub_16ns_ocq' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/input_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/input_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'my_net_fadd_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fdiv_32ns_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fexp_32ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hadd_16ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hmul_16ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hptosp_16nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hsub_16ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_sitofp_32skbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_sptohp_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'my_net'.
INFO: [HLS 200-111]  Elapsed time: 1.174 seconds; current allocated memory: 192.249 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2_1_conv1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2_conv2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_conv1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_conv2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_weight1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_weight2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc3_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc3_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_input1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_conv1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_pool1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_conv2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_pool2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_fc1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_fc2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_fc3_output_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_output1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_output1_1_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:16:31 ; elapsed = 00:16:59 . Memory (MB): peak = 297.375 ; gain = 205.070
INFO: [VHDL 208-304] Generating VHDL RTL for my_net.
INFO: [VLOG 209-307] Generating Verilog RTL for my_net.
INFO: [HLS 200-112] Total elapsed time: 1019.25 seconds; peak allocated memory: 192.249 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'my_net/src/my_net.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 185.660 ; gain = 94.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 185.660 ; gain = 94.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:09 ; elapsed = 00:03:31 . Memory (MB): peak = 207.523 ; gain = 116.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.4' into 'my_net' (my_net/src/my_net.cpp:119) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.3' into 'my_net' (my_net/src/my_net.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.2' into 'my_net' (my_net/src/my_net.cpp:180) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.1' into 'my_net' (my_net/src/my_net.cpp:190) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1' into 'my_net' (my_net/src/my_net.cpp:200) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:07:27 ; elapsed = 00:07:49 . Memory (MB): peak = 213.797 ; gain = 122.277
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.4' into 'my_net' (my_net/src/my_net.cpp:119) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.3' into 'my_net' (my_net/src/my_net.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.2' into 'my_net' (my_net/src/my_net.cpp:180) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.1' into 'my_net' (my_net/src/my_net.cpp:190) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1' into 'my_net' (my_net/src/my_net.cpp:200) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pool' (my_net/src/my_net.cpp:27)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:11:44 ; elapsed = 00:12:06 . Memory (MB): peak = 213.797 ; gain = 122.277
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:16:01 ; elapsed = 00:16:24 . Memory (MB): peak = 236.199 ; gain = 144.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'my_net' ...
WARNING: [SYN 201-103] Legalizing function name 'conv2.1' to 'conv2_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool.1' to 'pool_1'.
WARNING: [SYN 201-107] Renaming port name 'my_net/input' to 'my_net/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'my_net/output' to 'my_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 983.823 seconds; current allocated memory: 177.605 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 177.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 178.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 178.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 178.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 179.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 179.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 179.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.917 seconds; current allocated memory: 181.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.099 seconds; current allocated memory: 183.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2_1_conv1_weight' to 'conv2_1_conv1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hadd_16ns_16ns_16_5_full_dsp_1' to 'my_net_hadd_16ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hmul_16ns_16ns_16_4_max_dsp_1' to 'my_net_hmul_16ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_hadd_16ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hmul_16ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_1'.
INFO: [HLS 200-111]  Elapsed time: 4.097 seconds; current allocated memory: 184.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'my_net_hcmp_16ns_16ns_1_2_1' to 'my_net_hcmp_16ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_mul_mul_5ns_11ns_15_1_1' to 'my_net_mul_mul_5nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_hcmp_16ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_mul_mul_5nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 184.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'my_net_am_addmul_5ns_10ns_6ns_15_1_1' to 'my_net_am_addmul_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_am_addmul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hadd_16ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hmul_16ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 185.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'my_net_hcmp_16ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 186.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'my_net/input_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_net/output_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'my_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'my_net_pool2_output1' to 'my_net_pool2_outphbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fadd_32ns_32ns_32_5_full_dsp_1' to 'my_net_fadd_32ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fdiv_32ns_32ns_32_16_1' to 'my_net_fdiv_32ns_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_sitofp_32ns_32_6_1' to 'my_net_sitofp_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fexp_32ns_32ns_32_9_full_dsp_1' to 'my_net_fexp_32ns_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_sptohp_32ns_16_2_1' to 'my_net_sptohp_32nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hptosp_16ns_32_2_1' to 'my_net_hptosp_16nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hsub_16ns_16ns_16_5_full_dsp_1' to 'my_net_hsub_16ns_ocq' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/input_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/input_r_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'my_net_fadd_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fdiv_32ns_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fexp_32ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hadd_16ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hmul_16ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hptosp_16nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hsub_16ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_sitofp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_sptohp_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'my_net'.
INFO: [HLS 200-111]  Elapsed time: 1.299 seconds; current allocated memory: 190.975 MB.
INFO: [RTMG 210-279] Implementing memory 'conv2_1_conv1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv2_conv2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_conv1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_conv2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_weight1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_weight2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc2_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc3_weight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'my_net_fc3_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_input1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_conv1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_pool1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_conv2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_pool2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_fc1_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_fc2_output_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_fc3_output_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_output1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'my_net_output1_1_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:16:30 ; elapsed = 00:16:58 . Memory (MB): peak = 294.738 ; gain = 203.219
INFO: [VHDL 208-304] Generating VHDL RTL for my_net.
INFO: [VLOG 209-307] Generating Verilog RTL for my_net.
INFO: [HLS 200-112] Total elapsed time: 1018.57 seconds; peak allocated memory: 190.975 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
