

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Thu Jul 18 17:18:03 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.198 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|    2|    2|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|     3036|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      680|      474|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       83|    -|
|Register             |        -|     -|      291|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      971|     3689|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+----+-----+-----+-----+
    |            Instance           |          Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+--------------------------+---------+----+-----+-----+-----+
    |sitodp_64s_64_2_no_dsp_1_U112  |sitodp_64s_64_2_no_dsp_1  |        0|   0|    0|    0|    0|
    |urem_11ns_4ns_8_15_1_U113      |urem_11ns_4ns_8_15_1      |        0|   0|  340|  237|    0|
    |urem_11ns_4ns_8_15_1_U114      |urem_11ns_4ns_8_15_1      |        0|   0|  340|  237|    0|
    +-------------------------------+--------------------------+---------+----+-----+-----+-----+
    |Total                          |                          |        0|   0|  680|  474|    0|
    +-------------------------------+--------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_18ns_20ns_37_4_1_U115  |mul_mul_18ns_20ns_37_4_1  |    i0 * i1|
    |mul_mul_18ns_20ns_37_4_1_U116  |mul_mul_18ns_20ns_37_4_1  |    i0 * i1|
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln23_10_fu_655_p2   |         +|   0|  0|   19|           8|           8|
    |add_ln23_11_fu_664_p2   |         +|   0|  0|   19|           8|           8|
    |add_ln23_1_fu_530_p2    |         +|   0|  0|   25|          18|          18|
    |add_ln23_2_fu_455_p2    |         +|   0|  0|   23|          16|          16|
    |add_ln23_3_fu_520_p2    |         +|   0|  0|   23|          16|          16|
    |add_ln23_4_fu_201_p2    |         +|   0|  0|   19|          11|          11|
    |add_ln23_5_fu_207_p2    |         +|   0|  0|   19|          11|          11|
    |add_ln23_6_fu_246_p2    |         +|   0|  0|   19|          11|          11|
    |add_ln23_7_fu_252_p2    |         +|   0|  0|   19|          11|          11|
    |add_ln23_8_fu_614_p2    |         +|   0|  0|   19|           8|           8|
    |add_ln23_9_fu_623_p2    |         +|   0|  0|   19|           8|           8|
    |add_ln23_fu_465_p2      |         +|   0|  0|   25|          18|          18|
    |add_ln510_1_fu_752_p2   |         +|   0|  0|   19|          12|          11|
    |add_ln510_fu_334_p2     |         +|   0|  0|   19|          12|          11|
    |ret_37_fu_705_p2        |         -|   0|  0|   40|          33|          33|
    |ret_fu_287_p2           |         -|   0|  0|   40|          33|          33|
    |sub_ln1311_4_fu_766_p2  |         -|   0|  0|   18|          10|          11|
    |sub_ln1311_fu_348_p2    |         -|   0|  0|   18|          10|          11|
    |icmp_ln23_1_fu_834_p2   |      icmp|   0|  0|   29|          64|           7|
    |icmp_ln23_fu_416_p2     |      icmp|   0|  0|   29|          64|           7|
    |r_V_12_fu_792_p2        |      lshr|   0|  0|  591|         169|         169|
    |r_V_fu_374_p2           |      lshr|   0|  0|  591|         169|         169|
    |or_ln23_1_fu_552_p2     |        or|   0|  0|   18|           7|          18|
    |or_ln23_2_fu_637_p2     |        or|   0|  0|   12|          12|           4|
    |or_ln23_3_fu_678_p2     |        or|   0|  0|   12|          12|           4|
    |or_ln23_fu_561_p2       |        or|   0|  0|   18|           7|          18|
    |ush_4_fu_776_p3         |    select|   0|  0|   12|           1|          12|
    |ush_fu_358_p3           |    select|   0|  0|   12|           1|          12|
    |val_4_fu_826_p3         |    select|   0|  0|   63|           1|          64|
    |val_fu_408_p3           |    select|   0|  0|   63|           1|          64|
    |r_V_11_fu_380_p2        |       shl|   0|  0|  591|         169|         169|
    |r_V_13_fu_798_p2        |       shl|   0|  0|  591|         169|         169|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 3036|        1101|        1142|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter0             |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_171_p4      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_empty_reg_167  |   9|          2|    1|          2|
    |grp_fu_178_p0                       |  14|          3|   64|        192|
    |wsp1_2_address0                     |  14|          3|   12|         36|
    |wsp1_2_address1                     |  14|          3|   12|         36|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  83|         18|   92|        273|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln23_1_reg_908                  |  11|   0|   18|          7|
    |add_ln23_reg_898                    |  11|   0|   18|          7|
    |ap_CS_fsm                           |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_167  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_empty_reg_167  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_empty_reg_167  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter4_empty_reg_167  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter5_empty_reg_167  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter6_empty_reg_167  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter7_empty_reg_167  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter8_empty_reg_167  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter9_empty_reg_167  |   1|   0|    1|          0|
    |icmp_ln23_reg_894                   |   1|   0|    1|          0|
    |tmp_84_reg_938                      |   6|   0|    6|          0|
    |udiv_ln23_1_cast_reg_933            |   8|   0|    8|          0|
    |urem_ln23_reg_928                   |   8|   0|    8|          0|
    |wsp11_read_reg_868                  |   3|   0|    3|          0|
    |wsp1_read_reg_873                   |   8|   0|    8|          0|
    |wsp23_read_reg_857                  |   3|   0|    3|          0|
    |wsp23_read_reg_857_pp0_iter1_reg    |   3|   0|    3|          0|
    |wsp2_read_reg_862                   |   8|   0|    8|          0|
    |wsp2_read_reg_862_pp0_iter1_reg     |   8|   0|    8|          0|
    |add_ln23_1_reg_908                  |  64|  32|   18|          7|
    |add_ln23_reg_898                    |  64|  32|   18|          7|
    |icmp_ln23_reg_894                   |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 291|  96|  150|         28|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------+-----+-----+------------+--------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_return        |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|wsp1_2_address0  |  out|   12|   ap_memory|                    wsp1_2|         array|
|wsp1_2_ce0       |  out|    1|   ap_memory|                    wsp1_2|         array|
|wsp1_2_q0        |   in|   64|   ap_memory|                    wsp1_2|         array|
|wsp1_2_address1  |  out|   12|   ap_memory|                    wsp1_2|         array|
|wsp1_2_ce1       |  out|    1|   ap_memory|                    wsp1_2|         array|
|wsp1_2_q1        |   in|   64|   ap_memory|                    wsp1_2|         array|
|wsp1             |   in|    8|     ap_none|                      wsp1|        scalar|
|wsp11            |   in|    3|     ap_none|                     wsp11|        scalar|
|wsp2             |   in|    8|     ap_none|                      wsp2|        scalar|
|wsp23            |   in|    3|     ap_none|                     wsp23|        scalar|
+-----------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 2, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%wsp23_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp23"   --->   Operation 21 'read' 'wsp23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%wsp2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp2"   --->   Operation 22 'read' 'wsp2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%wsp11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp11"   --->   Operation 23 'read' 'wsp11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wsp1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp1"   --->   Operation 24 'read' 'wsp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%wsp23_cast = zext i3 %wsp23_read"   --->   Operation 25 'zext' 'wsp23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i8 %wsp2_read" [patchMaker.cpp:23]   --->   Operation 26 'zext' 'zext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %wsp2_read, i2 0" [patchMaker.cpp:23]   --->   Operation 27 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i10 %tmp" [patchMaker.cpp:23]   --->   Operation 28 'zext' 'zext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_4 = add i11 %zext_ln23_5, i11 %zext_ln23_4" [patchMaker.cpp:23]   --->   Operation 29 'add' 'add_ln23_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 30 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln23_5 = add i11 %add_ln23_4, i11 %wsp23_cast" [patchMaker.cpp:23]   --->   Operation 30 'add' 'add_ln23_5' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_77 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %add_ln23_5, i4 0" [patchMaker.cpp:23]   --->   Operation 31 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i15 %tmp_77" [patchMaker.cpp:23]   --->   Operation 32 'zext' 'zext_ln23_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%wsp1_2_addr = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln23_10" [patchMaker.cpp:23]   --->   Operation 33 'getelementptr' 'wsp1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%wsp11_cast = zext i3 %wsp11_read"   --->   Operation 34 'zext' 'wsp11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln23_11 = zext i8 %wsp1_read" [patchMaker.cpp:23]   --->   Operation 35 'zext' 'zext_ln23_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %wsp1_read, i2 0" [patchMaker.cpp:23]   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln23_12 = zext i10 %tmp_s" [patchMaker.cpp:23]   --->   Operation 37 'zext' 'zext_ln23_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_6 = add i11 %zext_ln23_12, i11 %zext_ln23_11" [patchMaker.cpp:23]   --->   Operation 38 'add' 'add_ln23_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 39 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln23_7 = add i11 %add_ln23_6, i11 %wsp11_cast" [patchMaker.cpp:23]   --->   Operation 39 'add' 'add_ln23_7' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_78 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %add_ln23_7, i4 0" [patchMaker.cpp:23]   --->   Operation 40 'bitconcatenate' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln23_13 = zext i15 %tmp_78" [patchMaker.cpp:23]   --->   Operation 41 'zext' 'zext_ln23_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%wsp1_2_addr_1 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln23_13" [patchMaker.cpp:23]   --->   Operation 42 'getelementptr' 'wsp1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.64ns)   --->   "%packedCoordinates_V = load i12 %wsp1_2_addr_1" [patchMaker.cpp:23]   --->   Operation 43 'load' 'packedCoordinates_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_1 : Operation 44 [2/2] (1.64ns)   --->   "%packedCoordinates_V_3 = load i12 %wsp1_2_addr" [patchMaker.cpp:23]   --->   Operation 44 'load' 'packedCoordinates_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 2 <SV = 1> <Delay = 7.17>
ST_2 : Operation 45 [1/2] (1.64ns)   --->   "%packedCoordinates_V = load i12 %wsp1_2_addr_1" [patchMaker.cpp:23]   --->   Operation 45 'load' 'packedCoordinates_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%lhs = trunc i64 %packedCoordinates_V"   --->   Operation 46 'trunc' 'lhs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (1.64ns)   --->   "%packedCoordinates_V_3 = load i12 %wsp1_2_addr" [patchMaker.cpp:23]   --->   Operation 47 'load' 'packedCoordinates_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%rhs = trunc i64 %packedCoordinates_V_3"   --->   Operation 48 'trunc' 'rhs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %lhs"   --->   Operation 49 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln215_28 = sext i32 %rhs"   --->   Operation 50 'sext' 'sext_ln215_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.88ns)   --->   "%ret = sub i33 %sext_ln215, i33 %sext_ln215_28"   --->   Operation 51 'sub' 'ret' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln277 = sext i33 %ret" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 52 'sext' 'sext_ln277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (4.65ns)   --->   "%dc = sitodp i64 %sext_ln277" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 53 'sitodp' 'dc' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.19>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wsp1_2, void @empty_14, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (4.65ns)   --->   "%dc = sitodp i64 %sext_ln277" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 55 'sitodp' 'dc' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 56 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 57 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_90 = trunc i64 %data_V"   --->   Operation 58 'trunc' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_90, i1 0"   --->   Operation 59 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 60 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_89" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 61 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.73ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 62 'add' 'add_ln510' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 63 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.73ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_89"   --->   Operation 64 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 65 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 66 'select' 'ush' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 67 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 68 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 69 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%r_V_11 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 70 'shl' 'r_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 71 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%zext_ln662 = zext i1 %tmp_82"   --->   Operation 72 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%tmp_51 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_11, i32 53, i32 116"   --->   Operation 73 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_51"   --->   Operation 74 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln23 = icmp_slt  i64 %val, i64 100" [patchMaker.cpp:23]   --->   Operation 75 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.38ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %._crit_edge, void" [patchMaker.cpp:23]   --->   Operation 76 'br' 'br_ln23' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln23_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %wsp1_read, i9 0" [patchMaker.cpp:23]   --->   Operation 77 'bitconcatenate' 'shl_ln23_2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i17 %shl_ln23_2" [patchMaker.cpp:23]   --->   Operation 78 'zext' 'zext_ln23' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln23_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %wsp1_read, i7 0" [patchMaker.cpp:23]   --->   Operation 79 'bitconcatenate' 'shl_ln23_3' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i15 %shl_ln23_3" [patchMaker.cpp:23]   --->   Operation 80 'zext' 'zext_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %wsp11_read, i7 0" [patchMaker.cpp:23]   --->   Operation 81 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i10 %shl_ln" [patchMaker.cpp:23]   --->   Operation 82 'zext' 'zext_ln23_2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.77ns)   --->   "%add_ln23_2 = add i16 %zext_ln23_1, i16 %zext_ln23_2" [patchMaker.cpp:23]   --->   Operation 83 'add' 'add_ln23_2' <Predicate = (icmp_ln23)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i16 %add_ln23_2" [patchMaker.cpp:23]   --->   Operation 84 'zext' 'zext_ln23_3' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.79ns)   --->   "%add_ln23 = add i18 %zext_ln23_3, i18 %zext_ln23" [patchMaker.cpp:23]   --->   Operation 85 'add' 'add_ln23' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %add_ln23, i32 7, i32 17" [patchMaker.cpp:23]   --->   Operation 86 'partselect' 'trunc_ln' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 87 [15/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 87 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 88 [14/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 88 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln23_4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %wsp2_read, i9 0" [patchMaker.cpp:23]   --->   Operation 89 'bitconcatenate' 'shl_ln23_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i17 %shl_ln23_4" [patchMaker.cpp:23]   --->   Operation 90 'zext' 'zext_ln23_6' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln23_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %wsp2_read, i7 0" [patchMaker.cpp:23]   --->   Operation 91 'bitconcatenate' 'shl_ln23_5' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i15 %shl_ln23_5" [patchMaker.cpp:23]   --->   Operation 92 'zext' 'zext_ln23_7' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln23_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %wsp23_read, i7 0" [patchMaker.cpp:23]   --->   Operation 93 'bitconcatenate' 'shl_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i10 %shl_ln23_1" [patchMaker.cpp:23]   --->   Operation 94 'zext' 'zext_ln23_8' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.77ns)   --->   "%add_ln23_3 = add i16 %zext_ln23_7, i16 %zext_ln23_8" [patchMaker.cpp:23]   --->   Operation 95 'add' 'add_ln23_3' <Predicate = (icmp_ln23)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i16 %add_ln23_3" [patchMaker.cpp:23]   --->   Operation 96 'zext' 'zext_ln23_9' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.79ns)   --->   "%add_ln23_1 = add i18 %zext_ln23_9, i18 %zext_ln23_6" [patchMaker.cpp:23]   --->   Operation 97 'add' 'add_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %add_ln23_1, i32 7, i32 17" [patchMaker.cpp:23]   --->   Operation 98 'partselect' 'trunc_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 99 [15/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 99 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.95>
ST_5 : Operation 100 [13/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 100 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [14/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 101 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.95>
ST_6 : Operation 102 [12/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 102 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [13/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 103 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.95>
ST_7 : Operation 104 [11/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 104 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [12/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 105 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.95>
ST_8 : Operation 106 [10/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 106 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [11/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 107 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.95>
ST_9 : Operation 108 [9/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 108 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [10/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 109 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.95>
ST_10 : Operation 110 [8/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 110 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [9/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 111 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.95>
ST_11 : Operation 112 [7/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 112 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [8/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 113 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.95>
ST_12 : Operation 114 [6/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 114 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [7/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 115 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.95>
ST_13 : Operation 116 [5/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 116 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [6/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 117 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.95>
ST_14 : Operation 118 [4/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 118 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln23_1 = or i18 %add_ln23_1, i18 120" [patchMaker.cpp:23]   --->   Operation 119 'or' 'or_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln23_16 = zext i18 %or_ln23_1" [patchMaker.cpp:23]   --->   Operation 120 'zext' 'zext_ln23_16' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_14 : Operation 121 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln23_1 = mul i37 %zext_ln23_16, i37 419431" [patchMaker.cpp:23]   --->   Operation 121 'mul' 'mul_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 122 [5/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 122 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 0.95>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%or_ln23 = or i18 %add_ln23, i18 120" [patchMaker.cpp:23]   --->   Operation 123 'or' 'or_ln23' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln23_14 = zext i18 %or_ln23" [patchMaker.cpp:23]   --->   Operation 124 'zext' 'zext_ln23_14' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_15 : Operation 125 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln23 = mul i37 %zext_ln23_14, i37 419431" [patchMaker.cpp:23]   --->   Operation 125 'mul' 'mul_ln23' <Predicate = (icmp_ln23)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 126 [3/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 126 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln23_1 = mul i37 %zext_ln23_16, i37 419431" [patchMaker.cpp:23]   --->   Operation 127 'mul' 'mul_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 128 [4/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 128 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.95>
ST_16 : Operation 129 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln23 = mul i37 %zext_ln23_14, i37 419431" [patchMaker.cpp:23]   --->   Operation 129 'mul' 'mul_ln23' <Predicate = (icmp_ln23)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 130 [2/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 130 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln23_1 = mul i37 %zext_ln23_16, i37 419431" [patchMaker.cpp:23]   --->   Operation 131 'mul' 'mul_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 132 [3/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 132 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 0.95>
ST_17 : Operation 133 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln23 = mul i37 %zext_ln23_14, i37 419431" [patchMaker.cpp:23]   --->   Operation 133 'mul' 'mul_ln23' <Predicate = (icmp_ln23)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 134 [1/15] (0.95ns)   --->   "%urem_ln23 = urem i11 %trunc_ln, i11 5" [patchMaker.cpp:23]   --->   Operation 134 'urem' 'urem_ln23' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 135 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln23_1 = mul i37 %zext_ln23_16, i37 419431" [patchMaker.cpp:23]   --->   Operation 135 'mul' 'mul_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%udiv_ln23_1_cast = partselect i8 @_ssdm_op_PartSelect.i8.i37.i32.i32, i37 %mul_ln23_1, i32 28, i32 35" [patchMaker.cpp:23]   --->   Operation 136 'partselect' 'udiv_ln23_1_cast' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i6 @_ssdm_op_PartSelect.i6.i37.i32.i32, i37 %mul_ln23_1, i32 28, i32 33" [patchMaker.cpp:23]   --->   Operation 137 'partselect' 'tmp_84' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_17 : Operation 138 [2/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 138 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.44>
ST_18 : Operation 139 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln23 = mul i37 %zext_ln23_14, i37 419431" [patchMaker.cpp:23]   --->   Operation 139 'mul' 'mul_ln23' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i8 @_ssdm_op_PartSelect.i8.i37.i32.i32, i37 %mul_ln23, i32 28, i32 35" [patchMaker.cpp:23]   --->   Operation 140 'partselect' 'udiv_ln_cast' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i6 @_ssdm_op_PartSelect.i6.i37.i32.i32, i37 %mul_ln23, i32 28, i32 33" [patchMaker.cpp:23]   --->   Operation 141 'partselect' 'tmp_83' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_158_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_83, i2 0" [patchMaker.cpp:23]   --->   Operation 142 'bitconcatenate' 'tmp_158_cast' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_8 = add i8 %tmp_158_cast, i8 %udiv_ln_cast" [patchMaker.cpp:23]   --->   Operation 143 'add' 'add_ln23_8' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i8 %urem_ln23" [patchMaker.cpp:23]   --->   Operation 144 'trunc' 'trunc_ln23' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln23_9 = add i8 %add_ln23_8, i8 %trunc_ln23" [patchMaker.cpp:23]   --->   Operation 145 'add' 'add_ln23_9' <Predicate = (icmp_ln23)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_160_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln23_9, i4 0" [patchMaker.cpp:23]   --->   Operation 146 'bitconcatenate' 'tmp_160_cast' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%or_ln23_2 = or i12 %tmp_160_cast, i12 15" [patchMaker.cpp:23]   --->   Operation 147 'or' 'or_ln23_2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln23_15 = zext i12 %or_ln23_2" [patchMaker.cpp:23]   --->   Operation 148 'zext' 'zext_ln23_15' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%wsp2_1_addr = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln23_15" [patchMaker.cpp:23]   --->   Operation 149 'getelementptr' 'wsp2_1_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 150 [2/2] (1.64ns)   --->   "%packedCoordinates_V_4 = load i12 %wsp2_1_addr" [patchMaker.cpp:23]   --->   Operation 150 'load' 'packedCoordinates_V_4' <Predicate = (icmp_ln23)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_162_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_84, i2 0" [patchMaker.cpp:23]   --->   Operation 151 'bitconcatenate' 'tmp_162_cast' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_10 = add i8 %tmp_162_cast, i8 %udiv_ln23_1_cast" [patchMaker.cpp:23]   --->   Operation 152 'add' 'add_ln23_10' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 153 [1/15] (0.95ns)   --->   "%urem_ln23_1 = urem i11 %trunc_ln23_1, i11 5" [patchMaker.cpp:23]   --->   Operation 153 'urem' 'urem_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = trunc i8 %urem_ln23_1" [patchMaker.cpp:23]   --->   Operation 154 'trunc' 'trunc_ln23_2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln23_11 = add i8 %add_ln23_10, i8 %trunc_ln23_2" [patchMaker.cpp:23]   --->   Operation 155 'add' 'add_ln23_11' <Predicate = (icmp_ln23)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_164_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln23_11, i4 0" [patchMaker.cpp:23]   --->   Operation 156 'bitconcatenate' 'tmp_164_cast' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%or_ln23_3 = or i12 %tmp_164_cast, i12 15" [patchMaker.cpp:23]   --->   Operation 157 'or' 'or_ln23_3' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln23_17 = zext i12 %or_ln23_3" [patchMaker.cpp:23]   --->   Operation 158 'zext' 'zext_ln23_17' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%wsp2_1_addr_1 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln23_17" [patchMaker.cpp:23]   --->   Operation 159 'getelementptr' 'wsp2_1_addr_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_18 : Operation 160 [2/2] (1.64ns)   --->   "%packedCoordinates_V_5 = load i12 %wsp2_1_addr_1" [patchMaker.cpp:23]   --->   Operation 160 'load' 'packedCoordinates_V_5' <Predicate = (icmp_ln23)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 19 <SV = 18> <Delay = 7.17>
ST_19 : Operation 161 [1/2] (1.64ns)   --->   "%packedCoordinates_V_4 = load i12 %wsp2_1_addr" [patchMaker.cpp:23]   --->   Operation 161 'load' 'packedCoordinates_V_4' <Predicate = (icmp_ln23)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_19 : Operation 162 [1/1] (0.00ns)   --->   "%lhs_9 = trunc i64 %packedCoordinates_V_4"   --->   Operation 162 'trunc' 'lhs_9' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_19 : Operation 163 [1/2] (1.64ns)   --->   "%packedCoordinates_V_5 = load i12 %wsp2_1_addr_1" [patchMaker.cpp:23]   --->   Operation 163 'load' 'packedCoordinates_V_5' <Predicate = (icmp_ln23)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%rhs_14 = trunc i64 %packedCoordinates_V_5"   --->   Operation 164 'trunc' 'rhs_14' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln215_29 = sext i32 %lhs_9"   --->   Operation 165 'sext' 'sext_ln215_29' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln215_30 = sext i32 %rhs_14"   --->   Operation 166 'sext' 'sext_ln215_30' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.88ns)   --->   "%ret_37 = sub i33 %sext_ln215_29, i33 %sext_ln215_30"   --->   Operation 167 'sub' 'ret_37' <Predicate = (icmp_ln23)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln277_4 = sext i33 %ret_37" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 168 'sext' 'sext_ln277_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_19 : Operation 169 [2/2] (4.65ns)   --->   "%dc_10 = sitodp i64 %sext_ln277_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 169 'sitodp' 'dc_10' <Predicate = (icmp_ln23)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.19>
ST_20 : Operation 170 [1/2] (4.65ns)   --->   "%dc_10 = sitodp i64 %sext_ln277_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 170 'sitodp' 'dc_10' <Predicate = (icmp_ln23)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%data_V_11 = bitcast i64 %dc_10" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 171 'bitcast' 'data_V_11' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_11, i32 52, i32 62"   --->   Operation 172 'partselect' 'tmp_91' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_92 = trunc i64 %data_V_11"   --->   Operation 173 'trunc' 'tmp_92' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%mantissa_4 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_92, i1 0"   --->   Operation 174 'bitconcatenate' 'mantissa_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i54 %mantissa_4" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 175 'zext' 'zext_ln15_2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_91" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 176 'zext' 'zext_ln510_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.73ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 177 'add' 'add_ln510_1' <Predicate = (icmp_ln23)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%isNeg_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 178 'bitselect' 'isNeg_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.73ns)   --->   "%sub_ln1311_4 = sub i11 1023, i11 %tmp_91"   --->   Operation 179 'sub' 'sub_ln1311_4' <Predicate = (icmp_ln23)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i11 %sub_ln1311_4"   --->   Operation 180 'sext' 'sext_ln1311_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (0.29ns)   --->   "%ush_4 = select i1 %isNeg_4, i12 %sext_ln1311_4, i12 %add_ln510_1"   --->   Operation 181 'select' 'ush_4' <Predicate = (icmp_ln23)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i196_cast_cast_cast = sext i12 %ush_4"   --->   Operation 182 'sext' 'sh_prom_i_i_i_i_i196_cast_cast_cast' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i196_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i196_cast_cast_cast"   --->   Operation 183 'zext' 'sh_prom_i_i_i_i_i196_cast_cast_cast_cast' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%r_V_12 = lshr i169 %zext_ln15_2, i169 %sh_prom_i_i_i_i_i196_cast_cast_cast_cast"   --->   Operation 184 'lshr' 'r_V_12' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%r_V_13 = shl i169 %zext_ln15_2, i169 %sh_prom_i_i_i_i_i196_cast_cast_cast_cast"   --->   Operation 185 'shl' 'r_V_13' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_12, i32 53"   --->   Operation 186 'bitselect' 'tmp_88' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%zext_ln662_3 = zext i1 %tmp_88"   --->   Operation 187 'zext' 'zext_ln662_3' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%tmp_53 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_13, i32 53, i32 116"   --->   Operation 188 'partselect' 'tmp_53' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%val_4 = select i1 %isNeg_4, i64 %zext_ln662_3, i64 %tmp_53"   --->   Operation 189 'select' 'val_4' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 190 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln23_1 = icmp_slt  i64 %val_4, i64 100" [patchMaker.cpp:23]   --->   Operation 190 'icmp' 'icmp_ln23_1' <Predicate = (icmp_ln23)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 191 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 191 'br' 'br_ln0' <Predicate = (icmp_ln23)> <Delay = 0.38>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%empty = phi i1 %icmp_ln23_1, void, i1 0, void" [patchMaker.cpp:23]   --->   Operation 192 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i1 %empty" [patchMaker.cpp:23]   --->   Operation 193 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wsp1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ wsp1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wsp23_read                               (read          ) [ 011110000000000000000]
wsp2_read                                (read          ) [ 011110000000000000000]
wsp11_read                               (read          ) [ 011100000000000000000]
wsp1_read                                (read          ) [ 011100000000000000000]
wsp23_cast                               (zext          ) [ 000000000000000000000]
zext_ln23_4                              (zext          ) [ 000000000000000000000]
tmp                                      (bitconcatenate) [ 000000000000000000000]
zext_ln23_5                              (zext          ) [ 000000000000000000000]
add_ln23_4                               (add           ) [ 000000000000000000000]
add_ln23_5                               (add           ) [ 000000000000000000000]
tmp_77                                   (bitconcatenate) [ 000000000000000000000]
zext_ln23_10                             (zext          ) [ 000000000000000000000]
wsp1_2_addr                              (getelementptr ) [ 001000000000000000000]
wsp11_cast                               (zext          ) [ 000000000000000000000]
zext_ln23_11                             (zext          ) [ 000000000000000000000]
tmp_s                                    (bitconcatenate) [ 000000000000000000000]
zext_ln23_12                             (zext          ) [ 000000000000000000000]
add_ln23_6                               (add           ) [ 000000000000000000000]
add_ln23_7                               (add           ) [ 000000000000000000000]
tmp_78                                   (bitconcatenate) [ 000000000000000000000]
zext_ln23_13                             (zext          ) [ 000000000000000000000]
wsp1_2_addr_1                            (getelementptr ) [ 001000000000000000000]
packedCoordinates_V                      (load          ) [ 000000000000000000000]
lhs                                      (trunc         ) [ 000000000000000000000]
packedCoordinates_V_3                    (load          ) [ 000000000000000000000]
rhs                                      (trunc         ) [ 000000000000000000000]
sext_ln215                               (sext          ) [ 000000000000000000000]
sext_ln215_28                            (sext          ) [ 000000000000000000000]
ret                                      (sub           ) [ 000000000000000000000]
sext_ln277                               (sext          ) [ 010100000000000000000]
specinterface_ln0                        (specinterface ) [ 000000000000000000000]
dc                                       (sitodp        ) [ 000000000000000000000]
data_V                                   (bitcast       ) [ 000000000000000000000]
tmp_89                                   (partselect    ) [ 000000000000000000000]
tmp_90                                   (trunc         ) [ 000000000000000000000]
mantissa                                 (bitconcatenate) [ 000000000000000000000]
zext_ln15                                (zext          ) [ 000000000000000000000]
zext_ln510                               (zext          ) [ 000000000000000000000]
add_ln510                                (add           ) [ 000000000000000000000]
isNeg                                    (bitselect     ) [ 000000000000000000000]
sub_ln1311                               (sub           ) [ 000000000000000000000]
sext_ln1311                              (sext          ) [ 000000000000000000000]
ush                                      (select        ) [ 000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast         (sext          ) [ 000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast    (zext          ) [ 000000000000000000000]
r_V                                      (lshr          ) [ 000000000000000000000]
r_V_11                                   (shl           ) [ 000000000000000000000]
tmp_82                                   (bitselect     ) [ 000000000000000000000]
zext_ln662                               (zext          ) [ 000000000000000000000]
tmp_51                                   (partselect    ) [ 000000000000000000000]
val                                      (select        ) [ 000000000000000000000]
icmp_ln23                                (icmp          ) [ 011111111111111111111]
br_ln23                                  (br            ) [ 011111111111111111111]
shl_ln23_2                               (bitconcatenate) [ 000000000000000000000]
zext_ln23                                (zext          ) [ 000000000000000000000]
shl_ln23_3                               (bitconcatenate) [ 000000000000000000000]
zext_ln23_1                              (zext          ) [ 000000000000000000000]
shl_ln                                   (bitconcatenate) [ 000000000000000000000]
zext_ln23_2                              (zext          ) [ 000000000000000000000]
add_ln23_2                               (add           ) [ 000000000000000000000]
zext_ln23_3                              (zext          ) [ 000000000000000000000]
add_ln23                                 (add           ) [ 011011111111111100000]
trunc_ln                                 (partselect    ) [ 011011111111111111000]
shl_ln23_4                               (bitconcatenate) [ 000000000000000000000]
zext_ln23_6                              (zext          ) [ 000000000000000000000]
shl_ln23_5                               (bitconcatenate) [ 000000000000000000000]
zext_ln23_7                              (zext          ) [ 000000000000000000000]
shl_ln23_1                               (bitconcatenate) [ 000000000000000000000]
zext_ln23_8                              (zext          ) [ 000000000000000000000]
add_ln23_3                               (add           ) [ 000000000000000000000]
zext_ln23_9                              (zext          ) [ 000000000000000000000]
add_ln23_1                               (add           ) [ 011001111111111000000]
trunc_ln23_1                             (partselect    ) [ 011001111111111111100]
or_ln23_1                                (or            ) [ 000000000000000000000]
zext_ln23_16                             (zext          ) [ 011000000000000111000]
or_ln23                                  (or            ) [ 000000000000000000000]
zext_ln23_14                             (zext          ) [ 011000000000000011100]
urem_ln23                                (urem          ) [ 001000000000000000100]
mul_ln23_1                               (mul           ) [ 000000000000000000000]
udiv_ln23_1_cast                         (partselect    ) [ 001000000000000000100]
tmp_84                                   (partselect    ) [ 001000000000000000100]
mul_ln23                                 (mul           ) [ 000000000000000000000]
udiv_ln_cast                             (partselect    ) [ 000000000000000000000]
tmp_83                                   (partselect    ) [ 000000000000000000000]
tmp_158_cast                             (bitconcatenate) [ 000000000000000000000]
add_ln23_8                               (add           ) [ 000000000000000000000]
trunc_ln23                               (trunc         ) [ 000000000000000000000]
add_ln23_9                               (add           ) [ 000000000000000000000]
tmp_160_cast                             (bitconcatenate) [ 000000000000000000000]
or_ln23_2                                (or            ) [ 000000000000000000000]
zext_ln23_15                             (zext          ) [ 000000000000000000000]
wsp2_1_addr                              (getelementptr ) [ 010000000000000000010]
tmp_162_cast                             (bitconcatenate) [ 000000000000000000000]
add_ln23_10                              (add           ) [ 000000000000000000000]
urem_ln23_1                              (urem          ) [ 000000000000000000000]
trunc_ln23_2                             (trunc         ) [ 000000000000000000000]
add_ln23_11                              (add           ) [ 000000000000000000000]
tmp_164_cast                             (bitconcatenate) [ 000000000000000000000]
or_ln23_3                                (or            ) [ 000000000000000000000]
zext_ln23_17                             (zext          ) [ 000000000000000000000]
wsp2_1_addr_1                            (getelementptr ) [ 010000000000000000010]
packedCoordinates_V_4                    (load          ) [ 000000000000000000000]
lhs_9                                    (trunc         ) [ 000000000000000000000]
packedCoordinates_V_5                    (load          ) [ 000000000000000000000]
rhs_14                                   (trunc         ) [ 000000000000000000000]
sext_ln215_29                            (sext          ) [ 000000000000000000000]
sext_ln215_30                            (sext          ) [ 000000000000000000000]
ret_37                                   (sub           ) [ 000000000000000000000]
sext_ln277_4                             (sext          ) [ 001000000000000000001]
dc_10                                    (sitodp        ) [ 000000000000000000000]
data_V_11                                (bitcast       ) [ 000000000000000000000]
tmp_91                                   (partselect    ) [ 000000000000000000000]
tmp_92                                   (trunc         ) [ 000000000000000000000]
mantissa_4                               (bitconcatenate) [ 000000000000000000000]
zext_ln15_2                              (zext          ) [ 000000000000000000000]
zext_ln510_1                             (zext          ) [ 000000000000000000000]
add_ln510_1                              (add           ) [ 000000000000000000000]
isNeg_4                                  (bitselect     ) [ 000000000000000000000]
sub_ln1311_4                             (sub           ) [ 000000000000000000000]
sext_ln1311_4                            (sext          ) [ 000000000000000000000]
ush_4                                    (select        ) [ 000000000000000000000]
sh_prom_i_i_i_i_i196_cast_cast_cast      (sext          ) [ 000000000000000000000]
sh_prom_i_i_i_i_i196_cast_cast_cast_cast (zext          ) [ 000000000000000000000]
r_V_12                                   (lshr          ) [ 000000000000000000000]
r_V_13                                   (shl           ) [ 000000000000000000000]
tmp_88                                   (bitselect     ) [ 000000000000000000000]
zext_ln662_3                             (zext          ) [ 000000000000000000000]
tmp_53                                   (partselect    ) [ 000000000000000000000]
val_4                                    (select        ) [ 000000000000000000000]
icmp_ln23_1                              (icmp          ) [ 000000000000000000000]
br_ln0                                   (br            ) [ 000000000000000000000]
empty                                    (phi           ) [ 011011111111111111111]
ret_ln23                                 (ret           ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wsp1_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp1_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wsp1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wsp11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wsp2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wsp23">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp23"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i169.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i169.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="wsp23_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="3" slack="0"/>
<pin id="105" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp23_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="wsp2_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp2_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="wsp11_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="3" slack="0"/>
<pin id="117" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp11_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="wsp1_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp1_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="wsp1_2_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="15" slack="0"/>
<pin id="130" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp1_2_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="wsp1_2_addr_1_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="15" slack="0"/>
<pin id="137" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp1_2_addr_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="0"/>
<pin id="145" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="146" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="147" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="64" slack="0"/>
<pin id="148" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="packedCoordinates_V/1 packedCoordinates_V_3/1 packedCoordinates_V_4/18 packedCoordinates_V_5/18 "/>
</bind>
</comp>

<comp id="151" class="1004" name="wsp2_1_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="12" slack="0"/>
<pin id="155" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp2_1_addr/18 "/>
</bind>
</comp>

<comp id="159" class="1004" name="wsp2_1_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="12" slack="0"/>
<pin id="163" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp2_1_addr_1/18 "/>
</bind>
</comp>

<comp id="167" class="1005" name="empty_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="17"/>
<pin id="169" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="empty_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="17"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/20 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="33" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="dc/2 dc_10/19 "/>
</bind>
</comp>

<comp id="181" class="1004" name="wsp23_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wsp23_cast/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln23_4_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_4/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln23_5_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_5/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln23_4_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_4/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln23_5_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_5/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_77_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="15" slack="0"/>
<pin id="215" dir="0" index="1" bw="11" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_77/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln23_10_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="15" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_10/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="wsp11_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wsp11_cast/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln23_11_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_11/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_s_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln23_12_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_12/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln23_6_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_6/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln23_7_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_7/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_78_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="15" slack="0"/>
<pin id="260" dir="0" index="1" bw="11" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_78/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln23_13_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="15" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_13/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="lhs_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lhs/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="rhs_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rhs/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sext_ln215_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="sext_ln215_28_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_28/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="ret_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sext_ln277_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="33" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln277/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="data_V_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_89_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="0" index="2" bw="7" slack="0"/>
<pin id="306" dir="0" index="3" bw="7" slack="0"/>
<pin id="307" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_89/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_90_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_90/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="mantissa_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="54" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="52" slack="0"/>
<pin id="320" dir="0" index="3" bw="1" slack="0"/>
<pin id="321" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln15_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="54" slack="0"/>
<pin id="328" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln510_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln510_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="0" index="1" bw="11" slack="0"/>
<pin id="337" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="isNeg_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="12" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sub_ln1311_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="0"/>
<pin id="350" dir="0" index="1" bw="11" slack="0"/>
<pin id="351" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln1311_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="0"/>
<pin id="356" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="ush_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="12" slack="0"/>
<pin id="361" dir="0" index="2" bw="12" slack="0"/>
<pin id="362" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="0"/>
<pin id="372" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="r_V_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="54" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="r_V_11_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="54" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_11/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_82_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="169" slack="0"/>
<pin id="389" dir="0" index="2" bw="7" slack="0"/>
<pin id="390" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_82/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln662_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_51_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="0"/>
<pin id="400" dir="0" index="1" bw="169" slack="0"/>
<pin id="401" dir="0" index="2" bw="7" slack="0"/>
<pin id="402" dir="0" index="3" bw="8" slack="0"/>
<pin id="403" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_51/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="val_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="64" slack="0"/>
<pin id="411" dir="0" index="2" bw="64" slack="0"/>
<pin id="412" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln23_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="shl_ln23_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="17" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="2"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln23_2/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln23_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="17" slack="0"/>
<pin id="431" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="shl_ln23_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="15" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="2"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln23_3/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln23_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="15" slack="0"/>
<pin id="442" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="shl_ln_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="0"/>
<pin id="446" dir="0" index="1" bw="3" slack="2"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln23_2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="0"/>
<pin id="453" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln23_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="15" slack="0"/>
<pin id="457" dir="0" index="1" bw="10" slack="0"/>
<pin id="458" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_2/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln23_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="0"/>
<pin id="463" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln23_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="0" index="1" bw="17" slack="0"/>
<pin id="468" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="trunc_ln_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="0" index="1" bw="18" slack="0"/>
<pin id="474" dir="0" index="2" bw="4" slack="0"/>
<pin id="475" dir="0" index="3" bw="6" slack="0"/>
<pin id="476" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="0"/>
<pin id="483" dir="0" index="1" bw="4" slack="0"/>
<pin id="484" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln23/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="shl_ln23_4_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="17" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="3"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln23_4/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln23_6_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="17" slack="0"/>
<pin id="496" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_6/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="shl_ln23_5_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="15" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="3"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln23_5/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln23_7_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="15" slack="0"/>
<pin id="507" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_7/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="shl_ln23_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="0"/>
<pin id="511" dir="0" index="1" bw="3" slack="3"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln23_1/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln23_8_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_8/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln23_3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="15" slack="0"/>
<pin id="522" dir="0" index="1" bw="10" slack="0"/>
<pin id="523" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_3/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln23_9_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="0"/>
<pin id="528" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_9/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln23_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="0"/>
<pin id="532" dir="0" index="1" bw="17" slack="0"/>
<pin id="533" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="trunc_ln23_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="11" slack="0"/>
<pin id="538" dir="0" index="1" bw="18" slack="0"/>
<pin id="539" dir="0" index="2" bw="4" slack="0"/>
<pin id="540" dir="0" index="3" bw="6" slack="0"/>
<pin id="541" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_1/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="grp_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="11" slack="0"/>
<pin id="548" dir="0" index="1" bw="4" slack="0"/>
<pin id="549" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln23_1/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_ln23_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="18" slack="10"/>
<pin id="554" dir="0" index="1" bw="18" slack="0"/>
<pin id="555" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_1/14 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln23_16_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="18" slack="0"/>
<pin id="559" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_16/14 "/>
</bind>
</comp>

<comp id="561" class="1004" name="or_ln23_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="18" slack="12"/>
<pin id="563" dir="0" index="1" bw="18" slack="0"/>
<pin id="564" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23/15 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln23_14_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="18" slack="0"/>
<pin id="568" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_14/15 "/>
</bind>
</comp>

<comp id="570" class="1004" name="udiv_ln23_1_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="37" slack="0"/>
<pin id="573" dir="0" index="2" bw="6" slack="0"/>
<pin id="574" dir="0" index="3" bw="7" slack="0"/>
<pin id="575" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udiv_ln23_1_cast/17 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_84_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="0"/>
<pin id="581" dir="0" index="1" bw="37" slack="0"/>
<pin id="582" dir="0" index="2" bw="6" slack="0"/>
<pin id="583" dir="0" index="3" bw="7" slack="0"/>
<pin id="584" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_84/17 "/>
</bind>
</comp>

<comp id="588" class="1004" name="udiv_ln_cast_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="0"/>
<pin id="590" dir="0" index="1" bw="37" slack="0"/>
<pin id="591" dir="0" index="2" bw="6" slack="0"/>
<pin id="592" dir="0" index="3" bw="7" slack="0"/>
<pin id="593" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udiv_ln_cast/18 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_83_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="6" slack="0"/>
<pin id="599" dir="0" index="1" bw="37" slack="0"/>
<pin id="600" dir="0" index="2" bw="6" slack="0"/>
<pin id="601" dir="0" index="3" bw="7" slack="0"/>
<pin id="602" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_83/18 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_158_cast_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="0" index="1" bw="6" slack="0"/>
<pin id="609" dir="0" index="2" bw="1" slack="0"/>
<pin id="610" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_158_cast/18 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln23_8_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="0" index="1" bw="8" slack="0"/>
<pin id="617" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_8/18 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln23_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="1"/>
<pin id="622" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/18 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln23_9_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="0" index="1" bw="8" slack="0"/>
<pin id="626" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_9/18 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_160_cast_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="12" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="0"/>
<pin id="632" dir="0" index="2" bw="1" slack="0"/>
<pin id="633" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_160_cast/18 "/>
</bind>
</comp>

<comp id="637" class="1004" name="or_ln23_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="12" slack="0"/>
<pin id="639" dir="0" index="1" bw="12" slack="0"/>
<pin id="640" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_2/18 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln23_15_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="12" slack="0"/>
<pin id="645" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_15/18 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_162_cast_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="0" index="1" bw="6" slack="1"/>
<pin id="651" dir="0" index="2" bw="1" slack="0"/>
<pin id="652" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_162_cast/18 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln23_10_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="0" index="1" bw="8" slack="1"/>
<pin id="658" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_10/18 "/>
</bind>
</comp>

<comp id="660" class="1004" name="trunc_ln23_2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="4" slack="0"/>
<pin id="662" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_2/18 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln23_11_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_11/18 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_164_cast_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="12" slack="0"/>
<pin id="672" dir="0" index="1" bw="8" slack="0"/>
<pin id="673" dir="0" index="2" bw="1" slack="0"/>
<pin id="674" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_164_cast/18 "/>
</bind>
</comp>

<comp id="678" class="1004" name="or_ln23_3_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="12" slack="0"/>
<pin id="680" dir="0" index="1" bw="12" slack="0"/>
<pin id="681" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_3/18 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln23_17_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="12" slack="0"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_17/18 "/>
</bind>
</comp>

<comp id="689" class="1004" name="lhs_9_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="64" slack="0"/>
<pin id="691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lhs_9/19 "/>
</bind>
</comp>

<comp id="693" class="1004" name="rhs_14_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="0"/>
<pin id="695" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rhs_14/19 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sext_ln215_29_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_29/19 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sext_ln215_30_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_30/19 "/>
</bind>
</comp>

<comp id="705" class="1004" name="ret_37_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="0"/>
<pin id="708" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_37/19 "/>
</bind>
</comp>

<comp id="711" class="1004" name="sext_ln277_4_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="33" slack="0"/>
<pin id="713" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln277_4/19 "/>
</bind>
</comp>

<comp id="716" class="1004" name="data_V_11_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="64" slack="0"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_11/20 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_91_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="11" slack="0"/>
<pin id="722" dir="0" index="1" bw="64" slack="0"/>
<pin id="723" dir="0" index="2" bw="7" slack="0"/>
<pin id="724" dir="0" index="3" bw="7" slack="0"/>
<pin id="725" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_91/20 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_92_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="64" slack="0"/>
<pin id="732" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_92/20 "/>
</bind>
</comp>

<comp id="734" class="1004" name="mantissa_4_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="54" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="0" index="2" bw="52" slack="0"/>
<pin id="738" dir="0" index="3" bw="1" slack="0"/>
<pin id="739" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_4/20 "/>
</bind>
</comp>

<comp id="744" class="1004" name="zext_ln15_2_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="54" slack="0"/>
<pin id="746" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/20 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln510_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="11" slack="0"/>
<pin id="750" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510_1/20 "/>
</bind>
</comp>

<comp id="752" class="1004" name="add_ln510_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="11" slack="0"/>
<pin id="754" dir="0" index="1" bw="11" slack="0"/>
<pin id="755" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510_1/20 "/>
</bind>
</comp>

<comp id="758" class="1004" name="isNeg_4_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="12" slack="0"/>
<pin id="761" dir="0" index="2" bw="5" slack="0"/>
<pin id="762" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_4/20 "/>
</bind>
</comp>

<comp id="766" class="1004" name="sub_ln1311_4_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="11" slack="0"/>
<pin id="768" dir="0" index="1" bw="11" slack="0"/>
<pin id="769" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_4/20 "/>
</bind>
</comp>

<comp id="772" class="1004" name="sext_ln1311_4_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="11" slack="0"/>
<pin id="774" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_4/20 "/>
</bind>
</comp>

<comp id="776" class="1004" name="ush_4_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="12" slack="0"/>
<pin id="779" dir="0" index="2" bw="12" slack="0"/>
<pin id="780" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_4/20 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sh_prom_i_i_i_i_i196_cast_cast_cast_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="12" slack="0"/>
<pin id="786" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i196_cast_cast_cast/20 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sh_prom_i_i_i_i_i196_cast_cast_cast_cast_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="12" slack="0"/>
<pin id="790" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i196_cast_cast_cast_cast/20 "/>
</bind>
</comp>

<comp id="792" class="1004" name="r_V_12_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="54" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="0"/>
<pin id="795" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_12/20 "/>
</bind>
</comp>

<comp id="798" class="1004" name="r_V_13_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="54" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="0"/>
<pin id="801" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_13/20 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_88_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="169" slack="0"/>
<pin id="807" dir="0" index="2" bw="7" slack="0"/>
<pin id="808" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_88/20 "/>
</bind>
</comp>

<comp id="812" class="1004" name="zext_ln662_3_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_3/20 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_53_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="64" slack="0"/>
<pin id="818" dir="0" index="1" bw="169" slack="0"/>
<pin id="819" dir="0" index="2" bw="7" slack="0"/>
<pin id="820" dir="0" index="3" bw="8" slack="0"/>
<pin id="821" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/20 "/>
</bind>
</comp>

<comp id="826" class="1004" name="val_4_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="64" slack="0"/>
<pin id="829" dir="0" index="2" bw="64" slack="0"/>
<pin id="830" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_4/20 "/>
</bind>
</comp>

<comp id="834" class="1004" name="icmp_ln23_1_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="64" slack="0"/>
<pin id="836" dir="0" index="1" bw="64" slack="0"/>
<pin id="837" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/20 "/>
</bind>
</comp>

<comp id="841" class="1007" name="grp_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="18" slack="0"/>
<pin id="843" dir="0" index="1" bw="37" slack="0"/>
<pin id="844" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23_1/14 "/>
</bind>
</comp>

<comp id="849" class="1007" name="grp_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="18" slack="0"/>
<pin id="851" dir="0" index="1" bw="37" slack="0"/>
<pin id="852" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23/15 "/>
</bind>
</comp>

<comp id="857" class="1005" name="wsp23_read_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="3" slack="3"/>
<pin id="859" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="wsp23_read "/>
</bind>
</comp>

<comp id="862" class="1005" name="wsp2_read_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="3"/>
<pin id="864" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="wsp2_read "/>
</bind>
</comp>

<comp id="868" class="1005" name="wsp11_read_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="3" slack="2"/>
<pin id="870" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="wsp11_read "/>
</bind>
</comp>

<comp id="873" class="1005" name="wsp1_read_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="2"/>
<pin id="875" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="wsp1_read "/>
</bind>
</comp>

<comp id="879" class="1005" name="wsp1_2_addr_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="12" slack="1"/>
<pin id="881" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="wsp1_2_addr "/>
</bind>
</comp>

<comp id="884" class="1005" name="wsp1_2_addr_1_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="12" slack="1"/>
<pin id="886" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="wsp1_2_addr_1 "/>
</bind>
</comp>

<comp id="889" class="1005" name="sext_ln277_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="64" slack="1"/>
<pin id="891" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln277 "/>
</bind>
</comp>

<comp id="894" class="1005" name="icmp_ln23_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="898" class="1005" name="add_ln23_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="18" slack="12"/>
<pin id="900" dir="1" index="1" bw="18" slack="12"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="903" class="1005" name="trunc_ln_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="11" slack="1"/>
<pin id="905" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="908" class="1005" name="add_ln23_1_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="18" slack="10"/>
<pin id="910" dir="1" index="1" bw="18" slack="10"/>
</pin_list>
<bind>
<opset="add_ln23_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="trunc_ln23_1_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="11" slack="1"/>
<pin id="915" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23_1 "/>
</bind>
</comp>

<comp id="918" class="1005" name="zext_ln23_16_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="37" slack="1"/>
<pin id="920" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23_16 "/>
</bind>
</comp>

<comp id="923" class="1005" name="zext_ln23_14_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="37" slack="1"/>
<pin id="925" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23_14 "/>
</bind>
</comp>

<comp id="928" class="1005" name="urem_ln23_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="1"/>
<pin id="930" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln23 "/>
</bind>
</comp>

<comp id="933" class="1005" name="udiv_ln23_1_cast_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="1"/>
<pin id="935" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln23_1_cast "/>
</bind>
</comp>

<comp id="938" class="1005" name="tmp_84_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="6" slack="1"/>
<pin id="940" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_84 "/>
</bind>
</comp>

<comp id="943" class="1005" name="wsp2_1_addr_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="12" slack="1"/>
<pin id="945" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="wsp2_1_addr "/>
</bind>
</comp>

<comp id="948" class="1005" name="wsp2_1_addr_1_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="12" slack="1"/>
<pin id="950" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="wsp2_1_addr_1 "/>
</bind>
</comp>

<comp id="953" class="1005" name="sext_ln277_4_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="64" slack="1"/>
<pin id="955" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln277_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="149"><net_src comp="133" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="150"><net_src comp="126" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="184"><net_src comp="102" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="108" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="108" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="185" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="181" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="207" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="229"><net_src comp="114" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="120" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="120" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="230" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="226" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="18" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="274"><net_src comp="140" pin="7"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="140" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="271" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="275" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="279" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="283" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="301"><net_src comp="178" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="34" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="298" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="315"><net_src comp="298" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="40" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="42" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="312" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="44" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="329"><net_src comp="316" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="302" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="46" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="48" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="334" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="50" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="52" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="302" pin="4"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="340" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="334" pin="2"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="326" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="370" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="326" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="370" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="54" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="374" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="56" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="58" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="380" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="56" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="60" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="413"><net_src comp="340" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="394" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="398" pin="4"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="62" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="64" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="432"><net_src comp="422" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="68" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="70" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="443"><net_src comp="433" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="72" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="70" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="454"><net_src comp="444" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="440" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="451" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="429" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="477"><net_src comp="74" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="76" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="78" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="485"><net_src comp="471" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="80" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="64" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="66" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="497"><net_src comp="487" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="68" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="70" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="508"><net_src comp="498" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="72" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="70" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="519"><net_src comp="509" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="505" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="494" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="74" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="530" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="76" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="78" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="550"><net_src comp="536" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="80" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="82" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="552" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="82" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="561" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="86" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="88" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="578"><net_src comp="90" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="585"><net_src comp="92" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="88" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="587"><net_src comp="94" pin="0"/><net_sink comp="579" pin=3"/></net>

<net id="594"><net_src comp="86" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="88" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="596"><net_src comp="90" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="603"><net_src comp="92" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="88" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="605"><net_src comp="94" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="611"><net_src comp="96" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="597" pin="4"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="16" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="618"><net_src comp="606" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="588" pin="4"/><net_sink comp="614" pin=1"/></net>

<net id="627"><net_src comp="614" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="620" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="634"><net_src comp="98" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="623" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="20" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="641"><net_src comp="629" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="100" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="653"><net_src comp="96" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="16" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="659"><net_src comp="648" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="546" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="655" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="660" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="98" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="664" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="20" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="682"><net_src comp="670" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="100" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="692"><net_src comp="140" pin="7"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="140" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="689" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="693" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="697" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="701" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="714"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="719"><net_src comp="178" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="726"><net_src comp="34" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="716" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="36" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="729"><net_src comp="38" pin="0"/><net_sink comp="720" pin=3"/></net>

<net id="733"><net_src comp="716" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="740"><net_src comp="40" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="42" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="742"><net_src comp="730" pin="1"/><net_sink comp="734" pin=2"/></net>

<net id="743"><net_src comp="44" pin="0"/><net_sink comp="734" pin=3"/></net>

<net id="747"><net_src comp="734" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="720" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="748" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="46" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="763"><net_src comp="48" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="752" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="50" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="770"><net_src comp="52" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="720" pin="4"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="766" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="781"><net_src comp="758" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="772" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="752" pin="2"/><net_sink comp="776" pin=2"/></net>

<net id="787"><net_src comp="776" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="784" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="744" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="788" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="744" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="788" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="809"><net_src comp="54" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="792" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="811"><net_src comp="56" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="815"><net_src comp="804" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="822"><net_src comp="58" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="798" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="824"><net_src comp="56" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="825"><net_src comp="60" pin="0"/><net_sink comp="816" pin=3"/></net>

<net id="831"><net_src comp="758" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="832"><net_src comp="812" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="833"><net_src comp="816" pin="4"/><net_sink comp="826" pin=2"/></net>

<net id="838"><net_src comp="826" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="62" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="840"><net_src comp="834" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="845"><net_src comp="557" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="84" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="847"><net_src comp="841" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="848"><net_src comp="841" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="853"><net_src comp="566" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="84" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="855"><net_src comp="849" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="856"><net_src comp="849" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="860"><net_src comp="102" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="865"><net_src comp="108" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="871"><net_src comp="114" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="876"><net_src comp="120" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="882"><net_src comp="126" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="887"><net_src comp="133" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="892"><net_src comp="293" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="897"><net_src comp="416" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="465" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="906"><net_src comp="471" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="911"><net_src comp="530" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="916"><net_src comp="536" pin="4"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="921"><net_src comp="557" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="926"><net_src comp="566" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="931"><net_src comp="481" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="936"><net_src comp="570" pin="4"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="941"><net_src comp="579" pin="4"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="946"><net_src comp="151" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="951"><net_src comp="159" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="956"><net_src comp="711" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="178" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wsp1_2 | {}
	Port: wsp1 | {}
	Port: wsp11 | {}
	Port: wsp2 | {}
	Port: wsp23 | {}
 - Input state : 
	Port: areWedgeSuperPointsEqual : wsp1_2 | {1 2 18 19 }
	Port: areWedgeSuperPointsEqual : wsp1 | {1 }
	Port: areWedgeSuperPointsEqual : wsp11 | {1 }
	Port: areWedgeSuperPointsEqual : wsp2 | {1 }
	Port: areWedgeSuperPointsEqual : wsp23 | {1 }
  - Chain level:
	State 1
		zext_ln23_5 : 1
		add_ln23_4 : 2
		add_ln23_5 : 3
		tmp_77 : 4
		zext_ln23_10 : 5
		wsp1_2_addr : 6
		zext_ln23_12 : 1
		add_ln23_6 : 2
		add_ln23_7 : 3
		tmp_78 : 4
		zext_ln23_13 : 5
		wsp1_2_addr_1 : 6
		packedCoordinates_V : 7
		packedCoordinates_V_3 : 7
	State 2
		lhs : 1
		rhs : 1
		sext_ln215 : 2
		sext_ln215_28 : 2
		ret : 3
		sext_ln277 : 4
		dc : 5
	State 3
		data_V : 1
		tmp_89 : 2
		tmp_90 : 2
		mantissa : 3
		zext_ln15 : 4
		zext_ln510 : 3
		add_ln510 : 4
		isNeg : 5
		sub_ln1311 : 3
		sext_ln1311 : 4
		ush : 6
		sh_prom_i_i_i_i_i_cast_cast_cast : 7
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 8
		r_V : 9
		r_V_11 : 9
		tmp_82 : 10
		zext_ln662 : 11
		tmp_51 : 10
		val : 12
		icmp_ln23 : 13
		br_ln23 : 14
		zext_ln23 : 1
		zext_ln23_1 : 1
		zext_ln23_2 : 1
		add_ln23_2 : 2
		zext_ln23_3 : 3
		add_ln23 : 4
		trunc_ln : 5
		urem_ln23 : 6
	State 4
		zext_ln23_6 : 1
		zext_ln23_7 : 1
		zext_ln23_8 : 1
		add_ln23_3 : 2
		zext_ln23_9 : 3
		add_ln23_1 : 4
		trunc_ln23_1 : 5
		urem_ln23_1 : 6
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		mul_ln23_1 : 1
	State 15
		mul_ln23 : 1
	State 16
	State 17
		udiv_ln23_1_cast : 1
		tmp_84 : 1
	State 18
		udiv_ln_cast : 1
		tmp_83 : 1
		tmp_158_cast : 2
		add_ln23_8 : 3
		add_ln23_9 : 4
		tmp_160_cast : 5
		or_ln23_2 : 6
		zext_ln23_15 : 6
		wsp2_1_addr : 7
		packedCoordinates_V_4 : 8
		add_ln23_10 : 1
		trunc_ln23_2 : 1
		add_ln23_11 : 2
		tmp_164_cast : 3
		or_ln23_3 : 4
		zext_ln23_17 : 4
		wsp2_1_addr_1 : 5
		packedCoordinates_V_5 : 6
	State 19
		lhs_9 : 1
		rhs_14 : 1
		sext_ln215_29 : 2
		sext_ln215_30 : 2
		ret_37 : 3
		sext_ln277_4 : 4
		dc_10 : 5
	State 20
		data_V_11 : 1
		tmp_91 : 2
		tmp_92 : 2
		mantissa_4 : 3
		zext_ln15_2 : 4
		zext_ln510_1 : 3
		add_ln510_1 : 4
		isNeg_4 : 5
		sub_ln1311_4 : 3
		sext_ln1311_4 : 4
		ush_4 : 6
		sh_prom_i_i_i_i_i196_cast_cast_cast : 7
		sh_prom_i_i_i_i_i196_cast_cast_cast_cast : 8
		r_V_12 : 9
		r_V_13 : 9
		tmp_88 : 10
		zext_ln662_3 : 11
		tmp_53 : 10
		val_4 : 12
		icmp_ln23_1 : 13
		empty : 14
		ret_ln23 : 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|
|   urem   |                    grp_fu_481                   |    0    |   340   |   237   |
|          |                    grp_fu_546                   |    0    |   340   |   237   |
|----------|-------------------------------------------------|---------|---------|---------|
|   lshr   |                    r_V_fu_374                   |    0    |    0    |   161   |
|          |                  r_V_12_fu_792                  |    0    |    0    |   161   |
|----------|-------------------------------------------------|---------|---------|---------|
|    shl   |                  r_V_11_fu_380                  |    0    |    0    |   161   |
|          |                  r_V_13_fu_798                  |    0    |    0    |   161   |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                add_ln23_4_fu_201                |    0    |    0    |    19   |
|          |                add_ln23_5_fu_207                |    0    |    0    |    19   |
|          |                add_ln23_6_fu_246                |    0    |    0    |    19   |
|          |                add_ln23_7_fu_252                |    0    |    0    |    19   |
|          |                 add_ln510_fu_334                |    0    |    0    |    18   |
|          |                add_ln23_2_fu_455                |    0    |    0    |    22   |
|    add   |                 add_ln23_fu_465                 |    0    |    0    |    24   |
|          |                add_ln23_3_fu_520                |    0    |    0    |    22   |
|          |                add_ln23_1_fu_530                |    0    |    0    |    24   |
|          |                add_ln23_8_fu_614                |    0    |    0    |    19   |
|          |                add_ln23_9_fu_623                |    0    |    0    |    19   |
|          |                add_ln23_10_fu_655               |    0    |    0    |    19   |
|          |                add_ln23_11_fu_664               |    0    |    0    |    19   |
|          |                add_ln510_1_fu_752               |    0    |    0    |    18   |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                    ush_fu_358                   |    0    |    0    |    12   |
|  select  |                    val_fu_408                   |    0    |    0    |    63   |
|          |                   ush_4_fu_776                  |    0    |    0    |    12   |
|          |                   val_4_fu_826                  |    0    |    0    |    63   |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                    ret_fu_287                   |    0    |    0    |    39   |
|    sub   |                sub_ln1311_fu_348                |    0    |    0    |    18   |
|          |                  ret_37_fu_705                  |    0    |    0    |    39   |
|          |               sub_ln1311_4_fu_766               |    0    |    0    |    18   |
|----------|-------------------------------------------------|---------|---------|---------|
|   icmp   |                 icmp_ln23_fu_416                |    0    |    0    |    29   |
|          |                icmp_ln23_1_fu_834               |    0    |    0    |    29   |
|----------|-------------------------------------------------|---------|---------|---------|
|    mul   |                    grp_fu_841                   |    1    |    0    |    0    |
|          |                    grp_fu_849                   |    1    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |              wsp23_read_read_fu_102             |    0    |    0    |    0    |
|   read   |              wsp2_read_read_fu_108              |    0    |    0    |    0    |
|          |              wsp11_read_read_fu_114             |    0    |    0    |    0    |
|          |              wsp1_read_read_fu_120              |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|  sitodp  |                    grp_fu_178                   |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                wsp23_cast_fu_181                |    0    |    0    |    0    |
|          |                zext_ln23_4_fu_185               |    0    |    0    |    0    |
|          |                zext_ln23_5_fu_197               |    0    |    0    |    0    |
|          |               zext_ln23_10_fu_221               |    0    |    0    |    0    |
|          |                wsp11_cast_fu_226                |    0    |    0    |    0    |
|          |               zext_ln23_11_fu_230               |    0    |    0    |    0    |
|          |               zext_ln23_12_fu_242               |    0    |    0    |    0    |
|          |               zext_ln23_13_fu_266               |    0    |    0    |    0    |
|          |                 zext_ln15_fu_326                |    0    |    0    |    0    |
|          |                zext_ln510_fu_330                |    0    |    0    |    0    |
|          |   sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_370  |    0    |    0    |    0    |
|          |                zext_ln662_fu_394                |    0    |    0    |    0    |
|          |                 zext_ln23_fu_429                |    0    |    0    |    0    |
|   zext   |                zext_ln23_1_fu_440               |    0    |    0    |    0    |
|          |                zext_ln23_2_fu_451               |    0    |    0    |    0    |
|          |                zext_ln23_3_fu_461               |    0    |    0    |    0    |
|          |                zext_ln23_6_fu_494               |    0    |    0    |    0    |
|          |                zext_ln23_7_fu_505               |    0    |    0    |    0    |
|          |                zext_ln23_8_fu_516               |    0    |    0    |    0    |
|          |                zext_ln23_9_fu_526               |    0    |    0    |    0    |
|          |               zext_ln23_16_fu_557               |    0    |    0    |    0    |
|          |               zext_ln23_14_fu_566               |    0    |    0    |    0    |
|          |               zext_ln23_15_fu_643               |    0    |    0    |    0    |
|          |               zext_ln23_17_fu_684               |    0    |    0    |    0    |
|          |                zext_ln15_2_fu_744               |    0    |    0    |    0    |
|          |               zext_ln510_1_fu_748               |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i196_cast_cast_cast_cast_fu_788 |    0    |    0    |    0    |
|          |               zext_ln662_3_fu_812               |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                    tmp_fu_189                   |    0    |    0    |    0    |
|          |                  tmp_77_fu_213                  |    0    |    0    |    0    |
|          |                   tmp_s_fu_234                  |    0    |    0    |    0    |
|          |                  tmp_78_fu_258                  |    0    |    0    |    0    |
|          |                 mantissa_fu_316                 |    0    |    0    |    0    |
|          |                shl_ln23_2_fu_422                |    0    |    0    |    0    |
|          |                shl_ln23_3_fu_433                |    0    |    0    |    0    |
|bitconcatenate|                  shl_ln_fu_444                  |    0    |    0    |    0    |
|          |                shl_ln23_4_fu_487                |    0    |    0    |    0    |
|          |                shl_ln23_5_fu_498                |    0    |    0    |    0    |
|          |                shl_ln23_1_fu_509                |    0    |    0    |    0    |
|          |               tmp_158_cast_fu_606               |    0    |    0    |    0    |
|          |               tmp_160_cast_fu_629               |    0    |    0    |    0    |
|          |               tmp_162_cast_fu_648               |    0    |    0    |    0    |
|          |               tmp_164_cast_fu_670               |    0    |    0    |    0    |
|          |                mantissa_4_fu_734                |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                    lhs_fu_271                   |    0    |    0    |    0    |
|          |                    rhs_fu_275                   |    0    |    0    |    0    |
|          |                  tmp_90_fu_312                  |    0    |    0    |    0    |
|   trunc  |                trunc_ln23_fu_620                |    0    |    0    |    0    |
|          |               trunc_ln23_2_fu_660               |    0    |    0    |    0    |
|          |                   lhs_9_fu_689                  |    0    |    0    |    0    |
|          |                  rhs_14_fu_693                  |    0    |    0    |    0    |
|          |                  tmp_92_fu_730                  |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                sext_ln215_fu_279                |    0    |    0    |    0    |
|          |               sext_ln215_28_fu_283              |    0    |    0    |    0    |
|          |                sext_ln277_fu_293                |    0    |    0    |    0    |
|          |                sext_ln1311_fu_354               |    0    |    0    |    0    |
|   sext   |     sh_prom_i_i_i_i_i_cast_cast_cast_fu_366     |    0    |    0    |    0    |
|          |               sext_ln215_29_fu_697              |    0    |    0    |    0    |
|          |               sext_ln215_30_fu_701              |    0    |    0    |    0    |
|          |               sext_ln277_4_fu_711               |    0    |    0    |    0    |
|          |               sext_ln1311_4_fu_772              |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i196_cast_cast_cast_fu_784   |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                  tmp_89_fu_302                  |    0    |    0    |    0    |
|          |                  tmp_51_fu_398                  |    0    |    0    |    0    |
|          |                 trunc_ln_fu_471                 |    0    |    0    |    0    |
|          |               trunc_ln23_1_fu_536               |    0    |    0    |    0    |
|partselect|             udiv_ln23_1_cast_fu_570             |    0    |    0    |    0    |
|          |                  tmp_84_fu_579                  |    0    |    0    |    0    |
|          |               udiv_ln_cast_fu_588               |    0    |    0    |    0    |
|          |                  tmp_83_fu_597                  |    0    |    0    |    0    |
|          |                  tmp_91_fu_720                  |    0    |    0    |    0    |
|          |                  tmp_53_fu_816                  |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                   isNeg_fu_340                  |    0    |    0    |    0    |
| bitselect|                  tmp_82_fu_386                  |    0    |    0    |    0    |
|          |                  isNeg_4_fu_758                 |    0    |    0    |    0    |
|          |                  tmp_88_fu_804                  |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                 or_ln23_1_fu_552                |    0    |    0    |    0    |
|    or    |                  or_ln23_fu_561                 |    0    |    0    |    0    |
|          |                 or_ln23_2_fu_637                |    0    |    0    |    0    |
|          |                 or_ln23_3_fu_678                |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|   Total  |                                                 |    2    |   680   |   1720  |
|----------|-------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln23_1_reg_908   |   18   |
|    add_ln23_reg_898    |   18   |
|      empty_reg_167     |    1   |
|    icmp_ln23_reg_894   |    1   |
|  sext_ln277_4_reg_953  |   64   |
|   sext_ln277_reg_889   |   64   |
|     tmp_84_reg_938     |    6   |
|  trunc_ln23_1_reg_913  |   11   |
|    trunc_ln_reg_903    |   11   |
|udiv_ln23_1_cast_reg_933|    8   |
|    urem_ln23_reg_928   |    8   |
|   wsp11_read_reg_868   |    3   |
|  wsp1_2_addr_1_reg_884 |   12   |
|   wsp1_2_addr_reg_879  |   12   |
|    wsp1_read_reg_873   |    8   |
|   wsp23_read_reg_857   |    3   |
|  wsp2_1_addr_1_reg_948 |   12   |
|   wsp2_1_addr_reg_943  |   12   |
|    wsp2_read_reg_862   |    8   |
|  zext_ln23_14_reg_923  |   37   |
|  zext_ln23_16_reg_918  |   37   |
+------------------------+--------+
|          Total         |   354  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_140 |  p0  |   4  |  12  |   48   ||    20   |
| grp_access_fu_140 |  p2  |   4  |   0  |    0   ||    20   |
|     grp_fu_178    |  p0  |   4  |  33  |   132  ||    20   |
|     grp_fu_481    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_546    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_841    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_849    |  p0  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   296  || 2.90614 ||    96   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   680  |  1720  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   96   |
|  Register |    -   |    -   |   354  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |  1034  |  1816  |
+-----------+--------+--------+--------+--------+
