[ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/fifo_top/aync_fifo_2048x16b.v", "InstLine" : 622, "InstName" : "aync_fifo_2048x16b", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/fifo_top/aync_fifo_2048x16b.v", "ModuleLine" : 622, "ModuleName" : "aync_fifo_2048x16b", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/fifo_top/aync_fifo_2048x16b.v", "InstLine" : 647, "InstName" : "fifo_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/fifo_top/aync_fifo_2048x16b.v", "ModuleLine" : 1, "ModuleName" : "~fifo.aync_fifo_2048x16b" } ] }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/i2c_master/i2c_master.v", "InstLine" : 1112, "InstName" : "I2C_MASTER_Top", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/i2c_master/i2c_master.v", "ModuleLine" : 1112, "ModuleName" : "I2C_MASTER_Top", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/i2c_master/i2c_master.v", "InstLine" : 1178, "InstName" : "u_i2c_master", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/i2c_master/i2c_master.v", "ModuleLine" : 1, "ModuleName" : "~i2c_master.I2C_MASTER_Top_" } ] }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/testpattern.v", "InstLine" : 19, "InstName" : "testpattern", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/testpattern.v", "ModuleLine" : 19, "ModuleName" : "testpattern" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 4, "InstName" : "video_top", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "ModuleLine" : 4, "ModuleName" : "video_top", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 276, "InstName" : "key_debounceN_inst0", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/key_debounceN.v", "ModuleLine" : 35, "ModuleName" : "key_debounceN" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 290, "InstName" : "key_debounceN_inst1", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/key_debounceN.v", "ModuleLine" : 35, "ModuleName" : "key_debounceN" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 304, "InstName" : "u_gmii_to_rgmii", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/gmii_to_rgmii/gmii_to_rgmii.v", "ModuleLine" : 2, "ModuleName" : "gmii_to_rgmii", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/gmii_to_rgmii/gmii_to_rgmii.v", "InstLine" : 34, "InstName" : "u_rgmii_rx", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/gmii_to_rgmii/rgmii_rx.v", "ModuleLine" : 4, "ModuleName" : "rgmii_rx" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/gmii_to_rgmii/gmii_to_rgmii.v", "InstLine" : 46, "InstName" : "u_rgmii_tx", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/gmii_to_rgmii/rgmii_tx.v", "ModuleLine" : 2, "ModuleName" : "rgmii_tx" } ] }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 330, "InstName" : "u_arp", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/arp/arp.v", "ModuleLine" : 2, "ModuleName" : "arp", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/arp/arp.v", "InstLine" : 53, "InstName" : "u_arp_rx", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/arp/arp_rx.v", "ModuleLine" : 2, "ModuleName" : "arp_rx" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/arp/arp.v", "InstLine" : 73, "InstName" : "u_arp_tx", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/arp/arp_tx.v", "ModuleLine" : 2, "ModuleName" : "arp_tx" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/arp/arp.v", "InstLine" : 91, "InstName" : "u_crc32_d8", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/arp/crc32_d8.v", "ModuleLine" : 2, "ModuleName" : "crc32_d8" } ] }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 388, "InstName" : "u_udp", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/udp/udp.v", "ModuleLine" : 2, "ModuleName" : "udp", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/udp/udp.v", "InstLine" : 55, "InstName" : "u_udp_rx", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/udp/udp_rx.v", "ModuleLine" : 2, "ModuleName" : "udp_rx" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/udp/udp.v", "InstLine" : 74, "InstName" : "u_udp_tx", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/udp/udp_tx.v", "ModuleLine" : 4, "ModuleName" : "udp_tx" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/udp/udp.v", "InstLine" : 93, "InstName" : "u_crc32_d8", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/arp/crc32_d8.v", "ModuleLine" : 2, "ModuleName" : "crc32_d8" } ] }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 413, "InstName" : "u_audio_cache_rx_ctrl", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/wm8978/audio_cache_rx_ctrl.v", "ModuleLine" : 2, "ModuleName" : "audio_cache_rx_ctrl", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/wm8978/audio_cache_rx_ctrl.v", "InstLine" : 61, "InstName" : "async_fifo_512x32b_inst1", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/fifo_top/async_fifo_512x32b.v", "ModuleLine" : 657, "ModuleName" : "async_fifo_512x32b", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/fifo_top/async_fifo_512x32b.v", "InstLine" : 684, "InstName" : "fifo_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/fifo_top/async_fifo_512x32b.v", "ModuleLine" : 1, "ModuleName" : "~fifo.async_fifo_512x32b" } ] } ] }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 425, "InstName" : "u_eth_ctrl", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/eth_ctrl.v", "ModuleLine" : 2, "ModuleName" : "eth_ctrl" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 451, "InstName" : "u_img_data_pkt", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/img_data_pkt.v", "ModuleLine" : 2, "ModuleName" : "img_data_pkt", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/img_data_pkt.v", "InstLine" : 429, "InstName" : "sync_fifo_2048x32b_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/fifo_sc_top/sync_fifo_2048x32b.v", "ModuleLine" : 446, "ModuleName" : "sync_fifo_2048x32b", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/fifo_sc_top/sync_fifo_2048x32b.v", "InstLine" : 469, "InstName" : "fifo_sc_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/fifo_sc_top/sync_fifo_2048x32b.v", "ModuleLine" : 1, "ModuleName" : "~fifo_sc.sync_fifo_2048x32b" } ] }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/img_data_pkt.v", "InstLine" : 470, "InstName" : "async_fifo_512x32b_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/fifo_top/async_fifo_512x32b.v", "ModuleLine" : 657, "ModuleName" : "async_fifo_512x32b", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/fifo_top/async_fifo_512x32b.v", "InstLine" : 684, "InstName" : "fifo_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/fifo_top/async_fifo_512x32b.v", "ModuleLine" : 1, "ModuleName" : "~fifo.async_fifo_512x32b" } ] } ] }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 469, "InstName" : "Gowin_rPLL_inst1", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/gowin_rpll/gowin_rpll.v", "ModuleLine" : 9, "ModuleName" : "Gowin_rPLL" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 478, "InstName" : "wm8978_ctrl_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/wm8978/wm8978_ctrl.v", "ModuleLine" : 2, "ModuleName" : "wm8978_ctrl", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/wm8978/wm8978_ctrl.v", "InstLine" : 33, "InstName" : "u_wm8978_config", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/wm8978/wm8978_config.v", "ModuleLine" : 4, "ModuleName" : "wm8978_config", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/wm8978/wm8978_config.v", "InstLine" : 33, "InstName" : "u_i2c_reg_cfg", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/wm8978/i2c_reg_cfg.v", "ModuleLine" : 2, "ModuleName" : "i2c_reg_cfg" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/wm8978/wm8978_config.v", "InstLine" : 49, "InstName" : "u_i2c_dri", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/wm8978/i2c_dri.v", "ModuleLine" : 2, "ModuleName" : "i2c_dri" } ] }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/wm8978/wm8978_ctrl.v", "InstLine" : 45, "InstName" : "u_audio_receive", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/wm8978/audio_receive.v", "ModuleLine" : 2, "ModuleName" : "audio_receive" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/wm8978/wm8978_ctrl.v", "InstLine" : 59, "InstName" : "u_audio_send", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/wm8978/audio_send.v", "ModuleLine" : 2, "ModuleName" : "audio_send" } ] }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 525, "InstName" : "pix_pll_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/gowin_pll/pix_pll.v", "ModuleLine" : 8, "ModuleName" : "pix_pll" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 580, "InstName" : "OV5647_Controller_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/ov5647_init/OV5647_Controller.v", "ModuleLine" : 1, "ModuleName" : "OV5647_Controller", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/ov5647_init/OV5647_Controller.v", "InstLine" : 83, "InstName" : "Regs", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/ov5647_init/OV5647_Registers.v", "ModuleLine" : 1, "ModuleName" : "OV5647_Registers" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/ov5647_init/OV5647_Controller.v", "InstLine" : 95, "InstName" : "I2C", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/ov5647_init/I2C_Interface.v", "ModuleLine" : 14, "ModuleName" : "I2C_Interface" } ] }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 592, "InstName" : "CSI2RAW8_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/mipi_csi/CSI2RAW8.v", "ModuleLine" : 1, "ModuleName" : "CSI2RAW8", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/mipi_csi/CSI2RAW8.v", "InstLine" : 59, "InstName" : "DPHY_RX_TOP_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/mipi_csi/DPHY_RX_TOP/DPHY_RX_TOP.v", "ModuleLine" : 1590, "ModuleName" : "DPHY_RX_TOP", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/mipi_csi/DPHY_RX_TOP/DPHY_RX_TOP.v", "InstLine" : 1731, "InstName" : "DPHY_RX_INST", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/mipi_csi/DPHY_RX_TOP/DPHY_RX_TOP.v", "ModuleLine" : 1, "ModuleName" : "~DPHY_RX.DPHY_RX_TOP_" } ] }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/mipi_csi/CSI2RAW8.v", "InstLine" : 97, "InstName" : "u_control_capture", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/mipi_csi/control_capture_lane2.v", "ModuleLine" : 1, "ModuleName" : "control_capture_lane2" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/mipi_csi/CSI2RAW8.v", "InstLine" : 119, "InstName" : "u_raw8_lane2", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/mipi_csi/raw8_lane2.v", "ModuleLine" : 2, "ModuleName" : "raw8_lane2", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/mipi_csi/raw8_lane2.v", "InstLine" : 22, "InstName" : "u_fifo16b_8b", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/mipi_csi/fifo_top/fifo16b_8b.v", "ModuleLine" : 592, "ModuleName" : "fifo16b_8b", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/mipi_csi/fifo_top/fifo16b_8b.v", "InstLine" : 637, "InstName" : "fifo_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/mipi_csi/fifo_top/fifo16b_8b.v", "ModuleLine" : 1, "ModuleName" : "~fifo.fifo16b_8b_" } ] } ] }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/mipi_csi/CSI2RAW8.v", "InstLine" : 133, "InstName" : "pll", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/mipi_csi/pll_8bit_2lane.v", "ModuleLine" : 9, "ModuleName" : "pll_8bit_2lane" } ] }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 612, "InstName" : "bayer_rgb_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/bayer_to_rgb/bayer_rgb.v", "ModuleLine" : 12, "ModuleName" : "bayer_rgb", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/bayer_to_rgb/bayer_rgb.v", "InstLine" : 55, "InstName" : "video_format_detect_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/bayer_to_rgb/video_format_detect.v", "ModuleLine" : 17, "ModuleName" : "video_format_detect" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/bayer_to_rgb/bayer_rgb.v", "InstLine" : 129, "InstName" : "shift_line_inst0", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/bayer_to_rgb/shift_line.v", "ModuleLine" : 12, "ModuleName" : "shift_line", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/bayer_to_rgb/shift_line.v", "InstLine" : 36, "InstName" : "ram_line_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/bayer_to_rgb/ram_line.v", "ModuleLine" : 12, "ModuleName" : "ram_line" } ] } ] }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 720, "InstName" : "vfb_top_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/frame_buffer/vfb_top.v", "ModuleLine" : 26, "ModuleName" : "vfb_top", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/frame_buffer/vfb_top.v", "InstLine" : 81, "InstName" : "vfb_wrapper_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/frame_buffer/vfb_wrapper.vp", "ModuleLine" : 1, "ModuleName" : "vfb_wrapper" } ] }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 764, "InstName" : "DDR3_Memory_Interface_Top_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/ddr3_memory_interface/ddr3_memory_interface.v", "ModuleLine" : 11680, "ModuleName" : "DDR3_Memory_Interface_Top", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/ddr3_memory_interface/ddr3_memory_interface.v", "InstLine" : 11769, "InstName" : "gw3mc_top", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/ddr3_memory_interface/ddr3_memory_interface.v", "ModuleLine" : 1, "ModuleName" : "~gw3_phy_mc.DDR3_Memory_Interface_Top" } ] }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 810, "InstName" : "syn_gen_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/syn_code/syn_gen.v", "ModuleLine" : 13, "ModuleName" : "syn_gen" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 864, "InstName" : "u_tmds_pll", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/TMDS_PLL/TMDS_PLL.v", "ModuleLine" : 8, "ModuleName" : "TMDS_PLL" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/video_top.v", "InstLine" : 881, "InstName" : "DVI_TX_Top_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/dvi_tx_top/dvi_tx_top.v", "ModuleLine" : 24, "ModuleName" : "DVI_TX_Top", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/dvi_tx_top/dvi_tx_top.v", "InstLine" : 43, "InstName" : "rgb2dvi_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/dvi_tx_top/rgb2dvi.v", "ModuleLine" : 31, "ModuleName" : "rgb2dvi", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/dvi_tx_top/rgb2dvi.v", "InstLine" : 112, "InstName" : "TMDS8b10b_inst_r", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/dvi_tx_top/rgb2dvi.v", "ModuleLine" : 273, "ModuleName" : "TMDS8b10b" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/dvi_tx_top/rgb2dvi.v", "InstLine" : 123, "InstName" : "TMDS8b10b_inst_g", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/dvi_tx_top/rgb2dvi.v", "ModuleLine" : 273, "ModuleName" : "TMDS8b10b" }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/dvi_tx_top/rgb2dvi.v", "InstLine" : 134, "InstName" : "TMDS8b10b_inst_b", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/dvi_tx_top/rgb2dvi.v", "ModuleLine" : 273, "ModuleName" : "TMDS8b10b" } ] } ] } ] }, { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/wm8978/audio_cache_tx_ctrl.v", "InstLine" : 2, "InstName" : "audio_cache_tx_ctrl", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/wm8978/audio_cache_tx_ctrl.v", "ModuleLine" : 2, "ModuleName" : "audio_cache_tx_ctrl", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/wm8978/audio_cache_tx_ctrl.v", "InstLine" : 68, "InstName" : "async_fifo_512x32b_inst2", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/fifo_top/async_fifo_512x32b.v", "ModuleLine" : 657, "ModuleName" : "async_fifo_512x32b", "SubInsts" : [ { "InstFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/fifo_top/async_fifo_512x32b.v", "InstLine" : 684, "InstName" : "fifo_inst", "ModuleFile" : "C:/Users/liaoz/Desktop/FPGA/dk_video_csi20201114/dk_video_csi/src/fifo_top/async_fifo_512x32b.v", "ModuleLine" : 1, "ModuleName" : "~fifo.async_fifo_512x32b" } ] } ] } ]