{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522992409736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522992409741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 08:26:49 2018 " "Processing started: Fri Apr 06 08:26:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522992409741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992409741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992409741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522992409957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522992409957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_we.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_we.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_WE " "Found entity 1: Reg_WE" {  } { { "Reg_WE.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/Reg_WE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992416961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992416961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Simple " "Found entity 1: Reg_Simple" {  } { { "Reg_Simple.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/Reg_Simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992416962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992416962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Shift " "Found entity 1: Reg_Shift" {  } { { "Reg_Shift.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/Reg_Shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992416962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992416962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992416963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992416963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992416964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992416964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder2to4.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/Decoder2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992416966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992416966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantvaluegenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file constantvaluegenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 constantValueGenerator " "Found entity 1: constantValueGenerator" {  } { { "constantValueGenerator.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/constantValueGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992416966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992416966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992416968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992416968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992416968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992416968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992416970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992416970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.bdf" "" { Schematic "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/lab2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522992416970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992416970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522992416997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:inst3 " "Elaborating entity \"datapath\" for hierarchy \"datapath:inst3\"" {  } { { "lab2.bdf" "inst3" { Schematic "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/lab2.bdf" { { -944 664 976 -528 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992417011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:inst3\|ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"datapath:inst3\|ALU:inst\"" {  } { { "datapath.bdf" "inst" { Schematic "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/datapath.bdf" { { 152 816 1032 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992417012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 datapath:inst3\|Mux4to1:srcA " "Elaborating entity \"Mux4to1\" for hierarchy \"datapath:inst3\|Mux4to1:srcA\"" {  } { { "datapath.bdf" "srcA" { Schematic "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/datapath.bdf" { { 88 432 616 232 "srcA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992417013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_WE datapath:inst3\|Reg_WE:R0 " "Elaborating entity \"Reg_WE\" for hierarchy \"datapath:inst3\|Reg_WE:R0\"" {  } { { "datapath.bdf" "R0" { Schematic "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/datapath.bdf" { { 0 104 296 112 "R0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992417014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Shift datapath:inst3\|Reg_Shift:Q " "Elaborating entity \"Reg_Shift\" for hierarchy \"datapath:inst3\|Reg_Shift:Q\"" {  } { { "datapath.bdf" "Q" { Schematic "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/datapath.bdf" { { -32 1248 1440 144 "Q" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992417015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 datapath:inst3\|Mux2to1:ACsrc " "Elaborating entity \"Mux2to1\" for hierarchy \"datapath:inst3\|Mux2to1:ACsrc\"" {  } { { "datapath.bdf" "ACsrc" { Schematic "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/datapath.bdf" { { 432 832 1016 544 "ACsrc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992417016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constantValueGenerator datapath:inst3\|constantValueGenerator:cons8 " "Elaborating entity \"constantValueGenerator\" for hierarchy \"datapath:inst3\|constantValueGenerator:cons8\"" {  } { { "datapath.bdf" "cons8" { Schematic "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/datapath.bdf" { { 696 64 232 776 "cons8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992417017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 constantValueGenerator.v(6) " "Verilog HDL assignment warning at constantValueGenerator.v(6): truncated value with size 32 to match size of target (8)" {  } { { "constantValueGenerator.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/constantValueGenerator.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522992417018 "|datapath|constantValueGenerator:const8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constantValueGenerator datapath:inst3\|constantValueGenerator:const255 " "Elaborating entity \"constantValueGenerator\" for hierarchy \"datapath:inst3\|constantValueGenerator:const255\"" {  } { { "datapath.bdf" "const255" { Schematic "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/datapath.bdf" { { 168 96 264 248 "const255" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992417018 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 constantValueGenerator.v(6) " "Verilog HDL assignment warning at constantValueGenerator.v(6): truncated value with size 32 to match size of target (8)" {  } { { "constantValueGenerator.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/constantValueGenerator.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522992417019 "|datapath|constantValueGenerator:const255"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constantValueGenerator datapath:inst3\|constantValueGenerator:cons1 " "Elaborating entity \"constantValueGenerator\" for hierarchy \"datapath:inst3\|constantValueGenerator:cons1\"" {  } { { "datapath.bdf" "cons1" { Schematic "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/datapath.bdf" { { 264 96 264 344 "cons1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992417019 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 constantValueGenerator.v(6) " "Verilog HDL assignment warning at constantValueGenerator.v(6): truncated value with size 32 to match size of target (8)" {  } { { "constantValueGenerator.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/constantValueGenerator.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522992417019 "|datapath|constantValueGenerator:cons1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Simple datapath:inst3\|Reg_Simple:ERRE " "Elaborating entity \"Reg_Simple\" for hierarchy \"datapath:inst3\|Reg_Simple:ERRE\"" {  } { { "datapath.bdf" "ERRE" { Schematic "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/datapath.bdf" { { 456 1232 1424 568 "ERRE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992417020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 datapath:inst3\|Mux4to1:Esrc " "Elaborating entity \"Mux4to1\" for hierarchy \"datapath:inst3\|Mux4to1:Esrc\"" {  } { { "datapath.bdf" "Esrc" { Schematic "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/datapath.bdf" { { 648 704 888 792 "Esrc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992417020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst " "Elaborating entity \"Controller\" for hierarchy \"Controller:inst\"" {  } { { "lab2.bdf" "inst" { Schematic "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/lab2.bdf" { { -952 264 480 -584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992417021 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LOAD controller.v(50) " "Verilog HDL Always Construct warning at controller.v(50): variable \"LOAD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522992417022 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "COMP controller.v(50) " "Verilog HDL Always Construct warning at controller.v(50): variable \"COMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522992417022 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "COMP controller.v(55) " "Verilog HDL Always Construct warning at controller.v(55): variable \"COMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522992417022 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALP_op controller.v(56) " "Verilog HDL Always Construct warning at controller.v(56): variable \"ALP_op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522992417022 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 controller.v(60) " "Verilog HDL assignment warning at controller.v(60): truncated value with size 5 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522992417022 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OVF controller.v(72) " "Verilog HDL Always Construct warning at controller.v(72): variable \"OVF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OVF controller.v(82) " "Verilog HDL Always Construct warning at controller.v(82): variable \"OVF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter controller.v(142) " "Verilog HDL Always Construct warning at controller.v(142): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q0 controller.v(154) " "Verilog HDL Always Construct warning at controller.v(154): variable \"Q0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E_out controller.v(154) " "Verilog HDL Always Construct warning at controller.v(154): variable \"E_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q0 controller.v(167) " "Verilog HDL Always Construct warning at controller.v(167): variable \"Q0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E_out controller.v(167) " "Verilog HDL Always Construct warning at controller.v(167): variable \"E_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter controller.v(198) " "Verilog HDL Always Construct warning at controller.v(198): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(198) " "Verilog HDL assignment warning at controller.v(198): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "controller.v(212) " "Verilog HDL Case Statement warning at controller.v(212): case item expression never matches the case expression" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 212 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 controller.v(247) " "Verilog HDL assignment warning at controller.v(247): truncated value with size 5 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag_divend controller.v(256) " "Verilog HDL Always Construct warning at controller.v(256): variable \"flag_divend\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 256 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "comp1 controller.v(258) " "Verilog HDL Always Construct warning at controller.v(258): variable \"comp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 controller.v(258) " "Verilog HDL assignment warning at controller.v(258): truncated value with size 5 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 controller.v(259) " "Verilog HDL assignment warning at controller.v(259): truncated value with size 5 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 controller.v(269) " "Verilog HDL assignment warning at controller.v(269): truncated value with size 5 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "controller.v(271) " "Verilog HDL Case Statement warning at controller.v(271): case item expression never matches the case expression" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 271 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "controller.v(280) " "Verilog HDL Case Statement warning at controller.v(280): case item expression never matches the case expression" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 280 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "controller.v(287) " "Verilog HDL Case Statement warning at controller.v(287): case item expression never matches the case expression" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 287 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "controller.v(310) " "Verilog HDL Case Statement warning at controller.v(310): case item expression never matches the case expression" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 310 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "controller.v(320) " "Verilog HDL Case Statement warning at controller.v(320): case item expression never matches the case expression" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 320 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "controller.v(343) " "Verilog HDL Case Statement warning at controller.v(343): case item expression never matches the case expression" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 343 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "srcA_sel controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"srcA_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "srcB_sel controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"srcB_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1src_sel controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"R1src_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0_we controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"R0_we\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1_we controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"R1_we\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_op controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"ALU_op\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0src_sel controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"R0src_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0_res controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"R0_res\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1_res controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"R1_res\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AC_res controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"AC_res\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q_res controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"Q_res\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AC_ps controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"AC_ps\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AC_lr controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"AC_lr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417023 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q_ps controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"Q_ps\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q_lr controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"Q_lr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Esrc_sel controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"Esrc_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ACsrc_sel controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"ACsrc_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Qsrc_sel controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"Qsrc_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "E_in controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"E_in\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ERR controller.v(42) " "Verilog HDL Always Construct warning at controller.v(42): inferring latch(es) for variable \"ERR\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "comp1 0 controller.v(40) " "Net \"comp1\" at controller.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "flag_divend 0 controller.v(40) " "Net \"flag_divend\" at controller.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ERR controller.v(42) " "Inferred latch for \"ERR\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_in controller.v(42) " "Inferred latch for \"E_in\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qsrc_sel\[0\] controller.v(42) " "Inferred latch for \"Qsrc_sel\[0\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qsrc_sel\[1\] controller.v(42) " "Inferred latch for \"Qsrc_sel\[1\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACsrc_sel controller.v(42) " "Inferred latch for \"ACsrc_sel\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] controller.v(42) " "Inferred latch for \"counter\[0\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] controller.v(42) " "Inferred latch for \"counter\[1\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] controller.v(42) " "Inferred latch for \"counter\[2\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] controller.v(42) " "Inferred latch for \"counter\[3\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Esrc_sel\[0\] controller.v(42) " "Inferred latch for \"Esrc_sel\[0\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Esrc_sel\[1\] controller.v(42) " "Inferred latch for \"Esrc_sel\[1\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_lr controller.v(42) " "Inferred latch for \"Q_lr\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_ps controller.v(42) " "Inferred latch for \"Q_ps\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AC_lr controller.v(42) " "Inferred latch for \"AC_lr\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AC_ps controller.v(42) " "Inferred latch for \"AC_ps\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_res controller.v(42) " "Inferred latch for \"Q_res\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AC_res controller.v(42) " "Inferred latch for \"AC_res\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1_res controller.v(42) " "Inferred latch for \"R1_res\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0_res controller.v(42) " "Inferred latch for \"R0_res\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0src_sel\[0\] controller.v(42) " "Inferred latch for \"R0src_sel\[0\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0src_sel\[1\] controller.v(42) " "Inferred latch for \"R0src_sel\[1\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] controller.v(42) " "Inferred latch for \"next_state\[0\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] controller.v(42) " "Inferred latch for \"next_state\[1\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] controller.v(42) " "Inferred latch for \"next_state\[2\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] controller.v(42) " "Inferred latch for \"next_state\[3\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[0\] controller.v(42) " "Inferred latch for \"ALU_op\[0\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[1\] controller.v(42) " "Inferred latch for \"ALU_op\[1\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[2\] controller.v(42) " "Inferred latch for \"ALU_op\[2\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1_we controller.v(42) " "Inferred latch for \"R1_we\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0_we controller.v(42) " "Inferred latch for \"R0_we\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1src_sel\[0\] controller.v(42) " "Inferred latch for \"R1src_sel\[0\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417024 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1src_sel\[1\] controller.v(42) " "Inferred latch for \"R1src_sel\[1\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417025 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB_sel\[0\] controller.v(42) " "Inferred latch for \"srcB_sel\[0\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417025 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB_sel\[1\] controller.v(42) " "Inferred latch for \"srcB_sel\[1\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417025 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcA_sel\[0\] controller.v(42) " "Inferred latch for \"srcA_sel\[0\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417025 "|lab2|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcA_sel\[1\] controller.v(42) " "Inferred latch for \"srcA_sel\[1\]\" at controller.v(42)" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992417025 "|lab2|Controller:inst"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller:inst\|Q_res Controller:inst\|R0_res " "Duplicate LATCH primitive \"Controller:inst\|Q_res\" merged with LATCH primitive \"Controller:inst\|R0_res\"" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1522992417378 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1522992417378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|ALU_op\[2\] " "Latch Controller:inst\|ALU_op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[0\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417378 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|srcA_sel\[0\] " "Latch Controller:inst\|srcA_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[0\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417378 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|srcA_sel\[1\] " "Latch Controller:inst\|srcA_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[2\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417378 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|srcB_sel\[0\] " "Latch Controller:inst\|srcB_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[0\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417378 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|srcB_sel\[1\] " "Latch Controller:inst\|srcB_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417378 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|ALU_op\[0\] " "Latch Controller:inst\|ALU_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[0\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417378 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|ALU_op\[1\] " "Latch Controller:inst\|ALU_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[0\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417379 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|R0_res " "Latch Controller:inst\|R0_res has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417379 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|R0src_sel\[0\] " "Latch Controller:inst\|R0src_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[2\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417379 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|R0src_sel\[1\] " "Latch Controller:inst\|R0src_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417379 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|R0_we " "Latch Controller:inst\|R0_we has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417379 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|R1_res " "Latch Controller:inst\|R1_res has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417379 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|R1src_sel\[0\] " "Latch Controller:inst\|R1src_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[0\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417379 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|R1src_sel\[1\] " "Latch Controller:inst\|R1src_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417379 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|R1_we " "Latch Controller:inst\|R1_we has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417379 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|counter\[2\] " "Latch Controller:inst\|counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417379 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|counter\[1\] " "Latch Controller:inst\|counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417379 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|counter\[0\] " "Latch Controller:inst\|counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417379 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|counter\[3\] " "Latch Controller:inst\|counter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417379 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|AC_res " "Latch Controller:inst\|AC_res has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[2\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417379 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|AC_ps " "Latch Controller:inst\|AC_ps has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417380 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|Q_ps " "Latch Controller:inst\|Q_ps has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[0\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417380 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|Qsrc_sel\[0\] " "Latch Controller:inst\|Qsrc_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417380 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|next_state\[0\] " "Latch Controller:inst\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[2\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417380 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|next_state\[1\] " "Latch Controller:inst\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417380 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|next_state\[2\] " "Latch Controller:inst\|next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[0\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417380 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|next_state\[3\] " "Latch Controller:inst\|next_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[3\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417380 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|Esrc_sel\[0\] " "Latch Controller:inst\|Esrc_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[1\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417380 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst\|Esrc_sel\[1\] " "Latch Controller:inst\|Esrc_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal Controller:inst\|state\[1\]" {  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 360 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522992417380 ""}  } { { "controller.v" "" { Text "C:/Users/AhmetSalih/Google Drive/4. Sinif/EE446/Lab/Lab2/datapath/controller.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522992417380 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522992417536 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522992418154 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522992418154 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "288 " "Implemented 288 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522992418229 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522992418229 ""} { "Info" "ICUT_CUT_TM_LCELLS" "248 " "Implemented 248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522992418229 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522992418229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "913 " "Peak virtual memory: 913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522992418294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 08:26:58 2018 " "Processing ended: Fri Apr 06 08:26:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522992418294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522992418294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522992418294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522992418294 ""}
