<profile>

<section name = "Vivado HLS Report for 'sobel_filter'" level="0">
<item name = "Date">Fri Jan 01 05:50:12 2016
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">sobel_filter</item>
<item name = "Solution">solution</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">5.95</item>
<item name = "Clock uncertainty (ns)">0.74</item>
<item name = "Estimated clock period (ns)">5.05</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2076613, 2076613, 2076614, 2076614, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">2076611, 2076611, 12, 1, 1, 2076601, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 279</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">3, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 101</column>
<column name="Register">-, -, 419, 15</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buff_A_0_U">sobel_filter_buff_A_0, 1, 0, 0, 1920, 8, 1, 15360</column>
<column name="buff_A_1_U">sobel_filter_buff_A_0, 1, 0, 0, 1920, 8, 1, 15360</column>
<column name="buff_A_2_U">sobel_filter_buff_A_2, 1, 0, 0, 1920, 8, 1, 15360</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="col_fu_311_p2">+, 0, 0, 11, 11, 1</column>
<column name="edge_weight_fu_568_p2">+, 0, 0, 12, 12, 12</column>
<column name="indvar_flatten_next_fu_240_p2">+, 0, 0, 21, 21, 1</column>
<column name="row_s_fu_260_p2">+, 0, 0, 11, 11, 1</column>
<column name="tmp1_fu_463_p2">+, 0, 0, 9, 9, 9</column>
<column name="x_weight_2_1_2_i_fu_457_p2">+, 0, 0, 4, 11, 11</column>
<column name="x_weight_2_2_2_i_fu_516_p2">+, 0, 0, 4, 11, 11</column>
<column name="y_weight_2_1_2_i_fu_473_p2">+, 0, 0, 10, 10, 10</column>
<column name="tmp_1_i_fu_533_p2">-, 0, 0, 11, 1, 11</column>
<column name="tmp_4_i_fu_550_p2">-, 0, 0, 11, 1, 11</column>
<column name="x_weight_2_0_2_i_fu_419_p2">-, 0, 0, 9, 9, 9</column>
<column name="x_weight_2_1_1_i_fu_440_p2">-, 0, 0, 4, 11, 11</column>
<column name="x_weight_2_2_i_fu_485_p2">-, 0, 0, 4, 11, 11</column>
<column name="y_weight_2_2_1_i_fu_507_p2">-, 0, 0, 4, 11, 11</column>
<column name="y_weight_2_2_2_i_fu_522_p2">-, 0, 0, 4, 11, 11</column>
<column name="y_weight_2_2_i_fu_490_p2">-, 0, 0, 11, 11, 11</column>
<column name="buff_C_0_2_fu_373_p3">Select, 0, 0, 8, 1, 8</column>
<column name="buff_C_1_2_fu_366_p3">Select, 0, 0, 8, 1, 8</column>
<column name="buff_C_2_2_fu_380_p3">Select, 0, 0, 8, 1, 8</column>
<column name="col_assign_mid2_fu_252_p3">Select, 0, 0, 11, 1, 1</column>
<column name="edge_val_fu_601_p3">Select, 0, 0, 8, 1, 8</column>
<column name="phitmp_i_fu_590_p3">Select, 0, 0, 2, 1, 2</column>
<column name="row_mid2_fu_266_p3">Select, 0, 0, 11, 1, 11</column>
<column name="tmp_2_i_fu_538_p3">Select, 0, 0, 11, 1, 11</column>
<column name="tmp_5_i_fu_555_p3">Select, 0, 0, 11, 1, 11</column>
<column name="ap_sig_bdd_180">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_251">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_295">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_300">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_304">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_310">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_317">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_72">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_96">and, 0, 0, 1, 1, 1</column>
<column name="or_cond_fu_305_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_7_fu_294_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond4_fu_246_p2">icmp, 0, 0, 4, 11, 8</column>
<column name="exitcond_flatten_fu_234_p2">icmp, 0, 0, 8, 21, 16</column>
<column name="tmp_1_fu_279_p2">icmp, 0, 0, 4, 11, 1</column>
<column name="tmp_3_fu_284_p2">icmp, 0, 0, 4, 11, 9</column>
<column name="tmp_3_i_fu_545_p2">icmp, 0, 0, 4, 11, 1</column>
<column name="tmp_7_i_fu_574_p2">icmp, 0, 0, 5, 12, 8</column>
<column name="tmp_9_i_fu_580_p2">icmp, 0, 0, 5, 12, 7</column>
<column name="tmp_fu_274_p2">icmp, 0, 0, 4, 11, 11</column>
<column name="tmp_i_fu_528_p2">icmp, 0, 0, 4, 11, 1</column>
<column name="tmp_s_fu_300_p2">icmp, 0, 0, 4, 11, 1</column>
<column name="tmp_5_fu_597_p2">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it4">8, 2, 8, 16</column>
<column name="ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it5">8, 2, 8, 16</column>
<column name="ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it2">8, 2, 8, 16</column>
<column name="ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it5">8, 2, 8, 16</column>
<column name="ap_reg_ppiten_pp0_it1">1, 2, 1, 2</column>
<column name="ap_reg_ppiten_pp0_it11">1, 2, 1, 2</column>
<column name="ap_reg_ppiten_pp0_it6">1, 2, 1, 2</column>
<column name="col_assign_phi_fu_205_p4">11, 2, 11, 22</column>
<column name="col_assign_reg_201">11, 2, 11, 22</column>
<column name="indvar_flatten_reg_179">21, 2, 21, 42</column>
<column name="row_phi_fu_194_p4">11, 2, 11, 22</column>
<column name="row_reg_190">11, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it4">8, 0, 8, 0</column>
<column name="ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it5">8, 0, 8, 0</column>
<column name="ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it2">8, 0, 8, 0</column>
<column name="ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it3">8, 0, 8, 0</column>
<column name="ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it4">8, 0, 8, 0</column>
<column name="ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it5">8, 0, 8, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it10">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it11">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it6">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it7">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it8">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it9">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_buff_A_1_addr_reg_685_pp0_it2">11, 0, 11, 0</column>
<column name="ap_reg_ppstg_buff_C_2_0_load_reg_736_pp0_it6">8, 0, 8, 0</column>
<column name="ap_reg_ppstg_buff_C_2_1_load_1_reg_746_pp0_it6">8, 0, 8, 0</column>
<column name="ap_reg_ppstg_buff_C_2_2_reg_766_pp0_it6">8, 0, 8, 0</column>
<column name="ap_reg_ppstg_tmp_4_reg_680_pp0_it2">11, 0, 64, 53</column>
<column name="buff_A_1_addr_reg_685">11, 0, 11, 0</column>
<column name="buff_A_1_load_reg_709">8, 0, 8, 0</column>
<column name="buff_C_0_0_fu_78">8, 0, 8, 0</column>
<column name="buff_C_0_0_load_reg_731">8, 0, 8, 0</column>
<column name="buff_C_0_1_fu_82">8, 0, 8, 0</column>
<column name="buff_C_0_1_load_reg_751">8, 0, 8, 0</column>
<column name="buff_C_0_2_reg_761">8, 0, 8, 0</column>
<column name="buff_C_1_0_fu_90">8, 0, 8, 0</column>
<column name="buff_C_1_0_load_reg_741">8, 0, 8, 0</column>
<column name="buff_C_1_1_fu_94">8, 0, 8, 0</column>
<column name="buff_C_1_2_reg_756">8, 0, 8, 0</column>
<column name="buff_C_2_0_fu_86">8, 0, 8, 0</column>
<column name="buff_C_2_0_load_reg_736">8, 0, 8, 0</column>
<column name="buff_C_2_1_fu_74">8, 0, 8, 0</column>
<column name="buff_C_2_1_load_1_reg_746">8, 0, 8, 0</column>
<column name="buff_C_2_2_reg_766">8, 0, 8, 0</column>
<column name="col_assign_mid2_reg_656">11, 0, 11, 0</column>
<column name="col_assign_reg_201">11, 0, 11, 0</column>
<column name="edge_val_reg_821">8, 0, 8, 0</column>
<column name="exitcond_flatten_reg_647">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_179">21, 0, 21, 0</column>
<column name="or_cond_reg_700">1, 0, 1, 0</column>
<column name="return_value_reg_714">8, 0, 8, 0</column>
<column name="row_mid2_reg_666">11, 0, 11, 0</column>
<column name="row_reg_190">11, 0, 11, 0</column>
<column name="tmp_2_i_reg_795">11, 0, 11, 0</column>
<column name="tmp_3_reg_673">1, 0, 1, 0</column>
<column name="tmp_4_reg_680">11, 0, 64, 53</column>
<column name="tmp_5_i_reg_800">11, 0, 11, 0</column>
<column name="tmp_7_i_reg_805">1, 0, 1, 0</column>
<column name="tmp_7_reg_696">1, 0, 1, 0</column>
<column name="tmp_8_reg_816">8, 0, 8, 0</column>
<column name="tmp_9_i_reg_811">1, 0, 1, 0</column>
<column name="x_weight_2_1_2_i_reg_771">11, 0, 11, 0</column>
<column name="x_weight_2_2_2_i_reg_781">11, 0, 11, 0</column>
<column name="y_reg_720">8, 0, 8, 0</column>
<column name="y_weight_2_1_2_i_reg_776">10, 0, 10, 0</column>
<column name="y_weight_2_2_2_i_reg_788">11, 0, 11, 0</column>
<column name="col_assign_mid2_reg_656">0, 11, 11, 0</column>
<column name="exitcond_flatten_reg_647">0, 1, 1, 0</column>
<column name="or_cond_reg_700">0, 1, 1, 0</column>
<column name="tmp_3_reg_673">0, 1, 1, 0</column>
<column name="tmp_7_reg_696">0, 1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, sobel_filter, return value</column>
<column name="input_r_dout">in, 8, ap_fifo, input_r, pointer</column>
<column name="input_r_empty_n">in, 1, ap_fifo, input_r, pointer</column>
<column name="input_r_read">out, 1, ap_fifo, input_r, pointer</column>
<column name="output_r_din">out, 8, ap_fifo, output_r, pointer</column>
<column name="output_r_full_n">in, 1, ap_fifo, output_r, pointer</column>
<column name="output_r_write">out, 1, ap_fifo, output_r, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">5.05</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp', C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:106">icmp, 2.11, 2.11, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_7', C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:106">and, 1.37, 3.48, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'y'">phi, 1.57, 5.05, -, -, -, -, -, -, -, -, -, -, &apos;y&apos;, C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:109</column>
</table>
</item>
</section>
</profile>
