/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.44
Hash     : 4d0c7ee
Date     : Oct 22 2023
Type     : Engineering
Log Time   : Mon Oct 23 04:37:23 2023 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 28
# Timing Graph Levels: 48

#Path 1
Startpoint: pr[17].Q[0] (dffre at (44,33) clocked by clk)
Endpoint  : out:pr[17].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[17].C[0] (dffre at (44,33))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[17].Q[0] (dffre at (44,33)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:999718 side: (TOP,) (44,33))                             0.000     1.048
| (CHANX:2283351 L1 length:1 (44,33)->(44,33))                   0.061     1.109
| (CHANY:2716847 L4 length:4 (43,33)->(43,30))                   0.119     1.228
| (CHANX:2256283 L1 length:1 (43,29)->(43,29))                   0.061     1.289
| (CHANY:2712139 L4 length:4 (42,29)->(42,26))                   0.119     1.408
| (CHANX:2229215 L1 length:1 (42,25)->(42,25))                   0.061     1.469
| (CHANY:2707431 L4 length:4 (41,25)->(41,22))                   0.119     1.588
| (CHANY:2707247 L4 length:4 (41,22)->(41,19))                   0.119     1.707
| (CHANX:2181883 L1 length:1 (41,18)->(41,18))                   0.061     1.768
| (CHANY:2702539 L4 length:4 (40,18)->(40,15))                   0.119     1.887
| (CHANX:2154924 L4 length:4 (41,14)->(44,14))                   0.119     2.006
| (CHANY:2720075 L4 length:4 (44,14)->(44,11))                   0.119     2.124
| (CHANX:2128063 L1 length:1 (44,10)->(44,10))                   0.061     2.185
| (CHANY:2715367 L4 length:4 (43,10)->(43,7))                    0.119     2.304
| (CHANX:2101096 L4 length:4 (44,6)->(47,6))                     0.119     2.423
| (CHANY:2719569 L4 length:4 (44,6)->(44,3))                     0.119     2.542
| (CHANX:2080813 L1 length:1 (44,3)->(44,3))                     0.061     2.603
| (CHANY:2714889 L4 length:3 (43,3)->(43,1))                     0.119     2.722
| (CHANX:2067298 L1 length:1 (44,1)->(44,1))                     0.061     2.783
| (IPIN:125431 side: (TOP,) (44,1))                              0.101     2.884
| (intra 'io' routing)                                           0.733     3.616
out:pr[17].outpad[0] (.output at (44,1))                        -0.000     3.616
data arrival time                                                          3.616

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.616
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.616


#Path 2
Startpoint: pr[20].Q[0] (dffre at (47,32) clocked by clk)
Endpoint  : out:pr[20].outpad[0] (.output at (50,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[20].C[0] (dffre at (47,32))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[20].Q[0] (dffre at (47,32)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:975366 side: (TOP,) (47,32))                             0.000     1.048
| (CHANX:2276801 L1 length:1 (47,32)->(47,32))                   0.061     1.109
| (CHANY:2730117 L4 length:4 (46,32)->(46,29))                   0.119     1.228
| (CHANY:2729929 L4 length:4 (46,29)->(46,26))                   0.119     1.347
| (CHANY:2729811 L4 length:4 (46,27)->(46,24))                   0.119     1.466
| (CHANX:2216020 L1 length:1 (47,23)->(47,23))                   0.061     1.527
| (CHANY:2734003 L4 length:4 (47,23)->(47,20))                   0.119     1.646
| (CHANX:2189076 L1 length:1 (48,19)->(48,19))                   0.061     1.707
| (CHANY:2738195 L4 length:4 (48,19)->(48,16))                   0.119     1.826
| (CHANX:2162132 L1 length:1 (49,15)->(49,15))                   0.061     1.887
| (CHANY:2742387 L4 length:4 (49,15)->(49,12))                   0.119     2.006
| (CHANX:2135127 L1 length:1 (49,11)->(49,11))                   0.061     2.067
| (CHANY:2737679 L4 length:4 (48,11)->(48,8))                    0.119     2.185
| (CHANX:2114823 L1 length:1 (48,8)->(48,8))                     0.061     2.246
| (CHANY:2733023 L4 length:4 (47,8)->(47,5))                     0.119     2.365
| (CHANX:2087840 L4 length:4 (48,4)->(51,4))                     0.119     2.484
| (CHANY:2741587 L4 length:4 (49,4)->(49,1))                     0.119     2.603
| (CHANX:2067690 L1 length:1 (50,1)->(50,1))                     0.061     2.664
| (CHANY:2745993 L1 length:1 (50,1)->(50,1))                     0.061     2.725
| (IPIN:142762 side: (RIGHT,) (50,1))                            0.101     2.826
| (intra 'io' routing)                                           0.733     3.559
out:pr[20].outpad[0] (.output at (50,1))                        -0.000     3.559
data arrival time                                                          3.559

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.559
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.559


#Path 3
Startpoint: pi[17].Q[0] (dffre at (45,33) clocked by clk)
Endpoint  : out:pi[17].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[17].C[0] (dffre at (45,33))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[17].Q[0] (dffre at (45,33)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:999869 side: (TOP,) (45,33))                             0.000     1.048
| (CHANX:2283415 L1 length:1 (45,33)->(45,33))                   0.061     1.109
| (CHANY:2721295 L4 length:4 (44,33)->(44,30))                   0.119     1.228
| (CHANX:2256347 L1 length:1 (44,29)->(44,29))                   0.061     1.289
| (CHANY:2716587 L4 length:4 (43,29)->(43,26))                   0.119     1.408
| (CHANX:2229279 L1 length:1 (43,25)->(43,25))                   0.061     1.469
| (CHANY:2711879 L4 length:4 (42,25)->(42,22))                   0.119     1.588
| (CHANX:2202211 L1 length:1 (42,21)->(42,21))                   0.061     1.649
| (CHANY:2707171 L4 length:4 (41,21)->(41,18))                   0.119     1.768
| (CHANY:2706979 L4 length:4 (41,18)->(41,15))                   0.119     1.887
| (CHANY:2706787 L4 length:4 (41,15)->(41,12))                   0.119     2.006
| (CHANY:2706595 L4 length:4 (41,12)->(41,9))                    0.119     2.124
| (CHANX:2114468 L4 length:4 (42,8)->(45,8))                     0.119     2.243
| (CHANY:2724131 L4 length:4 (45,8)->(45,5))                     0.119     2.362
| (CHANX:2087623 L1 length:1 (45,4)->(45,4))                     0.061     2.423
| (CHANY:2719363 L4 length:4 (44,4)->(44,1))                     0.119     2.542
| (CHANX:2060612 L1 length:1 (45,0)->(45,0))                     0.061     2.603
| (CHANY:2723876 L4 length:4 (45,1)->(45,4))                     0.119     2.722
| (IPIN:128360 side: (RIGHT,) (45,1))                            0.101     2.823
| (intra 'io' routing)                                           0.733     3.555
out:pi[17].outpad[0] (.output at (45,1))                         0.000     3.555
data arrival time                                                          3.555

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.555
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.555


#Path 4
Startpoint: pr[14].Q[0] (dffre at (44,32) clocked by clk)
Endpoint  : out:pr[14].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[14].C[0] (dffre at (44,32))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[14].Q[0] (dffre at (44,32)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:974687 side: (TOP,) (44,32))                             0.000     1.048
| (CHANX:2276609 L1 length:1 (44,32)->(44,32))                   0.061     1.109
| (CHANY:2716773 L4 length:4 (43,32)->(43,29))                   0.119     1.228
| (CHANY:2716585 L4 length:4 (43,29)->(43,26))                   0.119     1.347
| (CHANX:2229281 L1 length:1 (43,25)->(43,25))                   0.061     1.408
| (CHANY:2711877 L4 length:4 (42,25)->(42,22))                   0.119     1.527
| (CHANY:2711689 L4 length:4 (42,22)->(42,19))                   0.119     1.646
| (CHANY:2711571 L4 length:4 (42,20)->(42,17))                   0.119     1.765
| (CHANX:2168500 L1 length:1 (43,16)->(43,16))                   0.061     1.826
| (CHANY:2715763 L4 length:4 (43,16)->(43,13))                   0.119     1.945
| (CHANX:2141495 L1 length:1 (43,12)->(43,12))                   0.061     2.006
| (CHANY:2711055 L4 length:4 (42,12)->(42,9))                    0.119     2.124
| (CHANX:2114427 L1 length:1 (42,8)->(42,8))                     0.061     2.185
| (CHANY:2706347 L4 length:4 (41,8)->(41,5))                     0.119     2.304
| (CHANX:2087359 L1 length:1 (41,4)->(41,4))                     0.061     2.365
| (CHANY:2701603 L4 length:4 (40,4)->(40,1))                     0.119     2.484
| (CHANX:2060388 L4 length:4 (41,0)->(44,0))                     0.119     2.603
| (CHANY:2719396 L4 length:4 (44,1)->(44,4))                     0.119     2.722
| (IPIN:125480 side: (RIGHT,) (44,1))                            0.101     2.823
| (intra 'io' routing)                                           0.733     3.555
out:pr[14].outpad[0] (.output at (44,1))                        -0.000     3.555
data arrival time                                                          3.555

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.555
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.555


#Path 5
Startpoint: pr[16].Q[0] (dffre at (44,33) clocked by clk)
Endpoint  : out:pr[16].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[16].C[0] (dffre at (44,33))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[16].Q[0] (dffre at (44,33)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:999723 side: (TOP,) (44,33))                             0.000     1.048
| (CHANX:2283361 L1 length:1 (44,33)->(44,33))                   0.061     1.109
| (CHANY:2716837 L4 length:4 (43,33)->(43,30))                   0.119     1.228
| (CHANY:2716649 L4 length:4 (43,30)->(43,27))                   0.119     1.347
| (CHANX:2236033 L1 length:1 (43,26)->(43,26))                   0.061     1.408
| (CHANY:2711941 L4 length:4 (42,26)->(42,23))                   0.119     1.527
| (CHANY:2711753 L4 length:4 (42,23)->(42,20))                   0.119     1.646
| (CHANX:2188705 L1 length:1 (42,19)->(42,19))                   0.061     1.707
| (CHANY:2707045 L4 length:4 (41,19)->(41,16))                   0.119     1.826
| (CHANY:2706857 L4 length:4 (41,16)->(41,13))                   0.119     1.945
| (CHANX:2141377 L1 length:1 (41,12)->(41,12))                   0.061     2.006
| (CHANY:2702149 L4 length:4 (40,12)->(40,9))                    0.119     2.124
| (CHANX:2114309 L1 length:1 (40,8)->(40,8))                     0.061     2.185
| (CHANY:2697441 L4 length:4 (39,8)->(39,5))                     0.119     2.304
| (CHANX:2087330 L4 length:4 (40,4)->(43,4))                     0.119     2.423
| (CHANX:2087456 L4 length:4 (42,4)->(45,4))                     0.119     2.542
| (CHANY:2714899 L4 length:4 (43,4)->(43,1))                     0.119     2.661
| (CHANX:2067306 L1 length:1 (44,1)->(44,1))                     0.061     2.722
| (IPIN:125435 side: (TOP,) (44,1))                              0.101     2.823
| (intra 'io' routing)                                           0.733     3.555
out:pr[16].outpad[0] (.output at (44,1))                        -0.000     3.555
data arrival time                                                          3.555

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.555
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.555


#Path 6
Startpoint: pr[28].Q[0] (dffre at (48,32) clocked by clk)
Endpoint  : out:pr[28].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[28].C[0] (dffre at (48,32))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[28].Q[0] (dffre at (48,32)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:975511 side: (TOP,) (48,32))                             0.000     1.048
| (CHANX:2276853 L1 length:1 (48,32)->(48,32))                   0.061     1.109
| (CHANY:2734577 L4 length:4 (47,32)->(47,29))                   0.119     1.228
| (CHANX:2249785 L1 length:1 (47,28)->(47,28))                   0.061     1.289
| (CHANY:2729869 L4 length:4 (46,28)->(46,25))                   0.119     1.408
| (CHANX:2222717 L1 length:1 (46,24)->(46,24))                   0.061     1.469
| (CHANY:2725161 L4 length:4 (45,24)->(45,21))                   0.119     1.588
| (CHANX:2195649 L1 length:1 (45,20)->(45,20))                   0.061     1.649
| (CHANY:2720453 L4 length:4 (44,20)->(44,17))                   0.119     1.768
| (CHANY:2720265 L4 length:4 (44,17)->(44,14))                   0.119     1.887
| (CHANX:2148321 L1 length:1 (44,13)->(44,13))                   0.061     1.948
| (CHANY:2715557 L4 length:4 (43,13)->(43,10))                   0.119     2.067
| (CHANY:2715431 L4 length:4 (43,11)->(43,8))                    0.119     2.185
| (CHANY:2715247 L4 length:4 (43,8)->(43,5))                     0.119     2.304
| (CHANX:2094247 L1 length:1 (43,5)->(43,5))                     0.061     2.365
| (CHANY:2710591 L4 length:4 (42,5)->(42,2))                     0.119     2.484
| (CHANX:2067264 L4 length:4 (43,1)->(46,1))                     0.119     2.603
| (CHANX:2067386 L4 length:4 (45,1)->(48,1))                     0.119     2.722
| (IPIN:128348 side: (TOP,) (45,1))                              0.101     2.823
| (intra 'io' routing)                                           0.733     3.555
out:pr[28].outpad[0] (.output at (45,1))                        -0.000     3.555
data arrival time                                                          3.555

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.555
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.555


#Path 7
Startpoint: pr[11].Q[0] (dffre at (44,31) clocked by clk)
Endpoint  : out:pr[11].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[11].C[0] (dffre at (44,31))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[11].Q[0] (dffre at (44,31)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:952162 side: (TOP,) (44,31))                             0.000     1.048
| (CHANX:2269847 L1 length:1 (44,31)->(44,31))                   0.061     1.109
| (CHANY:2716719 L4 length:4 (43,31)->(43,28))                   0.119     1.228
| (CHANX:2242779 L1 length:1 (43,27)->(43,27))                   0.061     1.289
| (CHANY:2712011 L4 length:4 (42,27)->(42,24))                   0.119     1.408
| (CHANX:2215711 L1 length:1 (42,23)->(42,23))                   0.061     1.469
| (CHANY:2707303 L4 length:4 (41,23)->(41,20))                   0.119     1.588
| (CHANY:2707119 L4 length:4 (41,20)->(41,17))                   0.119     1.707
| (CHANX:2168496 L4 length:4 (42,16)->(45,16))                   0.119     1.826
| (CHANY:2724655 L4 length:4 (45,16)->(45,13))                   0.119     1.945
| (CHANX:2141744 L4 length:4 (46,12)->(49,12))                   0.119     2.064
| (CHANY:2742191 L4 length:4 (49,12)->(49,9))                    0.119     2.182
| (CHANY:2742151 L1 length:1 (49,9)->(49,9))                     0.061     2.243
| (CHANX:2114723 L4 length:4 (49,8)->(46,8))                     0.119     2.362
| (CHANY:2733025 L4 length:4 (47,8)->(47,5))                     0.119     2.481
| (CHANX:2087753 L1 length:1 (47,4)->(47,4))                     0.061     2.542
| (CHANY:2728251 L4 length:4 (46,4)->(46,1))                     0.119     2.661
| (CHANX:2067504 L1 length:1 (47,1)->(47,1))                     0.061     2.722
| (IPIN:134078 side: (TOP,) (47,1))                              0.101     2.823
| (intra 'io' routing)                                           0.733     3.555
out:pr[11].outpad[0] (.output at (47,1))                        -0.000     3.555
data arrival time                                                          3.555

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.555
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.555


#Path 8
Startpoint: pr[18].Q[0] (dffre at (47,32) clocked by clk)
Endpoint  : out:pr[18].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[18].C[0] (dffre at (47,32))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[18].Q[0] (dffre at (47,32)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:975369 side: (TOP,) (47,32))                             0.000     1.048
| (CHANX:2276838 L4 length:4 (47,32)->(50,32))                   0.119     1.167
| (CHANY:2747909 L4 length:4 (50,32)->(50,29))                   0.119     1.286
| (CHANY:2747721 L4 length:4 (50,29)->(50,26))                   0.119     1.405
| (CHANY:2747603 L4 length:4 (50,27)->(50,24))                   0.119     1.524
| (CHANX:2216215 L1 length:1 (50,23)->(50,23))                   0.061     1.585
| (CHANY:2742895 L4 length:4 (49,23)->(49,20))                   0.119     1.704
| (CHANX:2189147 L1 length:1 (49,19)->(49,19))                   0.061     1.765
| (CHANY:2738187 L4 length:4 (48,19)->(48,16))                   0.119     1.884
| (CHANX:2162079 L1 length:1 (48,15)->(48,15))                   0.061     1.945
| (CHANY:2733479 L4 length:4 (47,15)->(47,12))                   0.119     2.064
| (CHANX:2135011 L1 length:1 (47,11)->(47,11))                   0.061     2.124
| (CHANY:2728771 L4 length:4 (46,11)->(46,8))                    0.119     2.243
| (CHANY:2728579 L4 length:4 (46,8)->(46,5))                     0.119     2.362
| (CHANY:2728387 L4 length:4 (46,5)->(46,2))                     0.119     2.481
| (CHANY:2728259 L4 length:4 (46,4)->(46,1))                     0.119     2.600
| (CHANX:2067510 L4 length:4 (47,1)->(50,1))                     0.119     2.719
| (IPIN:134092 side: (TOP,) (47,1))                              0.101     2.820
| (intra 'io' routing)                                           0.733     3.552
out:pr[18].outpad[0] (.output at (47,1))                        -0.000     3.552
data arrival time                                                          3.552

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.552
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.552


#Path 9
Startpoint: pr[21].Q[0] (dffre at (47,32) clocked by clk)
Endpoint  : out:pr[21].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[21].C[0] (dffre at (47,32))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[21].Q[0] (dffre at (47,32)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:975360 side: (TOP,) (47,32))                             0.000     1.048
| (CHANX:2276788 L1 length:1 (47,32)->(47,32))                   0.061     1.109
| (CHANY:2734579 L4 length:4 (47,32)->(47,29))                   0.119     1.228
| (CHANX:2249844 L1 length:1 (48,28)->(48,28))                   0.061     1.289
| (CHANY:2738771 L4 length:4 (48,28)->(48,25))                   0.119     1.408
| (CHANX:2222900 L1 length:1 (49,24)->(49,24))                   0.061     1.469
| (CHANY:2742963 L4 length:4 (49,24)->(49,21))                   0.119     1.588
| (CHANX:2195895 L1 length:1 (49,20)->(49,20))                   0.061     1.649
| (CHANY:2738255 L4 length:4 (48,20)->(48,17))                   0.119     1.768
| (CHANX:2168827 L1 length:1 (48,16)->(48,16))                   0.061     1.829
| (CHANY:2733547 L4 length:4 (47,16)->(47,13))                   0.119     1.948
| (CHANX:2141759 L1 length:1 (47,12)->(47,12))                   0.061     2.009
| (CHANY:2728839 L4 length:4 (46,12)->(46,9))                    0.119     2.128
| (CHANY:2728655 L4 length:4 (46,9)->(46,6))                     0.119     2.246
| (CHANX:2101191 L1 length:1 (46,6)->(46,6))                     0.061     2.307
| (CHANY:2723999 L4 length:4 (45,6)->(45,3))                     0.119     2.426
| (CHANX:2074208 L4 length:4 (46,2)->(49,2))                     0.119     2.545
| (CHANY:2732687 L4 length:2 (47,2)->(47,1))                     0.119     2.664
| (IPIN:134125 side: (RIGHT,) (47,1))                            0.101     2.765
| (intra 'io' routing)                                           0.733     3.498
out:pr[21].outpad[0] (.output at (47,1))                         0.000     3.498
data arrival time                                                          3.498

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.498
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.498


#Path 10
Startpoint: pr[19].Q[0] (dffre at (45,32) clocked by clk)
Endpoint  : out:pr[19].outpad[0] (.output at (42,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[19].C[0] (dffre at (45,32))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[19].Q[0] (dffre at (45,32)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:974832 side: (TOP,) (45,32))                             0.000     1.048
| (CHANX:2276661 L1 length:1 (45,32)->(45,32))                   0.061     1.109
| (CHANY:2721233 L4 length:4 (44,32)->(44,29))                   0.119     1.228
| (CHANX:2249593 L1 length:1 (44,28)->(44,28))                   0.061     1.289
| (CHANY:2716525 L4 length:4 (43,28)->(43,25))                   0.119     1.408
| (CHANX:2222525 L1 length:1 (43,24)->(43,24))                   0.061     1.469
| (CHANY:2711817 L4 length:4 (42,24)->(42,21))                   0.119     1.588
| (CHANX:2195457 L1 length:1 (42,20)->(42,20))                   0.061     1.649
| (CHANY:2707109 L4 length:4 (41,20)->(41,17))                   0.119     1.768
| (CHANY:2706921 L4 length:4 (41,17)->(41,14))                   0.119     1.887
| (CHANX:2148129 L1 length:1 (41,13)->(41,13))                   0.061     1.948
| (CHANY:2702213 L4 length:4 (40,13)->(40,10))                   0.119     2.067
| (CHANY:2702025 L4 length:4 (40,10)->(40,7))                    0.119     2.185
| (CHANX:2100801 L1 length:1 (40,6)->(40,6))                     0.061     2.246
| (CHANY:2697317 L4 length:4 (39,6)->(39,3))                     0.119     2.365
| (CHANX:2087334 L4 length:4 (40,4)->(43,4))                     0.119     2.484
| (CHANY:2706075 L4 length:4 (41,4)->(41,1))                     0.119     2.603
| (CHANX:2067168 L1 length:1 (42,1)->(42,1))                     0.061     2.664
| (IPIN:119686 side: (TOP,) (42,1))                              0.101     2.765
| (intra 'io' routing)                                           0.733     3.498
out:pr[19].outpad[0] (.output at (42,1))                        -0.000     3.498
data arrival time                                                          3.498

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.498
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.498


#Path 11
Startpoint: pi[22].Q[0] (dffre at (54,30) clocked by clk)
Endpoint  : out:pi[22].outpad[0] (.output at (54,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[22].C[0] (dffre at (54,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[22].Q[0] (dffre at (54,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:934623 side: (TOP,) (54,30))                             0.000     1.048
| (CHANX:2263732 L1 length:1 (54,30)->(54,30))                   0.061     1.109
| (CHANY:2765587 L4 length:4 (54,30)->(54,27))                   0.119     1.228
| (CHANX:2236727 L1 length:1 (54,26)->(54,26))                   0.061     1.289
| (CHANY:2760879 L4 length:4 (53,26)->(53,23))                   0.119     1.408
| (CHANX:2209659 L1 length:1 (53,22)->(53,22))                   0.061     1.469
| (CHANY:2756171 L4 length:4 (52,22)->(52,19))                   0.119     1.588
| (CHANX:2182591 L1 length:1 (52,18)->(52,18))                   0.061     1.649
| (CHANY:2751463 L4 length:4 (51,18)->(51,15))                   0.119     1.768
| (CHANY:2751341 L4 length:4 (51,16)->(51,13))                   0.119     1.887
| (CHANX:2142126 L4 length:4 (52,12)->(55,12))                   0.119     2.006
| (CHANY:2768877 L4 length:4 (55,12)->(55,9))                    0.119     2.124
| (CHANX:2115261 L1 length:1 (55,8)->(55,8))                     0.061     2.185
| (CHANY:2764169 L4 length:4 (54,8)->(54,5))                     0.119     2.304
| (CHANY:2764051 L4 length:4 (54,6)->(54,3))                     0.119     2.423
| (CHANX:2088209 L1 length:1 (54,4)->(54,4))                     0.061     2.484
| (CHANY:2759355 L4 length:4 (53,4)->(53,1))                     0.119     2.603
| (CHANX:2067928 L1 length:1 (54,1)->(54,1))                     0.061     2.664
| (IPIN:154226 side: (TOP,) (54,1))                              0.101     2.765
| (intra 'io' routing)                                           0.733     3.498
out:pi[22].outpad[0] (.output at (54,1))                        -0.000     3.498
data arrival time                                                          3.498

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.498
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.498


#Path 12
Startpoint: pr[26].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : out:pr[26].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[26].C[0] (dffre at (48,31))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[26].Q[0] (dffre at (48,31)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:952614 side: (TOP,) (48,31))                             0.000     1.048
| (CHANX:2270101 L1 length:1 (48,31)->(48,31))                   0.061     1.109
| (CHANY:2734513 L4 length:4 (47,31)->(47,28))                   0.119     1.228
| (CHANX:2243033 L1 length:1 (47,27)->(47,27))                   0.061     1.289
| (CHANY:2729805 L4 length:4 (46,27)->(46,24))                   0.119     1.408
| (CHANX:2215965 L1 length:1 (46,23)->(46,23))                   0.061     1.469
| (CHANY:2725097 L4 length:4 (45,23)->(45,20))                   0.119     1.588
| (CHANX:2195637 L1 length:1 (45,20)->(45,20))                   0.061     1.649
| (CHANY:2720465 L4 length:4 (44,20)->(44,17))                   0.119     1.768
| (CHANX:2168569 L1 length:1 (44,16)->(44,16))                   0.061     1.829
| (CHANY:2715757 L4 length:4 (43,16)->(43,13))                   0.119     1.948
| (CHANX:2141501 L1 length:1 (43,12)->(43,12))                   0.061     2.009
| (CHANY:2711049 L4 length:4 (42,12)->(42,9))                    0.119     2.128
| (CHANX:2114538 L4 length:4 (43,8)->(46,8))                     0.119     2.246
| (CHANY:2728585 L4 length:4 (46,8)->(46,5))                     0.119     2.365
| (CHANX:2087681 L1 length:1 (46,4)->(46,4))                     0.061     2.426
| (CHANY:2723835 L4 length:4 (45,4)->(45,1))                     0.119     2.545
| (CHANY:2723833 L4 length:3 (45,3)->(45,1))                     0.119     2.664
| (IPIN:128370 side: (RIGHT,) (45,1))                            0.101     2.765
| (intra 'io' routing)                                           0.733     3.498
out:pr[26].outpad[0] (.output at (45,1))                         0.000     3.498
data arrival time                                                          3.498

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.498
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.498


#Path 13
Startpoint: pr[22].Q[0] (dffre at (47,33) clocked by clk)
Endpoint  : out:pr[22].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[22].C[0] (dffre at (47,33))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[22].Q[0] (dffre at (47,33)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:1000019 side: (TOP,) (47,33))                            0.000     1.048
| (CHANX:2283540 L1 length:1 (47,33)->(47,33))                   0.061     1.109
| (CHANY:2734643 L4 length:4 (47,33)->(47,30))                   0.119     1.228
| (CHANX:2256596 L1 length:1 (48,29)->(48,29))                   0.061     1.289
| (CHANY:2738835 L4 length:4 (48,29)->(48,26))                   0.119     1.408
| (CHANX:2229591 L1 length:1 (48,25)->(48,25))                   0.061     1.469
| (CHANY:2734127 L4 length:4 (47,25)->(47,22))                   0.119     1.588
| (CHANX:2202523 L1 length:1 (47,21)->(47,21))                   0.061     1.649
| (CHANY:2729419 L4 length:4 (46,21)->(46,18))                   0.119     1.768
| (CHANX:2175455 L1 length:1 (46,17)->(46,17))                   0.061     1.829
| (CHANY:2724711 L4 length:4 (45,17)->(45,14))                   0.119     1.948
| (CHANY:2724527 L4 length:4 (45,14)->(45,11))                   0.119     2.067
| (CHANX:2128123 L1 length:1 (45,10)->(45,10))                   0.061     2.128
| (CHANY:2719819 L4 length:4 (44,10)->(44,7))                    0.119     2.246
| (CHANX:2101055 L1 length:1 (44,6)->(44,6))                     0.061     2.307
| (CHANY:2715111 L4 length:4 (43,6)->(43,3))                     0.119     2.426
| (CHANY:2715051 L4 length:4 (43,5)->(43,2))                     0.119     2.545
| (CHANX:2067340 L4 length:4 (44,1)->(47,1))                     0.119     2.664
| (IPIN:134107 side: (TOP,) (47,1))                              0.101     2.765
| (intra 'io' routing)                                           0.733     3.498
out:pr[22].outpad[0] (.output at (47,1))                        -0.000     3.498
data arrival time                                                          3.498

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.498
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.498


#Path 14
Startpoint: pr[10].Q[0] (dffre at (44,31) clocked by clk)
Endpoint  : out:pr[10].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[10].C[0] (dffre at (44,31))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[10].Q[0] (dffre at (44,31)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:952167 side: (TOP,) (44,31))                             0.000     1.048
| (CHANX:2269857 L1 length:1 (44,31)->(44,31))                   0.061     1.109
| (CHANY:2716709 L4 length:4 (43,31)->(43,28))                   0.119     1.228
| (CHANY:2716521 L4 length:4 (43,28)->(43,25))                   0.119     1.347
| (CHANX:2222529 L1 length:1 (43,24)->(43,24))                   0.061     1.408
| (CHANY:2711813 L4 length:4 (42,24)->(42,21))                   0.119     1.527
| (CHANY:2711625 L4 length:4 (42,21)->(42,18))                   0.119     1.646
| (CHANY:2711507 L4 length:4 (42,19)->(42,16))                   0.119     1.765
| (CHANX:2161748 L1 length:1 (43,15)->(43,15))                   0.061     1.826
| (CHANY:2715699 L4 length:4 (43,15)->(43,12))                   0.119     1.945
| (CHANX:2134743 L1 length:1 (43,11)->(43,11))                   0.061     2.006
| (CHANY:2710991 L4 length:4 (42,11)->(42,8))                    0.119     2.124
| (CHANX:2107792 L4 length:4 (43,7)->(46,7))                     0.119     2.243
| (CHANY:2728527 L4 length:4 (46,7)->(46,4))                     0.119     2.362
| (CHANX:2087687 L1 length:1 (46,4)->(46,4))                     0.061     2.423
| (CHANY:2723811 L4 length:4 (45,4)->(45,1))                     0.119     2.542
| (CHANX:2067191 L4 length:4 (45,1)->(42,1))                     0.119     2.661
| (IPIN:128332 side: (TOP,) (45,1))                              0.101     2.762
| (intra 'io' routing)                                           0.733     3.495
out:pr[10].outpad[0] (.output at (45,1))                        -0.000     3.495
data arrival time                                                          3.495

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.495
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.495


#Path 15
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29) clocked by clk)
Endpoint  : pi[22].D[0] (dffre at (54,30) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,29))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:908761 side: (RIGHT,) (46,29))                                                                   0.000     1.045
| (CHANY:2730124 L4 length:4 (46,29)->(46,32))                                                           0.119     1.164
| (CHANX:2276591 L4 length:4 (46,32)->(43,32))                                                           0.119     1.283
| (CHANY:2721444 L1 length:1 (44,33)->(44,33))                                                           0.061     1.344
| (CHANX:2283456 L4 length:4 (45,33)->(48,33))                                                           0.119     1.463
| (IPIN:999911 side: (TOP,) (45,33))                                                                     0.101     1.564
| (intra 'clb' routing)                                                                                  0.085     1.649
$abc$44827$new_new_n1293__.in[3] (.names at (45,33))                                                     0.000     1.649
| (primitive '.names' combinational delay)                                                               0.152     1.801
$abc$44827$new_new_n1293__.out[0] (.names at (45,33))                                                    0.000     1.801
| (intra 'clb' routing)                                                                                  0.000     1.801
| (OPIN:999876 side: (TOP,) (45,33))                                                                     0.000     1.801
| (CHANX:2283429 L1 length:1 (45,33)->(45,33))                                                           0.061     1.862
| (CHANY:2721281 L4 length:4 (44,33)->(44,30))                                                           0.119     1.981
| (CHANY:2721085 L4 length:4 (44,30)->(44,27))                                                           0.119     2.099
| (CHANX:2256428 L1 length:1 (45,29)->(45,29))                                                           0.061     2.160
| (CHANY:2725643 L1 length:1 (45,29)->(45,29))                                                           0.061     2.221
| (IPIN:908596 side: (RIGHT,) (45,29))                                                                   0.101     2.322
| (intra 'clb' routing)                                                                                  0.085     2.407
$abc$44827$new_new_n1294__.in[0] (.names at (45,29))                                                     0.000     2.407
| (primitive '.names' combinational delay)                                                               0.148     2.555
$abc$44827$new_new_n1294__.out[0] (.names at (45,29))                                                    0.000     2.555
| (intra 'clb' routing)                                                                                  0.000     2.555
| (OPIN:908540 side: (TOP,) (45,29))                                                                     0.000     2.555
| (CHANX:2256249 L4 length:4 (45,29)->(42,29))                                                           0.119     2.674
| (CHANY:2721248 L1 length:1 (44,30)->(44,30))                                                           0.061     2.735
| (CHANX:2263107 L1 length:1 (44,30)->(44,30))                                                           0.061     2.796
| (IPIN:933449 side: (TOP,) (44,30))                                                                     0.101     2.897
| (intra 'clb' routing)                                                                                  0.085     2.982
$abc$44827$new_new_n1303__.in[1] (.names at (44,30))                                                     0.000     2.982
| (primitive '.names' combinational delay)                                                               0.099     3.081
$abc$44827$new_new_n1303__.out[0] (.names at (44,30))                                                    0.000     3.081
| (intra 'clb' routing)                                                                                  0.000     3.081
| (OPIN:933436 side: (RIGHT,) (44,30))                                                                   0.000     3.081
| (CHANY:2721254 L1 length:1 (44,30)->(44,30))                                                           0.061     3.142
| (CHANX:2263198 L4 length:4 (45,30)->(48,30))                                                           0.119     3.261
| (CHANX:2263316 L4 length:4 (47,30)->(50,30))                                                           0.119     3.380
| (CHANY:2747955 L1 length:1 (50,30)->(50,30))                                                           0.061     3.441
| (CHANX:2256820 L4 length:4 (51,29)->(54,29))                                                           0.119     3.559
| (CHANY:2761272 L1 length:1 (53,30)->(53,30))                                                           0.061     3.620
| (CHANX:2263788 L4 length:4 (54,30)->(57,30))                                                           0.119     3.739
| (IPIN:934650 side: (TOP,) (54,30))                                                                     0.101     3.840
| (intra 'clb' routing)                                                                                  0.085     3.925
$abc$44827$new_new_n1311__.in[5] (.names at (54,30))                                                     0.000     3.925
| (primitive '.names' combinational delay)                                                               0.103     4.028
$abc$44827$new_new_n1311__.out[0] (.names at (54,30))                                                    0.000     4.028
| (intra 'clb' routing)                                                                                  0.085     4.113
$abc$22685$li432_li432.in[0] (.names at (54,30))                                                         0.000     4.113
| (primitive '.names' combinational delay)                                                               0.197     4.310
$abc$22685$li432_li432.out[0] (.names at (54,30))                                                        0.000     4.310
| (intra 'clb' routing)                                                                                  0.000     4.310
pi[22].D[0] (dffre at (54,30))                                                                           0.000     4.310
data arrival time                                                                                                  4.310

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pi[22].C[0] (dffre at (54,30))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.310
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.447


#Path 16
Startpoint: pr[27].Q[0] (dffre at (48,32) clocked by clk)
Endpoint  : out:pr[27].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[27].C[0] (dffre at (48,32))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[27].Q[0] (dffre at (48,32)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:975512 side: (TOP,) (48,32))                             0.000     1.048
| (CHANX:2276855 L1 length:1 (48,32)->(48,32))                   0.061     1.109
| (CHANY:2734575 L4 length:4 (47,32)->(47,29))                   0.119     1.228
| (CHANX:2249787 L1 length:1 (47,28)->(47,28))                   0.061     1.289
| (CHANY:2729867 L4 length:4 (46,28)->(46,25))                   0.119     1.408
| (CHANX:2222719 L1 length:1 (46,24)->(46,24))                   0.061     1.469
| (CHANY:2725159 L4 length:4 (45,24)->(45,21))                   0.119     1.588
| (CHANX:2195651 L1 length:1 (45,20)->(45,20))                   0.061     1.649
| (CHANY:2720451 L4 length:4 (44,20)->(44,17))                   0.119     1.768
| (CHANX:2168583 L1 length:1 (44,16)->(44,16))                   0.061     1.829
| (CHANY:2715743 L4 length:4 (43,16)->(43,13))                   0.119     1.948
| (CHANX:2141515 L1 length:1 (43,12)->(43,12))                   0.061     2.009
| (CHANY:2711035 L4 length:4 (42,12)->(42,9))                    0.119     2.128
| (CHANX:2114524 L4 length:4 (43,8)->(46,8))                     0.119     2.246
| (CHANY:2728571 L4 length:4 (46,8)->(46,5))                     0.119     2.365
| (CHANX:2087695 L1 length:1 (46,4)->(46,4))                     0.061     2.426
| (CHANY:2723779 L4 length:4 (45,4)->(45,1))                     0.119     2.545
| (CHANY:2723743 L1 length:1 (45,1)->(45,1))                     0.061     2.606
| (IPIN:128373 side: (RIGHT,) (45,1))                            0.101     2.707
| (intra 'io' routing)                                           0.733     3.440
out:pr[27].outpad[0] (.output at (45,1))                         0.000     3.440
data arrival time                                                          3.440

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.440
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.440


#Path 17
Startpoint: pr[29].Q[0] (dffre at (47,29) clocked by clk)
Endpoint  : out:pr[29].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[29].C[0] (dffre at (47,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[29].Q[0] (dffre at (47,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:909059 side: (TOP,) (47,29))                             0.000     1.048
| (CHANX:2256535 L1 length:1 (47,29)->(47,29))                   0.061     1.109
| (CHANY:2729935 L4 length:4 (46,29)->(46,26))                   0.119     1.228
| (CHANX:2229467 L1 length:1 (46,25)->(46,25))                   0.061     1.289
| (CHANY:2725227 L4 length:4 (45,25)->(45,22))                   0.119     1.408
| (CHANX:2202399 L1 length:1 (45,21)->(45,21))                   0.061     1.469
| (CHANY:2720519 L4 length:4 (44,21)->(44,18))                   0.119     1.588
| (CHANY:2720397 L4 length:4 (44,19)->(44,16))                   0.119     1.707
| (CHANX:2161821 L1 length:1 (44,15)->(44,15))                   0.061     1.768
| (CHANY:2715689 L4 length:4 (43,15)->(43,12))                   0.119     1.887
| (CHANX:2141556 L1 length:1 (44,12)->(44,12))                   0.061     1.948
| (CHANY:2719955 L4 length:4 (44,12)->(44,9))                    0.119     2.067
| (CHANX:2114612 L1 length:1 (45,8)->(45,8))                     0.061     2.128
| (CHANY:2724147 L4 length:4 (45,8)->(45,5))                     0.119     2.246
| (CHANX:2087668 L1 length:1 (46,4)->(46,4))                     0.061     2.307
| (CHANY:2728339 L4 length:4 (46,4)->(46,1))                     0.119     2.426
| (CHANX:2060756 L4 length:4 (47,0)->(50,0))                     0.119     2.545
| (CHANY:2732628 L1 length:1 (47,1)->(47,1))                     0.061     2.606
| (IPIN:134128 side: (RIGHT,) (47,1))                            0.101     2.707
| (intra 'io' routing)                                           0.733     3.440
out:pr[29].outpad[0] (.output at (47,1))                        -0.000     3.440
data arrival time                                                          3.440

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.440
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.440


#Path 18
Startpoint: pr[15].Q[0] (dffre at (44,32) clocked by clk)
Endpoint  : out:pr[15].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[15].C[0] (dffre at (44,32))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[15].Q[0] (dffre at (44,32)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:974682 side: (TOP,) (44,32))                             0.000     1.048
| (CHANX:2276599 L1 length:1 (44,32)->(44,32))                   0.061     1.109
| (CHANY:2716783 L4 length:4 (43,32)->(43,29))                   0.119     1.228
| (CHANX:2249531 L1 length:1 (43,28)->(43,28))                   0.061     1.289
| (CHANY:2712075 L4 length:4 (42,28)->(42,25))                   0.119     1.408
| (CHANX:2222463 L1 length:1 (42,24)->(42,24))                   0.061     1.469
| (CHANY:2707367 L4 length:4 (41,24)->(41,21))                   0.119     1.588
| (CHANX:2195395 L1 length:1 (41,20)->(41,20))                   0.061     1.649
| (CHANY:2702659 L4 length:4 (40,20)->(40,17))                   0.119     1.768
| (CHANX:2168420 L4 length:4 (41,16)->(44,16))                   0.119     1.887
| (CHANY:2715753 L4 length:4 (43,16)->(43,13))                   0.119     2.006
| (CHANX:2141505 L1 length:1 (43,12)->(43,12))                   0.061     2.067
| (CHANY:2711045 L4 length:4 (42,12)->(42,9))                    0.119     2.185
| (CHANX:2114534 L4 length:4 (43,8)->(46,8))                     0.119     2.304
| (CHANY:2724143 L4 length:4 (45,8)->(45,5))                     0.119     2.423
| (CHANX:2087611 L1 length:1 (45,4)->(45,4))                     0.061     2.484
| (CHANY:2719411 L4 length:4 (44,4)->(44,1))                     0.119     2.603
| (IPIN:125479 side: (RIGHT,) (44,1))                            0.101     2.704
| (intra 'io' routing)                                           0.733     3.437
out:pr[15].outpad[0] (.output at (44,1))                         0.000     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.437


#Path 19
Startpoint: pi[18].Q[0] (dffre at (44,30) clocked by clk)
Endpoint  : out:pi[18].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[18].C[0] (dffre at (44,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[18].Q[0] (dffre at (44,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:933421 side: (TOP,) (44,30))                             0.000     1.048
| (CHANX:2263105 L1 length:1 (44,30)->(44,30))                   0.061     1.109
| (CHANY:2716645 L4 length:4 (43,30)->(43,27))                   0.119     1.228
| (CHANY:2716457 L4 length:4 (43,27)->(43,24))                   0.119     1.347
| (CHANX:2215777 L1 length:1 (43,23)->(43,23))                   0.061     1.408
| (CHANY:2711749 L4 length:4 (42,23)->(42,20))                   0.119     1.527
| (CHANY:2711561 L4 length:4 (42,20)->(42,17))                   0.119     1.646
| (CHANX:2168449 L1 length:1 (42,16)->(42,16))                   0.061     1.707
| (CHANY:2706853 L4 length:4 (41,16)->(41,13))                   0.119     1.826
| (CHANX:2141478 L4 length:4 (42,12)->(45,12))                   0.119     1.945
| (CHANY:2724389 L4 length:4 (45,12)->(45,9))                    0.119     2.064
| (CHANX:2114629 L1 length:1 (45,8)->(45,8))                     0.061     2.124
| (CHANY:2719681 L4 length:4 (44,8)->(44,5))                     0.119     2.243
| (CHANX:2087561 L1 length:1 (44,4)->(44,4))                     0.061     2.304
| (CHANY:2714907 L4 length:4 (43,4)->(43,1))                     0.119     2.423
| (CHANX:2060540 L1 length:1 (44,0)->(44,0))                     0.061     2.484
| (CHANY:2719436 L4 length:4 (44,1)->(44,4))                     0.119     2.603
| (IPIN:125492 side: (RIGHT,) (44,1))                            0.101     2.704
| (intra 'io' routing)                                           0.733     3.437
out:pi[18].outpad[0] (.output at (44,1))                        -0.000     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.437


#Path 20
Startpoint: pi[24].Q[0] (dffre at (48,30) clocked by clk)
Endpoint  : out:pi[24].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[24].C[0] (dffre at (48,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[24].Q[0] (dffre at (48,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:933869 side: (TOP,) (48,30))                             0.000     1.048
| (CHANX:2263351 L1 length:1 (48,30)->(48,30))                   0.061     1.109
| (CHANY:2734447 L4 length:4 (47,30)->(47,27))                   0.119     1.228
| (CHANX:2236283 L1 length:1 (47,26)->(47,26))                   0.061     1.289
| (CHANY:2729739 L4 length:4 (46,26)->(46,23))                   0.119     1.408
| (CHANX:2209215 L1 length:1 (46,22)->(46,22))                   0.061     1.469
| (CHANY:2725031 L4 length:4 (45,22)->(45,19))                   0.119     1.588
| (CHANY:2724847 L4 length:4 (45,19)->(45,16))                   0.119     1.707
| (CHANX:2161883 L1 length:1 (45,15)->(45,15))                   0.061     1.768
| (CHANY:2720139 L4 length:4 (44,15)->(44,12))                   0.119     1.887
| (CHANX:2134924 L4 length:4 (45,11)->(48,11))                   0.119     2.006
| (CHANY:2737675 L4 length:4 (48,11)->(48,8))                    0.119     2.124
| (CHANX:2108063 L1 length:1 (48,7)->(48,7))                     0.061     2.185
| (CHANY:2732967 L4 length:4 (47,7)->(47,4))                     0.119     2.304
| (CHANY:2732771 L4 length:4 (47,4)->(47,1))                     0.119     2.423
| (CHANX:2060804 L1 length:1 (48,0)->(48,0))                     0.061     2.484
| (CHANY:2737220 L4 length:4 (48,1)->(48,4))                     0.119     2.603
| (IPIN:137008 side: (RIGHT,) (48,1))                            0.101     2.704
| (intra 'io' routing)                                           0.733     3.437
out:pi[24].outpad[0] (.output at (48,1))                         0.000     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.437


#Path 21
Startpoint: pi[25].Q[0] (dffre at (47,30) clocked by clk)
Endpoint  : out:pi[25].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[25].C[0] (dffre at (47,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[25].Q[0] (dffre at (47,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:933735 side: (RIGHT,) (47,30))                           0.000     1.048
| (CHANY:2734433 L4 length:4 (47,30)->(47,27))                   0.119     1.167
| (CHANY:2734237 L4 length:4 (47,27)->(47,24))                   0.119     1.286
| (CHANX:2216045 L1 length:1 (47,23)->(47,23))                   0.061     1.347
| (CHANY:2729529 L4 length:4 (46,23)->(46,20))                   0.119     1.466
| (CHANX:2195717 L1 length:1 (46,20)->(46,20))                   0.061     1.527
| (CHANY:2724897 L4 length:4 (45,20)->(45,17))                   0.119     1.646
| (CHANX:2168649 L1 length:1 (45,16)->(45,16))                   0.061     1.707
| (CHANY:2720189 L4 length:4 (44,16)->(44,13))                   0.119     1.826
| (CHANX:2141581 L1 length:1 (44,12)->(44,12))                   0.061     1.887
| (CHANY:2715481 L4 length:4 (43,12)->(43,9))                    0.119     2.006
| (CHANX:2114586 L4 length:4 (44,8)->(47,8))                     0.119     2.124
| (CHANY:2733017 L4 length:4 (47,8)->(47,5))                     0.119     2.243
| (CHANY:2732997 L1 length:1 (47,5)->(47,5))                     0.061     2.304
| (CHANX:2087589 L4 length:4 (47,4)->(44,4))                     0.119     2.423
| (CHANY:2719403 L4 length:4 (44,4)->(44,1))                     0.119     2.542
| (CHANX:2067348 L1 length:1 (45,1)->(45,1))                     0.061     2.603
| (IPIN:128304 side: (TOP,) (45,1))                              0.101     2.704
| (intra 'io' routing)                                           0.733     3.437
out:pi[25].outpad[0] (.output at (45,1))                         0.000     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.437


#Path 22
Startpoint: pi[19].Q[0] (dffre at (44,30) clocked by clk)
Endpoint  : out:pi[19].outpad[0] (.output at (46,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[19].C[0] (dffre at (44,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[19].Q[0] (dffre at (44,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:933416 side: (TOP,) (44,30))                             0.000     1.048
| (CHANX:2263095 L1 length:1 (44,30)->(44,30))                   0.061     1.109
| (CHANY:2716655 L4 length:4 (43,30)->(43,27))                   0.119     1.228
| (CHANX:2236027 L1 length:1 (43,26)->(43,26))                   0.061     1.289
| (CHANY:2711947 L4 length:4 (42,26)->(42,23))                   0.119     1.408
| (CHANX:2208959 L1 length:1 (42,22)->(42,22))                   0.061     1.469
| (CHANY:2707239 L4 length:4 (41,22)->(41,19))                   0.119     1.588
| (CHANY:2707055 L4 length:4 (41,19)->(41,16))                   0.119     1.707
| (CHANX:2161744 L4 length:4 (42,15)->(45,15))                   0.119     1.826
| (CHANY:2724591 L4 length:4 (45,15)->(45,12))                   0.119     1.945
| (CHANX:2134875 L1 length:1 (45,11)->(45,11))                   0.061     2.006
| (CHANY:2719883 L4 length:4 (44,11)->(44,8))                    0.119     2.124
| (CHANX:2107807 L1 length:1 (44,7)->(44,7))                     0.061     2.185
| (CHANY:2715175 L4 length:4 (43,7)->(43,4))                     0.119     2.304
| (CHANX:2080840 L4 length:4 (44,3)->(47,3))                     0.119     2.423
| (CHANY:2723889 L4 length:3 (45,3)->(45,1))                     0.119     2.542
| (CHANX:2067440 L1 length:1 (46,1)->(46,1))                     0.061     2.603
| (IPIN:131214 side: (TOP,) (46,1))                              0.101     2.704
| (intra 'io' routing)                                           0.733     3.437
out:pi[19].outpad[0] (.output at (46,1))                        -0.000     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.437


#Path 23
Startpoint: pi[30].Q[0] (dffre at (49,30) clocked by clk)
Endpoint  : out:pi[30].outpad[0] (.output at (49,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[30].C[0] (dffre at (49,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[30].Q[0] (dffre at (49,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:934019 side: (TOP,) (49,30))                             0.000     1.048
| (CHANX:2263412 L1 length:1 (49,30)->(49,30))                   0.061     1.109
| (CHANY:2743347 L4 length:4 (49,30)->(49,27))                   0.119     1.228
| (CHANX:2236468 L1 length:1 (50,26)->(50,26))                   0.061     1.289
| (CHANY:2747539 L4 length:4 (50,26)->(50,23))                   0.119     1.408
| (CHANX:2209463 L1 length:1 (50,22)->(50,22))                   0.061     1.469
| (CHANY:2742831 L4 length:4 (49,22)->(49,19))                   0.119     1.588
| (CHANX:2182395 L1 length:1 (49,18)->(49,18))                   0.061     1.649
| (CHANY:2738123 L4 length:4 (48,18)->(48,15))                   0.119     1.768
| (CHANX:2155327 L1 length:1 (48,14)->(48,14))                   0.061     1.829
| (CHANY:2733415 L4 length:4 (47,14)->(47,11))                   0.119     1.948
| (CHANX:2128259 L1 length:1 (47,10)->(47,10))                   0.061     2.009
| (CHANY:2728707 L4 length:4 (46,10)->(46,7))                    0.119     2.128
| (CHANY:2728577 L4 length:4 (46,8)->(46,5))                     0.119     2.246
| (CHANY:2728381 L4 length:4 (46,5)->(46,2))                     0.119     2.365
| (CHANX:2067518 L4 length:4 (47,1)->(50,1))                     0.119     2.484
| (CHANX:2067636 L4 length:4 (49,1)->(52,1))                     0.119     2.603
| (IPIN:139832 side: (TOP,) (49,1))                              0.101     2.704
| (intra 'io' routing)                                           0.733     3.437
out:pi[30].outpad[0] (.output at (49,1))                        -0.000     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.437


#Path 24
Startpoint: pi[29].Q[0] (dffre at (49,30) clocked by clk)
Endpoint  : out:pi[29].outpad[0] (.output at (49,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[29].C[0] (dffre at (49,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[29].Q[0] (dffre at (49,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:934020 side: (TOP,) (49,30))                             0.000     1.048
| (CHANX:2263415 L1 length:1 (49,30)->(49,30))                   0.061     1.109
| (CHANY:2738895 L4 length:4 (48,30)->(48,27))                   0.119     1.228
| (CHANX:2236347 L1 length:1 (48,26)->(48,26))                   0.061     1.289
| (CHANY:2734187 L4 length:4 (47,26)->(47,23))                   0.119     1.408
| (CHANX:2209279 L1 length:1 (47,22)->(47,22))                   0.061     1.469
| (CHANY:2729479 L4 length:4 (46,22)->(46,19))                   0.119     1.588
| (CHANY:2729295 L4 length:4 (46,19)->(46,16))                   0.119     1.707
| (CHANX:2161947 L1 length:1 (46,15)->(46,15))                   0.061     1.768
| (CHANY:2724587 L4 length:4 (45,15)->(45,12))                   0.119     1.887
| (CHANX:2134879 L1 length:1 (45,11)->(45,11))                   0.061     1.948
| (CHANY:2719879 L4 length:4 (44,11)->(44,8))                    0.119     2.067
| (CHANX:2107912 L4 length:4 (45,7)->(48,7))                     0.119     2.185
| (CHANY:2737415 L4 length:4 (48,7)->(48,4))                     0.119     2.304
| (CHANX:2081160 L4 length:4 (49,3)->(52,3))                     0.119     2.423
| (CHANY:2741673 L4 length:3 (49,3)->(49,1))                     0.119     2.542
| (CHANX:2067627 L1 length:1 (49,1)->(49,1))                     0.061     2.603
| (IPIN:139835 side: (TOP,) (49,1))                              0.101     2.704
| (intra 'io' routing)                                           0.733     3.437
out:pi[29].outpad[0] (.output at (49,1))                        -0.000     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.437


#Path 25
Startpoint: pi[13].Q[0] (dffre at (44,29) clocked by clk)
Endpoint  : out:pi[13].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[13].C[0] (dffre at (44,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[13].Q[0] (dffre at (44,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:908380 side: (TOP,) (44,29))                             0.000     1.048
| (CHANX:2256343 L1 length:1 (44,29)->(44,29))                   0.061     1.109
| (CHANY:2716591 L4 length:4 (43,29)->(43,26))                   0.119     1.228
| (CHANX:2229275 L1 length:1 (43,25)->(43,25))                   0.061     1.289
| (CHANY:2711883 L4 length:4 (42,25)->(42,22))                   0.119     1.408
| (CHANX:2202207 L1 length:1 (42,21)->(42,21))                   0.061     1.469
| (CHANY:2707175 L4 length:4 (41,21)->(41,18))                   0.119     1.588
| (CHANY:2707053 L4 length:4 (41,19)->(41,16))                   0.119     1.707
| (CHANX:2161629 L1 length:1 (41,15)->(41,15))                   0.061     1.768
| (CHANY:2702345 L4 length:4 (40,15)->(40,12))                   0.119     1.887
| (CHANX:2134561 L1 length:1 (40,11)->(40,11))                   0.061     1.948
| (CHANY:2697637 L4 length:4 (39,11)->(39,8))                    0.119     2.067
| (CHANX:2107590 L4 length:4 (40,7)->(43,7))                     0.119     2.185
| (CHANY:2715173 L4 length:4 (43,7)->(43,4))                     0.119     2.304
| (CHANY:2714955 L4 length:4 (43,4)->(43,1))                     0.119     2.423
| (CHANY:2714991 L4 length:2 (43,2)->(43,1))                     0.119     2.542
| (CHANX:2067310 L1 length:1 (44,1)->(44,1))                     0.061     2.603
| (IPIN:125437 side: (TOP,) (44,1))                              0.101     2.704
| (intra 'io' routing)                                           0.733     3.437
out:pi[13].outpad[0] (.output at (44,1))                        -0.000     3.437
data arrival time                                                          3.437

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.437


#Path 26
Startpoint: pi[8].Q[0] (dffre at (45,28) clocked by clk)
Endpoint  : out:pi[8].outpad[0] (.output at (46,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[8].C[0] (dffre at (45,28))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[8].Q[0] (dffre at (45,28)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:886014 side: (TOP,) (45,28))                             0.000     1.048
| (CHANX:2249708 L4 length:4 (45,28)->(48,28))                   0.119     1.167
| (CHANY:2738763 L4 length:4 (48,28)->(48,25))                   0.119     1.286
| (CHANX:2222847 L1 length:1 (48,24)->(48,24))                   0.061     1.347
| (CHANY:2734055 L4 length:4 (47,24)->(47,21))                   0.119     1.466
| (CHANY:2733871 L4 length:4 (47,21)->(47,18))                   0.119     1.585
| (CHANX:2175515 L1 length:1 (47,17)->(47,17))                   0.061     1.646
| (CHANY:2729163 L4 length:4 (46,17)->(46,14))                   0.119     1.765
| (CHANX:2148447 L1 length:1 (46,13)->(46,13))                   0.061     1.826
| (CHANY:2724455 L4 length:4 (45,13)->(45,10))                   0.119     1.945
| (CHANX:2121379 L1 length:1 (45,9)->(45,9))                     0.061     2.006
| (CHANY:2719747 L4 length:4 (44,9)->(44,6))                     0.119     2.124
| (CHANY:2719555 L4 length:4 (44,6)->(44,3))                     0.119     2.243
| (CHANX:2080898 L4 length:4 (45,3)->(48,3))                     0.119     2.362
| (CHANY:2728265 L4 length:3 (46,3)->(46,1))                     0.119     2.481
| (CHANY:2728237 L4 length:1 (46,1)->(46,1))                     0.119     2.600
| (IPIN:131244 side: (RIGHT,) (46,1))                            0.101     2.701
| (intra 'io' routing)                                           0.733     3.434
out:pi[8].outpad[0] (.output at (46,1))                         -0.000     3.434
data arrival time                                                          3.434

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.434
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.434


#Path 27
Startpoint: pi[20].Q[0] (dffre at (54,30) clocked by clk)
Endpoint  : out:pi[20].outpad[0] (.output at (56,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[20].C[0] (dffre at (54,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[20].Q[0] (dffre at (54,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:934624 side: (TOP,) (54,30))                             0.000     1.048
| (CHANX:2263735 L1 length:1 (54,30)->(54,30))                   0.061     1.109
| (CHANY:2761135 L4 length:4 (53,30)->(53,27))                   0.119     1.228
| (CHANX:2236667 L1 length:1 (53,26)->(53,26))                   0.061     1.289
| (CHANY:2756427 L4 length:4 (52,26)->(52,23))                   0.119     1.408
| (CHANX:2209599 L1 length:1 (52,22)->(52,22))                   0.061     1.469
| (CHANY:2751719 L4 length:4 (51,22)->(51,19))                   0.119     1.588
| (CHANX:2182632 L4 length:4 (52,18)->(55,18))                   0.119     1.707
| (CHANY:2769255 L4 length:4 (55,18)->(55,15))                   0.119     1.826
| (CHANX:2155779 L1 length:1 (55,14)->(55,14))                   0.061     1.887
| (CHANY:2764547 L4 length:4 (54,14)->(54,11))                   0.119     2.006
| (CHANY:2764355 L4 length:4 (54,11)->(54,8))                    0.119     2.124
| (CHANY:2764163 L4 length:4 (54,8)->(54,5))                     0.119     2.243
| (CHANX:2088292 L4 length:4 (55,4)->(58,4))                     0.119     2.362
| (CHANY:2772771 L4 length:4 (56,4)->(56,1))                     0.119     2.481
| (CHANX:2067919 L4 length:4 (56,1)->(53,1))                     0.119     2.600
| (IPIN:160004 side: (TOP,) (56,1))                              0.101     2.701
| (intra 'io' routing)                                           0.733     3.434
out:pi[20].outpad[0] (.output at (56,1))                        -0.000     3.434
data arrival time                                                          3.434

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.434
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.434


#Path 28
Startpoint: pr[13].Q[0] (dffre at (45,31) clocked by clk)
Endpoint  : out:pr[13].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[13].C[0] (dffre at (45,31))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[13].Q[0] (dffre at (45,31)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:952313 side: (TOP,) (45,31))                             0.000     1.048
| (CHANX:2269911 L1 length:1 (45,31)->(45,31))                   0.061     1.109
| (CHANY:2721167 L4 length:4 (44,31)->(44,28))                   0.119     1.228
| (CHANX:2242843 L1 length:1 (44,27)->(44,27))                   0.061     1.289
| (CHANY:2716459 L4 length:4 (43,27)->(43,24))                   0.119     1.408
| (CHANX:2215775 L1 length:1 (43,23)->(43,23))                   0.061     1.469
| (CHANY:2711751 L4 length:4 (42,23)->(42,20))                   0.119     1.588
| (CHANX:2188707 L1 length:1 (42,19)->(42,19))                   0.061     1.649
| (CHANY:2707043 L4 length:4 (41,19)->(41,16))                   0.119     1.768
| (CHANY:2706851 L4 length:4 (41,16)->(41,13))                   0.119     1.887
| (CHANY:2706659 L4 length:4 (41,13)->(41,10))                   0.119     2.006
| (CHANY:2706467 L4 length:4 (41,10)->(41,7))                    0.119     2.124
| (CHANY:2706275 L4 length:4 (41,7)->(41,4))                     0.119     2.243
| (CHANX:2080708 L4 length:4 (42,3)->(45,3))                     0.119     2.362
| (CHANY:2719401 L4 length:3 (44,3)->(44,1))                     0.119     2.481
| (CHANX:2067155 L4 length:4 (44,1)->(41,1))                     0.119     2.600
| (IPIN:125428 side: (TOP,) (44,1))                              0.101     2.701
| (intra 'io' routing)                                           0.733     3.434
out:pr[13].outpad[0] (.output at (44,1))                        -0.000     3.434
data arrival time                                                          3.434

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.434
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.434


#Path 29
Startpoint: pr[32].Q[0] (dffre at (47,28) clocked by clk)
Endpoint  : out:pr[32].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[32].C[0] (dffre at (47,28))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[32].Q[0] (dffre at (47,28)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:886161 side: (TOP,) (47,28))                             0.000     1.048
| (CHANX:2249780 L1 length:1 (47,28)->(47,28))                   0.061     1.109
| (CHANY:2734323 L4 length:4 (47,28)->(47,25))                   0.119     1.228
| (CHANX:2222836 L1 length:1 (48,24)->(48,24))                   0.061     1.289
| (CHANY:2738515 L4 length:4 (48,24)->(48,21))                   0.119     1.408
| (CHANX:2195892 L1 length:1 (49,20)->(49,20))                   0.061     1.469
| (CHANY:2742707 L4 length:4 (49,20)->(49,17))                   0.119     1.588
| (CHANX:2168948 L1 length:1 (50,16)->(50,16))                   0.061     1.649
| (CHANY:2746899 L4 length:4 (50,16)->(50,13))                   0.119     1.768
| (CHANX:2142004 L1 length:1 (51,12)->(51,12))                   0.061     1.829
| (CHANY:2751091 L4 length:4 (51,12)->(51,9))                    0.119     1.948
| (CHANX:2114999 L1 length:1 (51,8)->(51,8))                     0.061     2.009
| (CHANY:2746383 L4 length:4 (50,8)->(50,5))                     0.119     2.128
| (CHANX:2087931 L1 length:1 (50,4)->(50,4))                     0.061     2.188
| (CHANY:2741651 L4 length:4 (49,4)->(49,1))                     0.119     2.307
| (CHANY:2741689 L1 length:1 (49,2)->(49,2))                     0.061     2.368
| (CHANX:2067473 L4 length:4 (49,1)->(46,1))                     0.119     2.487
| (CHANX:2067561 L1 length:1 (48,1)->(48,1))                     0.061     2.548
| (IPIN:136954 side: (TOP,) (48,1))                              0.101     2.649
| (intra 'io' routing)                                           0.733     3.382
out:pr[32].outpad[0] (.output at (48,1))                         0.000     3.382
data arrival time                                                          3.382

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.382
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.382


#Path 30
Startpoint: pi[11].Q[0] (dffre at (44,28) clocked by clk)
Endpoint  : out:pi[11].outpad[0] (.output at (43,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[11].C[0] (dffre at (44,28))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[11].Q[0] (dffre at (44,28)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:885860 side: (TOP,) (44,28))                             0.000     1.048
| (CHANX:2249591 L1 length:1 (44,28)->(44,28))                   0.061     1.109
| (CHANY:2716527 L4 length:4 (43,28)->(43,25))                   0.119     1.228
| (CHANX:2222523 L1 length:1 (43,24)->(43,24))                   0.061     1.289
| (CHANY:2711819 L4 length:4 (42,24)->(42,21))                   0.119     1.408
| (CHANX:2195455 L1 length:1 (42,20)->(42,20))                   0.061     1.469
| (CHANY:2707111 L4 length:4 (41,20)->(41,17))                   0.119     1.588
| (CHANX:2168387 L1 length:1 (41,16)->(41,16))                   0.061     1.649
| (CHANY:2702403 L4 length:4 (40,16)->(40,13))                   0.119     1.768
| (CHANX:2141319 L1 length:1 (40,12)->(40,12))                   0.061     1.829
| (CHANY:2697695 L4 length:4 (39,12)->(39,9))                    0.119     1.948
| (CHANX:2114336 L4 length:4 (40,8)->(43,8))                     0.119     2.067
| (CHANY:2715231 L4 length:4 (43,8)->(43,5))                     0.119     2.185
| (CHANX:2087499 L1 length:1 (43,4)->(43,4))                     0.061     2.246
| (CHANY:2710451 L4 length:4 (42,4)->(42,1))                     0.119     2.365
| (CHANX:2060468 L1 length:1 (43,0)->(43,0))                     0.061     2.426
| (CHANY:2714836 L1 length:1 (43,1)->(43,1))                     0.061     2.487
| (CHANX:2067223 L1 length:1 (43,1)->(43,1))                     0.061     2.548
| (IPIN:122577 side: (TOP,) (43,1))                              0.101     2.649
| (intra 'io' routing)                                           0.733     3.382
out:pi[11].outpad[0] (.output at (43,1))                        -0.000     3.382
data arrival time                                                          3.382

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.382
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.382


#Path 31
Startpoint: pi[21].Q[0] (dffre at (45,30) clocked by clk)
Endpoint  : out:pi[21].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[21].C[0] (dffre at (45,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[21].Q[0] (dffre at (45,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:933566 side: (TOP,) (45,30))                             0.000     1.048
| (CHANX:2263156 L1 length:1 (45,30)->(45,30))                   0.061     1.109
| (CHANY:2725555 L4 length:4 (45,30)->(45,27))                   0.119     1.228
| (CHANX:2236151 L1 length:1 (45,26)->(45,26))                   0.061     1.289
| (CHANY:2720847 L4 length:4 (44,26)->(44,23))                   0.119     1.408
| (CHANX:2209083 L1 length:1 (44,22)->(44,22))                   0.061     1.469
| (CHANY:2716139 L4 length:4 (43,22)->(43,19))                   0.119     1.588
| (CHANX:2182015 L1 length:1 (43,18)->(43,18))                   0.061     1.649
| (CHANY:2711431 L4 length:4 (42,18)->(42,15))                   0.119     1.768
| (CHANY:2711247 L4 length:4 (42,15)->(42,12))                   0.119     1.887
| (CHANX:2134800 L4 length:4 (43,11)->(46,11))                   0.119     2.006
| (CHANY:2728783 L4 length:4 (46,11)->(46,8))                    0.119     2.124
| (CHANX:2114695 L1 length:1 (46,8)->(46,8))                     0.061     2.185
| (CHANY:2724127 L4 length:4 (45,8)->(45,5))                     0.119     2.304
| (CHANX:2087627 L1 length:1 (45,4)->(45,4))                     0.061     2.365
| (CHANY:2719347 L4 length:4 (44,4)->(44,1))                     0.119     2.484
| (CHANX:2067370 L1 length:1 (45,1)->(45,1))                     0.061     2.545
| (IPIN:128315 side: (TOP,) (45,1))                              0.101     2.646
| (intra 'io' routing)                                           0.733     3.379
out:pi[21].outpad[0] (.output at (45,1))                        -0.000     3.379
data arrival time                                                          3.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.379


#Path 32
Startpoint: pi[3].Q[0] (dffre at (51,28) clocked by clk)
Endpoint  : out:pi[3].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[3].C[0] (dffre at (51,28))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[3].Q[0] (dffre at (51,28)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:886620 side: (TOP,) (51,28))                             0.000     1.048
| (CHANX:2250049 L1 length:1 (51,28)->(51,28))                   0.061     1.109
| (CHANY:2747653 L4 length:4 (50,28)->(50,25))                   0.119     1.228
| (CHANY:2747465 L4 length:4 (50,25)->(50,22))                   0.119     1.347
| (CHANX:2202721 L1 length:1 (50,21)->(50,21))                   0.061     1.408
| (CHANY:2742757 L4 length:4 (49,21)->(49,18))                   0.119     1.527
| (CHANY:2742569 L4 length:4 (49,18)->(49,15))                   0.119     1.646
| (CHANX:2162196 L1 length:1 (50,15)->(50,15))                   0.061     1.707
| (CHANY:2746835 L4 length:4 (50,15)->(50,12))                   0.119     1.826
| (CHANX:2135252 L1 length:1 (51,11)->(51,11))                   0.061     1.887
| (CHANY:2751027 L4 length:4 (51,11)->(51,8))                    0.119     2.006
| (CHANX:2108308 L1 length:1 (52,7)->(52,7))                     0.061     2.067
| (CHANY:2755219 L4 length:4 (52,7)->(52,4))                     0.119     2.185
| (CHANX:2081303 L1 length:1 (52,3)->(52,3))                     0.061     2.246
| (CHANY:2750561 L4 length:3 (51,3)->(51,1))                     0.119     2.365
| (CHANX:2061058 L1 length:1 (52,0)->(52,0))                     0.061     2.426
| (CHANY:2755014 L4 length:3 (52,1)->(52,3))                     0.119     2.545
| (IPIN:148521 side: (RIGHT,) (52,1))                            0.101     2.646
| (intra 'io' routing)                                           0.733     3.379
out:pi[3].outpad[0] (.output at (52,1))                         -0.000     3.379
data arrival time                                                          3.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.379


#Path 33
Startpoint: pi[31].Q[0] (dffre at (49,29) clocked by clk)
Endpoint  : out:pi[31].outpad[0] (.output at (46,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[31].C[0] (dffre at (49,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[31].Q[0] (dffre at (49,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:909361 side: (TOP,) (49,29))                             0.000     1.048
| (CHANX:2256663 L1 length:1 (49,29)->(49,29))                   0.061     1.109
| (CHANY:2738831 L4 length:4 (48,29)->(48,26))                   0.119     1.228
| (CHANX:2229595 L1 length:1 (48,25)->(48,25))                   0.061     1.289
| (CHANY:2734123 L4 length:4 (47,25)->(47,22))                   0.119     1.408
| (CHANX:2202527 L1 length:1 (47,21)->(47,21))                   0.061     1.469
| (CHANY:2729415 L4 length:4 (46,21)->(46,18))                   0.119     1.588
| (CHANX:2175459 L1 length:1 (46,17)->(46,17))                   0.061     1.649
| (CHANY:2724707 L4 length:4 (45,17)->(45,14))                   0.119     1.768
| (CHANY:2724515 L4 length:4 (45,14)->(45,11))                   0.119     1.887
| (CHANX:2128135 L1 length:1 (45,10)->(45,10))                   0.061     1.948
| (CHANY:2719807 L4 length:4 (44,10)->(44,7))                    0.119     2.067
| (CHANX:2101152 L4 length:4 (45,6)->(48,6))                     0.119     2.185
| (CHANY:2728443 L4 length:4 (46,6)->(46,3))                     0.119     2.304
| (CHANX:2074191 L1 length:1 (46,2)->(46,2))                     0.061     2.365
| (CHANY:2723775 L4 length:2 (45,2)->(45,1))                     0.119     2.484
| (CHANX:2067418 L1 length:1 (46,1)->(46,1))                     0.061     2.545
| (IPIN:131203 side: (TOP,) (46,1))                              0.101     2.646
| (intra 'io' routing)                                           0.733     3.379
out:pi[31].outpad[0] (.output at (46,1))                        -0.000     3.379
data arrival time                                                          3.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.379


#Path 34
Startpoint: pr[31].Q[0] (dffre at (47,28) clocked by clk)
Endpoint  : out:pr[31].outpad[0] (.output at (46,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[31].C[0] (dffre at (47,28))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[31].Q[0] (dffre at (47,28)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:886162 side: (TOP,) (47,28))                             0.000     1.048
| (CHANX:2249783 L1 length:1 (47,28)->(47,28))                   0.061     1.109
| (CHANY:2729871 L4 length:4 (46,28)->(46,25))                   0.119     1.228
| (CHANX:2222715 L1 length:1 (46,24)->(46,24))                   0.061     1.289
| (CHANY:2725163 L4 length:4 (45,24)->(45,21))                   0.119     1.408
| (CHANX:2195647 L1 length:1 (45,20)->(45,20))                   0.061     1.469
| (CHANY:2720455 L4 length:4 (44,20)->(44,17))                   0.119     1.588
| (CHANX:2168680 L4 length:4 (45,16)->(48,16))                   0.119     1.707
| (CHANX:2168820 L1 length:1 (48,16)->(48,16))                   0.061     1.768
| (CHANY:2738003 L4 length:4 (48,16)->(48,13))                   0.119     1.887
| (CHANX:2141815 L1 length:1 (48,12)->(48,12))                   0.061     1.948
| (CHANY:2733295 L4 length:4 (47,12)->(47,9))                    0.119     2.067
| (CHANX:2114747 L1 length:1 (47,8)->(47,8))                     0.061     2.128
| (CHANY:2728587 L4 length:4 (46,8)->(46,5))                     0.119     2.246
| (CHANX:2087679 L1 length:1 (46,4)->(46,4))                     0.061     2.307
| (CHANY:2723843 L4 length:4 (45,4)->(45,1))                     0.119     2.426
| (CHANX:2067470 L4 length:4 (46,1)->(49,1))                     0.119     2.545
| (IPIN:131228 side: (TOP,) (46,1))                              0.101     2.646
| (intra 'io' routing)                                           0.733     3.379
out:pr[31].outpad[0] (.output at (46,1))                        -0.000     3.379
data arrival time                                                          3.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.379


#Path 35
Startpoint: pi[32].Q[0] (dffre at (49,29) clocked by clk)
Endpoint  : out:pi[32].outpad[0] (.output at (49,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[32].C[0] (dffre at (49,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[32].Q[0] (dffre at (49,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:909360 side: (TOP,) (49,29))                             0.000     1.048
| (CHANX:2256660 L1 length:1 (49,29)->(49,29))                   0.061     1.109
| (CHANY:2743283 L4 length:4 (49,29)->(49,26))                   0.119     1.228
| (CHANX:2229716 L1 length:1 (50,25)->(50,25))                   0.061     1.289
| (CHANY:2747475 L4 length:4 (50,25)->(50,22))                   0.119     1.408
| (CHANX:2202711 L1 length:1 (50,21)->(50,21))                   0.061     1.469
| (CHANY:2742767 L4 length:4 (49,21)->(49,18))                   0.119     1.588
| (CHANX:2175643 L1 length:1 (49,17)->(49,17))                   0.061     1.649
| (CHANY:2738059 L4 length:4 (48,17)->(48,14))                   0.119     1.768
| (CHANX:2148575 L1 length:1 (48,13)->(48,13))                   0.061     1.829
| (CHANY:2733351 L4 length:4 (47,13)->(47,10))                   0.119     1.948
| (CHANX:2121507 L1 length:1 (47,9)->(47,9))                     0.061     2.009
| (CHANY:2728643 L4 length:4 (46,9)->(46,6))                     0.119     2.128
| (CHANX:2094439 L1 length:1 (46,5)->(46,5))                     0.061     2.188
| (CHANY:2723935 L4 length:4 (45,5)->(45,2))                     0.119     2.307
| (CHANX:2067456 L4 length:4 (46,1)->(49,1))                     0.119     2.426
| (CHANX:2067578 L4 length:4 (48,1)->(51,1))                     0.119     2.545
| (IPIN:139861 side: (TOP,) (49,1))                              0.101     2.646
| (intra 'io' routing)                                           0.733     3.379
out:pi[32].outpad[0] (.output at (49,1))                         0.000     3.379
data arrival time                                                          3.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.379


#Path 36
Startpoint: pi[9].Q[0] (dffre at (44,28) clocked by clk)
Endpoint  : out:pi[9].outpad[0] (.output at (43,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[9].C[0] (dffre at (44,28))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[9].Q[0] (dffre at (44,28)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:885881 side: (RIGHT,) (44,28))                           0.000     1.048
| (CHANY:2720953 L4 length:4 (44,28)->(44,25))                   0.119     1.167
| (CHANX:2229349 L1 length:1 (44,25)->(44,25))                   0.061     1.228
| (CHANY:2716321 L4 length:4 (43,25)->(43,22))                   0.119     1.347
| (CHANY:2716125 L4 length:4 (43,22)->(43,19))                   0.119     1.466
| (CHANX:2182029 L1 length:1 (43,18)->(43,18))                   0.061     1.527
| (CHANY:2711417 L4 length:4 (42,18)->(42,15))                   0.119     1.646
| (CHANX:2161701 L1 length:1 (42,15)->(42,15))                   0.061     1.707
| (CHANY:2706785 L4 length:4 (41,15)->(41,12))                   0.119     1.826
| (CHANY:2706589 L4 length:4 (41,12)->(41,9))                    0.119     1.945
| (CHANX:2114381 L1 length:1 (41,8)->(41,8))                     0.061     2.006
| (CHANY:2701881 L4 length:4 (40,8)->(40,5))                     0.119     2.124
| (CHANX:2094053 L1 length:1 (40,5)->(40,5))                     0.061     2.185
| (CHANY:2697249 L4 length:4 (39,5)->(39,2))                     0.119     2.304
| (CHANX:2067074 L4 length:4 (40,1)->(43,1))                     0.119     2.423
| (CHANX:2067200 L4 length:4 (42,1)->(45,1))                     0.119     2.542
| (IPIN:122545 side: (TOP,) (43,1))                              0.101     2.643
| (intra 'io' routing)                                           0.733     3.376
out:pi[9].outpad[0] (.output at (43,1))                         -0.000     3.376
data arrival time                                                          3.376

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.376


#Path 37
Startpoint: pr[30].Q[0] (dffre at (47,29) clocked by clk)
Endpoint  : out:pr[30].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[30].C[0] (dffre at (47,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[30].Q[0] (dffre at (47,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:909058 side: (TOP,) (47,29))                             0.000     1.048
| (CHANX:2256532 L1 length:1 (47,29)->(47,29))                   0.061     1.109
| (CHANY:2734387 L4 length:4 (47,29)->(47,26))                   0.119     1.228
| (CHANX:2229527 L1 length:1 (47,25)->(47,25))                   0.061     1.289
| (CHANY:2729679 L4 length:4 (46,25)->(46,22))                   0.119     1.408
| (CHANX:2202459 L1 length:1 (46,21)->(46,21))                   0.061     1.469
| (CHANY:2724971 L4 length:4 (45,21)->(45,18))                   0.119     1.588
| (CHANX:2175391 L1 length:1 (45,17)->(45,17))                   0.061     1.649
| (CHANY:2720263 L4 length:4 (44,17)->(44,14))                   0.119     1.768
| (CHANX:2148424 L4 length:4 (45,13)->(48,13))                   0.119     1.887
| (CHANY:2737799 L4 length:4 (48,13)->(48,10))                   0.119     2.006
| (CHANX:2121571 L1 length:1 (48,9)->(48,9))                     0.061     2.067
| (CHANY:2733091 L4 length:4 (47,9)->(47,6))                     0.119     2.185
| (CHANY:2732899 L4 length:4 (47,6)->(47,3))                     0.119     2.304
| (CHANY:2732721 L4 length:3 (47,3)->(47,1))                     0.119     2.423
| (CHANY:2732709 L4 length:1 (47,1)->(47,1))                     0.119     2.542
| (IPIN:134112 side: (RIGHT,) (47,1))                            0.101     2.643
| (intra 'io' routing)                                           0.733     3.376
out:pr[30].outpad[0] (.output at (47,1))                         0.000     3.376
data arrival time                                                          3.376

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.376


#Path 38
Startpoint: pr[35].Q[0] (dffre at (48,28) clocked by clk)
Endpoint  : out:pr[35].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[35].C[0] (dffre at (48,28))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[35].Q[0] (dffre at (48,28)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:886313 side: (TOP,) (48,28))                             0.000     1.048
| (CHANX:2249847 L1 length:1 (48,28)->(48,28))                   0.061     1.109
| (CHANY:2734319 L4 length:4 (47,28)->(47,25))                   0.119     1.228
| (CHANX:2222779 L1 length:1 (47,24)->(47,24))                   0.061     1.289
| (CHANY:2729611 L4 length:4 (46,24)->(46,21))                   0.119     1.408
| (CHANX:2195711 L1 length:1 (46,20)->(46,20))                   0.061     1.469
| (CHANY:2724903 L4 length:4 (45,20)->(45,17))                   0.119     1.588
| (CHANY:2724719 L4 length:4 (45,17)->(45,14))                   0.119     1.707
| (CHANX:2155143 L1 length:1 (45,14)->(45,14))                   0.061     1.768
| (CHANY:2720063 L4 length:4 (44,14)->(44,11))                   0.119     1.887
| (CHANY:2719863 L4 length:4 (44,11)->(44,8))                    0.119     2.006
| (CHANX:2107896 L4 length:4 (45,7)->(48,7))                     0.119     2.124
| (CHANY:2737399 L4 length:4 (48,7)->(48,4))                     0.119     2.243
| (CHANX:2087807 L1 length:1 (48,4)->(48,4))                     0.061     2.304
| (CHANY:2732739 L4 length:4 (47,4)->(47,1))                     0.119     2.423
| (CHANX:2067343 L4 length:4 (47,1)->(44,1))                     0.119     2.542
| (IPIN:134068 side: (TOP,) (47,1))                              0.101     2.643
| (intra 'io' routing)                                           0.733     3.376
out:pr[35].outpad[0] (.output at (47,1))                         0.000     3.376
data arrival time                                                          3.376

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.376


#Path 39
Startpoint: pr[24].Q[0] (dffre at (47,31) clocked by clk)
Endpoint  : out:pr[24].outpad[0] (.output at (46,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[24].C[0] (dffre at (47,31))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[24].Q[0] (dffre at (47,31)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:952464 side: (TOP,) (47,31))                             0.000     1.048
| (CHANX:2270039 L1 length:1 (47,31)->(47,31))                   0.061     1.109
| (CHANY:2730063 L4 length:4 (46,31)->(46,28))                   0.119     1.228
| (CHANX:2242971 L1 length:1 (46,27)->(46,27))                   0.061     1.289
| (CHANY:2725355 L4 length:4 (45,27)->(45,24))                   0.119     1.408
| (CHANX:2215903 L1 length:1 (45,23)->(45,23))                   0.061     1.469
| (CHANY:2720647 L4 length:4 (44,23)->(44,20))                   0.119     1.588
| (CHANX:2188835 L1 length:1 (44,19)->(44,19))                   0.061     1.649
| (CHANY:2715939 L4 length:4 (43,19)->(43,16))                   0.119     1.768
| (CHANY:2715747 L4 length:4 (43,16)->(43,13))                   0.119     1.887
| (CHANY:2715555 L4 length:4 (43,13)->(43,10))                   0.119     2.006
| (CHANY:2715425 L4 length:4 (43,11)->(43,8))                    0.119     2.124
| (CHANY:2715229 L4 length:4 (43,8)->(43,5))                     0.119     2.243
| (CHANX:2087582 L4 length:4 (44,4)->(47,4))                     0.119     2.362
| (CHANY:2723771 L4 length:4 (45,4)->(45,1))                     0.119     2.481
| (CHANX:2067416 L1 length:1 (46,1)->(46,1))                     0.061     2.542
| (IPIN:131202 side: (TOP,) (46,1))                              0.101     2.643
| (intra 'io' routing)                                           0.733     3.376
out:pr[24].outpad[0] (.output at (46,1))                         0.000     3.376
data arrival time                                                          3.376

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.376


#Path 40
Startpoint: pr[3].Q[0] (dffre at (51,28) clocked by clk)
Endpoint  : out:pr[3].outpad[0] (.output at (50,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[3].C[0] (dffre at (51,28))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[3].Q[0] (dffre at (51,28)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:886623 side: (TOP,) (51,28))                             0.000     1.048
| (CHANX:2250055 L1 length:1 (51,28)->(51,28))                   0.061     1.109
| (CHANY:2747647 L4 length:4 (50,28)->(50,25))                   0.119     1.228
| (CHANY:2747447 L4 length:4 (50,25)->(50,22))                   0.119     1.347
| (CHANX:2209471 L1 length:1 (50,22)->(50,22))                   0.061     1.408
| (CHANY:2742823 L4 length:4 (49,22)->(49,19))                   0.119     1.527
| (CHANY:2742701 L4 length:4 (49,20)->(49,17))                   0.119     1.646
| (CHANX:2168893 L1 length:1 (49,16)->(49,16))                   0.061     1.707
| (CHANY:2737993 L4 length:4 (48,16)->(48,13))                   0.119     1.826
| (CHANX:2141825 L1 length:1 (48,12)->(48,12))                   0.061     1.887
| (CHANY:2733285 L4 length:4 (47,12)->(47,9))                    0.119     2.006
| (CHANX:2114854 L4 length:4 (48,8)->(51,8))                     0.119     2.124
| (CHANY:2750821 L4 length:4 (51,8)->(51,5))                     0.119     2.243
| (CHANX:2088005 L1 length:1 (51,4)->(51,4))                     0.061     2.304
| (CHANY:2746059 L4 length:4 (50,4)->(50,1))                     0.119     2.423
| (CHANX:2067517 L4 length:4 (50,1)->(47,1))                     0.119     2.542
| (IPIN:142744 side: (TOP,) (50,1))                              0.101     2.643
| (intra 'io' routing)                                           0.733     3.376
out:pr[3].outpad[0] (.output at (50,1))                          0.000     3.376
data arrival time                                                          3.376

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.376


#Path 41
Startpoint: pr[25].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : out:pr[25].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[25].C[0] (dffre at (48,31))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[25].Q[0] (dffre at (48,31)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:952630 side: (RIGHT,) (48,31))                           0.000     1.048
| (CHANY:2738957 L4 length:4 (48,31)->(48,28))                   0.119     1.167
| (CHANX:2243101 L1 length:1 (48,27)->(48,27))                   0.061     1.228
| (CHANY:2734249 L4 length:4 (47,27)->(47,24))                   0.119     1.347
| (CHANX:2216033 L1 length:1 (47,23)->(47,23))                   0.061     1.408
| (CHANY:2729541 L4 length:4 (46,23)->(46,20))                   0.119     1.527
| (CHANY:2729353 L4 length:4 (46,20)->(46,17))                   0.119     1.646
| (CHANX:2168705 L1 length:1 (46,16)->(46,16))                   0.061     1.707
| (CHANY:2724645 L4 length:4 (45,16)->(45,13))                   0.119     1.826
| (CHANX:2141637 L1 length:1 (45,12)->(45,12))                   0.061     1.887
| (CHANY:2719937 L4 length:4 (44,12)->(44,9))                    0.119     2.006
| (CHANX:2114658 L4 length:4 (45,8)->(48,8))                     0.119     2.124
| (CHANY:2733027 L4 length:4 (47,8)->(47,5))                     0.119     2.243
| (CHANY:2732897 L4 length:4 (47,6)->(47,3))                     0.119     2.362
| (CHANY:2732691 L4 length:4 (47,4)->(47,1))                     0.119     2.481
| (CHANX:2067499 L1 length:1 (47,1)->(47,1))                     0.061     2.542
| (IPIN:134075 side: (TOP,) (47,1))                              0.101     2.643
| (intra 'io' routing)                                           0.733     3.376
out:pr[25].outpad[0] (.output at (47,1))                         0.000     3.376
data arrival time                                                          3.376

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.376


#Path 42
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[37].D[0] (dffre at (48,26) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:975053 side: (TOP,) (46,32))                                                                     0.000     1.045
| (CHANX:2276577 L4 length:4 (46,32)->(43,32))                                                           0.119     1.164
| (CHANY:2716765 L4 length:4 (43,32)->(43,29))                                                           0.119     1.283
| (CHANX:2249630 L4 length:4 (44,28)->(47,28))                                                           0.119     1.402
| (IPIN:885890 side: (TOP,) (44,28))                                                                     0.101     1.503
| (intra 'clb' routing)                                                                                  0.085     1.588
$abc$44827$new_new_n1397__.in[4] (.names at (44,28))                                                     0.000     1.588
| (primitive '.names' combinational delay)                                                               0.173     1.761
$abc$44827$new_new_n1397__.out[0] (.names at (44,28))                                                    0.000     1.761
| (intra 'clb' routing)                                                                                  0.000     1.761
| (OPIN:885876 side: (RIGHT,) (44,28))                                                                   0.000     1.761
| (CHANY:2721150 L4 length:4 (44,28)->(44,31))                                                           0.119     1.879
| (CHANY:2721334 L4 length:4 (44,31)->(44,34))                                                           0.119     1.998
| (CHANX:2276605 L1 length:1 (44,32)->(44,32))                                                           0.061     2.059
| (IPIN:974728 side: (TOP,) (44,32))                                                                     0.101     2.160
| (intra 'clb' routing)                                                                                  0.085     2.245
$abc$44827$new_new_n1408__.in[2] (.names at (44,32))                                                     0.000     2.245
| (primitive '.names' combinational delay)                                                               0.136     2.381
$abc$44827$new_new_n1408__.out[0] (.names at (44,32))                                                    0.000     2.381
| (intra 'clb' routing)                                                                                  0.000     2.381
| (OPIN:974694 side: (RIGHT,) (44,32))                                                                   0.000     2.381
| (CHANY:2721398 L4 length:4 (44,32)->(44,35))                                                           0.119     2.500
| (CHANX:2283420 L1 length:1 (45,33)->(45,33))                                                           0.061     2.560
| (IPIN:999915 side: (TOP,) (45,33))                                                                     0.101     2.661
| (intra 'clb' routing)                                                                                  0.085     2.746
$abc$44827$new_new_n1444__.in[5] (.names at (45,33))                                                     0.000     2.746
| (primitive '.names' combinational delay)                                                               0.152     2.898
$abc$44827$new_new_n1444__.out[0] (.names at (45,33))                                                    0.000     2.898
| (intra 'clb' routing)                                                                                  0.000     2.898
| (OPIN:999888 side: (RIGHT,) (45,33))                                                                   0.000     2.898
| (CHANY:2725717 L4 length:4 (45,33)->(45,30))                                                           0.119     3.017
| (CHANX:2263161 L1 length:1 (45,30)->(45,30))                                                           0.061     3.078
| (CHANY:2721101 L4 length:4 (44,30)->(44,27))                                                           0.119     3.197
| (CHANX:2236206 L4 length:4 (45,26)->(48,26))                                                           0.119     3.316
| (CHANY:2738842 L1 length:1 (48,27)->(48,27))                                                           0.061     3.377
| (IPIN:867624 side: (RIGHT,) (48,27))                                                                   0.101     3.477
| (intra 'clb' routing)                                                                                  0.085     3.562
$abc$44827$new_new_n1498__.in[5] (.names at (48,27))                                                     0.000     3.562
| (primitive '.names' combinational delay)                                                               0.152     3.714
$abc$44827$new_new_n1498__.out[0] (.names at (48,27))                                                    0.000     3.714
| (intra 'clb' routing)                                                                                  0.000     3.714
| (OPIN:867589 side: (RIGHT,) (48,27))                                                                   0.000     3.714
| (CHANY:2738699 L4 length:4 (48,27)->(48,24))                                                           0.119     3.833
| (CHANX:2236343 L1 length:1 (48,26)->(48,26))                                                           0.061     3.894
| (IPIN:842951 side: (TOP,) (48,26))                                                                     0.101     3.995
| (intra 'clb' routing)                                                                                  0.085     4.080
$abc$22685$li486_li486.in[5] (.names at (48,26))                                                         0.000     4.080
| (primitive '.names' combinational delay)                                                               0.152     4.232
$abc$22685$li486_li486.out[0] (.names at (48,26))                                                        0.000     4.232
| (intra 'clb' routing)                                                                                  0.000     4.232
pr[37].D[0] (dffre at (48,26))                                                                           0.000     4.232
data arrival time                                                                                                  4.232

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[37].C[0] (dffre at (48,26))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.232
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.369


#Path 43
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[36].D[0] (dffre at (48,26) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:975053 side: (TOP,) (46,32))                                                                     0.000     1.045
| (CHANX:2276577 L4 length:4 (46,32)->(43,32))                                                           0.119     1.164
| (CHANY:2716765 L4 length:4 (43,32)->(43,29))                                                           0.119     1.283
| (CHANX:2249630 L4 length:4 (44,28)->(47,28))                                                           0.119     1.402
| (IPIN:885890 side: (TOP,) (44,28))                                                                     0.101     1.503
| (intra 'clb' routing)                                                                                  0.085     1.588
$abc$44827$new_new_n1397__.in[4] (.names at (44,28))                                                     0.000     1.588
| (primitive '.names' combinational delay)                                                               0.173     1.761
$abc$44827$new_new_n1397__.out[0] (.names at (44,28))                                                    0.000     1.761
| (intra 'clb' routing)                                                                                  0.000     1.761
| (OPIN:885876 side: (RIGHT,) (44,28))                                                                   0.000     1.761
| (CHANY:2721150 L4 length:4 (44,28)->(44,31))                                                           0.119     1.879
| (CHANY:2721334 L4 length:4 (44,31)->(44,34))                                                           0.119     1.998
| (CHANX:2276605 L1 length:1 (44,32)->(44,32))                                                           0.061     2.059
| (IPIN:974728 side: (TOP,) (44,32))                                                                     0.101     2.160
| (intra 'clb' routing)                                                                                  0.085     2.245
$abc$44827$new_new_n1408__.in[2] (.names at (44,32))                                                     0.000     2.245
| (primitive '.names' combinational delay)                                                               0.136     2.381
$abc$44827$new_new_n1408__.out[0] (.names at (44,32))                                                    0.000     2.381
| (intra 'clb' routing)                                                                                  0.000     2.381
| (OPIN:974694 side: (RIGHT,) (44,32))                                                                   0.000     2.381
| (CHANY:2721398 L4 length:4 (44,32)->(44,35))                                                           0.119     2.500
| (CHANX:2283420 L1 length:1 (45,33)->(45,33))                                                           0.061     2.560
| (IPIN:999915 side: (TOP,) (45,33))                                                                     0.101     2.661
| (intra 'clb' routing)                                                                                  0.085     2.746
$abc$44827$new_new_n1444__.in[5] (.names at (45,33))                                                     0.000     2.746
| (primitive '.names' combinational delay)                                                               0.152     2.898
$abc$44827$new_new_n1444__.out[0] (.names at (45,33))                                                    0.000     2.898
| (intra 'clb' routing)                                                                                  0.000     2.898
| (OPIN:999888 side: (RIGHT,) (45,33))                                                                   0.000     2.898
| (CHANY:2725717 L4 length:4 (45,33)->(45,30))                                                           0.119     3.017
| (CHANX:2263161 L1 length:1 (45,30)->(45,30))                                                           0.061     3.078
| (CHANY:2721101 L4 length:4 (44,30)->(44,27))                                                           0.119     3.197
| (CHANX:2236206 L4 length:4 (45,26)->(48,26))                                                           0.119     3.316
| (CHANY:2738842 L1 length:1 (48,27)->(48,27))                                                           0.061     3.377
| (IPIN:867624 side: (RIGHT,) (48,27))                                                                   0.101     3.477
| (intra 'clb' routing)                                                                                  0.085     3.562
$abc$44827$new_new_n1498__.in[5] (.names at (48,27))                                                     0.000     3.562
| (primitive '.names' combinational delay)                                                               0.152     3.714
$abc$44827$new_new_n1498__.out[0] (.names at (48,27))                                                    0.000     3.714
| (intra 'clb' routing)                                                                                  0.000     3.714
| (OPIN:867589 side: (RIGHT,) (48,27))                                                                   0.000     3.714
| (CHANY:2738699 L4 length:4 (48,27)->(48,24))                                                           0.119     3.833
| (CHANX:2236343 L1 length:1 (48,26)->(48,26))                                                           0.061     3.894
| (IPIN:842951 side: (TOP,) (48,26))                                                                     0.101     3.995
| (intra 'clb' routing)                                                                                  0.085     4.080
$abc$22685$li485_li485.in[3] (.names at (48,26))                                                         0.000     4.080
| (primitive '.names' combinational delay)                                                               0.136     4.215
$abc$22685$li485_li485.out[0] (.names at (48,26))                                                        0.000     4.215
| (intra 'clb' routing)                                                                                  0.000     4.215
pr[36].D[0] (dffre at (48,26))                                                                           0.000     4.215
data arrival time                                                                                                  4.215

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[36].C[0] (dffre at (48,26))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.215
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.353


#Path 44
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29) clocked by clk)
Endpoint  : pi[35].D[0] (dffre at (47,27) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,29))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:908761 side: (RIGHT,) (46,29))                                                                   0.000     1.045
| (CHANY:2730124 L4 length:4 (46,29)->(46,32))                                                           0.119     1.164
| (CHANX:2276591 L4 length:4 (46,32)->(43,32))                                                           0.119     1.283
| (CHANY:2721444 L1 length:1 (44,33)->(44,33))                                                           0.061     1.344
| (CHANX:2283456 L4 length:4 (45,33)->(48,33))                                                           0.119     1.463
| (IPIN:999911 side: (TOP,) (45,33))                                                                     0.101     1.564
| (intra 'clb' routing)                                                                                  0.085     1.649
$abc$44827$new_new_n1293__.in[3] (.names at (45,33))                                                     0.000     1.649
| (primitive '.names' combinational delay)                                                               0.152     1.801
$abc$44827$new_new_n1293__.out[0] (.names at (45,33))                                                    0.000     1.801
| (intra 'clb' routing)                                                                                  0.000     1.801
| (OPIN:999876 side: (TOP,) (45,33))                                                                     0.000     1.801
| (CHANX:2283429 L1 length:1 (45,33)->(45,33))                                                           0.061     1.862
| (CHANY:2721281 L4 length:4 (44,33)->(44,30))                                                           0.119     1.981
| (CHANY:2721085 L4 length:4 (44,30)->(44,27))                                                           0.119     2.099
| (CHANX:2256428 L1 length:1 (45,29)->(45,29))                                                           0.061     2.160
| (CHANY:2725643 L1 length:1 (45,29)->(45,29))                                                           0.061     2.221
| (IPIN:908596 side: (RIGHT,) (45,29))                                                                   0.101     2.322
| (intra 'clb' routing)                                                                                  0.085     2.407
$abc$44827$new_new_n1294__.in[0] (.names at (45,29))                                                     0.000     2.407
| (primitive '.names' combinational delay)                                                               0.148     2.555
$abc$44827$new_new_n1294__.out[0] (.names at (45,29))                                                    0.000     2.555
| (intra 'clb' routing)                                                                                  0.000     2.555
| (OPIN:908540 side: (TOP,) (45,29))                                                                     0.000     2.555
| (CHANX:2256440 L4 length:4 (45,29)->(48,29))                                                           0.119     2.674
| (CHANY:2725696 L1 length:1 (45,30)->(45,30))                                                           0.061     2.735
| (IPIN:933627 side: (RIGHT,) (45,30))                                                                   0.101     2.836
| (intra 'clb' routing)                                                                                  0.085     2.921
$abc$44827$new_new_n1316__.in[3] (.names at (45,30))                                                     0.000     2.921
| (primitive '.names' combinational delay)                                                               0.025     2.946
$abc$44827$new_new_n1316__.out[0] (.names at (45,30))                                                    0.000     2.946
| (intra 'clb' routing)                                                                                  0.000     2.946
| (OPIN:933577 side: (TOP,) (45,30))                                                                     0.000     2.946
| (CHANX:2263210 L4 length:4 (45,30)->(48,30))                                                           0.119     3.065
| (CHANY:2738889 L4 length:4 (48,30)->(48,27))                                                           0.119     3.184
| (CHANX:2243156 L1 length:1 (49,27)->(49,27))                                                           0.061     3.245
| (IPIN:867760 side: (TOP,) (49,27))                                                                     0.101     3.345
| (intra 'clb' routing)                                                                                  0.085     3.430
$abc$44827$new_new_n1370__.in[5] (.names at (49,27))                                                     0.000     3.430
| (primitive '.names' combinational delay)                                                               0.025     3.455
$abc$44827$new_new_n1370__.out[0] (.names at (49,27))                                                    0.000     3.455
| (intra 'clb' routing)                                                                                  0.000     3.455
| (OPIN:867740 side: (RIGHT,) (49,27))                                                                   0.000     3.455
| (CHANY:2743307 L1 length:1 (49,27)->(49,27))                                                           0.061     3.516
| (CHANX:2236255 L4 length:4 (49,26)->(46,26))                                                           0.119     3.635
| (CHANY:2729974 L4 length:4 (46,27)->(46,30))                                                           0.119     3.754
| (CHANX:2243034 L1 length:1 (47,27)->(47,27))                                                           0.061     3.815
| (IPIN:867461 side: (TOP,) (47,27))                                                                     0.101     3.916
| (intra 'clb' routing)                                                                                  0.085     4.001
$abc$22685$li445_li445.in[1] (.names at (47,27))                                                         0.000     4.001
| (primitive '.names' combinational delay)                                                               0.197     4.198
$abc$22685$li445_li445.out[0] (.names at (47,27))                                                        0.000     4.198
| (intra 'clb' routing)                                                                                  0.000     4.198
pi[35].D[0] (dffre at (47,27))                                                                           0.000     4.198
data arrival time                                                                                                  4.198

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pi[35].C[0] (dffre at (47,27))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.198
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.335


#Path 45
Startpoint: pi[28].Q[0] (dffre at (48,29) clocked by clk)
Endpoint  : out:pi[28].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[28].C[0] (dffre at (48,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[28].Q[0] (dffre at (48,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:909210 side: (TOP,) (48,29))                             0.000     1.048
| (CHANX:2256599 L1 length:1 (48,29)->(48,29))                   0.061     1.109
| (CHANY:2734383 L4 length:4 (47,29)->(47,26))                   0.119     1.228
| (CHANX:2229531 L1 length:1 (47,25)->(47,25))                   0.061     1.289
| (CHANY:2729675 L4 length:4 (46,25)->(46,22))                   0.119     1.408
| (CHANX:2202463 L1 length:1 (46,21)->(46,21))                   0.061     1.469
| (CHANY:2724967 L4 length:4 (45,21)->(45,18))                   0.119     1.588
| (CHANY:2724845 L4 length:4 (45,19)->(45,16))                   0.119     1.707
| (CHANX:2161885 L1 length:1 (45,15)->(45,15))                   0.061     1.768
| (CHANY:2720137 L4 length:4 (44,15)->(44,12))                   0.119     1.887
| (CHANX:2141620 L1 length:1 (45,12)->(45,12))                   0.061     1.948
| (CHANY:2724403 L4 length:4 (45,12)->(45,9))                    0.119     2.067
| (CHANX:2114676 L1 length:1 (46,8)->(46,8))                     0.061     2.128
| (CHANY:2728595 L4 length:4 (46,8)->(46,5))                     0.119     2.246
| (CHANX:2087732 L1 length:1 (47,4)->(47,4))                     0.061     2.307
| (CHANY:2732787 L4 length:4 (47,4)->(47,1))                     0.119     2.426
| (CHANX:2067570 L1 length:1 (48,1)->(48,1))                     0.061     2.487
| (IPIN:136959 side: (TOP,) (48,1))                              0.101     2.588
| (intra 'io' routing)                                           0.733     3.321
out:pi[28].outpad[0] (.output at (48,1))                        -0.000     3.321
data arrival time                                                          3.321

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.321
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.321


#Path 46
Startpoint: pi[14].Q[0] (dffre at (45,29) clocked by clk)
Endpoint  : out:pi[14].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[14].C[0] (dffre at (45,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[14].Q[0] (dffre at (45,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:908536 side: (TOP,) (45,29))                             0.000     1.048
| (CHANX:2256417 L1 length:1 (45,29)->(45,29))                   0.061     1.109
| (CHANY:2721029 L4 length:4 (44,29)->(44,26))                   0.119     1.228
| (CHANY:2720841 L4 length:4 (44,26)->(44,23))                   0.119     1.347
| (CHANX:2209089 L1 length:1 (44,22)->(44,22))                   0.061     1.408
| (CHANY:2716133 L4 length:4 (43,22)->(43,19))                   0.119     1.527
| (CHANY:2715945 L4 length:4 (43,19)->(43,16))                   0.119     1.646
| (CHANX:2161761 L1 length:1 (43,15)->(43,15))                   0.061     1.707
| (CHANY:2711237 L4 length:4 (42,15)->(42,12))                   0.119     1.826
| (CHANX:2134693 L1 length:1 (42,11)->(42,11))                   0.061     1.887
| (CHANY:2706529 L4 length:4 (41,11)->(41,8))                    0.119     2.006
| (CHANX:2114460 L4 length:4 (42,8)->(45,8))                     0.119     2.124
| (CHANY:2724123 L4 length:4 (45,8)->(45,5))                     0.119     2.243
| (CHANX:2087631 L1 length:1 (45,4)->(45,4))                     0.061     2.304
| (CHANY:2719331 L4 length:4 (44,4)->(44,1))                     0.119     2.423
| (CHANX:2067358 L1 length:1 (45,1)->(45,1))                     0.061     2.484
| (IPIN:128309 side: (TOP,) (45,1))                              0.101     2.585
| (intra 'io' routing)                                           0.733     3.318
out:pi[14].outpad[0] (.output at (45,1))                         0.000     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 47
Startpoint: pr[12].Q[0] (dffre at (45,31) clocked by clk)
Endpoint  : out:pr[12].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[12].C[0] (dffre at (45,31))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[12].Q[0] (dffre at (45,31)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:952315 side: (TOP,) (45,31))                             0.000     1.048
| (CHANX:2269915 L1 length:1 (45,31)->(45,31))                   0.061     1.109
| (CHANY:2721163 L4 length:4 (44,31)->(44,28))                   0.119     1.228
| (CHANX:2242847 L1 length:1 (44,27)->(44,27))                   0.061     1.289
| (CHANY:2716455 L4 length:4 (43,27)->(43,24))                   0.119     1.408
| (CHANY:2716271 L4 length:4 (43,24)->(43,21))                   0.119     1.527
| (CHANX:2195515 L1 length:1 (43,20)->(43,20))                   0.061     1.588
| (CHANY:2711563 L4 length:4 (42,20)->(42,17))                   0.119     1.707
| (CHANX:2168447 L1 length:1 (42,16)->(42,16))                   0.061     1.768
| (CHANY:2706855 L4 length:4 (41,16)->(41,13))                   0.119     1.887
| (CHANY:2706671 L4 length:4 (41,13)->(41,10))                   0.119     2.006
| (CHANX:2121115 L1 length:1 (41,9)->(41,9))                     0.061     2.067
| (CHANY:2701963 L4 length:4 (40,9)->(40,6))                     0.119     2.185
| (CHANX:2094156 L4 length:4 (41,5)->(44,5))                     0.119     2.304
| (CHANY:2719499 L4 length:4 (44,5)->(44,2))                     0.119     2.423
| (CHANX:2067295 L1 length:1 (44,1)->(44,1))                     0.061     2.484
| (IPIN:125461 side: (TOP,) (44,1))                              0.101     2.585
| (intra 'io' routing)                                           0.733     3.318
out:pr[12].outpad[0] (.output at (44,1))                         0.000     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 48
Startpoint: pi[37].Q[0] (dffre at (48,27) clocked by clk)
Endpoint  : out:pi[37].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[37].C[0] (dffre at (48,27))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[37].Q[0] (dffre at (48,27)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:867567 side: (TOP,) (48,27))                             0.000     1.048
| (CHANX:2243095 L1 length:1 (48,27)->(48,27))                   0.061     1.109
| (CHANY:2734255 L4 length:4 (47,27)->(47,24))                   0.119     1.228
| (CHANX:2216027 L1 length:1 (47,23)->(47,23))                   0.061     1.289
| (CHANY:2729547 L4 length:4 (46,23)->(46,20))                   0.119     1.408
| (CHANX:2189068 L4 length:4 (47,19)->(50,19))                   0.119     1.527
| (CHANY:2747083 L4 length:4 (50,19)->(50,16))                   0.119     1.646
| (CHANX:2162207 L1 length:1 (50,15)->(50,15))                   0.061     1.707
| (CHANY:2742375 L4 length:4 (49,15)->(49,12))                   0.119     1.826
| (CHANX:2135139 L1 length:1 (49,11)->(49,11))                   0.061     1.887
| (CHANY:2737667 L4 length:4 (48,11)->(48,8))                    0.119     2.006
| (CHANY:2737475 L4 length:4 (48,8)->(48,5))                     0.119     2.124
| (CHANX:2087815 L1 length:1 (48,4)->(48,4))                     0.061     2.185
| (CHANY:2732707 L4 length:4 (47,4)->(47,1))                     0.119     2.304
| (CHANY:2732663 L4 length:2 (47,2)->(47,1))                     0.119     2.423
| (CHANX:2067540 L1 length:1 (48,1)->(48,1))                     0.061     2.484
| (IPIN:136944 side: (TOP,) (48,1))                              0.101     2.585
| (intra 'io' routing)                                           0.733     3.318
out:pi[37].outpad[0] (.output at (48,1))                         0.000     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 49
Startpoint: pi[23].Q[0] (dffre at (48,29) clocked by clk)
Endpoint  : out:pi[23].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[23].C[0] (dffre at (48,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[23].Q[0] (dffre at (48,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:909222 side: (RIGHT,) (48,29))                           0.000     1.048
| (CHANY:2738823 L4 length:4 (48,29)->(48,26))                   0.119     1.167
| (CHANY:2738639 L4 length:4 (48,26)->(48,23))                   0.119     1.286
| (CHANX:2209339 L1 length:1 (48,22)->(48,22))                   0.061     1.347
| (CHANY:2733931 L4 length:4 (47,22)->(47,19))                   0.119     1.466
| (CHANX:2182271 L1 length:1 (47,18)->(47,18))                   0.061     1.527
| (CHANY:2729223 L4 length:4 (46,18)->(46,15))                   0.119     1.646
| (CHANY:2729101 L4 length:4 (46,16)->(46,13))                   0.119     1.765
| (CHANX:2141693 L1 length:1 (46,12)->(46,12))                   0.061     1.826
| (CHANY:2724393 L4 length:4 (45,12)->(45,9))                    0.119     1.945
| (CHANX:2114730 L4 length:4 (46,8)->(49,8))                     0.119     2.064
| (CHANY:2741929 L4 length:4 (49,8)->(49,5))                     0.119     2.182
| (CHANY:2741877 L1 length:1 (49,5)->(49,5))                     0.061     2.243
| (CHANX:2087861 L1 length:1 (49,4)->(49,4))                     0.061     2.304
| (CHANY:2737227 L4 length:4 (48,4)->(48,1))                     0.119     2.423
| (CHANX:2067565 L1 length:1 (48,1)->(48,1))                     0.061     2.484
| (IPIN:136956 side: (TOP,) (48,1))                              0.101     2.585
| (intra 'io' routing)                                           0.733     3.318
out:pi[23].outpad[0] (.output at (48,1))                        -0.000     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 50
Startpoint: pi[35].Q[0] (dffre at (47,27) clocked by clk)
Endpoint  : out:pi[35].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[35].C[0] (dffre at (47,27))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[35].Q[0] (dffre at (47,27)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:867415 side: (TOP,) (47,27))                             0.000     1.048
| (CHANX:2243029 L1 length:1 (47,27)->(47,27))                   0.061     1.109
| (CHANY:2729809 L4 length:4 (46,27)->(46,24))                   0.119     1.228
| (CHANX:2215961 L1 length:1 (46,23)->(46,23))                   0.061     1.289
| (CHANY:2725101 L4 length:4 (45,23)->(45,20))                   0.119     1.408
| (CHANX:2188893 L1 length:1 (45,19)->(45,19))                   0.061     1.469
| (CHANY:2720393 L4 length:4 (44,19)->(44,16))                   0.119     1.588
| (CHANX:2161825 L1 length:1 (44,15)->(44,15))                   0.061     1.649
| (CHANY:2715685 L4 length:4 (43,15)->(43,12))                   0.119     1.768
| (CHANX:2141608 L4 length:4 (44,12)->(47,12))                   0.119     1.887
| (CHANY:2719953 L4 length:4 (44,12)->(44,9))                    0.119     2.006
| (CHANX:2114674 L4 length:4 (45,8)->(48,8))                     0.119     2.124
| (CHANY:2737489 L4 length:4 (48,8)->(48,5))                     0.119     2.243
| (CHANX:2087801 L1 length:1 (48,4)->(48,4))                     0.061     2.304
| (CHANY:2732763 L4 length:4 (47,4)->(47,1))                     0.119     2.423
| (CHANX:2067489 L1 length:1 (47,1)->(47,1))                     0.061     2.484
| (IPIN:134070 side: (TOP,) (47,1))                              0.101     2.585
| (intra 'io' routing)                                           0.733     3.318
out:pi[35].outpad[0] (.output at (47,1))                         0.000     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 51
Startpoint: pr[9].Q[0] (dffre at (45,28) clocked by clk)
Endpoint  : out:pr[9].outpad[0] (.output at (46,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[9].C[0] (dffre at (45,28))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[9].Q[0] (dffre at (45,28)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:886011 side: (TOP,) (45,28))                             0.000     1.048
| (CHANX:2249655 L1 length:1 (45,28)->(45,28))                   0.061     1.109
| (CHANY:2720975 L4 length:4 (44,28)->(44,25))                   0.119     1.228
| (CHANX:2222587 L1 length:1 (44,24)->(44,24))                   0.061     1.289
| (CHANY:2716267 L4 length:4 (43,24)->(43,21))                   0.119     1.408
| (CHANX:2195519 L1 length:1 (43,20)->(43,20))                   0.061     1.469
| (CHANY:2711559 L4 length:4 (42,20)->(42,17))                   0.119     1.588
| (CHANX:2168552 L4 length:4 (43,16)->(46,16))                   0.119     1.707
| (CHANY:2729095 L4 length:4 (46,16)->(46,13))                   0.119     1.826
| (CHANX:2141800 L4 length:4 (47,12)->(50,12))                   0.119     1.945
| (CHANY:2733297 L4 length:4 (47,12)->(47,9))                    0.119     2.064
| (CHANX:2114745 L1 length:1 (47,8)->(47,8))                     0.061     2.124
| (CHANY:2728589 L4 length:4 (46,8)->(46,5))                     0.119     2.243
| (CHANX:2087677 L1 length:1 (46,4)->(46,4))                     0.061     2.304
| (CHANY:2723851 L4 length:4 (45,4)->(45,1))                     0.119     2.423
| (CHANX:2067412 L1 length:1 (46,1)->(46,1))                     0.061     2.484
| (IPIN:131200 side: (TOP,) (46,1))                              0.101     2.585
| (intra 'io' routing)                                           0.733     3.318
out:pr[9].outpad[0] (.output at (46,1))                         -0.000     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 52
Startpoint: pi[15].Q[0] (dffre at (45,29) clocked by clk)
Endpoint  : out:pi[15].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[15].C[0] (dffre at (45,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[15].Q[0] (dffre at (45,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:908531 side: (TOP,) (45,29))                             0.000     1.048
| (CHANX:2256407 L1 length:1 (45,29)->(45,29))                   0.061     1.109
| (CHANY:2721039 L4 length:4 (44,29)->(44,26))                   0.119     1.228
| (CHANX:2229339 L1 length:1 (44,25)->(44,25))                   0.061     1.289
| (CHANY:2716331 L4 length:4 (43,25)->(43,22))                   0.119     1.408
| (CHANX:2202271 L1 length:1 (43,21)->(43,21))                   0.061     1.469
| (CHANY:2711623 L4 length:4 (42,21)->(42,18))                   0.119     1.588
| (CHANY:2711439 L4 length:4 (42,18)->(42,15))                   0.119     1.707
| (CHANX:2155056 L4 length:4 (43,14)->(46,14))                   0.119     1.826
| (CHANY:2728975 L4 length:4 (46,14)->(46,11))                   0.119     1.945
| (CHANX:2128187 L1 length:1 (46,10)->(46,10))                   0.061     2.006
| (CHANY:2724267 L4 length:4 (45,10)->(45,7))                    0.119     2.124
| (CHANX:2101119 L1 length:1 (45,6)->(45,6))                     0.061     2.185
| (CHANY:2719559 L4 length:4 (44,6)->(44,3))                     0.119     2.304
| (CHANY:2719425 L4 length:3 (44,3)->(44,1))                     0.119     2.423
| (CHANX:2067364 L1 length:1 (45,1)->(45,1))                     0.061     2.484
| (IPIN:128312 side: (TOP,) (45,1))                              0.101     2.585
| (intra 'io' routing)                                           0.733     3.318
out:pi[15].outpad[0] (.output at (45,1))                        -0.000     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 53
Startpoint: pi[0].Q[0] (dffre at (47,27) clocked by clk)
Endpoint  : out:pi[0].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[0].C[0] (dffre at (47,27))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[0].Q[0] (dffre at (47,27)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:867425 side: (TOP,) (47,27))                             0.000     1.048
| (CHANX:2243049 L1 length:1 (47,27)->(47,27))                   0.061     1.109
| (CHANY:2729789 L4 length:4 (46,27)->(46,24))                   0.119     1.228
| (CHANX:2215981 L1 length:1 (46,23)->(46,23))                   0.061     1.289
| (CHANY:2725081 L4 length:4 (45,23)->(45,20))                   0.119     1.408
| (CHANX:2195653 L1 length:1 (45,20)->(45,20))                   0.061     1.469
| (CHANY:2720449 L4 length:4 (44,20)->(44,17))                   0.119     1.588
| (CHANX:2168674 L4 length:4 (45,16)->(48,16))                   0.119     1.707
| (CHANY:2737985 L4 length:4 (48,16)->(48,13))                   0.119     1.826
| (CHANY:2737851 L4 length:4 (48,14)->(48,11))                   0.119     1.945
| (CHANX:2128335 L1 length:1 (48,10)->(48,10))                   0.061     2.006
| (CHANY:2733143 L4 length:4 (47,10)->(47,7))                    0.119     2.124
| (CHANX:2107999 L1 length:1 (47,7)->(47,7))                     0.061     2.185
| (CHANY:2728519 L4 length:4 (46,7)->(46,4))                     0.119     2.304
| (CHANY:2728323 L4 length:4 (46,4)->(46,1))                     0.119     2.423
| (CHANX:2067494 L1 length:1 (47,1)->(47,1))                     0.061     2.484
| (IPIN:134073 side: (TOP,) (47,1))                              0.101     2.585
| (intra 'io' routing)                                           0.733     3.318
out:pi[0].outpad[0] (.output at (47,1))                         -0.000     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 54
Startpoint: pi[4].Q[0] (dffre at (51,28) clocked by clk)
Endpoint  : out:pi[4].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[4].C[0] (dffre at (51,28))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[4].Q[0] (dffre at (51,28)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:886615 side: (TOP,) (51,28))                             0.000     1.048
| (CHANX:2250039 L1 length:1 (51,28)->(51,28))                   0.061     1.109
| (CHANY:2747663 L4 length:4 (50,28)->(50,25))                   0.119     1.228
| (CHANX:2222971 L1 length:1 (50,24)->(50,24))                   0.061     1.289
| (CHANY:2742955 L4 length:4 (49,24)->(49,21))                   0.119     1.408
| (CHANX:2195903 L1 length:1 (49,20)->(49,20))                   0.061     1.469
| (CHANY:2738247 L4 length:4 (48,20)->(48,17))                   0.119     1.588
| (CHANX:2168936 L4 length:4 (49,16)->(52,16))                   0.119     1.707
| (CHANY:2755783 L4 length:4 (52,16)->(52,13))                   0.119     1.826
| (CHANX:2142184 L4 length:4 (53,12)->(56,12))                   0.119     1.945
| (CHANY:2764435 L4 length:4 (54,12)->(54,9))                    0.119     2.064
| (CHANX:2115191 L1 length:1 (54,8)->(54,8))                     0.061     2.124
| (CHANY:2759727 L4 length:4 (53,8)->(53,5))                     0.119     2.243
| (CHANX:2088123 L1 length:1 (53,4)->(53,4))                     0.061     2.304
| (CHANY:2754995 L4 length:4 (52,4)->(52,1))                     0.119     2.423
| (CHANY:2754875 L1 length:1 (52,1)->(52,1))                     0.061     2.484
| (IPIN:148531 side: (RIGHT,) (52,1))                            0.101     2.585
| (intra 'io' routing)                                           0.733     3.318
out:pi[4].outpad[0] (.output at (52,1))                         -0.000     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 55
Startpoint: pi[27].Q[0] (dffre at (47,30) clocked by clk)
Endpoint  : out:pi[27].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[27].C[0] (dffre at (47,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[27].Q[0] (dffre at (47,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:933717 side: (TOP,) (47,30))                             0.000     1.048
| (CHANX:2263284 L1 length:1 (47,30)->(47,30))                   0.061     1.109
| (CHANY:2734451 L4 length:4 (47,30)->(47,27))                   0.119     1.228
| (CHANX:2236340 L1 length:1 (48,26)->(48,26))                   0.061     1.289
| (CHANY:2738643 L4 length:4 (48,26)->(48,23))                   0.119     1.408
| (CHANX:2209335 L1 length:1 (48,22)->(48,22))                   0.061     1.469
| (CHANY:2733935 L4 length:4 (47,22)->(47,19))                   0.119     1.588
| (CHANX:2182267 L1 length:1 (47,18)->(47,18))                   0.061     1.649
| (CHANY:2729227 L4 length:4 (46,18)->(46,15))                   0.119     1.768
| (CHANX:2155199 L1 length:1 (46,14)->(46,14))                   0.061     1.829
| (CHANY:2724519 L4 length:4 (45,14)->(45,11))                   0.119     1.948
| (CHANY:2724335 L4 length:4 (45,11)->(45,8))                    0.119     2.067
| (CHANX:2114631 L1 length:1 (45,8)->(45,8))                     0.061     2.128
| (CHANY:2719679 L4 length:4 (44,8)->(44,5))                     0.119     2.246
| (CHANY:2719479 L4 length:4 (44,5)->(44,2))                     0.119     2.365
| (CHANX:2067384 L4 length:4 (45,1)->(48,1))                     0.119     2.484
| (IPIN:134098 side: (TOP,) (47,1))                              0.101     2.585
| (intra 'io' routing)                                           0.733     3.318
out:pi[27].outpad[0] (.output at (47,1))                        -0.000     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 56
Startpoint: pi[36].Q[0] (dffre at (47,26) clocked by clk)
Endpoint  : out:pi[36].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[36].C[0] (dffre at (47,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[36].Q[0] (dffre at (47,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:842757 side: (TOP,) (47,26))                             0.000     1.048
| (CHANX:2236279 L1 length:1 (47,26)->(47,26))                   0.061     1.109
| (CHANY:2729743 L4 length:4 (46,26)->(46,23))                   0.119     1.228
| (CHANX:2209211 L1 length:1 (46,22)->(46,22))                   0.061     1.289
| (CHANY:2725035 L4 length:4 (45,22)->(45,19))                   0.119     1.408
| (CHANX:2182143 L1 length:1 (45,18)->(45,18))                   0.061     1.469
| (CHANY:2720327 L4 length:4 (44,18)->(44,15))                   0.119     1.588
| (CHANY:2720205 L4 length:4 (44,16)->(44,13))                   0.119     1.707
| (CHANX:2141678 L4 length:4 (45,12)->(48,12))                   0.119     1.826
| (CHANY:2737741 L4 length:4 (48,12)->(48,9))                    0.119     1.945
| (CHANX:2114813 L1 length:1 (48,8)->(48,8))                     0.061     2.006
| (CHANY:2733033 L4 length:4 (47,8)->(47,5))                     0.119     2.124
| (CHANY:2732977 L4 length:4 (47,7)->(47,4))                     0.119     2.243
| (CHANX:2080985 L1 length:1 (47,3)->(47,3))                     0.061     2.304
| (CHANY:2728313 L4 length:3 (46,3)->(46,1))                     0.119     2.423
| (CHANX:2067486 L1 length:1 (47,1)->(47,1))                     0.061     2.484
| (IPIN:134101 side: (TOP,) (47,1))                              0.101     2.585
| (intra 'io' routing)                                           0.733     3.318
out:pi[36].outpad[0] (.output at (47,1))                        -0.000     3.318
data arrival time                                                          3.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.318


#Path 57
Startpoint: pr[34].Q[0] (dffre at (48,28) clocked by clk)
Endpoint  : out:pr[34].outpad[0] (.output at (49,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[34].C[0] (dffre at (48,28))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[34].Q[0] (dffre at (48,28)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:886319 side: (TOP,) (48,28))                             0.000     1.048
| (CHANX:2249859 L1 length:1 (48,28)->(48,28))                   0.061     1.109
| (CHANY:2734307 L4 length:4 (47,28)->(47,25))                   0.119     1.228
| (CHANY:2734115 L4 length:4 (47,25)->(47,22))                   0.119     1.347
| (CHANY:2733923 L4 length:4 (47,22)->(47,19))                   0.119     1.466
| (CHANY:2733731 L4 length:4 (47,19)->(47,16))                   0.119     1.585
| (CHANY:2733539 L4 length:4 (47,16)->(47,13))                   0.119     1.704
| (CHANX:2141860 L4 length:4 (48,12)->(51,12))                   0.119     1.823
| (CHANY:2746633 L4 length:4 (50,12)->(50,9))                    0.119     1.942
| (CHANX:2114945 L1 length:1 (50,8)->(50,8))                     0.061     2.003
| (CHANY:2741925 L4 length:4 (49,8)->(49,5))                     0.119     2.121
| (CHANX:2087877 L1 length:1 (49,4)->(49,4))                     0.061     2.182
| (CHANY:2737163 L4 length:4 (48,4)->(48,1))                     0.119     2.301
| (CHANY:2737129 L4 length:3 (48,3)->(48,1))                     0.119     2.420
| (CHANX:2067618 L1 length:1 (49,1)->(49,1))                     0.061     2.481
| (IPIN:139831 side: (TOP,) (49,1))                              0.101     2.582
| (intra 'io' routing)                                           0.733     3.315
out:pr[34].outpad[0] (.output at (49,1))                        -0.000     3.315
data arrival time                                                          3.315

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.315
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.315


#Path 58
Startpoint: pi[2].Q[0] (dffre at (47,27) clocked by clk)
Endpoint  : out:pi[2].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[2].C[0] (dffre at (47,27))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[2].Q[0] (dffre at (47,27)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:867424 side: (TOP,) (47,27))                             0.000     1.048
| (CHANX:2243047 L1 length:1 (47,27)->(47,27))                   0.061     1.109
| (CHANY:2729791 L4 length:4 (46,27)->(46,24))                   0.119     1.228
| (CHANY:2729591 L4 length:4 (46,24)->(46,21))                   0.119     1.347
| (CHANX:2195800 L4 length:4 (47,20)->(50,20))                   0.119     1.466
| (CHANY:2747127 L4 length:4 (50,20)->(50,17))                   0.119     1.585
| (CHANX:2175711 L1 length:1 (50,17)->(50,17))                   0.061     1.646
| (CHANY:2742503 L4 length:4 (49,17)->(49,14))                   0.119     1.765
| (CHANX:2148643 L1 length:1 (49,13)->(49,13))                   0.061     1.826
| (CHANY:2737795 L4 length:4 (48,13)->(48,10))                   0.119     1.945
| (CHANY:2737603 L4 length:4 (48,10)->(48,7))                    0.119     2.064
| (CHANY:2737473 L4 length:4 (48,8)->(48,5))                     0.119     2.182
| (CHANY:2737277 L4 length:4 (48,5)->(48,2))                     0.119     2.301
| (CHANY:2737265 L1 length:1 (48,2)->(48,2))                     0.061     2.362
| (CHANX:2067385 L4 length:4 (48,1)->(45,1))                     0.119     2.481
| (IPIN:134081 side: (TOP,) (47,1))                              0.101     2.582
| (intra 'io' routing)                                           0.733     3.315
out:pi[2].outpad[0] (.output at (47,1))                         -0.000     3.315
data arrival time                                                          3.315

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.315
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.315


#Path 59
Startpoint: pi[10].Q[0] (dffre at (44,28) clocked by clk)
Endpoint  : out:pi[10].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[10].C[0] (dffre at (44,28))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[10].Q[0] (dffre at (44,28)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:885865 side: (TOP,) (44,28))                             0.000     1.048
| (CHANX:2249601 L1 length:1 (44,28)->(44,28))                   0.061     1.109
| (CHANY:2716517 L4 length:4 (43,28)->(43,25))                   0.119     1.228
| (CHANY:2716329 L4 length:4 (43,25)->(43,22))                   0.119     1.347
| (CHANX:2202273 L1 length:1 (43,21)->(43,21))                   0.061     1.408
| (CHANY:2711621 L4 length:4 (42,21)->(42,18))                   0.119     1.527
| (CHANY:2711433 L4 length:4 (42,18)->(42,15))                   0.119     1.646
| (CHANX:2154945 L1 length:1 (42,14)->(42,14))                   0.061     1.707
| (CHANY:2706725 L4 length:4 (41,14)->(41,11))                   0.119     1.826
| (CHANY:2706599 L4 length:4 (41,12)->(41,9))                    0.119     1.945
| (CHANX:2114371 L1 length:1 (41,8)->(41,8))                     0.061     2.006
| (CHANY:2701891 L4 length:4 (40,8)->(40,5))                     0.119     2.124
| (CHANY:2701699 L4 length:4 (40,5)->(40,2))                     0.119     2.243
| (CHANX:2067140 L4 length:4 (41,1)->(44,1))                     0.119     2.362
| (CHANX:2067270 L4 length:4 (43,1)->(46,1))                     0.119     2.481
| (IPIN:128318 side: (TOP,) (45,1))                              0.101     2.582
| (intra 'io' routing)                                           0.733     3.315
out:pi[10].outpad[0] (.output at (45,1))                        -0.000     3.315
data arrival time                                                          3.315

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.315
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.315


#Path 60
Startpoint: pr[1].Q[0] (dffre at (45,24) clocked by clk)
Endpoint  : out:pr[1].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[1].C[0] (dffre at (45,24))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[1].Q[0] (dffre at (45,24)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:800983 side: (RIGHT,) (45,24))                           0.000     1.048
| (CHANY:2725319 L1 length:1 (45,24)->(45,24))                   0.061     1.109
| (CHANX:2215747 L4 length:4 (45,23)->(42,23))                   0.119     1.228
| (CHANY:2716193 L4 length:4 (43,23)->(43,20))                   0.119     1.347
| (CHANX:2188866 L4 length:4 (44,19)->(47,19))                   0.119     1.466
| (CHANY:2729283 L4 length:4 (46,19)->(46,16))                   0.119     1.585
| (CHANY:2729091 L4 length:4 (46,16)->(46,13))                   0.119     1.704
| (CHANY:2728961 L4 length:4 (46,14)->(46,11))                   0.119     1.823
| (CHANY:2728765 L4 length:4 (46,11)->(46,8))                    0.119     1.942
| (CHANX:2107949 L1 length:1 (46,7)->(46,7))                     0.061     2.003
| (CHANY:2724057 L4 length:4 (45,7)->(45,4))                     0.119     2.121
| (CHANX:2087621 L1 length:1 (45,4)->(45,4))                     0.061     2.182
| (CHANY:2719371 L4 length:4 (44,4)->(44,1))                     0.119     2.301
| (CHANX:2060620 L1 length:1 (45,0)->(45,0))                     0.061     2.362
| (CHANY:2723868 L4 length:4 (45,1)->(45,4))                     0.119     2.481
| (IPIN:128372 side: (RIGHT,) (45,1))                            0.101     2.582
| (intra 'io' routing)                                           0.733     3.315
out:pr[1].outpad[0] (.output at (45,1))                         -0.000     3.315
data arrival time                                                          3.315

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.315
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.315


#Path 61
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[32].D[0] (dffre at (47,28) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:975053 side: (TOP,) (46,32))                                                                     0.000     1.045
| (CHANX:2276577 L4 length:4 (46,32)->(43,32))                                                           0.119     1.164
| (CHANY:2716765 L4 length:4 (43,32)->(43,29))                                                           0.119     1.283
| (CHANX:2249630 L4 length:4 (44,28)->(47,28))                                                           0.119     1.402
| (IPIN:885890 side: (TOP,) (44,28))                                                                     0.101     1.503
| (intra 'clb' routing)                                                                                  0.085     1.588
$abc$44827$new_new_n1397__.in[4] (.names at (44,28))                                                     0.000     1.588
| (primitive '.names' combinational delay)                                                               0.173     1.761
$abc$44827$new_new_n1397__.out[0] (.names at (44,28))                                                    0.000     1.761
| (intra 'clb' routing)                                                                                  0.000     1.761
| (OPIN:885876 side: (RIGHT,) (44,28))                                                                   0.000     1.761
| (CHANY:2721150 L4 length:4 (44,28)->(44,31))                                                           0.119     1.879
| (CHANY:2721334 L4 length:4 (44,31)->(44,34))                                                           0.119     1.998
| (CHANX:2276605 L1 length:1 (44,32)->(44,32))                                                           0.061     2.059
| (IPIN:974728 side: (TOP,) (44,32))                                                                     0.101     2.160
| (intra 'clb' routing)                                                                                  0.085     2.245
$abc$44827$new_new_n1408__.in[2] (.names at (44,32))                                                     0.000     2.245
| (primitive '.names' combinational delay)                                                               0.136     2.381
$abc$44827$new_new_n1408__.out[0] (.names at (44,32))                                                    0.000     2.381
| (intra 'clb' routing)                                                                                  0.000     2.381
| (OPIN:974694 side: (RIGHT,) (44,32))                                                                   0.000     2.381
| (CHANY:2721398 L4 length:4 (44,32)->(44,35))                                                           0.119     2.500
| (CHANX:2283420 L1 length:1 (45,33)->(45,33))                                                           0.061     2.560
| (IPIN:999915 side: (TOP,) (45,33))                                                                     0.101     2.661
| (intra 'clb' routing)                                                                                  0.085     2.746
$abc$44827$new_new_n1444__.in[5] (.names at (45,33))                                                     0.000     2.746
| (primitive '.names' combinational delay)                                                               0.152     2.898
$abc$44827$new_new_n1444__.out[0] (.names at (45,33))                                                    0.000     2.898
| (intra 'clb' routing)                                                                                  0.000     2.898
| (OPIN:999888 side: (RIGHT,) (45,33))                                                                   0.000     2.898
| (CHANY:2725717 L4 length:4 (45,33)->(45,30))                                                           0.119     3.017
| (CHANX:2256502 L4 length:4 (46,29)->(49,29))                                                           0.119     3.136
| (CHANY:2734525 L1 length:1 (47,29)->(47,29))                                                           0.061     3.197
| (CHANX:2249854 L1 length:1 (48,28)->(48,28))                                                           0.061     3.258
| (CHANY:2738909 L1 length:1 (48,28)->(48,28))                                                           0.061     3.319
| (IPIN:886371 side: (RIGHT,) (48,28))                                                                   0.101     3.419
| (intra 'clb' routing)                                                                                  0.085     3.505
$abc$44827$new_new_n1479__.in[3] (.names at (48,28))                                                     0.000     3.505
| (primitive '.names' combinational delay)                                                               0.148     3.652
$abc$44827$new_new_n1479__.out[0] (.names at (48,28))                                                    0.000     3.652
| (intra 'clb' routing)                                                                                  0.000     3.652
| (OPIN:886333 side: (RIGHT,) (48,28))                                                                   0.000     3.652
| (CHANY:2738950 L4 length:4 (48,28)->(48,31))                                                           0.119     3.771
| (CHANX:2249707 L4 length:4 (48,28)->(45,28))                                                           0.119     3.890
| (IPIN:886193 side: (TOP,) (47,28))                                                                     0.101     3.991
| (intra 'clb' routing)                                                                                  0.085     4.076
$abc$22685$li481_li481.in[4] (.names at (47,28))                                                         0.000     4.076
| (primitive '.names' combinational delay)                                                               0.099     4.175
$abc$22685$li481_li481.out[0] (.names at (47,28))                                                        0.000     4.175
| (intra 'clb' routing)                                                                                  0.000     4.175
pr[32].D[0] (dffre at (47,28))                                                                           0.000     4.175
data arrival time                                                                                                  4.175

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[32].C[0] (dffre at (47,28))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.175
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.312


#Path 62
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[31].D[0] (dffre at (47,28) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:975053 side: (TOP,) (46,32))                                                                     0.000     1.045
| (CHANX:2276577 L4 length:4 (46,32)->(43,32))                                                           0.119     1.164
| (CHANY:2716765 L4 length:4 (43,32)->(43,29))                                                           0.119     1.283
| (CHANX:2249630 L4 length:4 (44,28)->(47,28))                                                           0.119     1.402
| (IPIN:885890 side: (TOP,) (44,28))                                                                     0.101     1.503
| (intra 'clb' routing)                                                                                  0.085     1.588
$abc$44827$new_new_n1397__.in[4] (.names at (44,28))                                                     0.000     1.588
| (primitive '.names' combinational delay)                                                               0.173     1.761
$abc$44827$new_new_n1397__.out[0] (.names at (44,28))                                                    0.000     1.761
| (intra 'clb' routing)                                                                                  0.000     1.761
| (OPIN:885876 side: (RIGHT,) (44,28))                                                                   0.000     1.761
| (CHANY:2721150 L4 length:4 (44,28)->(44,31))                                                           0.119     1.879
| (CHANY:2721334 L4 length:4 (44,31)->(44,34))                                                           0.119     1.998
| (CHANX:2276605 L1 length:1 (44,32)->(44,32))                                                           0.061     2.059
| (IPIN:974728 side: (TOP,) (44,32))                                                                     0.101     2.160
| (intra 'clb' routing)                                                                                  0.085     2.245
$abc$44827$new_new_n1408__.in[2] (.names at (44,32))                                                     0.000     2.245
| (primitive '.names' combinational delay)                                                               0.136     2.381
$abc$44827$new_new_n1408__.out[0] (.names at (44,32))                                                    0.000     2.381
| (intra 'clb' routing)                                                                                  0.000     2.381
| (OPIN:974694 side: (RIGHT,) (44,32))                                                                   0.000     2.381
| (CHANY:2721398 L4 length:4 (44,32)->(44,35))                                                           0.119     2.500
| (CHANX:2283420 L1 length:1 (45,33)->(45,33))                                                           0.061     2.560
| (IPIN:999915 side: (TOP,) (45,33))                                                                     0.101     2.661
| (intra 'clb' routing)                                                                                  0.085     2.746
$abc$44827$new_new_n1444__.in[5] (.names at (45,33))                                                     0.000     2.746
| (primitive '.names' combinational delay)                                                               0.152     2.898
$abc$44827$new_new_n1444__.out[0] (.names at (45,33))                                                    0.000     2.898
| (intra 'clb' routing)                                                                                  0.000     2.898
| (OPIN:999888 side: (RIGHT,) (45,33))                                                                   0.000     2.898
| (CHANY:2725717 L4 length:4 (45,33)->(45,30))                                                           0.119     3.017
| (CHANX:2256502 L4 length:4 (46,29)->(49,29))                                                           0.119     3.136
| (CHANY:2734525 L1 length:1 (47,29)->(47,29))                                                           0.061     3.197
| (CHANX:2249854 L1 length:1 (48,28)->(48,28))                                                           0.061     3.258
| (CHANY:2738909 L1 length:1 (48,28)->(48,28))                                                           0.061     3.319
| (IPIN:886371 side: (RIGHT,) (48,28))                                                                   0.101     3.419
| (intra 'clb' routing)                                                                                  0.085     3.505
$abc$44827$new_new_n1479__.in[3] (.names at (48,28))                                                     0.000     3.505
| (primitive '.names' combinational delay)                                                               0.148     3.652
$abc$44827$new_new_n1479__.out[0] (.names at (48,28))                                                    0.000     3.652
| (intra 'clb' routing)                                                                                  0.000     3.652
| (OPIN:886333 side: (RIGHT,) (48,28))                                                                   0.000     3.652
| (CHANY:2738950 L4 length:4 (48,28)->(48,31))                                                           0.119     3.771
| (CHANX:2249707 L4 length:4 (48,28)->(45,28))                                                           0.119     3.890
| (IPIN:886193 side: (TOP,) (47,28))                                                                     0.101     3.991
| (intra 'clb' routing)                                                                                  0.085     4.076
$abc$22685$li480_li480.in[2] (.names at (47,28))                                                         0.000     4.076
| (primitive '.names' combinational delay)                                                               0.099     4.175
$abc$22685$li480_li480.out[0] (.names at (47,28))                                                        0.000     4.175
| (intra 'clb' routing)                                                                                  0.000     4.175
pr[31].D[0] (dffre at (47,28))                                                                           0.000     4.175
data arrival time                                                                                                  4.175

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[31].C[0] (dffre at (47,28))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.175
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.312


#Path 63
Startpoint: pi[16].Q[0] (dffre at (45,31) clocked by clk)
Endpoint  : out:pi[16].outpad[0] (.output at (46,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[16].C[0] (dffre at (45,31))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[16].Q[0] (dffre at (45,31)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:952325 side: (RIGHT,) (45,31))                           0.000     1.048
| (CHANY:2725607 L4 length:4 (45,31)->(45,28))                   0.119     1.167
| (CHANX:2242915 L1 length:1 (45,27)->(45,27))                   0.061     1.228
| (CHANY:2720899 L4 length:4 (44,27)->(44,24))                   0.119     1.347
| (CHANY:2720707 L4 length:4 (44,24)->(44,21))                   0.119     1.466
| (CHANY:2720515 L4 length:4 (44,21)->(44,18))                   0.119     1.585
| (CHANY:2720323 L4 length:4 (44,18)->(44,15))                   0.119     1.704
| (CHANY:2720131 L4 length:4 (44,15)->(44,12))                   0.119     1.823
| (CHANX:2134916 L4 length:4 (45,11)->(48,11))                   0.119     1.942
| (CHANY:2733225 L4 length:4 (47,11)->(47,8))                    0.119     2.061
| (CHANX:2108001 L1 length:1 (47,7)->(47,7))                     0.061     2.121
| (CHANY:2728517 L4 length:4 (46,7)->(46,4))                     0.119     2.240
| (CHANY:2728299 L4 length:4 (46,4)->(46,1))                     0.119     2.359
| (CHANY:2728335 L4 length:2 (46,2)->(46,1))                     0.119     2.478
| (IPIN:131237 side: (RIGHT,) (46,1))                            0.101     2.579
| (intra 'io' routing)                                           0.733     3.312
out:pi[16].outpad[0] (.output at (46,1))                         0.000     3.312
data arrival time                                                          3.312

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.312


#Path 64
Startpoint: pi[12].Q[0] (dffre at (44,29) clocked by clk)
Endpoint  : out:pi[12].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[12].C[0] (dffre at (44,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[12].Q[0] (dffre at (44,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:908386 side: (TOP,) (44,29))                             0.000     1.048
| (CHANX:2256355 L1 length:1 (44,29)->(44,29))                   0.061     1.109
| (CHANY:2716579 L4 length:4 (43,29)->(43,26))                   0.119     1.228
| (CHANY:2716387 L4 length:4 (43,26)->(43,23))                   0.119     1.347
| (CHANY:2716195 L4 length:4 (43,23)->(43,20))                   0.119     1.466
| (CHANY:2716003 L4 length:4 (43,20)->(43,17))                   0.119     1.585
| (CHANY:2715811 L4 length:4 (43,17)->(43,14))                   0.119     1.704
| (CHANY:2715619 L4 length:4 (43,14)->(43,11))                   0.119     1.823
| (CHANY:2715489 L4 length:4 (43,12)->(43,9))                    0.119     1.942
| (CHANX:2114594 L4 length:4 (44,8)->(47,8))                     0.119     2.061
| (CHANY:2724129 L4 length:4 (45,8)->(45,5))                     0.119     2.179
| (CHANY:2723933 L4 length:4 (45,5)->(45,2))                     0.119     2.298
| (CHANY:2723921 L1 length:1 (45,2)->(45,2))                     0.061     2.359
| (CHANX:2067193 L4 length:4 (45,1)->(42,1))                     0.119     2.478
| (IPIN:125457 side: (TOP,) (44,1))                              0.101     2.579
| (intra 'io' routing)                                           0.733     3.312
out:pi[12].outpad[0] (.output at (44,1))                         0.000     3.312
data arrival time                                                          3.312

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.312


#Path 65
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29) clocked by clk)
Endpoint  : pi[20].D[0] (dffre at (54,30) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,29))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:908761 side: (RIGHT,) (46,29))                                                                   0.000     1.045
| (CHANY:2730124 L4 length:4 (46,29)->(46,32))                                                           0.119     1.164
| (CHANX:2276591 L4 length:4 (46,32)->(43,32))                                                           0.119     1.283
| (CHANY:2721444 L1 length:1 (44,33)->(44,33))                                                           0.061     1.344
| (CHANX:2283456 L4 length:4 (45,33)->(48,33))                                                           0.119     1.463
| (IPIN:999911 side: (TOP,) (45,33))                                                                     0.101     1.564
| (intra 'clb' routing)                                                                                  0.085     1.649
$abc$44827$new_new_n1293__.in[3] (.names at (45,33))                                                     0.000     1.649
| (primitive '.names' combinational delay)                                                               0.152     1.801
$abc$44827$new_new_n1293__.out[0] (.names at (45,33))                                                    0.000     1.801
| (intra 'clb' routing)                                                                                  0.000     1.801
| (OPIN:999876 side: (TOP,) (45,33))                                                                     0.000     1.801
| (CHANX:2283429 L1 length:1 (45,33)->(45,33))                                                           0.061     1.862
| (CHANY:2721281 L4 length:4 (44,33)->(44,30))                                                           0.119     1.981
| (CHANY:2721085 L4 length:4 (44,30)->(44,27))                                                           0.119     2.099
| (CHANX:2256428 L1 length:1 (45,29)->(45,29))                                                           0.061     2.160
| (CHANY:2725643 L1 length:1 (45,29)->(45,29))                                                           0.061     2.221
| (IPIN:908596 side: (RIGHT,) (45,29))                                                                   0.101     2.322
| (intra 'clb' routing)                                                                                  0.085     2.407
$abc$44827$new_new_n1294__.in[0] (.names at (45,29))                                                     0.000     2.407
| (primitive '.names' combinational delay)                                                               0.148     2.555
$abc$44827$new_new_n1294__.out[0] (.names at (45,29))                                                    0.000     2.555
| (intra 'clb' routing)                                                                                  0.000     2.555
| (OPIN:908540 side: (TOP,) (45,29))                                                                     0.000     2.555
| (CHANX:2256249 L4 length:4 (45,29)->(42,29))                                                           0.119     2.674
| (CHANY:2721248 L1 length:1 (44,30)->(44,30))                                                           0.061     2.735
| (CHANX:2263107 L1 length:1 (44,30)->(44,30))                                                           0.061     2.796
| (IPIN:933449 side: (TOP,) (44,30))                                                                     0.101     2.897
| (intra 'clb' routing)                                                                                  0.085     2.982
$abc$44827$new_new_n1303__.in[1] (.names at (44,30))                                                     0.000     2.982
| (primitive '.names' combinational delay)                                                               0.099     3.081
$abc$44827$new_new_n1303__.out[0] (.names at (44,30))                                                    0.000     3.081
| (intra 'clb' routing)                                                                                  0.000     3.081
| (OPIN:933436 side: (RIGHT,) (44,30))                                                                   0.000     3.081
| (CHANY:2721254 L1 length:1 (44,30)->(44,30))                                                           0.061     3.142
| (CHANX:2263198 L4 length:4 (45,30)->(48,30))                                                           0.119     3.261
| (CHANX:2263316 L4 length:4 (47,30)->(50,30))                                                           0.119     3.380
| (CHANY:2747955 L1 length:1 (50,30)->(50,30))                                                           0.061     3.441
| (CHANX:2256820 L4 length:4 (51,29)->(54,29))                                                           0.119     3.559
| (CHANY:2761272 L1 length:1 (53,30)->(53,30))                                                           0.061     3.620
| (CHANX:2263788 L4 length:4 (54,30)->(57,30))                                                           0.119     3.739
| (IPIN:934650 side: (TOP,) (54,30))                                                                     0.101     3.840
| (intra 'clb' routing)                                                                                  0.085     3.925
$abc$22685$li430_li430.in[1] (.names at (54,30))                                                         0.000     3.925
| (primitive '.names' combinational delay)                                                               0.218     4.143
$abc$22685$li430_li430.out[0] (.names at (54,30))                                                        0.000     4.143
| (intra 'clb' routing)                                                                                  0.000     4.143
pi[20].D[0] (dffre at (54,30))                                                                           0.000     4.143
data arrival time                                                                                                  4.143

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pi[20].C[0] (dffre at (54,30))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.143
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.280


#Path 66
Startpoint: pr[33].Q[0] (dffre at (48,28) clocked by clk)
Endpoint  : out:pr[33].outpad[0] (.output at (49,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[33].C[0] (dffre at (48,28))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[33].Q[0] (dffre at (48,28)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:886318 side: (TOP,) (48,28))                             0.000     1.048
| (CHANX:2249857 L1 length:1 (48,28)->(48,28))                   0.061     1.109
| (CHANY:2734309 L4 length:4 (47,28)->(47,25))                   0.119     1.228
| (CHANY:2734121 L4 length:4 (47,25)->(47,22))                   0.119     1.347
| (CHANX:2202529 L1 length:1 (47,21)->(47,21))                   0.061     1.408
| (CHANY:2729413 L4 length:4 (46,21)->(46,18))                   0.119     1.527
| (CHANY:2729225 L4 length:4 (46,18)->(46,15))                   0.119     1.646
| (CHANX:2162004 L1 length:1 (47,15)->(47,15))                   0.061     1.707
| (CHANY:2733491 L4 length:4 (47,15)->(47,12))                   0.119     1.826
| (CHANX:2135060 L1 length:1 (48,11)->(48,11))                   0.061     1.887
| (CHANY:2737683 L4 length:4 (48,11)->(48,8))                    0.119     2.006
| (CHANX:2108116 L1 length:1 (49,7)->(49,7))                     0.061     2.067
| (CHANY:2741875 L4 length:4 (49,7)->(49,4))                     0.119     2.185
| (CHANX:2081111 L1 length:1 (49,3)->(49,3))                     0.061     2.246
| (CHANY:2737217 L4 length:3 (48,3)->(48,1))                     0.119     2.365
| (CHANX:2067620 L1 length:1 (49,1)->(49,1))                     0.061     2.426
| (IPIN:139848 side: (TOP,) (49,1))                              0.101     2.527
| (intra 'io' routing)                                           0.733     3.260
out:pr[33].outpad[0] (.output at (49,1))                        -0.000     3.260
data arrival time                                                          3.260

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.260
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.260


#Path 67
Startpoint: pr[23].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : out:pr[23].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[23].C[0] (dffre at (48,31))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[23].Q[0] (dffre at (48,31)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:952635 side: (RIGHT,) (48,31))                           0.000     1.048
| (CHANY:2738951 L4 length:4 (48,31)->(48,28))                   0.119     1.167
| (CHANY:2738767 L4 length:4 (48,28)->(48,25))                   0.119     1.286
| (CHANX:2222843 L1 length:1 (48,24)->(48,24))                   0.061     1.347
| (CHANY:2734059 L4 length:4 (47,24)->(47,21))                   0.119     1.466
| (CHANX:2195775 L1 length:1 (47,20)->(47,20))                   0.061     1.527
| (CHANY:2729351 L4 length:4 (46,20)->(46,17))                   0.119     1.646
| (CHANY:2729167 L4 length:4 (46,17)->(46,14))                   0.119     1.765
| (CHANX:2148443 L1 length:1 (46,13)->(46,13))                   0.061     1.826
| (CHANY:2724459 L4 length:4 (45,13)->(45,10))                   0.119     1.945
| (CHANX:2121375 L1 length:1 (45,9)->(45,9))                     0.061     2.006
| (CHANY:2719751 L4 length:4 (44,9)->(44,6))                     0.119     2.124
| (CHANX:2094307 L1 length:1 (44,5)->(44,5))                     0.061     2.185
| (CHANY:2715043 L4 length:4 (43,5)->(43,2))                     0.119     2.304
| (CHANX:2067332 L4 length:4 (44,1)->(47,1))                     0.119     2.423
| (IPIN:128313 side: (TOP,) (45,1))                              0.101     2.524
| (intra 'io' routing)                                           0.733     3.257
out:pr[23].outpad[0] (.output at (45,1))                        -0.000     3.257
data arrival time                                                          3.257

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.257
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.257


#Path 68
Startpoint: pi[34].Q[0] (dffre at (49,26) clocked by clk)
Endpoint  : out:pi[34].outpad[0] (.output at (49,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[34].C[0] (dffre at (49,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[34].Q[0] (dffre at (49,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:843059 side: (TOP,) (49,26))                             0.000     1.048
| (CHANX:2236454 L4 length:4 (49,26)->(52,26))                   0.119     1.167
| (CHANY:2756421 L4 length:4 (52,26)->(52,23))                   0.119     1.286
| (CHANY:2756233 L4 length:4 (52,23)->(52,20))                   0.119     1.405
| (CHANX:2189345 L1 length:1 (52,19)->(52,19))                   0.061     1.466
| (CHANY:2751525 L4 length:4 (51,19)->(51,16))                   0.119     1.585
| (CHANY:2751337 L4 length:4 (51,16)->(51,13))                   0.119     1.704
| (CHANX:2142017 L1 length:1 (51,12)->(51,12))                   0.061     1.765
| (CHANY:2746629 L4 length:4 (50,12)->(50,9))                    0.119     1.884
| (CHANX:2114949 L1 length:1 (50,8)->(50,8))                     0.061     1.945
| (CHANY:2741921 L4 length:4 (49,8)->(49,5))                     0.119     2.064
| (CHANY:2741849 L4 length:4 (49,7)->(49,4))                     0.119     2.182
| (CHANX:2081137 L1 length:1 (49,3)->(49,3))                     0.061     2.243
| (CHANY:2737113 L4 length:3 (48,3)->(48,1))                     0.119     2.362
| (CHANX:2067606 L1 length:1 (49,1)->(49,1))                     0.061     2.423
| (IPIN:139857 side: (TOP,) (49,1))                              0.101     2.524
| (intra 'io' routing)                                           0.733     3.257
out:pi[34].outpad[0] (.output at (49,1))                        -0.000     3.257
data arrival time                                                          3.257

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.257
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.257


#Path 69
Startpoint: pi[38].Q[0] (dffre at (47,26) clocked by clk)
Endpoint  : out:pi[38].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[38].C[0] (dffre at (47,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[38].Q[0] (dffre at (47,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:842766 side: (TOP,) (47,26))                             0.000     1.048
| (CHANX:2236328 L4 length:4 (47,26)->(50,26))                   0.119     1.167
| (CHANY:2747527 L4 length:4 (50,26)->(50,23))                   0.119     1.286
| (CHANY:2747343 L4 length:4 (50,23)->(50,20))                   0.119     1.405
| (CHANX:2189211 L1 length:1 (50,19)->(50,19))                   0.061     1.466
| (CHANY:2742635 L4 length:4 (49,19)->(49,16))                   0.119     1.585
| (CHANX:2162143 L1 length:1 (49,15)->(49,15))                   0.061     1.646
| (CHANY:2737927 L4 length:4 (48,15)->(48,12))                   0.119     1.765
| (CHANX:2135075 L1 length:1 (48,11)->(48,11))                   0.061     1.826
| (CHANY:2733219 L4 length:4 (47,11)->(47,8))                    0.119     1.945
| (CHANX:2108007 L1 length:1 (47,7)->(47,7))                     0.061     2.006
| (CHANY:2728511 L4 length:4 (46,7)->(46,4))                     0.119     2.124
| (CHANX:2081024 L4 length:4 (47,3)->(50,3))                     0.119     2.243
| (CHANY:2732681 L4 length:3 (47,3)->(47,1))                     0.119     2.362
| (CHANX:2067491 L1 length:1 (47,1)->(47,1))                     0.061     2.423
| (IPIN:134087 side: (TOP,) (47,1))                              0.101     2.524
| (intra 'io' routing)                                           0.733     3.257
out:pi[38].outpad[0] (.output at (47,1))                        -0.000     3.257
data arrival time                                                          3.257

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.257
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.257


#Path 70
Startpoint: pr[36].Q[0] (dffre at (48,26) clocked by clk)
Endpoint  : out:pr[36].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[36].C[0] (dffre at (48,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[36].Q[0] (dffre at (48,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:842913 side: (TOP,) (48,26))                             0.000     1.048
| (CHANX:2236353 L1 length:1 (48,26)->(48,26))                   0.061     1.109
| (CHANY:2734181 L4 length:4 (47,26)->(47,23))                   0.119     1.228
| (CHANY:2733993 L4 length:4 (47,23)->(47,20))                   0.119     1.347
| (CHANX:2189025 L1 length:1 (47,19)->(47,19))                   0.061     1.408
| (CHANY:2729285 L4 length:4 (46,19)->(46,16))                   0.119     1.527
| (CHANY:2729097 L4 length:4 (46,16)->(46,13))                   0.119     1.646
| (CHANY:2728979 L4 length:4 (46,14)->(46,11))                   0.119     1.765
| (CHANX:2128244 L1 length:1 (47,10)->(47,10))                   0.061     1.826
| (CHANY:2733171 L4 length:4 (47,10)->(47,7))                    0.119     1.945
| (CHANX:2101239 L1 length:1 (47,6)->(47,6))                     0.061     2.006
| (CHANY:2728463 L4 length:4 (46,6)->(46,3))                     0.119     2.124
| (CHANX:2074288 L4 length:4 (47,2)->(50,2))                     0.119     2.243
| (CHANY:2741709 L1 length:1 (49,2)->(49,2))                     0.061     2.304
| (CHANX:2067453 L4 length:4 (49,1)->(46,1))                     0.119     2.423
| (IPIN:136953 side: (TOP,) (48,1))                              0.101     2.524
| (intra 'io' routing)                                           0.733     3.257
out:pr[36].outpad[0] (.output at (48,1))                        -0.000     3.257
data arrival time                                                          3.257

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.257
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.257


#Path 71
Startpoint: pi[26].Q[0] (dffre at (47,30) clocked by clk)
Endpoint  : out:pi[26].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[26].C[0] (dffre at (47,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[26].Q[0] (dffre at (47,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:933736 side: (RIGHT,) (47,30))                           0.000     1.048
| (CHANY:2734435 L4 length:4 (47,30)->(47,27))                   0.119     1.167
| (CHANY:2734243 L4 length:4 (47,27)->(47,24))                   0.119     1.286
| (CHANY:2734051 L4 length:4 (47,24)->(47,21))                   0.119     1.405
| (CHANY:2733859 L4 length:4 (47,21)->(47,18))                   0.119     1.524
| (CHANY:2733667 L4 length:4 (47,18)->(47,15))                   0.119     1.643
| (CHANY:2733475 L4 length:4 (47,15)->(47,12))                   0.119     1.762
| (CHANY:2733283 L4 length:4 (47,12)->(47,9))                    0.119     1.881
| (CHANY:2733153 L4 length:4 (47,10)->(47,7))                    0.119     2.000
| (CHANY:2732957 L4 length:4 (47,7)->(47,4))                     0.119     2.118
| (CHANX:2087761 L1 length:1 (47,4)->(47,4))                     0.061     2.179
| (CHANY:2728219 L4 length:4 (46,4)->(46,1))                     0.119     2.298
| (CHANX:2067480 L1 length:1 (47,1)->(47,1))                     0.061     2.359
| (CHANY:2732631 L1 length:1 (47,1)->(47,1))                     0.061     2.420
| (IPIN:134113 side: (RIGHT,) (47,1))                            0.101     2.521
| (intra 'io' routing)                                           0.733     3.254
out:pi[26].outpad[0] (.output at (47,1))                        -0.000     3.254
data arrival time                                                          3.254

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.254
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.254


#Path 72
Startpoint: pr[4].Q[0] (dffre at (51,28) clocked by clk)
Endpoint  : out:pr[4].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[4].C[0] (dffre at (51,28))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[4].Q[0] (dffre at (51,28)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:886627 side: (RIGHT,) (51,28))                           0.000     1.048
| (CHANY:2752087 L4 length:4 (51,28)->(51,25))                   0.119     1.167
| (CHANX:2229791 L1 length:1 (51,25)->(51,25))                   0.061     1.228
| (CHANY:2747463 L4 length:4 (50,25)->(50,22))                   0.119     1.347
| (CHANX:2202723 L1 length:1 (50,21)->(50,21))                   0.061     1.408
| (CHANY:2742755 L4 length:4 (49,21)->(49,18))                   0.119     1.527
| (CHANY:2742563 L4 length:4 (49,18)->(49,15))                   0.119     1.646
| (CHANY:2742371 L4 length:4 (49,15)->(49,12))                   0.119     1.765
| (CHANY:2742179 L4 length:4 (49,12)->(49,9))                    0.119     1.884
| (CHANX:2114980 L4 length:4 (50,8)->(53,8))                     0.119     2.003
| (CHANY:2746373 L4 length:4 (50,8)->(50,5))                     0.119     2.121
| (CHANY:2746185 L4 length:4 (50,5)->(50,2))                     0.119     2.240
| (CHANX:2067786 L4 length:4 (51,1)->(54,1))                     0.119     2.359
| (CHANY:2754873 L1 length:1 (52,1)->(52,1))                     0.061     2.420
| (IPIN:148530 side: (RIGHT,) (52,1))                            0.101     2.521
| (intra 'io' routing)                                           0.733     3.254
out:pr[4].outpad[0] (.output at (52,1))                         -0.000     3.254
data arrival time                                                          3.254

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.254
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.254


#Path 73
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29) clocked by clk)
Endpoint  : pi[34].D[0] (dffre at (49,26) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,29))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:908761 side: (RIGHT,) (46,29))                                                                   0.000     1.045
| (CHANY:2730124 L4 length:4 (46,29)->(46,32))                                                           0.119     1.164
| (CHANX:2276591 L4 length:4 (46,32)->(43,32))                                                           0.119     1.283
| (CHANY:2721444 L1 length:1 (44,33)->(44,33))                                                           0.061     1.344
| (CHANX:2283456 L4 length:4 (45,33)->(48,33))                                                           0.119     1.463
| (IPIN:999911 side: (TOP,) (45,33))                                                                     0.101     1.564
| (intra 'clb' routing)                                                                                  0.085     1.649
$abc$44827$new_new_n1293__.in[3] (.names at (45,33))                                                     0.000     1.649
| (primitive '.names' combinational delay)                                                               0.152     1.801
$abc$44827$new_new_n1293__.out[0] (.names at (45,33))                                                    0.000     1.801
| (intra 'clb' routing)                                                                                  0.000     1.801
| (OPIN:999876 side: (TOP,) (45,33))                                                                     0.000     1.801
| (CHANX:2283429 L1 length:1 (45,33)->(45,33))                                                           0.061     1.862
| (CHANY:2721281 L4 length:4 (44,33)->(44,30))                                                           0.119     1.981
| (CHANY:2721085 L4 length:4 (44,30)->(44,27))                                                           0.119     2.099
| (CHANX:2256428 L1 length:1 (45,29)->(45,29))                                                           0.061     2.160
| (CHANY:2725643 L1 length:1 (45,29)->(45,29))                                                           0.061     2.221
| (IPIN:908596 side: (RIGHT,) (45,29))                                                                   0.101     2.322
| (intra 'clb' routing)                                                                                  0.085     2.407
$abc$44827$new_new_n1294__.in[0] (.names at (45,29))                                                     0.000     2.407
| (primitive '.names' combinational delay)                                                               0.148     2.555
$abc$44827$new_new_n1294__.out[0] (.names at (45,29))                                                    0.000     2.555
| (intra 'clb' routing)                                                                                  0.000     2.555
| (OPIN:908540 side: (TOP,) (45,29))                                                                     0.000     2.555
| (CHANX:2256440 L4 length:4 (45,29)->(48,29))                                                           0.119     2.674
| (CHANY:2725696 L1 length:1 (45,30)->(45,30))                                                           0.061     2.735
| (IPIN:933627 side: (RIGHT,) (45,30))                                                                   0.101     2.836
| (intra 'clb' routing)                                                                                  0.085     2.921
$abc$44827$new_new_n1316__.in[3] (.names at (45,30))                                                     0.000     2.921
| (primitive '.names' combinational delay)                                                               0.025     2.946
$abc$44827$new_new_n1316__.out[0] (.names at (45,30))                                                    0.000     2.946
| (intra 'clb' routing)                                                                                  0.000     2.946
| (OPIN:933577 side: (TOP,) (45,30))                                                                     0.000     2.946
| (CHANX:2263194 L4 length:4 (45,30)->(48,30))                                                           0.119     3.065
| (CHANY:2738873 L4 length:4 (48,30)->(48,27))                                                           0.119     3.184
| (CHANX:2256672 L1 length:1 (49,29)->(49,29))                                                           0.061     3.245
| (IPIN:909393 side: (TOP,) (49,29))                                                                     0.101     3.345
| (intra 'clb' routing)                                                                                  0.085     3.430
$abc$44827$new_new_n1350__.in[3] (.names at (49,29))                                                     0.000     3.430
| (primitive '.names' combinational delay)                                                               0.148     3.578
$abc$44827$new_new_n1350__.out[0] (.names at (49,29))                                                    0.000     3.578
| (intra 'clb' routing)                                                                                  0.000     3.578
| (OPIN:909373 side: (RIGHT,) (49,29))                                                                   0.000     3.578
| (CHANY:2743255 L4 length:4 (49,29)->(49,26))                                                           0.119     3.697
| (CHANX:2236415 L1 length:1 (49,26)->(49,26))                                                           0.061     3.758
| (IPIN:843090 side: (TOP,) (49,26))                                                                     0.101     3.859
| (intra 'clb' routing)                                                                                  0.085     3.944
$abc$22685$li444_li444.in[5] (.names at (49,26))                                                         0.000     3.944
| (primitive '.names' combinational delay)                                                               0.172     4.116
$abc$22685$li444_li444.out[0] (.names at (49,26))                                                        0.000     4.116
| (intra 'clb' routing)                                                                                  0.000     4.116
pi[34].D[0] (dffre at (49,26))                                                                           0.000     4.116
data arrival time                                                                                                  4.116

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pi[34].C[0] (dffre at (49,26))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.116
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.254


#Path 74
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[29] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[33].D[0] (dffre at (48,28) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[29] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:975082 side: (TOP,) (46,33))                                                                     0.000     1.045
| (CHANX:2283487 L1 length:1 (46,33)->(46,33))                                                           0.061     1.106
| (CHANY:2725735 L4 length:4 (45,33)->(45,30))                                                           0.119     1.225
| (CHANX:2256520 L4 length:4 (46,29)->(49,29))                                                           0.119     1.344
| (CHANY:2729937 L4 length:4 (46,29)->(46,26))                                                           0.119     1.463
| (CHANX:2249800 L1 length:1 (47,28)->(47,28))                                                           0.061     1.524
| (IPIN:886198 side: (TOP,) (47,28))                                                                     0.101     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
$abc$44827$new_new_n1474__.in[4] (.names at (47,28))                                                     0.000     1.710
| (primitive '.names' combinational delay)                                                               0.173     1.882
$abc$44827$new_new_n1474__.out[0] (.names at (47,28))                                                    0.000     1.882
| (intra 'clb' routing)                                                                                  0.000     1.882
| (OPIN:886172 side: (TOP,) (47,28))                                                                     0.000     1.882
| (CHANX:2249834 L4 length:4 (47,28)->(50,28))                                                           0.119     2.001
| (CHANX:2249912 L1 length:1 (49,28)->(49,28))                                                           0.061     2.062
| (CHANY:2743472 L4 length:4 (49,29)->(49,32))                                                           0.119     2.181
| (CHANX:2276787 L4 length:4 (49,32)->(46,32))                                                           0.119     2.300
| (IPIN:975559 side: (TOP,) (48,32))                                                                     0.101     2.401
| (intra 'clb' routing)                                                                                  0.085     2.486
$abc$44827$new_new_n1478__.in[0] (.names at (48,32))                                                     0.000     2.486
| (primitive '.names' combinational delay)                                                               0.025     2.511
$abc$44827$new_new_n1478__.out[0] (.names at (48,32))                                                    0.000     2.511
| (intra 'clb' routing)                                                                                  0.000     2.511
| (OPIN:975531 side: (RIGHT,) (48,32))                                                                   0.000     2.511
| (CHANY:2738997 L4 length:4 (48,32)->(48,29))                                                           0.119     2.630
| (CHANX:2249942 L4 length:4 (49,28)->(52,28))                                                           0.119     2.749
| (IPIN:886494 side: (TOP,) (49,28))                                                                     0.101     2.850
| (intra 'clb' routing)                                                                                  0.085     2.935
$abc$44827$new_new_n1487__.in[0] (.names at (49,28))                                                     0.000     2.935
| (primitive '.names' combinational delay)                                                               0.173     3.107
$abc$44827$new_new_n1487__.out[0] (.names at (49,28))                                                    0.000     3.107
| (intra 'clb' routing)                                                                                  0.000     3.107
| (OPIN:886477 side: (RIGHT,) (49,28))                                                                   0.000     3.107
| (CHANY:2743353 L1 length:1 (49,28)->(49,28))                                                           0.061     3.168
| (CHANX:2243025 L4 length:4 (49,27)->(46,27))                                                           0.119     3.287
| (CHANY:2738920 L1 length:1 (48,28)->(48,28))                                                           0.061     3.348
| (CHANX:2249867 L1 length:1 (48,28)->(48,28))                                                           0.061     3.409
| (IPIN:886350 side: (TOP,) (48,28))                                                                     0.101     3.510
| (intra 'clb' routing)                                                                                  0.085     3.595
$abc$44827$new_new_n1488__.in[2] (.names at (48,28))                                                     0.000     3.595
| (primitive '.names' combinational delay)                                                               0.218     3.813
$abc$44827$new_new_n1488__.out[0] (.names at (48,28))                                                    0.000     3.813
| (intra 'clb' routing)                                                                                  0.085     3.898
$abc$22685$li482_li482.in[1] (.names at (48,28))                                                         0.000     3.898
| (primitive '.names' combinational delay)                                                               0.218     4.116
$abc$22685$li482_li482.out[0] (.names at (48,28))                                                        0.000     4.116
| (intra 'clb' routing)                                                                                  0.000     4.116
pr[33].D[0] (dffre at (48,28))                                                                           0.000     4.116
data arrival time                                                                                                  4.116

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[33].C[0] (dffre at (48,28))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.116
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.253


#Path 75
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[29] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[34].D[0] (dffre at (48,28) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[29] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:975082 side: (TOP,) (46,33))                                                                     0.000     1.045
| (CHANX:2283487 L1 length:1 (46,33)->(46,33))                                                           0.061     1.106
| (CHANY:2725735 L4 length:4 (45,33)->(45,30))                                                           0.119     1.225
| (CHANX:2256520 L4 length:4 (46,29)->(49,29))                                                           0.119     1.344
| (CHANY:2729937 L4 length:4 (46,29)->(46,26))                                                           0.119     1.463
| (CHANX:2249800 L1 length:1 (47,28)->(47,28))                                                           0.061     1.524
| (IPIN:886198 side: (TOP,) (47,28))                                                                     0.101     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
$abc$44827$new_new_n1474__.in[4] (.names at (47,28))                                                     0.000     1.710
| (primitive '.names' combinational delay)                                                               0.173     1.882
$abc$44827$new_new_n1474__.out[0] (.names at (47,28))                                                    0.000     1.882
| (intra 'clb' routing)                                                                                  0.000     1.882
| (OPIN:886172 side: (TOP,) (47,28))                                                                     0.000     1.882
| (CHANX:2249834 L4 length:4 (47,28)->(50,28))                                                           0.119     2.001
| (CHANX:2249912 L1 length:1 (49,28)->(49,28))                                                           0.061     2.062
| (CHANY:2743472 L4 length:4 (49,29)->(49,32))                                                           0.119     2.181
| (CHANX:2276787 L4 length:4 (49,32)->(46,32))                                                           0.119     2.300
| (IPIN:975559 side: (TOP,) (48,32))                                                                     0.101     2.401
| (intra 'clb' routing)                                                                                  0.085     2.486
$abc$44827$new_new_n1478__.in[0] (.names at (48,32))                                                     0.000     2.486
| (primitive '.names' combinational delay)                                                               0.025     2.511
$abc$44827$new_new_n1478__.out[0] (.names at (48,32))                                                    0.000     2.511
| (intra 'clb' routing)                                                                                  0.000     2.511
| (OPIN:975531 side: (RIGHT,) (48,32))                                                                   0.000     2.511
| (CHANY:2738997 L4 length:4 (48,32)->(48,29))                                                           0.119     2.630
| (CHANX:2249942 L4 length:4 (49,28)->(52,28))                                                           0.119     2.749
| (IPIN:886494 side: (TOP,) (49,28))                                                                     0.101     2.850
| (intra 'clb' routing)                                                                                  0.085     2.935
$abc$44827$new_new_n1487__.in[0] (.names at (49,28))                                                     0.000     2.935
| (primitive '.names' combinational delay)                                                               0.173     3.107
$abc$44827$new_new_n1487__.out[0] (.names at (49,28))                                                    0.000     3.107
| (intra 'clb' routing)                                                                                  0.000     3.107
| (OPIN:886477 side: (RIGHT,) (49,28))                                                                   0.000     3.107
| (CHANY:2743353 L1 length:1 (49,28)->(49,28))                                                           0.061     3.168
| (CHANX:2243025 L4 length:4 (49,27)->(46,27))                                                           0.119     3.287
| (CHANY:2738920 L1 length:1 (48,28)->(48,28))                                                           0.061     3.348
| (CHANX:2249867 L1 length:1 (48,28)->(48,28))                                                           0.061     3.409
| (IPIN:886350 side: (TOP,) (48,28))                                                                     0.101     3.510
| (intra 'clb' routing)                                                                                  0.085     3.595
$abc$44827$new_new_n1488__.in[2] (.names at (48,28))                                                     0.000     3.595
| (primitive '.names' combinational delay)                                                               0.218     3.813
$abc$44827$new_new_n1488__.out[0] (.names at (48,28))                                                    0.000     3.813
| (intra 'clb' routing)                                                                                  0.085     3.898
$abc$22685$li483_li483.in[4] (.names at (48,28))                                                         0.000     3.898
| (primitive '.names' combinational delay)                                                               0.218     4.116
$abc$22685$li483_li483.out[0] (.names at (48,28))                                                        0.000     4.116
| (intra 'clb' routing)                                                                                  0.000     4.116
pr[34].D[0] (dffre at (48,28))                                                                           0.000     4.116
data arrival time                                                                                                  4.116

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[34].C[0] (dffre at (48,28))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.116
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.253


#Path 76
Startpoint: pr[8].Q[0] (dffre at (44,31) clocked by clk)
Endpoint  : out:pr[8].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[8].C[0] (dffre at (44,31))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[8].Q[0] (dffre at (44,31)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:952180 side: (RIGHT,) (44,31))                           0.000     1.048
| (CHANY:2721155 L4 length:4 (44,31)->(44,28))                   0.119     1.167
| (CHANY:2720963 L4 length:4 (44,28)->(44,25))                   0.119     1.286
| (CHANY:2720771 L4 length:4 (44,25)->(44,22))                   0.119     1.405
| (CHANY:2720579 L4 length:4 (44,22)->(44,19))                   0.119     1.524
| (CHANY:2720387 L4 length:4 (44,19)->(44,16))                   0.119     1.643
| (CHANY:2720195 L4 length:4 (44,16)->(44,13))                   0.119     1.762
| (CHANY:2720003 L4 length:4 (44,13)->(44,10))                   0.119     1.881
| (CHANY:2719811 L4 length:4 (44,10)->(44,7))                    0.119     2.000
| (CHANY:2719619 L4 length:4 (44,7)->(44,4))                     0.119     2.118
| (CHANY:2719489 L4 length:4 (44,5)->(44,2))                     0.119     2.237
| (CHANY:2719345 L4 length:3 (44,3)->(44,1))                     0.119     2.356
| (CHANX:2067368 L1 length:1 (45,1)->(45,1))                     0.061     2.417
| (IPIN:128314 side: (TOP,) (45,1))                              0.101     2.518
| (intra 'io' routing)                                           0.733     3.251
out:pr[8].outpad[0] (.output at (45,1))                          0.000     3.251
data arrival time                                                          3.251

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.251
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.251


#Path 77
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[38].D[0] (dffre at (48,26) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:975053 side: (TOP,) (46,32))                                                                     0.000     1.045
| (CHANX:2276577 L4 length:4 (46,32)->(43,32))                                                           0.119     1.164
| (CHANY:2716765 L4 length:4 (43,32)->(43,29))                                                           0.119     1.283
| (CHANX:2249630 L4 length:4 (44,28)->(47,28))                                                           0.119     1.402
| (IPIN:885890 side: (TOP,) (44,28))                                                                     0.101     1.503
| (intra 'clb' routing)                                                                                  0.085     1.588
$abc$44827$new_new_n1397__.in[4] (.names at (44,28))                                                     0.000     1.588
| (primitive '.names' combinational delay)                                                               0.173     1.761
$abc$44827$new_new_n1397__.out[0] (.names at (44,28))                                                    0.000     1.761
| (intra 'clb' routing)                                                                                  0.000     1.761
| (OPIN:885876 side: (RIGHT,) (44,28))                                                                   0.000     1.761
| (CHANY:2721150 L4 length:4 (44,28)->(44,31))                                                           0.119     1.879
| (CHANY:2721334 L4 length:4 (44,31)->(44,34))                                                           0.119     1.998
| (CHANX:2276605 L1 length:1 (44,32)->(44,32))                                                           0.061     2.059
| (IPIN:974728 side: (TOP,) (44,32))                                                                     0.101     2.160
| (intra 'clb' routing)                                                                                  0.085     2.245
$abc$44827$new_new_n1408__.in[2] (.names at (44,32))                                                     0.000     2.245
| (primitive '.names' combinational delay)                                                               0.136     2.381
$abc$44827$new_new_n1408__.out[0] (.names at (44,32))                                                    0.000     2.381
| (intra 'clb' routing)                                                                                  0.000     2.381
| (OPIN:974694 side: (RIGHT,) (44,32))                                                                   0.000     2.381
| (CHANY:2721398 L4 length:4 (44,32)->(44,35))                                                           0.119     2.500
| (CHANX:2283420 L1 length:1 (45,33)->(45,33))                                                           0.061     2.560
| (IPIN:999915 side: (TOP,) (45,33))                                                                     0.101     2.661
| (intra 'clb' routing)                                                                                  0.085     2.746
$abc$44827$new_new_n1444__.in[5] (.names at (45,33))                                                     0.000     2.746
| (primitive '.names' combinational delay)                                                               0.152     2.898
$abc$44827$new_new_n1444__.out[0] (.names at (45,33))                                                    0.000     2.898
| (intra 'clb' routing)                                                                                  0.000     2.898
| (OPIN:999888 side: (RIGHT,) (45,33))                                                                   0.000     2.898
| (CHANY:2725717 L4 length:4 (45,33)->(45,30))                                                           0.119     3.017
| (CHANX:2263161 L1 length:1 (45,30)->(45,30))                                                           0.061     3.078
| (CHANY:2721101 L4 length:4 (44,30)->(44,27))                                                           0.119     3.197
| (CHANX:2236206 L4 length:4 (45,26)->(48,26))                                                           0.119     3.316
| (CHANY:2738842 L1 length:1 (48,27)->(48,27))                                                           0.061     3.377
| (IPIN:867624 side: (RIGHT,) (48,27))                                                                   0.101     3.477
| (intra 'clb' routing)                                                                                  0.085     3.562
$abc$44827$new_new_n1498__.in[5] (.names at (48,27))                                                     0.000     3.562
| (primitive '.names' combinational delay)                                                               0.152     3.714
$abc$44827$new_new_n1498__.out[0] (.names at (48,27))                                                    0.000     3.714
| (intra 'clb' routing)                                                                                  0.000     3.714
| (OPIN:867589 side: (RIGHT,) (48,27))                                                                   0.000     3.714
| (CHANY:2738699 L4 length:4 (48,27)->(48,24))                                                           0.119     3.833
| (CHANX:2236343 L1 length:1 (48,26)->(48,26))                                                           0.061     3.894
| (IPIN:842951 side: (TOP,) (48,26))                                                                     0.101     3.995
| (intra 'clb' routing)                                                                                  0.085     4.080
$abc$22685$li487_li487.in[5] (.names at (48,26))                                                         0.000     4.080
| (primitive '.names' combinational delay)                                                               0.025     4.105
$abc$22685$li487_li487.out[0] (.names at (48,26))                                                        0.000     4.105
| (intra 'clb' routing)                                                                                  0.000     4.105
pr[38].D[0] (dffre at (48,26))                                                                           0.000     4.105
data arrival time                                                                                                  4.105

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[38].C[0] (dffre at (48,26))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.105
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.242


#Path 78
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29) clocked by clk)
Endpoint  : pi[33].D[0] (dffre at (49,28) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,29))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:908761 side: (RIGHT,) (46,29))                                                                   0.000     1.045
| (CHANY:2730124 L4 length:4 (46,29)->(46,32))                                                           0.119     1.164
| (CHANX:2276591 L4 length:4 (46,32)->(43,32))                                                           0.119     1.283
| (CHANY:2721444 L1 length:1 (44,33)->(44,33))                                                           0.061     1.344
| (CHANX:2283456 L4 length:4 (45,33)->(48,33))                                                           0.119     1.463
| (IPIN:999911 side: (TOP,) (45,33))                                                                     0.101     1.564
| (intra 'clb' routing)                                                                                  0.085     1.649
$abc$44827$new_new_n1293__.in[3] (.names at (45,33))                                                     0.000     1.649
| (primitive '.names' combinational delay)                                                               0.152     1.801
$abc$44827$new_new_n1293__.out[0] (.names at (45,33))                                                    0.000     1.801
| (intra 'clb' routing)                                                                                  0.000     1.801
| (OPIN:999876 side: (TOP,) (45,33))                                                                     0.000     1.801
| (CHANX:2283429 L1 length:1 (45,33)->(45,33))                                                           0.061     1.862
| (CHANY:2721281 L4 length:4 (44,33)->(44,30))                                                           0.119     1.981
| (CHANY:2721085 L4 length:4 (44,30)->(44,27))                                                           0.119     2.099
| (CHANX:2256428 L1 length:1 (45,29)->(45,29))                                                           0.061     2.160
| (CHANY:2725643 L1 length:1 (45,29)->(45,29))                                                           0.061     2.221
| (IPIN:908596 side: (RIGHT,) (45,29))                                                                   0.101     2.322
| (intra 'clb' routing)                                                                                  0.085     2.407
$abc$44827$new_new_n1294__.in[0] (.names at (45,29))                                                     0.000     2.407
| (primitive '.names' combinational delay)                                                               0.148     2.555
$abc$44827$new_new_n1294__.out[0] (.names at (45,29))                                                    0.000     2.555
| (intra 'clb' routing)                                                                                  0.000     2.555
| (OPIN:908540 side: (TOP,) (45,29))                                                                     0.000     2.555
| (CHANX:2256440 L4 length:4 (45,29)->(48,29))                                                           0.119     2.674
| (CHANY:2725696 L1 length:1 (45,30)->(45,30))                                                           0.061     2.735
| (IPIN:933627 side: (RIGHT,) (45,30))                                                                   0.101     2.836
| (intra 'clb' routing)                                                                                  0.085     2.921
$abc$44827$new_new_n1316__.in[3] (.names at (45,30))                                                     0.000     2.921
| (primitive '.names' combinational delay)                                                               0.025     2.946
$abc$44827$new_new_n1316__.out[0] (.names at (45,30))                                                    0.000     2.946
| (intra 'clb' routing)                                                                                  0.000     2.946
| (OPIN:933577 side: (TOP,) (45,30))                                                                     0.000     2.946
| (CHANX:2263194 L4 length:4 (45,30)->(48,30))                                                           0.119     3.065
| (CHANY:2738873 L4 length:4 (48,30)->(48,27))                                                           0.119     3.184
| (CHANX:2256672 L1 length:1 (49,29)->(49,29))                                                           0.061     3.245
| (IPIN:909393 side: (TOP,) (49,29))                                                                     0.101     3.345
| (intra 'clb' routing)                                                                                  0.085     3.430
$abc$44827$new_new_n1350__.in[3] (.names at (49,29))                                                     0.000     3.430
| (primitive '.names' combinational delay)                                                               0.148     3.578
$abc$44827$new_new_n1350__.out[0] (.names at (49,29))                                                    0.000     3.578
| (intra 'clb' routing)                                                                                  0.000     3.578
| (OPIN:909373 side: (RIGHT,) (49,29))                                                                   0.000     3.578
| (CHANY:2743255 L4 length:4 (49,29)->(49,26))                                                           0.119     3.697
| (CHANX:2249915 L1 length:1 (49,28)->(49,28))                                                           0.061     3.758
| (IPIN:886493 side: (TOP,) (49,28))                                                                     0.101     3.859
| (intra 'clb' routing)                                                                                  0.085     3.944
$abc$22685$li443_li443.in[4] (.names at (49,28))                                                         0.000     3.944
| (primitive '.names' combinational delay)                                                               0.148     4.092
$abc$22685$li443_li443.out[0] (.names at (49,28))                                                        0.000     4.092
| (intra 'clb' routing)                                                                                  0.000     4.092
pi[33].D[0] (dffre at (49,28))                                                                           0.000     4.092
data arrival time                                                                                                  4.092

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pi[33].C[0] (dffre at (49,28))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.092
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.229


#Path 79
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29) clocked by clk)
Endpoint  : pi[29].D[0] (dffre at (49,30) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,29))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:908761 side: (RIGHT,) (46,29))                                                                   0.000     1.045
| (CHANY:2730124 L4 length:4 (46,29)->(46,32))                                                           0.119     1.164
| (CHANX:2276591 L4 length:4 (46,32)->(43,32))                                                           0.119     1.283
| (CHANY:2721444 L1 length:1 (44,33)->(44,33))                                                           0.061     1.344
| (CHANX:2283456 L4 length:4 (45,33)->(48,33))                                                           0.119     1.463
| (IPIN:999911 side: (TOP,) (45,33))                                                                     0.101     1.564
| (intra 'clb' routing)                                                                                  0.085     1.649
$abc$44827$new_new_n1293__.in[3] (.names at (45,33))                                                     0.000     1.649
| (primitive '.names' combinational delay)                                                               0.152     1.801
$abc$44827$new_new_n1293__.out[0] (.names at (45,33))                                                    0.000     1.801
| (intra 'clb' routing)                                                                                  0.000     1.801
| (OPIN:999876 side: (TOP,) (45,33))                                                                     0.000     1.801
| (CHANX:2283429 L1 length:1 (45,33)->(45,33))                                                           0.061     1.862
| (CHANY:2721281 L4 length:4 (44,33)->(44,30))                                                           0.119     1.981
| (CHANY:2721085 L4 length:4 (44,30)->(44,27))                                                           0.119     2.099
| (CHANX:2256428 L1 length:1 (45,29)->(45,29))                                                           0.061     2.160
| (CHANY:2725643 L1 length:1 (45,29)->(45,29))                                                           0.061     2.221
| (IPIN:908596 side: (RIGHT,) (45,29))                                                                   0.101     2.322
| (intra 'clb' routing)                                                                                  0.085     2.407
$abc$44827$new_new_n1294__.in[0] (.names at (45,29))                                                     0.000     2.407
| (primitive '.names' combinational delay)                                                               0.148     2.555
$abc$44827$new_new_n1294__.out[0] (.names at (45,29))                                                    0.000     2.555
| (intra 'clb' routing)                                                                                  0.000     2.555
| (OPIN:908540 side: (TOP,) (45,29))                                                                     0.000     2.555
| (CHANX:2256440 L4 length:4 (45,29)->(48,29))                                                           0.119     2.674
| (CHANY:2725696 L1 length:1 (45,30)->(45,30))                                                           0.061     2.735
| (IPIN:933627 side: (RIGHT,) (45,30))                                                                   0.101     2.836
| (intra 'clb' routing)                                                                                  0.085     2.921
$abc$44827$new_new_n1316__.in[3] (.names at (45,30))                                                     0.000     2.921
| (primitive '.names' combinational delay)                                                               0.025     2.946
$abc$44827$new_new_n1316__.out[0] (.names at (45,30))                                                    0.000     2.946
| (intra 'clb' routing)                                                                                  0.000     2.946
| (OPIN:933577 side: (TOP,) (45,30))                                                                     0.000     2.946
| (CHANX:2263210 L4 length:4 (45,30)->(48,30))                                                           0.119     3.065
| (CHANY:2739102 L1 length:1 (48,31)->(48,31))                                                           0.061     3.126
| (CHANX:2270214 L4 length:4 (49,31)->(52,31))                                                           0.119     3.245
| (CHANY:2743403 L4 length:4 (49,31)->(49,28))                                                           0.119     3.363
| (IPIN:934087 side: (RIGHT,) (49,30))                                                                   0.101     3.464
| (intra 'clb' routing)                                                                                  0.085     3.549
$abc$44827$new_new_n1341__.in[4] (.names at (49,30))                                                     0.000     3.549
| (primitive '.names' combinational delay)                                                               0.218     3.767
$abc$44827$new_new_n1341__.out[0] (.names at (49,30))                                                    0.000     3.767
| (intra 'clb' routing)                                                                                  0.085     3.852
$abc$22685$li439_li439.in[2] (.names at (49,30))                                                         0.000     3.852
| (primitive '.names' combinational delay)                                                               0.218     4.071
$abc$22685$li439_li439.out[0] (.names at (49,30))                                                        0.000     4.071
| (intra 'clb' routing)                                                                                  0.000     4.071
pi[29].D[0] (dffre at (49,30))                                                                           0.000     4.071
data arrival time                                                                                                  4.071

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pi[29].C[0] (dffre at (49,30))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.071
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.208


#Path 80
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29) clocked by clk)
Endpoint  : pi[30].D[0] (dffre at (49,30) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,29))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:908761 side: (RIGHT,) (46,29))                                                                   0.000     1.045
| (CHANY:2730124 L4 length:4 (46,29)->(46,32))                                                           0.119     1.164
| (CHANX:2276591 L4 length:4 (46,32)->(43,32))                                                           0.119     1.283
| (CHANY:2721444 L1 length:1 (44,33)->(44,33))                                                           0.061     1.344
| (CHANX:2283456 L4 length:4 (45,33)->(48,33))                                                           0.119     1.463
| (IPIN:999911 side: (TOP,) (45,33))                                                                     0.101     1.564
| (intra 'clb' routing)                                                                                  0.085     1.649
$abc$44827$new_new_n1293__.in[3] (.names at (45,33))                                                     0.000     1.649
| (primitive '.names' combinational delay)                                                               0.152     1.801
$abc$44827$new_new_n1293__.out[0] (.names at (45,33))                                                    0.000     1.801
| (intra 'clb' routing)                                                                                  0.000     1.801
| (OPIN:999876 side: (TOP,) (45,33))                                                                     0.000     1.801
| (CHANX:2283429 L1 length:1 (45,33)->(45,33))                                                           0.061     1.862
| (CHANY:2721281 L4 length:4 (44,33)->(44,30))                                                           0.119     1.981
| (CHANY:2721085 L4 length:4 (44,30)->(44,27))                                                           0.119     2.099
| (CHANX:2256428 L1 length:1 (45,29)->(45,29))                                                           0.061     2.160
| (CHANY:2725643 L1 length:1 (45,29)->(45,29))                                                           0.061     2.221
| (IPIN:908596 side: (RIGHT,) (45,29))                                                                   0.101     2.322
| (intra 'clb' routing)                                                                                  0.085     2.407
$abc$44827$new_new_n1294__.in[0] (.names at (45,29))                                                     0.000     2.407
| (primitive '.names' combinational delay)                                                               0.148     2.555
$abc$44827$new_new_n1294__.out[0] (.names at (45,29))                                                    0.000     2.555
| (intra 'clb' routing)                                                                                  0.000     2.555
| (OPIN:908540 side: (TOP,) (45,29))                                                                     0.000     2.555
| (CHANX:2256440 L4 length:4 (45,29)->(48,29))                                                           0.119     2.674
| (CHANY:2725696 L1 length:1 (45,30)->(45,30))                                                           0.061     2.735
| (IPIN:933627 side: (RIGHT,) (45,30))                                                                   0.101     2.836
| (intra 'clb' routing)                                                                                  0.085     2.921
$abc$44827$new_new_n1316__.in[3] (.names at (45,30))                                                     0.000     2.921
| (primitive '.names' combinational delay)                                                               0.025     2.946
$abc$44827$new_new_n1316__.out[0] (.names at (45,30))                                                    0.000     2.946
| (intra 'clb' routing)                                                                                  0.000     2.946
| (OPIN:933577 side: (TOP,) (45,30))                                                                     0.000     2.946
| (CHANX:2263210 L4 length:4 (45,30)->(48,30))                                                           0.119     3.065
| (CHANY:2739102 L1 length:1 (48,31)->(48,31))                                                           0.061     3.126
| (CHANX:2270214 L4 length:4 (49,31)->(52,31))                                                           0.119     3.245
| (CHANY:2743403 L4 length:4 (49,31)->(49,28))                                                           0.119     3.363
| (IPIN:934087 side: (RIGHT,) (49,30))                                                                   0.101     3.464
| (intra 'clb' routing)                                                                                  0.085     3.549
$abc$44827$new_new_n1341__.in[4] (.names at (49,30))                                                     0.000     3.549
| (primitive '.names' combinational delay)                                                               0.218     3.767
$abc$44827$new_new_n1341__.out[0] (.names at (49,30))                                                    0.000     3.767
| (intra 'clb' routing)                                                                                  0.085     3.852
$abc$22685$li440_li440.in[4] (.names at (49,30))                                                         0.000     3.852
| (primitive '.names' combinational delay)                                                               0.218     4.071
$abc$22685$li440_li440.out[0] (.names at (49,30))                                                        0.000     4.071
| (intra 'clb' routing)                                                                                  0.000     4.071
pi[30].D[0] (dffre at (49,30))                                                                           0.000     4.071
data arrival time                                                                                                  4.071

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pi[30].C[0] (dffre at (49,30))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.071
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.208


#Path 81
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[29] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[35].D[0] (dffre at (48,28) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[29] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:975082 side: (TOP,) (46,33))                                                                     0.000     1.045
| (CHANX:2283487 L1 length:1 (46,33)->(46,33))                                                           0.061     1.106
| (CHANY:2725735 L4 length:4 (45,33)->(45,30))                                                           0.119     1.225
| (CHANX:2256520 L4 length:4 (46,29)->(49,29))                                                           0.119     1.344
| (CHANY:2729937 L4 length:4 (46,29)->(46,26))                                                           0.119     1.463
| (CHANX:2249800 L1 length:1 (47,28)->(47,28))                                                           0.061     1.524
| (IPIN:886198 side: (TOP,) (47,28))                                                                     0.101     1.625
| (intra 'clb' routing)                                                                                  0.085     1.710
$abc$44827$new_new_n1474__.in[4] (.names at (47,28))                                                     0.000     1.710
| (primitive '.names' combinational delay)                                                               0.173     1.882
$abc$44827$new_new_n1474__.out[0] (.names at (47,28))                                                    0.000     1.882
| (intra 'clb' routing)                                                                                  0.000     1.882
| (OPIN:886172 side: (TOP,) (47,28))                                                                     0.000     1.882
| (CHANX:2249834 L4 length:4 (47,28)->(50,28))                                                           0.119     2.001
| (CHANX:2249912 L1 length:1 (49,28)->(49,28))                                                           0.061     2.062
| (CHANY:2743472 L4 length:4 (49,29)->(49,32))                                                           0.119     2.181
| (CHANX:2276787 L4 length:4 (49,32)->(46,32))                                                           0.119     2.300
| (IPIN:975559 side: (TOP,) (48,32))                                                                     0.101     2.401
| (intra 'clb' routing)                                                                                  0.085     2.486
$abc$44827$new_new_n1478__.in[0] (.names at (48,32))                                                     0.000     2.486
| (primitive '.names' combinational delay)                                                               0.025     2.511
$abc$44827$new_new_n1478__.out[0] (.names at (48,32))                                                    0.000     2.511
| (intra 'clb' routing)                                                                                  0.000     2.511
| (OPIN:975531 side: (RIGHT,) (48,32))                                                                   0.000     2.511
| (CHANY:2738997 L4 length:4 (48,32)->(48,29))                                                           0.119     2.630
| (CHANX:2249942 L4 length:4 (49,28)->(52,28))                                                           0.119     2.749
| (IPIN:886494 side: (TOP,) (49,28))                                                                     0.101     2.850
| (intra 'clb' routing)                                                                                  0.085     2.935
$abc$44827$new_new_n1487__.in[0] (.names at (49,28))                                                     0.000     2.935
| (primitive '.names' combinational delay)                                                               0.173     3.107
$abc$44827$new_new_n1487__.out[0] (.names at (49,28))                                                    0.000     3.107
| (intra 'clb' routing)                                                                                  0.000     3.107
| (OPIN:886477 side: (RIGHT,) (49,28))                                                                   0.000     3.107
| (CHANY:2743353 L1 length:1 (49,28)->(49,28))                                                           0.061     3.168
| (CHANX:2243025 L4 length:4 (49,27)->(46,27))                                                           0.119     3.287
| (CHANY:2738920 L1 length:1 (48,28)->(48,28))                                                           0.061     3.348
| (CHANX:2249867 L1 length:1 (48,28)->(48,28))                                                           0.061     3.409
| (IPIN:886350 side: (TOP,) (48,28))                                                                     0.101     3.510
| (intra 'clb' routing)                                                                                  0.085     3.595
$abc$44827$new_new_n1488__.in[2] (.names at (48,28))                                                     0.000     3.595
| (primitive '.names' combinational delay)                                                               0.218     3.813
$abc$44827$new_new_n1488__.out[0] (.names at (48,28))                                                    0.000     3.813
| (intra 'clb' routing)                                                                                  0.085     3.898
$abc$22685$li484_li484.in[5] (.names at (48,28))                                                         0.000     3.898
| (primitive '.names' combinational delay)                                                               0.172     4.070
$abc$22685$li484_li484.out[0] (.names at (48,28))                                                        0.000     4.070
| (intra 'clb' routing)                                                                                  0.000     4.070
pr[35].D[0] (dffre at (48,28))                                                                           0.000     4.070
data arrival time                                                                                                  4.070

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[35].C[0] (dffre at (48,28))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.070
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.208


#Path 82
Startpoint: pr[38].Q[0] (dffre at (48,26) clocked by clk)
Endpoint  : out:pr[38].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[38].C[0] (dffre at (48,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[38].Q[0] (dffre at (48,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:842917 side: (TOP,) (48,26))                             0.000     1.048
| (CHANX:2236361 L1 length:1 (48,26)->(48,26))                   0.061     1.109
| (CHANY:2734173 L4 length:4 (47,26)->(47,23))                   0.119     1.228
| (CHANX:2209374 L4 length:4 (48,22)->(51,22))                   0.119     1.347
| (CHANY:2747255 L4 length:4 (50,22)->(50,19))                   0.119     1.466
| (CHANX:2189215 L1 length:1 (50,19)->(50,19))                   0.061     1.527
| (CHANY:2742631 L4 length:4 (49,19)->(49,16))                   0.119     1.646
| (CHANY:2742447 L4 length:4 (49,16)->(49,13))                   0.119     1.765
| (CHANX:2141883 L1 length:1 (49,12)->(49,12))                   0.061     1.826
| (CHANY:2737739 L4 length:4 (48,12)->(48,9))                    0.119     1.945
| (CHANX:2114815 L1 length:1 (48,8)->(48,8))                     0.061     2.006
| (CHANY:2733031 L4 length:4 (47,8)->(47,5))                     0.119     2.124
| (CHANY:2732847 L4 length:4 (47,5)->(47,2))                     0.119     2.243
| (CHANY:2732807 L1 length:1 (47,2)->(47,2))                     0.061     2.304
| (CHANX:2067560 L1 length:1 (48,1)->(48,1))                     0.061     2.365
| (IPIN:136970 side: (TOP,) (48,1))                              0.101     2.466
| (intra 'io' routing)                                           0.733     3.199
out:pr[38].outpad[0] (.output at (48,1))                        -0.000     3.199
data arrival time                                                          3.199

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.199


#Path 83
Startpoint: pi[33].Q[0] (dffre at (49,28) clocked by clk)
Endpoint  : out:pi[33].outpad[0] (.output at (50,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[33].C[0] (dffre at (49,28))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[33].Q[0] (dffre at (49,28)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:886463 side: (TOP,) (49,28))                             0.000     1.048
| (CHANX:2249908 L1 length:1 (49,28)->(49,28))                   0.061     1.109
| (CHANY:2743219 L4 length:4 (49,28)->(49,25))                   0.119     1.228
| (CHANX:2222964 L1 length:1 (50,24)->(50,24))                   0.061     1.289
| (CHANY:2747411 L4 length:4 (50,24)->(50,21))                   0.119     1.408
| (CHANX:2195959 L1 length:1 (50,20)->(50,20))                   0.061     1.469
| (CHANY:2742703 L4 length:4 (49,20)->(49,17))                   0.119     1.588
| (CHANX:2168891 L1 length:1 (49,16)->(49,16))                   0.061     1.649
| (CHANY:2737995 L4 length:4 (48,16)->(48,13))                   0.119     1.768
| (CHANX:2141823 L1 length:1 (48,12)->(48,12))                   0.061     1.829
| (CHANY:2733287 L4 length:4 (47,12)->(47,9))                    0.119     1.948
| (CHANY:2733103 L4 length:4 (47,9)->(47,6))                     0.119     2.067
| (CHANX:2094491 L1 length:1 (47,5)->(47,5))                     0.061     2.128
| (CHANY:2728395 L4 length:4 (46,5)->(46,2))                     0.119     2.246
| (CHANX:2067532 L4 length:4 (47,1)->(50,1))                     0.119     2.365
| (IPIN:142715 side: (TOP,) (50,1))                              0.101     2.466
| (intra 'io' routing)                                           0.733     3.199
out:pi[33].outpad[0] (.output at (50,1))                        -0.000     3.199
data arrival time                                                          3.199

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.199


#Path 84
Startpoint: pr[2].Q[0] (dffre at (45,24) clocked by clk)
Endpoint  : out:pr[2].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[2].C[0] (dffre at (45,24))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[2].Q[0] (dffre at (45,24)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:800966 side: (TOP,) (45,24))                             0.000     1.048
| (CHANX:2222653 L1 length:1 (45,24)->(45,24))                   0.061     1.109
| (CHANY:2720713 L4 length:4 (44,24)->(44,21))                   0.119     1.228
| (CHANX:2195585 L1 length:1 (44,20)->(44,20))                   0.061     1.289
| (CHANY:2716005 L4 length:4 (43,20)->(43,17))                   0.119     1.408
| (CHANX:2168517 L1 length:1 (43,16)->(43,16))                   0.061     1.469
| (CHANY:2711297 L4 length:4 (42,16)->(42,13))                   0.119     1.588
| (CHANX:2141538 L4 length:4 (43,12)->(46,12))                   0.119     1.707
| (CHANY:2728833 L4 length:4 (46,12)->(46,9))                    0.119     1.826
| (CHANY:2728637 L4 length:4 (46,9)->(46,6))                     0.119     1.945
| (CHANX:2101201 L1 length:1 (46,6)->(46,6))                     0.061     2.006
| (CHANY:2723989 L4 length:4 (45,6)->(45,3))                     0.119     2.124
| (CHANX:2087607 L1 length:1 (45,4)->(45,4))                     0.061     2.185
| (CHANY:2719427 L4 length:4 (44,4)->(44,1))                     0.119     2.304
| (CHANX:2067366 L1 length:1 (45,1)->(45,1))                     0.061     2.365
| (IPIN:128329 side: (TOP,) (45,1))                              0.101     2.466
| (intra 'io' routing)                                           0.733     3.199
out:pr[2].outpad[0] (.output at (45,1))                         -0.000     3.199
data arrival time                                                          3.199

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.199


#Path 85
Startpoint: pr[0].Q[0] (dffre at (45,24) clocked by clk)
Endpoint  : out:pr[0].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[0].C[0] (dffre at (45,24))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[0].Q[0] (dffre at (45,24)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:800984 side: (RIGHT,) (45,24))                           0.000     1.048
| (CHANY:2725145 L4 length:4 (45,24)->(45,21))                   0.119     1.167
| (CHANX:2202405 L1 length:1 (45,21)->(45,21))                   0.061     1.228
| (CHANY:2720513 L4 length:4 (44,21)->(44,18))                   0.119     1.347
| (CHANY:2720317 L4 length:4 (44,18)->(44,15))                   0.119     1.466
| (CHANX:2155085 L1 length:1 (44,14)->(44,14))                   0.061     1.527
| (CHANY:2715609 L4 length:4 (43,14)->(43,11))                   0.119     1.646
| (CHANX:2134757 L1 length:1 (43,11)->(43,11))                   0.061     1.707
| (CHANY:2710977 L4 length:4 (42,11)->(42,8))                    0.119     1.826
| (CHANY:2710781 L4 length:4 (42,8)->(42,5))                     0.119     1.945
| (CHANX:2094193 L1 length:1 (42,5)->(42,5))                     0.061     2.006
| (CHANY:2706133 L4 length:4 (41,5)->(41,2))                     0.119     2.124
| (CHANX:2067190 L4 length:4 (42,1)->(45,1))                     0.119     2.243
| (CHANY:2723765 L4 length:1 (45,1)->(45,1))                     0.119     2.362
| (IPIN:128368 side: (RIGHT,) (45,1))                            0.101     2.463
| (intra 'io' routing)                                           0.733     3.196
out:pr[0].outpad[0] (.output at (45,1))                         -0.000     3.196
data arrival time                                                          3.196

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.196
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.196


#Path 86
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29) clocked by clk)
Endpoint  : pi[27].D[0] (dffre at (47,30) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,29))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:908761 side: (RIGHT,) (46,29))                                                                   0.000     1.045
| (CHANY:2730124 L4 length:4 (46,29)->(46,32))                                                           0.119     1.164
| (CHANX:2276591 L4 length:4 (46,32)->(43,32))                                                           0.119     1.283
| (CHANY:2721444 L1 length:1 (44,33)->(44,33))                                                           0.061     1.344
| (CHANX:2283456 L4 length:4 (45,33)->(48,33))                                                           0.119     1.463
| (IPIN:999911 side: (TOP,) (45,33))                                                                     0.101     1.564
| (intra 'clb' routing)                                                                                  0.085     1.649
$abc$44827$new_new_n1293__.in[3] (.names at (45,33))                                                     0.000     1.649
| (primitive '.names' combinational delay)                                                               0.152     1.801
$abc$44827$new_new_n1293__.out[0] (.names at (45,33))                                                    0.000     1.801
| (intra 'clb' routing)                                                                                  0.000     1.801
| (OPIN:999876 side: (TOP,) (45,33))                                                                     0.000     1.801
| (CHANX:2283429 L1 length:1 (45,33)->(45,33))                                                           0.061     1.862
| (CHANY:2721281 L4 length:4 (44,33)->(44,30))                                                           0.119     1.981
| (CHANY:2721085 L4 length:4 (44,30)->(44,27))                                                           0.119     2.099
| (CHANX:2256428 L1 length:1 (45,29)->(45,29))                                                           0.061     2.160
| (CHANY:2725643 L1 length:1 (45,29)->(45,29))                                                           0.061     2.221
| (IPIN:908596 side: (RIGHT,) (45,29))                                                                   0.101     2.322
| (intra 'clb' routing)                                                                                  0.085     2.407
$abc$44827$new_new_n1294__.in[0] (.names at (45,29))                                                     0.000     2.407
| (primitive '.names' combinational delay)                                                               0.148     2.555
$abc$44827$new_new_n1294__.out[0] (.names at (45,29))                                                    0.000     2.555
| (intra 'clb' routing)                                                                                  0.000     2.555
| (OPIN:908540 side: (TOP,) (45,29))                                                                     0.000     2.555
| (CHANX:2256440 L4 length:4 (45,29)->(48,29))                                                           0.119     2.674
| (CHANY:2725696 L1 length:1 (45,30)->(45,30))                                                           0.061     2.735
| (IPIN:933627 side: (RIGHT,) (45,30))                                                                   0.101     2.836
| (intra 'clb' routing)                                                                                  0.085     2.921
$abc$44827$new_new_n1316__.in[3] (.names at (45,30))                                                     0.000     2.921
| (primitive '.names' combinational delay)                                                               0.025     2.946
$abc$44827$new_new_n1316__.out[0] (.names at (45,30))                                                    0.000     2.946
| (intra 'clb' routing)                                                                                  0.000     2.946
| (OPIN:933577 side: (TOP,) (45,30))                                                                     0.000     2.946
| (CHANX:2263194 L4 length:4 (45,30)->(48,30))                                                           0.119     3.065
| (CHANY:2734603 L1 length:1 (47,30)->(47,30))                                                           0.061     3.126
| (IPIN:933783 side: (RIGHT,) (47,30))                                                                   0.101     3.226
| (intra 'clb' routing)                                                                                  0.085     3.311
$abc$44827$new_new_n1323__.in[4] (.names at (47,30))                                                     0.000     3.311
| (primitive '.names' combinational delay)                                                               0.197     3.508
$abc$44827$new_new_n1323__.out[0] (.names at (47,30))                                                    0.000     3.508
| (intra 'clb' routing)                                                                                  0.000     3.508
| (OPIN:933723 side: (TOP,) (47,30))                                                                     0.000     3.508
| (CHANX:2263296 L1 length:1 (47,30)->(47,30))                                                           0.061     3.569
| (CHANY:2734591 L1 length:1 (47,30)->(47,30))                                                           0.061     3.630
| (IPIN:933793 side: (RIGHT,) (47,30))                                                                   0.101     3.731
| (intra 'clb' routing)                                                                                  0.085     3.816
$abc$22685$li437_li437.in[3] (.names at (47,30))                                                         0.000     3.816
| (primitive '.names' combinational delay)                                                               0.218     4.034
$abc$22685$li437_li437.out[0] (.names at (47,30))                                                        0.000     4.034
| (intra 'clb' routing)                                                                                  0.000     4.034
pi[27].D[0] (dffre at (47,30))                                                                           0.000     4.034
data arrival time                                                                                                  4.034

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pi[27].C[0] (dffre at (47,30))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.034
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.171


#Path 87
Startpoint: pr[37].Q[0] (dffre at (48,26) clocked by clk)
Endpoint  : out:pr[37].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[37].C[0] (dffre at (48,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[37].Q[0] (dffre at (48,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:842908 side: (TOP,) (48,26))                             0.000     1.048
| (CHANX:2236390 L4 length:4 (48,26)->(51,26))                   0.119     1.167
| (CHANY:2751973 L4 length:4 (51,26)->(51,23))                   0.119     1.286
| (CHANY:2751785 L4 length:4 (51,23)->(51,20))                   0.119     1.405
| (CHANX:2189281 L1 length:1 (51,19)->(51,19))                   0.061     1.466
| (CHANY:2747077 L4 length:4 (50,19)->(50,16))                   0.119     1.585
| (CHANX:2162213 L1 length:1 (50,15)->(50,15))                   0.061     1.646
| (CHANY:2742369 L4 length:4 (49,15)->(49,12))                   0.119     1.765
| (CHANY:2742173 L4 length:4 (49,12)->(49,9))                    0.119     1.884
| (CHANX:2114893 L1 length:1 (49,8)->(49,8))                     0.061     1.945
| (CHANY:2737465 L4 length:4 (48,8)->(48,5))                     0.119     2.064
| (CHANX:2087825 L1 length:1 (48,4)->(48,4))                     0.061     2.124
| (CHANY:2732667 L4 length:4 (47,4)->(47,1))                     0.119     2.243
| (CHANX:2067544 L1 length:1 (48,1)->(48,1))                     0.061     2.304
| (IPIN:136962 side: (TOP,) (48,1))                              0.101     2.405
| (intra 'io' routing)                                           0.733     3.138
out:pr[37].outpad[0] (.output at (48,1))                        -0.000     3.138
data arrival time                                                          3.138

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.138
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.138


#Path 88
Startpoint: pi[6].Q[0] (dffre at (45,24) clocked by clk)
Endpoint  : out:pi[6].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[6].C[0] (dffre at (45,24))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[6].Q[0] (dffre at (45,24)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:800963 side: (TOP,) (45,24))                             0.000     1.048
| (CHANX:2222647 L1 length:1 (45,24)->(45,24))                   0.061     1.109
| (CHANY:2720719 L4 length:4 (44,24)->(44,21))                   0.119     1.228
| (CHANX:2195579 L1 length:1 (44,20)->(44,20))                   0.061     1.289
| (CHANY:2716011 L4 length:4 (43,20)->(43,17))                   0.119     1.408
| (CHANX:2168511 L1 length:1 (43,16)->(43,16))                   0.061     1.469
| (CHANY:2711303 L4 length:4 (42,16)->(42,13))                   0.119     1.588
| (CHANY:2711119 L4 length:4 (42,13)->(42,10))                   0.119     1.707
| (CHANX:2121179 L1 length:1 (42,9)->(42,9))                     0.061     1.768
| (CHANY:2706411 L4 length:4 (41,9)->(41,6))                     0.119     1.887
| (CHANX:2094111 L1 length:1 (41,5)->(41,5))                     0.061     1.948
| (CHANY:2701703 L4 length:4 (40,5)->(40,2))                     0.119     2.067
| (CHANX:2067144 L4 length:4 (41,1)->(44,1))                     0.119     2.185
| (CHANX:2067282 L4 length:4 (43,1)->(46,1))                     0.119     2.304
| (IPIN:128310 side: (TOP,) (45,1))                              0.101     2.405
| (intra 'io' routing)                                           0.733     3.138
out:pi[6].outpad[0] (.output at (45,1))                          0.000     3.138
data arrival time                                                          3.138

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.138
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.138


#Path 89
Startpoint: pr[7].Q[0] (dffre at (45,24) clocked by clk)
Endpoint  : out:pr[7].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[7].C[0] (dffre at (45,24))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[7].Q[0] (dffre at (45,24)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:800971 side: (TOP,) (45,24))                             0.000     1.048
| (CHANX:2222663 L1 length:1 (45,24)->(45,24))                   0.061     1.109
| (CHANY:2720703 L4 length:4 (44,24)->(44,21))                   0.119     1.228
| (CHANY:2720503 L4 length:4 (44,21)->(44,18))                   0.119     1.347
| (CHANX:2182079 L1 length:1 (44,18)->(44,18))                   0.061     1.408
| (CHANY:2715879 L4 length:4 (43,18)->(43,15))                   0.119     1.527
| (CHANX:2155011 L1 length:1 (43,14)->(43,14))                   0.061     1.588
| (CHANY:2711171 L4 length:4 (42,14)->(42,11))                   0.119     1.707
| (CHANY:2710979 L4 length:4 (42,11)->(42,8))                    0.119     1.826
| (CHANX:2107780 L4 length:4 (43,7)->(46,7))                     0.119     1.945
| (CHANY:2719623 L4 length:4 (44,7)->(44,4))                     0.119     2.064
| (CHANX:2080904 L4 length:4 (45,3)->(48,3))                     0.119     2.182
| (CHANY:2723881 L4 length:3 (45,3)->(45,1))                     0.119     2.301
| (IPIN:128362 side: (RIGHT,) (45,1))                            0.101     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pr[7].outpad[0] (.output at (45,1))                         -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 90
Startpoint: pr[6].Q[0] (dffre at (45,24) clocked by clk)
Endpoint  : out:pr[6].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[6].C[0] (dffre at (45,24))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[6].Q[0] (dffre at (45,24)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:800975 side: (RIGHT,) (45,24))                           0.000     1.048
| (CHANY:2725143 L4 length:4 (45,24)->(45,21))                   0.119     1.167
| (CHANX:2209149 L1 length:1 (45,22)->(45,22))                   0.061     1.228
| (CHANY:2720585 L4 length:4 (44,22)->(44,19))                   0.119     1.347
| (CHANX:2182081 L1 length:1 (44,18)->(44,18))                   0.061     1.408
| (CHANY:2715877 L4 length:4 (43,18)->(43,15))                   0.119     1.527
| (CHANY:2715751 L4 length:4 (43,16)->(43,13))                   0.119     1.646
| (CHANX:2141507 L1 length:1 (43,12)->(43,12))                   0.061     1.707
| (CHANY:2711043 L4 length:4 (42,12)->(42,9))                    0.119     1.826
| (CHANX:2114532 L4 length:4 (43,8)->(46,8))                     0.119     1.945
| (CHANY:2715237 L4 length:4 (43,8)->(43,5))                     0.119     2.064
| (CHANY:2715049 L4 length:4 (43,5)->(43,2))                     0.119     2.182
| (CHANX:2067338 L4 length:4 (44,1)->(47,1))                     0.119     2.301
| (IPIN:128333 side: (TOP,) (45,1))                              0.101     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pr[6].outpad[0] (.output at (45,1))                         -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 91
Startpoint: pi[5].Q[0] (dffre at (45,24) clocked by clk)
Endpoint  : out:pi[5].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[5].C[0] (dffre at (45,24))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[5].Q[0] (dffre at (45,24)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:800965 side: (TOP,) (45,24))                             0.000     1.048
| (CHANX:2222651 L1 length:1 (45,24)->(45,24))                   0.061     1.109
| (CHANY:2720715 L4 length:4 (44,24)->(44,21))                   0.119     1.228
| (CHANX:2195583 L1 length:1 (44,20)->(44,20))                   0.061     1.289
| (CHANY:2716007 L4 length:4 (43,20)->(43,17))                   0.119     1.408
| (CHANX:2168515 L1 length:1 (43,16)->(43,16))                   0.061     1.469
| (CHANY:2711299 L4 length:4 (42,16)->(42,13))                   0.119     1.588
| (CHANY:2711107 L4 length:4 (42,13)->(42,10))                   0.119     1.707
| (CHANY:2710915 L4 length:4 (42,10)->(42,7))                    0.119     1.826
| (CHANX:2107778 L4 length:4 (43,7)->(46,7))                     0.119     1.945
| (CHANY:2724067 L4 length:4 (45,7)->(45,4))                     0.119     2.064
| (CHANY:2723827 L4 length:4 (45,4)->(45,1))                     0.119     2.182
| (CHANY:2723809 L4 length:3 (45,3)->(45,1))                     0.119     2.301
| (IPIN:128366 side: (RIGHT,) (45,1))                            0.101     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pi[5].outpad[0] (.output at (45,1))                         -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 92
Startpoint: pi[1].Q[0] (dffre at (47,27) clocked by clk)
Endpoint  : out:pi[1].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[1].C[0] (dffre at (47,27))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[1].Q[0] (dffre at (47,27)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:867428 side: (RIGHT,) (47,27))                           0.000     1.048
| (CHANY:2734247 L4 length:4 (47,27)->(47,24))                   0.119     1.167
| (CHANX:2216035 L1 length:1 (47,23)->(47,23))                   0.061     1.228
| (CHANY:2729539 L4 length:4 (46,23)->(46,20))                   0.119     1.347
| (CHANY:2729347 L4 length:4 (46,20)->(46,17))                   0.119     1.466
| (CHANY:2729155 L4 length:4 (46,17)->(46,14))                   0.119     1.585
| (CHANY:2728963 L4 length:4 (46,14)->(46,11))                   0.119     1.704
| (CHANX:2128199 L1 length:1 (46,10)->(46,10))                   0.061     1.765
| (CHANY:2724255 L4 length:4 (45,10)->(45,7))                    0.119     1.884
| (CHANY:2724055 L4 length:4 (45,7)->(45,4))                     0.119     2.003
| (CHANX:2094365 L1 length:1 (45,5)->(45,5))                     0.061     2.064
| (CHANY:2719497 L4 length:4 (44,5)->(44,2))                     0.119     2.182
| (CHANX:2067402 L4 length:4 (45,1)->(48,1))                     0.119     2.301
| (IPIN:134086 side: (TOP,) (47,1))                              0.101     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pi[1].outpad[0] (.output at (47,1))                         -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 93
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[25] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[30].D[0] (dffre at (47,29) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[25] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:975078 side: (TOP,) (46,33))                                                                     0.000     1.045
| (CHANX:2283510 L4 length:4 (46,33)->(49,33))                                                           0.119     1.164
| (CHANY:2739231 L1 length:1 (48,33)->(48,33))                                                           0.061     1.225
| (CHANX:2276715 L4 length:4 (48,32)->(45,32))                                                           0.119     1.344
| (IPIN:975542 side: (TOP,) (48,32))                                                                     0.101     1.445
| (intra 'clb' routing)                                                                                  0.085     1.530
$abc$44827$new_new_n1453__.in[1] (.names at (48,32))                                                     0.000     1.530
| (primitive '.names' combinational delay)                                                               0.173     1.703
$abc$44827$new_new_n1453__.out[0] (.names at (48,32))                                                    0.000     1.703
| (intra 'clb' routing)                                                                                  0.000     1.703
| (OPIN:975534 side: (RIGHT,) (48,32))                                                                   0.000     1.703
| (CHANY:2739179 L1 length:1 (48,32)->(48,32))                                                           0.061     1.764
| (CHANX:2269951 L4 length:4 (48,31)->(45,31))                                                           0.119     1.882
| (IPIN:952495 side: (TOP,) (47,31))                                                                     0.101     1.983
| (intra 'clb' routing)                                                                                  0.085     2.068
$abc$44827$new_new_n1457__.in[0] (.names at (47,31))                                                     0.000     2.068
| (primitive '.names' combinational delay)                                                               0.173     2.241
$abc$44827$new_new_n1457__.out[0] (.names at (47,31))                                                    0.000     2.241
| (intra 'clb' routing)                                                                                  0.000     2.241
| (OPIN:952471 side: (TOP,) (47,31))                                                                     0.000     2.241
| (CHANX:2270084 L4 length:4 (47,31)->(50,31))                                                           0.119     2.360
| (CHANY:2734501 L4 length:4 (47,31)->(47,28))                                                           0.119     2.479
| (CHANX:2249896 L4 length:4 (48,28)->(51,28))                                                           0.119     2.597
| (IPIN:886339 side: (TOP,) (48,28))                                                                     0.101     2.698
| (intra 'clb' routing)                                                                                  0.085     2.783
$abc$44827$new_new_n1467__.in[1] (.names at (48,28))                                                     0.000     2.783
| (primitive '.names' combinational delay)                                                               0.218     3.001
$abc$44827$new_new_n1467__.out[0] (.names at (48,28))                                                    0.000     3.001
| (intra 'clb' routing)                                                                                  0.000     3.001
| (OPIN:886330 side: (RIGHT,) (48,28))                                                                   0.000     3.001
| (CHANY:2738960 L4 length:4 (48,28)->(48,31))                                                           0.119     3.120
| (CHANX:2263373 L1 length:1 (48,30)->(48,30))                                                           0.061     3.181
| (CHANY:2734425 L4 length:4 (47,30)->(47,27))                                                           0.119     3.300
| (IPIN:909114 side: (RIGHT,) (47,29))                                                                   0.101     3.401
| (intra 'clb' routing)                                                                                  0.085     3.486
$abc$44827$new_new_n1470__.in[1] (.names at (47,29))                                                     0.000     3.486
| (primitive '.names' combinational delay)                                                               0.197     3.683
$abc$44827$new_new_n1470__.out[0] (.names at (47,29))                                                    0.000     3.683
| (intra 'clb' routing)                                                                                  0.085     3.768
$abc$22685$li479_li479.in[4] (.names at (47,29))                                                         0.000     3.768
| (primitive '.names' combinational delay)                                                               0.218     3.986
$abc$22685$li479_li479.out[0] (.names at (47,29))                                                        0.000     3.986
| (intra 'clb' routing)                                                                                  0.000     3.986
pr[30].D[0] (dffre at (47,29))                                                                           0.000     3.986
data arrival time                                                                                                  3.986

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[30].C[0] (dffre at (47,29))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.986
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.123


#Path 94
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[25] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[29].D[0] (dffre at (47,29) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[25] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:975078 side: (TOP,) (46,33))                                                                     0.000     1.045
| (CHANX:2283510 L4 length:4 (46,33)->(49,33))                                                           0.119     1.164
| (CHANY:2739231 L1 length:1 (48,33)->(48,33))                                                           0.061     1.225
| (CHANX:2276715 L4 length:4 (48,32)->(45,32))                                                           0.119     1.344
| (IPIN:975542 side: (TOP,) (48,32))                                                                     0.101     1.445
| (intra 'clb' routing)                                                                                  0.085     1.530
$abc$44827$new_new_n1453__.in[1] (.names at (48,32))                                                     0.000     1.530
| (primitive '.names' combinational delay)                                                               0.173     1.703
$abc$44827$new_new_n1453__.out[0] (.names at (48,32))                                                    0.000     1.703
| (intra 'clb' routing)                                                                                  0.000     1.703
| (OPIN:975534 side: (RIGHT,) (48,32))                                                                   0.000     1.703
| (CHANY:2739179 L1 length:1 (48,32)->(48,32))                                                           0.061     1.764
| (CHANX:2269951 L4 length:4 (48,31)->(45,31))                                                           0.119     1.882
| (IPIN:952495 side: (TOP,) (47,31))                                                                     0.101     1.983
| (intra 'clb' routing)                                                                                  0.085     2.068
$abc$44827$new_new_n1457__.in[0] (.names at (47,31))                                                     0.000     2.068
| (primitive '.names' combinational delay)                                                               0.173     2.241
$abc$44827$new_new_n1457__.out[0] (.names at (47,31))                                                    0.000     2.241
| (intra 'clb' routing)                                                                                  0.000     2.241
| (OPIN:952471 side: (TOP,) (47,31))                                                                     0.000     2.241
| (CHANX:2270084 L4 length:4 (47,31)->(50,31))                                                           0.119     2.360
| (CHANY:2734501 L4 length:4 (47,31)->(47,28))                                                           0.119     2.479
| (CHANX:2249896 L4 length:4 (48,28)->(51,28))                                                           0.119     2.597
| (IPIN:886339 side: (TOP,) (48,28))                                                                     0.101     2.698
| (intra 'clb' routing)                                                                                  0.085     2.783
$abc$44827$new_new_n1467__.in[1] (.names at (48,28))                                                     0.000     2.783
| (primitive '.names' combinational delay)                                                               0.218     3.001
$abc$44827$new_new_n1467__.out[0] (.names at (48,28))                                                    0.000     3.001
| (intra 'clb' routing)                                                                                  0.000     3.001
| (OPIN:886330 side: (RIGHT,) (48,28))                                                                   0.000     3.001
| (CHANY:2738960 L4 length:4 (48,28)->(48,31))                                                           0.119     3.120
| (CHANX:2263373 L1 length:1 (48,30)->(48,30))                                                           0.061     3.181
| (CHANY:2734425 L4 length:4 (47,30)->(47,27))                                                           0.119     3.300
| (IPIN:909114 side: (RIGHT,) (47,29))                                                                   0.101     3.401
| (intra 'clb' routing)                                                                                  0.085     3.486
$abc$44827$new_new_n1470__.in[1] (.names at (47,29))                                                     0.000     3.486
| (primitive '.names' combinational delay)                                                               0.197     3.683
$abc$44827$new_new_n1470__.out[0] (.names at (47,29))                                                    0.000     3.683
| (intra 'clb' routing)                                                                                  0.085     3.768
$abc$22685$li478_li478.in[2] (.names at (47,29))                                                         0.000     3.768
| (primitive '.names' combinational delay)                                                               0.218     3.986
$abc$22685$li478_li478.out[0] (.names at (47,29))                                                        0.000     3.986
| (intra 'clb' routing)                                                                                  0.000     3.986
pr[29].D[0] (dffre at (47,29))                                                                           0.000     3.986
data arrival time                                                                                                  3.986

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[29].C[0] (dffre at (47,29))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.986
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.123


#Path 95
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29) clocked by clk)
Endpoint  : pi[21].D[0] (dffre at (45,30) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,29))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:908761 side: (RIGHT,) (46,29))                                                                   0.000     1.045
| (CHANY:2730124 L4 length:4 (46,29)->(46,32))                                                           0.119     1.164
| (CHANX:2276591 L4 length:4 (46,32)->(43,32))                                                           0.119     1.283
| (CHANY:2721444 L1 length:1 (44,33)->(44,33))                                                           0.061     1.344
| (CHANX:2283456 L4 length:4 (45,33)->(48,33))                                                           0.119     1.463
| (IPIN:999911 side: (TOP,) (45,33))                                                                     0.101     1.564
| (intra 'clb' routing)                                                                                  0.085     1.649
$abc$44827$new_new_n1293__.in[3] (.names at (45,33))                                                     0.000     1.649
| (primitive '.names' combinational delay)                                                               0.152     1.801
$abc$44827$new_new_n1293__.out[0] (.names at (45,33))                                                    0.000     1.801
| (intra 'clb' routing)                                                                                  0.000     1.801
| (OPIN:999876 side: (TOP,) (45,33))                                                                     0.000     1.801
| (CHANX:2283429 L1 length:1 (45,33)->(45,33))                                                           0.061     1.862
| (CHANY:2721281 L4 length:4 (44,33)->(44,30))                                                           0.119     1.981
| (CHANY:2721085 L4 length:4 (44,30)->(44,27))                                                           0.119     2.099
| (CHANX:2256428 L1 length:1 (45,29)->(45,29))                                                           0.061     2.160
| (CHANY:2725643 L1 length:1 (45,29)->(45,29))                                                           0.061     2.221
| (IPIN:908596 side: (RIGHT,) (45,29))                                                                   0.101     2.322
| (intra 'clb' routing)                                                                                  0.085     2.407
$abc$44827$new_new_n1294__.in[0] (.names at (45,29))                                                     0.000     2.407
| (primitive '.names' combinational delay)                                                               0.148     2.555
$abc$44827$new_new_n1294__.out[0] (.names at (45,29))                                                    0.000     2.555
| (intra 'clb' routing)                                                                                  0.000     2.555
| (OPIN:908540 side: (TOP,) (45,29))                                                                     0.000     2.555
| (CHANX:2256249 L4 length:4 (45,29)->(42,29))                                                           0.119     2.674
| (CHANY:2721248 L1 length:1 (44,30)->(44,30))                                                           0.061     2.735
| (CHANX:2263107 L1 length:1 (44,30)->(44,30))                                                           0.061     2.796
| (IPIN:933449 side: (TOP,) (44,30))                                                                     0.101     2.897
| (intra 'clb' routing)                                                                                  0.085     2.982
$abc$44827$new_new_n1303__.in[1] (.names at (44,30))                                                     0.000     2.982
| (primitive '.names' combinational delay)                                                               0.099     3.081
$abc$44827$new_new_n1303__.out[0] (.names at (44,30))                                                    0.000     3.081
| (intra 'clb' routing)                                                                                  0.000     3.081
| (OPIN:933436 side: (RIGHT,) (44,30))                                                                   0.000     3.081
| (CHANY:2721270 L4 length:4 (44,30)->(44,33))                                                           0.119     3.200
| (CHANX:2263162 L1 length:1 (45,30)->(45,30))                                                           0.061     3.261
| (IPIN:933596 side: (TOP,) (45,30))                                                                     0.101     3.361
| (intra 'clb' routing)                                                                                  0.085     3.447
$abc$44827$new_new_n1307__.in[1] (.names at (45,30))                                                     0.000     3.447
| (primitive '.names' combinational delay)                                                               0.218     3.665
$abc$44827$new_new_n1307__.out[0] (.names at (45,30))                                                    0.000     3.665
| (intra 'clb' routing)                                                                                  0.085     3.750
$abc$22685$li431_li431.in[3] (.names at (45,30))                                                         0.000     3.750
| (primitive '.names' combinational delay)                                                               0.218     3.968
$abc$22685$li431_li431.out[0] (.names at (45,30))                                                        0.000     3.968
| (intra 'clb' routing)                                                                                  0.000     3.968
pi[21].D[0] (dffre at (45,30))                                                                           0.000     3.968
data arrival time                                                                                                  3.968

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pi[21].C[0] (dffre at (45,30))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.968
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.105


#Path 96
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29) clocked by clk)
Endpoint  : pi[37].D[0] (dffre at (48,27) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,29))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$720.B[0].z[16] (RS_DSP_MULT_REGIN_REGOUT at (46,29)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:908761 side: (RIGHT,) (46,29))                                                                   0.000     1.045
| (CHANY:2730124 L4 length:4 (46,29)->(46,32))                                                           0.119     1.164
| (CHANX:2276591 L4 length:4 (46,32)->(43,32))                                                           0.119     1.283
| (CHANY:2721444 L1 length:1 (44,33)->(44,33))                                                           0.061     1.344
| (CHANX:2283456 L4 length:4 (45,33)->(48,33))                                                           0.119     1.463
| (IPIN:999911 side: (TOP,) (45,33))                                                                     0.101     1.564
| (intra 'clb' routing)                                                                                  0.085     1.649
$abc$44827$new_new_n1293__.in[3] (.names at (45,33))                                                     0.000     1.649
| (primitive '.names' combinational delay)                                                               0.152     1.801
$abc$44827$new_new_n1293__.out[0] (.names at (45,33))                                                    0.000     1.801
| (intra 'clb' routing)                                                                                  0.000     1.801
| (OPIN:999876 side: (TOP,) (45,33))                                                                     0.000     1.801
| (CHANX:2283429 L1 length:1 (45,33)->(45,33))                                                           0.061     1.862
| (CHANY:2721281 L4 length:4 (44,33)->(44,30))                                                           0.119     1.981
| (CHANY:2721085 L4 length:4 (44,30)->(44,27))                                                           0.119     2.099
| (CHANX:2256428 L1 length:1 (45,29)->(45,29))                                                           0.061     2.160
| (CHANY:2725643 L1 length:1 (45,29)->(45,29))                                                           0.061     2.221
| (IPIN:908596 side: (RIGHT,) (45,29))                                                                   0.101     2.322
| (intra 'clb' routing)                                                                                  0.085     2.407
$abc$44827$new_new_n1294__.in[0] (.names at (45,29))                                                     0.000     2.407
| (primitive '.names' combinational delay)                                                               0.148     2.555
$abc$44827$new_new_n1294__.out[0] (.names at (45,29))                                                    0.000     2.555
| (intra 'clb' routing)                                                                                  0.000     2.555
| (OPIN:908540 side: (TOP,) (45,29))                                                                     0.000     2.555
| (CHANX:2256440 L4 length:4 (45,29)->(48,29))                                                           0.119     2.674
| (CHANY:2725696 L1 length:1 (45,30)->(45,30))                                                           0.061     2.735
| (IPIN:933627 side: (RIGHT,) (45,30))                                                                   0.101     2.836
| (intra 'clb' routing)                                                                                  0.085     2.921
$abc$44827$new_new_n1316__.in[3] (.names at (45,30))                                                     0.000     2.921
| (primitive '.names' combinational delay)                                                               0.025     2.946
$abc$44827$new_new_n1316__.out[0] (.names at (45,30))                                                    0.000     2.946
| (intra 'clb' routing)                                                                                  0.000     2.946
| (OPIN:933577 side: (TOP,) (45,30))                                                                     0.000     2.946
| (CHANX:2263210 L4 length:4 (45,30)->(48,30))                                                           0.119     3.065
| (CHANY:2738889 L4 length:4 (48,30)->(48,27))                                                           0.119     3.184
| (CHANX:2243156 L1 length:1 (49,27)->(49,27))                                                           0.061     3.245
| (IPIN:867760 side: (TOP,) (49,27))                                                                     0.101     3.345
| (intra 'clb' routing)                                                                                  0.085     3.430
$abc$44827$new_new_n1370__.in[5] (.names at (49,27))                                                     0.000     3.430
| (primitive '.names' combinational delay)                                                               0.025     3.455
$abc$44827$new_new_n1370__.out[0] (.names at (49,27))                                                    0.000     3.455
| (intra 'clb' routing)                                                                                  0.000     3.455
| (OPIN:867740 side: (RIGHT,) (49,27))                                                                   0.000     3.455
| (CHANY:2743338 L4 length:4 (49,27)->(49,30))                                                           0.119     3.574
| (CHANX:2249913 L1 length:1 (49,28)->(49,28))                                                           0.061     3.635
| (CHANY:2738765 L4 length:4 (48,28)->(48,25))                                                           0.119     3.754
| (IPIN:867630 side: (RIGHT,) (48,27))                                                                   0.101     3.855
| (intra 'clb' routing)                                                                                  0.085     3.940
$abc$22685$li447_li447.in[4] (.names at (48,27))                                                         0.000     3.940
| (primitive '.names' combinational delay)                                                               0.025     3.965
$abc$22685$li447_li447.out[0] (.names at (48,27))                                                        0.000     3.965
| (intra 'clb' routing)                                                                                  0.000     3.965
pi[37].D[0] (dffre at (48,27))                                                                           0.000     3.965
data arrival time                                                                                                  3.965

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pi[37].C[0] (dffre at (48,27))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.965
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.102


#Path 97
Startpoint: pr[5].Q[0] (dffre at (45,24) clocked by clk)
Endpoint  : out:pr[5].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[5].C[0] (dffre at (45,24))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[5].Q[0] (dffre at (45,24)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:800978 side: (RIGHT,) (45,24))                           0.000     1.048
| (CHANY:2725165 L4 length:4 (45,24)->(45,21))                   0.119     1.167
| (CHANX:2195645 L1 length:1 (45,20)->(45,20))                   0.061     1.228
| (CHANY:2720457 L4 length:4 (44,20)->(44,17))                   0.119     1.347
| (CHANX:2168577 L1 length:1 (44,16)->(44,16))                   0.061     1.408
| (CHANY:2715749 L4 length:4 (43,16)->(43,13))                   0.119     1.527
| (CHANX:2141606 L4 length:4 (44,12)->(47,12))                   0.119     1.646
| (CHANY:2728847 L4 length:4 (46,12)->(46,9))                    0.119     1.765
| (CHANX:2114683 L1 length:1 (46,8)->(46,8))                     0.061     1.826
| (CHANY:2724139 L4 length:4 (45,8)->(45,5))                     0.119     1.945
| (CHANX:2087615 L1 length:1 (45,4)->(45,4))                     0.061     2.006
| (CHANY:2719395 L4 length:4 (44,4)->(44,1))                     0.119     2.124
| (CHANX:2067406 L4 length:4 (45,1)->(48,1))                     0.119     2.243
| (IPIN:128340 side: (TOP,) (45,1))                              0.101     2.344
| (intra 'io' routing)                                           0.733     3.077
out:pr[5].outpad[0] (.output at (45,1))                         -0.000     3.077
data arrival time                                                          3.077

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.077
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.077


#Path 98
Startpoint: pi[7].Q[0] (dffre at (45,28) clocked by clk)
Endpoint  : out:pi[7].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[7].C[0] (dffre at (45,28))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[7].Q[0] (dffre at (45,28)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:886029 side: (RIGHT,) (45,28))                           0.000     1.048
| (CHANY:2725411 L4 length:4 (45,28)->(45,25))                   0.119     1.167
| (CHANY:2725219 L4 length:4 (45,25)->(45,22))                   0.119     1.286
| (CHANY:2725027 L4 length:4 (45,22)->(45,19))                   0.119     1.405
| (CHANY:2724835 L4 length:4 (45,19)->(45,16))                   0.119     1.524
| (CHANY:2724643 L4 length:4 (45,16)->(45,13))                   0.119     1.643
| (CHANY:2724451 L4 length:4 (45,13)->(45,10))                   0.119     1.762
| (CHANY:2724259 L4 length:4 (45,10)->(45,7))                    0.119     1.881
| (CHANX:2101127 L1 length:1 (45,6)->(45,6))                     0.061     1.942
| (CHANY:2719551 L4 length:4 (44,6)->(44,3))                     0.119     2.061
| (CHANY:2719329 L4 length:3 (44,3)->(44,1))                     0.119     2.179
| (CHANX:2067293 L1 length:1 (44,1)->(44,1))                     0.061     2.240
| (IPIN:125444 side: (TOP,) (44,1))                              0.101     2.341
| (intra 'io' routing)                                           0.733     3.074
out:pi[7].outpad[0] (.output at (44,1))                          0.000     3.074
data arrival time                                                          3.074

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.074
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.074


#Path 99
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[27].D[0] (dffre at (48,32) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:975053 side: (TOP,) (46,32))                                                                     0.000     1.045
| (CHANX:2276577 L4 length:4 (46,32)->(43,32))                                                           0.119     1.164
| (CHANY:2716765 L4 length:4 (43,32)->(43,29))                                                           0.119     1.283
| (CHANX:2249630 L4 length:4 (44,28)->(47,28))                                                           0.119     1.402
| (IPIN:885890 side: (TOP,) (44,28))                                                                     0.101     1.503
| (intra 'clb' routing)                                                                                  0.085     1.588
$abc$44827$new_new_n1397__.in[4] (.names at (44,28))                                                     0.000     1.588
| (primitive '.names' combinational delay)                                                               0.173     1.761
$abc$44827$new_new_n1397__.out[0] (.names at (44,28))                                                    0.000     1.761
| (intra 'clb' routing)                                                                                  0.000     1.761
| (OPIN:885876 side: (RIGHT,) (44,28))                                                                   0.000     1.761
| (CHANY:2721150 L4 length:4 (44,28)->(44,31))                                                           0.119     1.879
| (CHANY:2721334 L4 length:4 (44,31)->(44,34))                                                           0.119     1.998
| (CHANX:2276605 L1 length:1 (44,32)->(44,32))                                                           0.061     2.059
| (IPIN:974728 side: (TOP,) (44,32))                                                                     0.101     2.160
| (intra 'clb' routing)                                                                                  0.085     2.245
$abc$44827$new_new_n1408__.in[2] (.names at (44,32))                                                     0.000     2.245
| (primitive '.names' combinational delay)                                                               0.136     2.381
$abc$44827$new_new_n1408__.out[0] (.names at (44,32))                                                    0.000     2.381
| (intra 'clb' routing)                                                                                  0.000     2.381
| (OPIN:974694 side: (RIGHT,) (44,32))                                                                   0.000     2.381
| (CHANY:2721398 L4 length:4 (44,32)->(44,35))                                                           0.119     2.500
| (CHANX:2283420 L1 length:1 (45,33)->(45,33))                                                           0.061     2.560
| (IPIN:999915 side: (TOP,) (45,33))                                                                     0.101     2.661
| (intra 'clb' routing)                                                                                  0.085     2.746
$abc$44827$new_new_n1444__.in[5] (.names at (45,33))                                                     0.000     2.746
| (primitive '.names' combinational delay)                                                               0.152     2.898
$abc$44827$new_new_n1444__.out[0] (.names at (45,33))                                                    0.000     2.898
| (intra 'clb' routing)                                                                                  0.000     2.898
| (OPIN:999888 side: (RIGHT,) (45,33))                                                                   0.000     2.898
| (CHANY:2725892 L1 length:1 (45,33)->(45,33))                                                           0.061     2.959
| (CHANX:2283520 L4 length:4 (46,33)->(49,33))                                                           0.119     3.078
| (CHANY:2739069 L4 length:4 (48,33)->(48,30))                                                           0.119     3.197
| (CHANX:2276877 L1 length:1 (48,32)->(48,32))                                                           0.061     3.258
| (IPIN:975550 side: (TOP,) (48,32))                                                                     0.101     3.358
| (intra 'clb' routing)                                                                                  0.085     3.444
$abc$44827$new_new_n1461__.in[4] (.names at (48,32))                                                     0.000     3.444
| (primitive '.names' combinational delay)                                                               0.136     3.579
$abc$44827$new_new_n1461__.out[0] (.names at (48,32))                                                    0.000     3.579
| (intra 'clb' routing)                                                                                  0.085     3.664
$abc$22685$li476_li476.in[2] (.names at (48,32))                                                         0.000     3.664
| (primitive '.names' combinational delay)                                                               0.218     3.882
$abc$22685$li476_li476.out[0] (.names at (48,32))                                                        0.000     3.882
| (intra 'clb' routing)                                                                                  0.000     3.882
pr[27].D[0] (dffre at (48,32))                                                                           0.000     3.882
data arrival time                                                                                                  3.882

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[27].C[0] (dffre at (48,32))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.882
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.019


#Path 100
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[28].D[0] (dffre at (48,32) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[6] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (OPIN:975053 side: (TOP,) (46,32))                                                                     0.000     1.045
| (CHANX:2276577 L4 length:4 (46,32)->(43,32))                                                           0.119     1.164
| (CHANY:2716765 L4 length:4 (43,32)->(43,29))                                                           0.119     1.283
| (CHANX:2249630 L4 length:4 (44,28)->(47,28))                                                           0.119     1.402
| (IPIN:885890 side: (TOP,) (44,28))                                                                     0.101     1.503
| (intra 'clb' routing)                                                                                  0.085     1.588
$abc$44827$new_new_n1397__.in[4] (.names at (44,28))                                                     0.000     1.588
| (primitive '.names' combinational delay)                                                               0.173     1.761
$abc$44827$new_new_n1397__.out[0] (.names at (44,28))                                                    0.000     1.761
| (intra 'clb' routing)                                                                                  0.000     1.761
| (OPIN:885876 side: (RIGHT,) (44,28))                                                                   0.000     1.761
| (CHANY:2721150 L4 length:4 (44,28)->(44,31))                                                           0.119     1.879
| (CHANY:2721334 L4 length:4 (44,31)->(44,34))                                                           0.119     1.998
| (CHANX:2276605 L1 length:1 (44,32)->(44,32))                                                           0.061     2.059
| (IPIN:974728 side: (TOP,) (44,32))                                                                     0.101     2.160
| (intra 'clb' routing)                                                                                  0.085     2.245
$abc$44827$new_new_n1408__.in[2] (.names at (44,32))                                                     0.000     2.245
| (primitive '.names' combinational delay)                                                               0.136     2.381
$abc$44827$new_new_n1408__.out[0] (.names at (44,32))                                                    0.000     2.381
| (intra 'clb' routing)                                                                                  0.000     2.381
| (OPIN:974694 side: (RIGHT,) (44,32))                                                                   0.000     2.381
| (CHANY:2721398 L4 length:4 (44,32)->(44,35))                                                           0.119     2.500
| (CHANX:2283420 L1 length:1 (45,33)->(45,33))                                                           0.061     2.560
| (IPIN:999915 side: (TOP,) (45,33))                                                                     0.101     2.661
| (intra 'clb' routing)                                                                                  0.085     2.746
$abc$44827$new_new_n1444__.in[5] (.names at (45,33))                                                     0.000     2.746
| (primitive '.names' combinational delay)                                                               0.152     2.898
$abc$44827$new_new_n1444__.out[0] (.names at (45,33))                                                    0.000     2.898
| (intra 'clb' routing)                                                                                  0.000     2.898
| (OPIN:999888 side: (RIGHT,) (45,33))                                                                   0.000     2.898
| (CHANY:2725892 L1 length:1 (45,33)->(45,33))                                                           0.061     2.959
| (CHANX:2283520 L4 length:4 (46,33)->(49,33))                                                           0.119     3.078
| (CHANY:2739069 L4 length:4 (48,33)->(48,30))                                                           0.119     3.197
| (CHANX:2276877 L1 length:1 (48,32)->(48,32))                                                           0.061     3.258
| (IPIN:975550 side: (TOP,) (48,32))                                                                     0.101     3.358
| (intra 'clb' routing)                                                                                  0.085     3.444
$abc$44827$new_new_n1461__.in[4] (.names at (48,32))                                                     0.000     3.444
| (primitive '.names' combinational delay)                                                               0.136     3.579
$abc$44827$new_new_n1461__.out[0] (.names at (48,32))                                                    0.000     3.579
| (intra 'clb' routing)                                                                                  0.085     3.664
$abc$22685$li477_li477.in[4] (.names at (48,32))                                                         0.000     3.664
| (primitive '.names' combinational delay)                                                               0.218     3.882
$abc$22685$li477_li477.out[0] (.names at (48,32))                                                        0.000     3.882
| (intra 'clb' routing)                                                                                  0.000     3.882
pr[28].D[0] (dffre at (48,32))                                                                           0.000     3.882
data arrival time                                                                                                  3.882

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[28].C[0] (dffre at (48,32))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.882
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.019


#End of timing report
