Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Nov 30 02:08:27 2019
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 50 -file /home/gsaied/Desktop/verilog_rtl/new_mac/timing.rpt
| Design       : mac
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.864ns  (logic 2.553ns (52.499%)  route 2.310ns (47.501%))
  Logic Levels:           18  (CARRY4=10 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[4]_i_39/O
                         net (fo=1, unplaced)         0.256     1.292    mul_out[4]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     1.537 r  mul_out_reg[4]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    mul_out_reg[4]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.587 r  mul_out_reg[8]_i_44/CO[3]
                         net (fo=1, unplaced)         0.000     1.587    mul_out_reg[8]_i_44_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.637 r  mul_out_reg[12]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000     1.637    mul_out_reg[12]_i_61_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.796 r  mul_out_reg[16]_i_67/O[1]
                         net (fo=2, unplaced)         0.329     2.125    mul_out_reg[16]_i_67_n_6
                         LUT4 (Prop_lut4_I0_O)        0.121     2.246 r  mul_out[16]_i_48/O
                         net (fo=2, unplaced)         0.255     2.501    mul_out[16]_i_48_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.544 r  mul_out[16]_i_52/O
                         net (fo=1, unplaced)         0.000     2.544    mul_out[16]_i_52_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     2.721 r  mul_out_reg[16]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     2.721    mul_out_reg[16]_i_19_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     2.837 r  mul_out_reg[20]_i_19/O[2]
                         net (fo=3, unplaced)         0.262     3.099    mul_out_reg[20]_i_19_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     3.225 r  mul_out[20]_i_16/O
                         net (fo=2, unplaced)         0.255     3.480    mul_out[20]_i_16_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     3.523 r  mul_out[20]_i_7/O
                         net (fo=2, unplaced)         0.255     3.778    mul_out[20]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.821 r  mul_out[20]_i_11/O
                         net (fo=1, unplaced)         0.000     3.821    mul_out[20]_i_11_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.994 r  mul_out_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.994    mul_out_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     4.148 r  mul_out_reg[24]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     4.412    P[27]
                         LUT2 (Prop_lut2_I0_O)        0.120     4.532 r  mul_out[24]_i_3/O
                         net (fo=1, unplaced)         0.000     4.532    mul_out[24]_i_3_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.705 r  mul_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.705    mul_out_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     4.864 r  mul_out_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.864    mul_out_reg[28]_i_1_n_6
                         FDRE                                         r  mul_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.859ns  (logic 2.548ns (52.450%)  route 2.310ns (47.550%))
  Logic Levels:           18  (CARRY4=10 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[4]_i_39/O
                         net (fo=1, unplaced)         0.256     1.292    mul_out[4]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     1.537 r  mul_out_reg[4]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    mul_out_reg[4]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.587 r  mul_out_reg[8]_i_44/CO[3]
                         net (fo=1, unplaced)         0.000     1.587    mul_out_reg[8]_i_44_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.637 r  mul_out_reg[12]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000     1.637    mul_out_reg[12]_i_61_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.796 r  mul_out_reg[16]_i_67/O[1]
                         net (fo=2, unplaced)         0.329     2.125    mul_out_reg[16]_i_67_n_6
                         LUT4 (Prop_lut4_I0_O)        0.121     2.246 r  mul_out[16]_i_48/O
                         net (fo=2, unplaced)         0.255     2.501    mul_out[16]_i_48_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.544 r  mul_out[16]_i_52/O
                         net (fo=1, unplaced)         0.000     2.544    mul_out[16]_i_52_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     2.721 r  mul_out_reg[16]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     2.721    mul_out_reg[16]_i_19_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     2.837 r  mul_out_reg[20]_i_19/O[2]
                         net (fo=3, unplaced)         0.262     3.099    mul_out_reg[20]_i_19_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     3.225 r  mul_out[20]_i_16/O
                         net (fo=2, unplaced)         0.255     3.480    mul_out[20]_i_16_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     3.523 r  mul_out[20]_i_7/O
                         net (fo=2, unplaced)         0.255     3.778    mul_out[20]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.821 r  mul_out[20]_i_11/O
                         net (fo=1, unplaced)         0.000     3.821    mul_out[20]_i_11_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.994 r  mul_out_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.994    mul_out_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     4.148 r  mul_out_reg[24]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     4.412    P[27]
                         LUT2 (Prop_lut2_I0_O)        0.120     4.532 r  mul_out[24]_i_3/O
                         net (fo=1, unplaced)         0.000     4.532    mul_out[24]_i_3_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.705 r  mul_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.705    mul_out_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     4.859 r  mul_out_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     4.859    mul_out_reg[28]_i_1_n_4
                         FDRE                                         r  mul_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.821ns  (logic 2.510ns (52.075%)  route 2.310ns (47.925%))
  Logic Levels:           18  (CARRY4=10 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[4]_i_39/O
                         net (fo=1, unplaced)         0.256     1.292    mul_out[4]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     1.537 r  mul_out_reg[4]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    mul_out_reg[4]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.587 r  mul_out_reg[8]_i_44/CO[3]
                         net (fo=1, unplaced)         0.000     1.587    mul_out_reg[8]_i_44_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.637 r  mul_out_reg[12]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000     1.637    mul_out_reg[12]_i_61_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.796 r  mul_out_reg[16]_i_67/O[1]
                         net (fo=2, unplaced)         0.329     2.125    mul_out_reg[16]_i_67_n_6
                         LUT4 (Prop_lut4_I0_O)        0.121     2.246 r  mul_out[16]_i_48/O
                         net (fo=2, unplaced)         0.255     2.501    mul_out[16]_i_48_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.544 r  mul_out[16]_i_52/O
                         net (fo=1, unplaced)         0.000     2.544    mul_out[16]_i_52_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     2.721 r  mul_out_reg[16]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     2.721    mul_out_reg[16]_i_19_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     2.837 r  mul_out_reg[20]_i_19/O[2]
                         net (fo=3, unplaced)         0.262     3.099    mul_out_reg[20]_i_19_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     3.225 r  mul_out[20]_i_16/O
                         net (fo=2, unplaced)         0.255     3.480    mul_out[20]_i_16_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     3.523 r  mul_out[20]_i_7/O
                         net (fo=2, unplaced)         0.255     3.778    mul_out[20]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.821 r  mul_out[20]_i_11/O
                         net (fo=1, unplaced)         0.000     3.821    mul_out[20]_i_11_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.994 r  mul_out_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.994    mul_out_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     4.148 r  mul_out_reg[24]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     4.412    P[27]
                         LUT2 (Prop_lut2_I0_O)        0.120     4.532 r  mul_out[24]_i_3/O
                         net (fo=1, unplaced)         0.000     4.532    mul_out[24]_i_3_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.705 r  mul_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.705    mul_out_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     4.821 r  mul_out_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     4.821    mul_out_reg[28]_i_1_n_5
                         FDRE                                         r  mul_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.813ns  (logic 2.502ns (51.995%)  route 2.310ns (48.005%))
  Logic Levels:           18  (CARRY4=10 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[4]_i_39/O
                         net (fo=1, unplaced)         0.256     1.292    mul_out[4]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     1.537 r  mul_out_reg[4]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    mul_out_reg[4]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.587 r  mul_out_reg[8]_i_44/CO[3]
                         net (fo=1, unplaced)         0.000     1.587    mul_out_reg[8]_i_44_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.637 r  mul_out_reg[12]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000     1.637    mul_out_reg[12]_i_61_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.796 r  mul_out_reg[16]_i_67/O[1]
                         net (fo=2, unplaced)         0.329     2.125    mul_out_reg[16]_i_67_n_6
                         LUT4 (Prop_lut4_I0_O)        0.121     2.246 r  mul_out[16]_i_48/O
                         net (fo=2, unplaced)         0.255     2.501    mul_out[16]_i_48_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.544 r  mul_out[16]_i_52/O
                         net (fo=1, unplaced)         0.000     2.544    mul_out[16]_i_52_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     2.721 r  mul_out_reg[16]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     2.721    mul_out_reg[16]_i_19_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     2.837 r  mul_out_reg[20]_i_19/O[2]
                         net (fo=3, unplaced)         0.262     3.099    mul_out_reg[20]_i_19_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     3.225 r  mul_out[20]_i_16/O
                         net (fo=2, unplaced)         0.255     3.480    mul_out[20]_i_16_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     3.523 r  mul_out[20]_i_7/O
                         net (fo=2, unplaced)         0.255     3.778    mul_out[20]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.821 r  mul_out[20]_i_11/O
                         net (fo=1, unplaced)         0.000     3.821    mul_out[20]_i_11_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.994 r  mul_out_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.994    mul_out_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     4.148 r  mul_out_reg[24]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     4.412    P[27]
                         LUT2 (Prop_lut2_I0_O)        0.120     4.532 r  mul_out[24]_i_3/O
                         net (fo=1, unplaced)         0.000     4.532    mul_out[24]_i_3_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.705 r  mul_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.705    mul_out_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.813 r  mul_out_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     4.813    mul_out_reg[28]_i_1_n_7
                         FDRE                                         r  mul_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.750ns  (logic 2.523ns (53.127%)  route 2.226ns (46.873%))
  Logic Levels:           17  (CARRY4=9 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[4]_i_39/O
                         net (fo=1, unplaced)         0.256     1.292    mul_out[4]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     1.537 r  mul_out_reg[4]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    mul_out_reg[4]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.587 r  mul_out_reg[8]_i_44/CO[3]
                         net (fo=1, unplaced)         0.000     1.587    mul_out_reg[8]_i_44_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.637 r  mul_out_reg[12]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000     1.637    mul_out_reg[12]_i_61_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.796 r  mul_out_reg[16]_i_67/O[1]
                         net (fo=2, unplaced)         0.329     2.125    mul_out_reg[16]_i_67_n_6
                         LUT4 (Prop_lut4_I0_O)        0.121     2.246 r  mul_out[16]_i_48/O
                         net (fo=2, unplaced)         0.255     2.501    mul_out[16]_i_48_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.544 r  mul_out[16]_i_52/O
                         net (fo=1, unplaced)         0.000     2.544    mul_out[16]_i_52_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     2.721 r  mul_out_reg[16]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     2.721    mul_out_reg[16]_i_19_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     2.837 r  mul_out_reg[20]_i_19/O[2]
                         net (fo=3, unplaced)         0.262     3.099    mul_out_reg[20]_i_19_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     3.225 r  mul_out[20]_i_16/O
                         net (fo=2, unplaced)         0.255     3.480    mul_out[20]_i_16_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     3.523 r  mul_out[20]_i_7/O
                         net (fo=2, unplaced)         0.255     3.778    mul_out[20]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.821 r  mul_out[20]_i_11/O
                         net (fo=1, unplaced)         0.000     3.821    mul_out[20]_i_11_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.994 r  mul_out_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.994    mul_out_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     4.153 r  mul_out_reg[24]_i_2/O[1]
                         net (fo=2, unplaced)         0.180     4.333    P[25]
                         LUT2 (Prop_lut2_I0_O)        0.121     4.454 r  mul_out[24]_i_5/O
                         net (fo=1, unplaced)         0.000     4.454    mul_out[24]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296     4.750 r  mul_out_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     4.750    mul_out_reg[24]_i_1_n_4
                         FDRE                                         r  mul_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.746ns  (logic 2.507ns (52.835%)  route 2.238ns (47.165%))
  Logic Levels:           17  (CARRY4=9 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[4]_i_39/O
                         net (fo=1, unplaced)         0.256     1.292    mul_out[4]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     1.537 r  mul_out_reg[4]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    mul_out_reg[4]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.587 r  mul_out_reg[8]_i_44/CO[3]
                         net (fo=1, unplaced)         0.000     1.587    mul_out_reg[8]_i_44_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.637 r  mul_out_reg[12]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000     1.637    mul_out_reg[12]_i_61_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.796 r  mul_out_reg[16]_i_67/O[1]
                         net (fo=2, unplaced)         0.329     2.125    mul_out_reg[16]_i_67_n_6
                         LUT4 (Prop_lut4_I0_O)        0.121     2.246 r  mul_out[16]_i_48/O
                         net (fo=2, unplaced)         0.255     2.501    mul_out[16]_i_48_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.544 r  mul_out[16]_i_52/O
                         net (fo=1, unplaced)         0.000     2.544    mul_out[16]_i_52_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     2.721 r  mul_out_reg[16]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     2.721    mul_out_reg[16]_i_19_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.829 r  mul_out_reg[20]_i_19/O[0]
                         net (fo=3, unplaced)         0.190     3.019    mul_out_reg[20]_i_19_n_7
                         LUT3 (Prop_lut3_I1_O)        0.119     3.138 r  mul_out[20]_i_21/O
                         net (fo=2, unplaced)         0.255     3.393    mul_out[20]_i_21_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     3.436 r  mul_out[20]_i_9/O
                         net (fo=2, unplaced)         0.255     3.691    mul_out[20]_i_9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.734 r  mul_out[20]_i_13/O
                         net (fo=1, unplaced)         0.000     3.734    mul_out[20]_i_13_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296     4.030 r  mul_out_reg[20]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     4.294    P[23]
                         LUT2 (Prop_lut2_I0_O)        0.120     4.414 r  mul_out[20]_i_3/O
                         net (fo=1, unplaced)         0.000     4.414    mul_out[20]_i_3_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.587 r  mul_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.587    mul_out_reg[20]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     4.746 r  mul_out_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.746    mul_out_reg[24]_i_1_n_6
                         FDRE                                         r  mul_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.721ns  (logic 2.494ns (52.839%)  route 2.226ns (47.161%))
  Logic Levels:           17  (CARRY4=9 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[4]_i_39/O
                         net (fo=1, unplaced)         0.256     1.292    mul_out[4]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     1.537 r  mul_out_reg[4]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    mul_out_reg[4]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.587 r  mul_out_reg[8]_i_44/CO[3]
                         net (fo=1, unplaced)         0.000     1.587    mul_out_reg[8]_i_44_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.637 r  mul_out_reg[12]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000     1.637    mul_out_reg[12]_i_61_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.796 r  mul_out_reg[16]_i_67/O[1]
                         net (fo=2, unplaced)         0.329     2.125    mul_out_reg[16]_i_67_n_6
                         LUT4 (Prop_lut4_I0_O)        0.121     2.246 r  mul_out[16]_i_48/O
                         net (fo=2, unplaced)         0.255     2.501    mul_out[16]_i_48_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.544 r  mul_out[16]_i_52/O
                         net (fo=1, unplaced)         0.000     2.544    mul_out[16]_i_52_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     2.721 r  mul_out_reg[16]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     2.721    mul_out_reg[16]_i_19_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     2.837 r  mul_out_reg[20]_i_19/O[2]
                         net (fo=3, unplaced)         0.262     3.099    mul_out_reg[20]_i_19_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     3.225 r  mul_out[20]_i_16/O
                         net (fo=2, unplaced)         0.255     3.480    mul_out[20]_i_16_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     3.523 r  mul_out[20]_i_7/O
                         net (fo=2, unplaced)         0.255     3.778    mul_out[20]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.821 r  mul_out[20]_i_11/O
                         net (fo=1, unplaced)         0.000     3.821    mul_out[20]_i_11_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.994 r  mul_out_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.994    mul_out_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     4.153 r  mul_out_reg[24]_i_2/O[1]
                         net (fo=2, unplaced)         0.180     4.333    P[25]
                         LUT2 (Prop_lut2_I0_O)        0.121     4.454 r  mul_out[24]_i_5/O
                         net (fo=1, unplaced)         0.000     4.454    mul_out[24]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     4.721 r  mul_out_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     4.721    mul_out_reg[24]_i_1_n_5
                         FDRE                                         r  mul_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.695ns  (logic 2.456ns (52.322%)  route 2.238ns (47.678%))
  Logic Levels:           17  (CARRY4=9 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[4]_i_39/O
                         net (fo=1, unplaced)         0.256     1.292    mul_out[4]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     1.537 r  mul_out_reg[4]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    mul_out_reg[4]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.587 r  mul_out_reg[8]_i_44/CO[3]
                         net (fo=1, unplaced)         0.000     1.587    mul_out_reg[8]_i_44_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.637 r  mul_out_reg[12]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000     1.637    mul_out_reg[12]_i_61_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.796 r  mul_out_reg[16]_i_67/O[1]
                         net (fo=2, unplaced)         0.329     2.125    mul_out_reg[16]_i_67_n_6
                         LUT4 (Prop_lut4_I0_O)        0.121     2.246 r  mul_out[16]_i_48/O
                         net (fo=2, unplaced)         0.255     2.501    mul_out[16]_i_48_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.544 r  mul_out[16]_i_52/O
                         net (fo=1, unplaced)         0.000     2.544    mul_out[16]_i_52_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     2.721 r  mul_out_reg[16]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     2.721    mul_out_reg[16]_i_19_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.829 r  mul_out_reg[20]_i_19/O[0]
                         net (fo=3, unplaced)         0.190     3.019    mul_out_reg[20]_i_19_n_7
                         LUT3 (Prop_lut3_I1_O)        0.119     3.138 r  mul_out[20]_i_21/O
                         net (fo=2, unplaced)         0.255     3.393    mul_out[20]_i_21_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     3.436 r  mul_out[20]_i_9/O
                         net (fo=2, unplaced)         0.255     3.691    mul_out[20]_i_9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.734 r  mul_out[20]_i_13/O
                         net (fo=1, unplaced)         0.000     3.734    mul_out[20]_i_13_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296     4.030 r  mul_out_reg[20]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     4.294    P[23]
                         LUT2 (Prop_lut2_I0_O)        0.120     4.414 r  mul_out[20]_i_3/O
                         net (fo=1, unplaced)         0.000     4.414    mul_out[20]_i_3_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.587 r  mul_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.587    mul_out_reg[20]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.695 r  mul_out_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     4.695    mul_out_reg[24]_i_1_n_7
                         FDRE                                         r  mul_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.599ns  (logic 2.444ns (53.154%)  route 2.154ns (46.846%))
  Logic Levels:           16  (CARRY4=8 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[4]_i_39/O
                         net (fo=1, unplaced)         0.256     1.292    mul_out[4]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     1.537 r  mul_out_reg[4]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    mul_out_reg[4]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.587 r  mul_out_reg[8]_i_44/CO[3]
                         net (fo=1, unplaced)         0.000     1.587    mul_out_reg[8]_i_44_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.637 r  mul_out_reg[12]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000     1.637    mul_out_reg[12]_i_61_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.745 r  mul_out_reg[16]_i_67/O[0]
                         net (fo=3, unplaced)         0.257     2.002    mul_out_reg[16]_i_67_n_7
                         LUT4 (Prop_lut4_I0_O)        0.119     2.121 r  mul_out[16]_i_49/O
                         net (fo=2, unplaced)         0.255     2.376    mul_out[16]_i_49_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.419 r  mul_out[16]_i_53/O
                         net (fo=1, unplaced)         0.000     2.419    mul_out[16]_i_53_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     2.686 r  mul_out_reg[16]_i_19/O[2]
                         net (fo=3, unplaced)         0.262     2.948    mul_out_reg[16]_i_19_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     3.074 r  mul_out[16]_i_16/O
                         net (fo=2, unplaced)         0.255     3.329    mul_out[16]_i_16_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     3.372 r  mul_out[16]_i_7/O
                         net (fo=2, unplaced)         0.255     3.627    mul_out[16]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.670 r  mul_out[16]_i_11/O
                         net (fo=1, unplaced)         0.000     3.670    mul_out[16]_i_11_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.843 r  mul_out_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.843    mul_out_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     4.002 r  mul_out_reg[20]_i_2/O[1]
                         net (fo=2, unplaced)         0.180     4.182    P[21]
                         LUT2 (Prop_lut2_I0_O)        0.121     4.303 r  mul_out[20]_i_5/O
                         net (fo=1, unplaced)         0.000     4.303    mul_out[20]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296     4.599 r  mul_out_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     4.599    mul_out_reg[20]_i_1_n_4
                         FDRE                                         r  mul_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.570ns  (logic 2.415ns (52.856%)  route 2.154ns (47.144%))
  Logic Levels:           16  (CARRY4=8 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[4]_i_39/O
                         net (fo=1, unplaced)         0.256     1.292    mul_out[4]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     1.537 r  mul_out_reg[4]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    mul_out_reg[4]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.587 r  mul_out_reg[8]_i_44/CO[3]
                         net (fo=1, unplaced)         0.000     1.587    mul_out_reg[8]_i_44_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.637 r  mul_out_reg[12]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000     1.637    mul_out_reg[12]_i_61_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.745 r  mul_out_reg[16]_i_67/O[0]
                         net (fo=3, unplaced)         0.257     2.002    mul_out_reg[16]_i_67_n_7
                         LUT4 (Prop_lut4_I0_O)        0.119     2.121 r  mul_out[16]_i_49/O
                         net (fo=2, unplaced)         0.255     2.376    mul_out[16]_i_49_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.419 r  mul_out[16]_i_53/O
                         net (fo=1, unplaced)         0.000     2.419    mul_out[16]_i_53_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     2.686 r  mul_out_reg[16]_i_19/O[2]
                         net (fo=3, unplaced)         0.262     2.948    mul_out_reg[16]_i_19_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     3.074 r  mul_out[16]_i_16/O
                         net (fo=2, unplaced)         0.255     3.329    mul_out[16]_i_16_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     3.372 r  mul_out[16]_i_7/O
                         net (fo=2, unplaced)         0.255     3.627    mul_out[16]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.670 r  mul_out[16]_i_11/O
                         net (fo=1, unplaced)         0.000     3.670    mul_out[16]_i_11_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.843 r  mul_out_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.843    mul_out_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     4.002 r  mul_out_reg[20]_i_2/O[1]
                         net (fo=2, unplaced)         0.180     4.182    P[21]
                         LUT2 (Prop_lut2_I0_O)        0.121     4.303 r  mul_out[20]_i_5/O
                         net (fo=1, unplaced)         0.000     4.303    mul_out[20]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     4.570 r  mul_out_reg[20]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     4.570    mul_out_reg[20]_i_1_n_5
                         FDRE                                         r  mul_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.524ns  (logic 2.479ns (54.808%)  route 2.044ns (45.192%))
  Logic Levels:           15  (CARRY4=8 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[4]_i_39/O
                         net (fo=1, unplaced)         0.256     1.292    mul_out[4]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     1.537 r  mul_out_reg[4]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    mul_out_reg[4]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.696 r  mul_out_reg[8]_i_44/O[1]
                         net (fo=1, unplaced)         0.318     2.014    mul_out_reg[8]_i_44_n_6
                         LUT2 (Prop_lut2_I1_O)        0.121     2.135 r  mul_out[8]_i_26/O
                         net (fo=1, unplaced)         0.000     2.135    mul_out[8]_i_26_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.381 r  mul_out_reg[8]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     2.381    mul_out_reg[8]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     2.497 r  mul_out_reg[12]_i_19/O[2]
                         net (fo=3, unplaced)         0.262     2.759    mul_out_reg[12]_i_19_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     2.885 r  mul_out[12]_i_16/O
                         net (fo=2, unplaced)         0.255     3.140    mul_out[12]_i_16_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     3.183 r  mul_out[12]_i_7/O
                         net (fo=2, unplaced)         0.255     3.438    mul_out[12]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.481 r  mul_out[12]_i_11/O
                         net (fo=1, unplaced)         0.000     3.481    mul_out[12]_i_11_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.654 r  mul_out_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.654    mul_out_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.808 r  mul_out_reg[16]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     4.072    P[19]
                         LUT2 (Prop_lut2_I0_O)        0.120     4.192 r  mul_out[16]_i_3/O
                         net (fo=1, unplaced)         0.000     4.192    mul_out[16]_i_3_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.365 r  mul_out_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.365    mul_out_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     4.524 r  mul_out_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.524    mul_out_reg[20]_i_1_n_6
                         FDRE                                         r  mul_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.473ns  (logic 2.428ns (54.293%)  route 2.044ns (45.707%))
  Logic Levels:           15  (CARRY4=8 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[4]_i_39/O
                         net (fo=1, unplaced)         0.256     1.292    mul_out[4]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     1.537 r  mul_out_reg[4]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    mul_out_reg[4]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.696 r  mul_out_reg[8]_i_44/O[1]
                         net (fo=1, unplaced)         0.318     2.014    mul_out_reg[8]_i_44_n_6
                         LUT2 (Prop_lut2_I1_O)        0.121     2.135 r  mul_out[8]_i_26/O
                         net (fo=1, unplaced)         0.000     2.135    mul_out[8]_i_26_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.381 r  mul_out_reg[8]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     2.381    mul_out_reg[8]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     2.497 r  mul_out_reg[12]_i_19/O[2]
                         net (fo=3, unplaced)         0.262     2.759    mul_out_reg[12]_i_19_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     2.885 r  mul_out[12]_i_16/O
                         net (fo=2, unplaced)         0.255     3.140    mul_out[12]_i_16_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     3.183 r  mul_out[12]_i_7/O
                         net (fo=2, unplaced)         0.255     3.438    mul_out[12]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.481 r  mul_out[12]_i_11/O
                         net (fo=1, unplaced)         0.000     3.481    mul_out[12]_i_11_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.654 r  mul_out_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.654    mul_out_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.808 r  mul_out_reg[16]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     4.072    P[19]
                         LUT2 (Prop_lut2_I0_O)        0.120     4.192 r  mul_out[16]_i_3/O
                         net (fo=1, unplaced)         0.000     4.192    mul_out[16]_i_3_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.365 r  mul_out_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.365    mul_out_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.473 r  mul_out_reg[20]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     4.473    mul_out_reg[20]_i_1_n_7
                         FDRE                                         r  mul_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.410ns  (logic 2.449ns (55.545%)  route 1.960ns (44.455%))
  Logic Levels:           14  (CARRY4=7 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[4]_i_39/O
                         net (fo=1, unplaced)         0.256     1.292    mul_out[4]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     1.537 r  mul_out_reg[4]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    mul_out_reg[4]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.696 r  mul_out_reg[8]_i_44/O[1]
                         net (fo=1, unplaced)         0.318     2.014    mul_out_reg[8]_i_44_n_6
                         LUT2 (Prop_lut2_I1_O)        0.121     2.135 r  mul_out[8]_i_26/O
                         net (fo=1, unplaced)         0.000     2.135    mul_out[8]_i_26_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.381 r  mul_out_reg[8]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     2.381    mul_out_reg[8]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     2.497 r  mul_out_reg[12]_i_19/O[2]
                         net (fo=3, unplaced)         0.262     2.759    mul_out_reg[12]_i_19_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     2.885 r  mul_out[12]_i_16/O
                         net (fo=2, unplaced)         0.255     3.140    mul_out[12]_i_16_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     3.183 r  mul_out[12]_i_7/O
                         net (fo=2, unplaced)         0.255     3.438    mul_out[12]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.481 r  mul_out[12]_i_11/O
                         net (fo=1, unplaced)         0.000     3.481    mul_out[12]_i_11_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.654 r  mul_out_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.654    mul_out_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     3.813 r  mul_out_reg[16]_i_2/O[1]
                         net (fo=2, unplaced)         0.180     3.993    P[17]
                         LUT2 (Prop_lut2_I0_O)        0.121     4.114 r  mul_out[16]_i_5/O
                         net (fo=1, unplaced)         0.000     4.114    mul_out[16]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296     4.410 r  mul_out_reg[16]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     4.410    mul_out_reg[16]_i_1_n_4
                         FDRE                                         r  mul_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.392ns  (logic 2.474ns (56.342%)  route 1.917ns (43.658%))
  Logic Levels:           13  (CARRY4=7 IBUF=1 LUT2=2 LUT3=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[4]_i_39/O
                         net (fo=1, unplaced)         0.256     1.292    mul_out[4]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     1.537 r  mul_out_reg[4]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    mul_out_reg[4]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.696 r  mul_out_reg[8]_i_44/O[1]
                         net (fo=1, unplaced)         0.318     2.014    mul_out_reg[8]_i_44_n_6
                         LUT2 (Prop_lut2_I1_O)        0.121     2.135 r  mul_out[8]_i_26/O
                         net (fo=1, unplaced)         0.000     2.135    mul_out[8]_i_26_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.381 r  mul_out_reg[8]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     2.381    mul_out_reg[8]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.489 r  mul_out_reg[12]_i_19/O[0]
                         net (fo=3, unplaced)         0.190     2.679    mul_out_reg[12]_i_19_n_7
                         LUT3 (Prop_lut3_I1_O)        0.119     2.798 r  mul_out[12]_i_21/O
                         net (fo=2, unplaced)         0.255     3.053    mul_out[12]_i_21_n_0
                         LUT4 (Prop_lut4_I1_O)        0.047     3.100 r  mul_out[12]_i_9/O
                         net (fo=2, unplaced)         0.200     3.300    mul_out[12]_i_9_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.376     3.676 r  mul_out_reg[12]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.940    P[15]
                         LUT2 (Prop_lut2_I0_O)        0.120     4.060 r  mul_out[12]_i_3/O
                         net (fo=1, unplaced)         0.000     4.060    mul_out[12]_i_3_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.233 r  mul_out_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.233    mul_out_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     4.392 r  mul_out_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.392    mul_out_reg[16]_i_1_n_6
                         FDRE                                         r  mul_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.381ns  (logic 2.420ns (55.251%)  route 1.960ns (44.749%))
  Logic Levels:           14  (CARRY4=7 IBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[4]_i_39/O
                         net (fo=1, unplaced)         0.256     1.292    mul_out[4]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     1.537 r  mul_out_reg[4]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    mul_out_reg[4]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.696 r  mul_out_reg[8]_i_44/O[1]
                         net (fo=1, unplaced)         0.318     2.014    mul_out_reg[8]_i_44_n_6
                         LUT2 (Prop_lut2_I1_O)        0.121     2.135 r  mul_out[8]_i_26/O
                         net (fo=1, unplaced)         0.000     2.135    mul_out[8]_i_26_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.381 r  mul_out_reg[8]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     2.381    mul_out_reg[8]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     2.497 r  mul_out_reg[12]_i_19/O[2]
                         net (fo=3, unplaced)         0.262     2.759    mul_out_reg[12]_i_19_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     2.885 r  mul_out[12]_i_16/O
                         net (fo=2, unplaced)         0.255     3.140    mul_out[12]_i_16_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     3.183 r  mul_out[12]_i_7/O
                         net (fo=2, unplaced)         0.255     3.438    mul_out[12]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.481 r  mul_out[12]_i_11/O
                         net (fo=1, unplaced)         0.000     3.481    mul_out[12]_i_11_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.654 r  mul_out_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.654    mul_out_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     3.813 r  mul_out_reg[16]_i_2/O[1]
                         net (fo=2, unplaced)         0.180     3.993    P[17]
                         LUT2 (Prop_lut2_I0_O)        0.121     4.114 r  mul_out[16]_i_5/O
                         net (fo=1, unplaced)         0.000     4.114    mul_out[16]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     4.381 r  mul_out_reg[16]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     4.381    mul_out_reg[16]_i_1_n_5
                         FDRE                                         r  mul_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.341ns  (logic 2.423ns (55.829%)  route 1.917ns (44.171%))
  Logic Levels:           13  (CARRY4=7 IBUF=1 LUT2=2 LUT3=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[4]_i_39/O
                         net (fo=1, unplaced)         0.256     1.292    mul_out[4]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     1.537 r  mul_out_reg[4]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    mul_out_reg[4]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.696 r  mul_out_reg[8]_i_44/O[1]
                         net (fo=1, unplaced)         0.318     2.014    mul_out_reg[8]_i_44_n_6
                         LUT2 (Prop_lut2_I1_O)        0.121     2.135 r  mul_out[8]_i_26/O
                         net (fo=1, unplaced)         0.000     2.135    mul_out[8]_i_26_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.381 r  mul_out_reg[8]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     2.381    mul_out_reg[8]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.489 r  mul_out_reg[12]_i_19/O[0]
                         net (fo=3, unplaced)         0.190     2.679    mul_out_reg[12]_i_19_n_7
                         LUT3 (Prop_lut3_I1_O)        0.119     2.798 r  mul_out[12]_i_21/O
                         net (fo=2, unplaced)         0.255     3.053    mul_out[12]_i_21_n_0
                         LUT4 (Prop_lut4_I1_O)        0.047     3.100 r  mul_out[12]_i_9/O
                         net (fo=2, unplaced)         0.200     3.300    mul_out[12]_i_9_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.376     3.676 r  mul_out_reg[12]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.940    P[15]
                         LUT2 (Prop_lut2_I0_O)        0.120     4.060 r  mul_out[12]_i_3/O
                         net (fo=1, unplaced)         0.000     4.060    mul_out[12]_i_3_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.233 r  mul_out_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.233    mul_out_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.341 r  mul_out_reg[16]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     4.341    mul_out_reg[16]_i_1_n_7
                         FDRE                                         r  mul_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.214ns  (logic 2.301ns (54.616%)  route 1.912ns (45.384%))
  Logic Levels:           11  (CARRY4=6 IBUF=1 LUT2=1 LUT3=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[4]_i_39/O
                         net (fo=1, unplaced)         0.256     1.292    mul_out[4]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     1.537 r  mul_out_reg[4]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    mul_out_reg[4]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.696 r  mul_out_reg[8]_i_44/O[1]
                         net (fo=1, unplaced)         0.318     2.014    mul_out_reg[8]_i_44_n_6
                         LUT2 (Prop_lut2_I1_O)        0.121     2.135 r  mul_out[8]_i_26/O
                         net (fo=1, unplaced)         0.000     2.135    mul_out[8]_i_26_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.381 r  mul_out_reg[8]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     2.381    mul_out_reg[8]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.489 r  mul_out_reg[12]_i_19/O[0]
                         net (fo=3, unplaced)         0.190     2.679    mul_out_reg[12]_i_19_n_7
                         LUT3 (Prop_lut3_I1_O)        0.119     2.798 r  mul_out[12]_i_21/O
                         net (fo=2, unplaced)         0.255     3.053    mul_out[12]_i_21_n_0
                         LUT4 (Prop_lut4_I1_O)        0.047     3.100 r  mul_out[12]_i_9/O
                         net (fo=2, unplaced)         0.200     3.300    mul_out[12]_i_9_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.348     3.648 r  mul_out_reg[12]_i_2/O[2]
                         net (fo=2, unplaced)         0.259     3.907    P[14]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.307     4.214 r  mul_out_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     4.214    mul_out_reg[12]_i_1_n_4
                         FDRE                                         r  mul_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.138ns  (logic 2.229ns (53.879%)  route 1.908ns (46.121%))
  Logic Levels:           12  (CARRY4=6 IBUF=1 LUT2=2 LUT3=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[4]_i_39/O
                         net (fo=1, unplaced)         0.256     1.292    mul_out[4]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     1.537 r  mul_out_reg[4]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    mul_out_reg[4]_i_32_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.696 r  mul_out_reg[8]_i_44/O[1]
                         net (fo=1, unplaced)         0.318     2.014    mul_out_reg[8]_i_44_n_6
                         LUT2 (Prop_lut2_I1_O)        0.121     2.135 r  mul_out[8]_i_26/O
                         net (fo=1, unplaced)         0.000     2.135    mul_out[8]_i_26_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.381 r  mul_out_reg[8]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     2.381    mul_out_reg[8]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.489 r  mul_out_reg[12]_i_19/O[0]
                         net (fo=3, unplaced)         0.190     2.679    mul_out_reg[12]_i_19_n_7
                         LUT3 (Prop_lut3_I1_O)        0.119     2.798 r  mul_out[12]_i_21/O
                         net (fo=2, unplaced)         0.255     3.053    mul_out[12]_i_21_n_0
                         LUT4 (Prop_lut4_I1_O)        0.047     3.100 r  mul_out[12]_i_9/O
                         net (fo=2, unplaced)         0.200     3.300    mul_out[12]_i_9_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.348     3.648 r  mul_out_reg[12]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.903    P[14]
                         LUT2 (Prop_lut2_I0_O)        0.126     4.029 r  mul_out[12]_i_4/O
                         net (fo=1, unplaced)         0.000     4.029    mul_out[12]_i_4_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.109     4.138 r  mul_out_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     4.138    mul_out_reg[12]_i_1_n_5
                         FDRE                                         r  mul_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ker[0]
                            (input port)
  Destination:            mul_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.055ns  (logic 2.397ns (59.125%)  route 1.657ns (40.875%))
  Logic Levels:           14  (CARRY4=7 IBUF=1 LUT2=4 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ker[0] (IN)
                         net (fo=0)                   0.000     0.000    ker[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 f  ker_IBUF[0]_inst/O
                         net (fo=32, unplaced)        0.434     0.993    ker_IBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.043     1.036 r  mul_out[0]_i_28/O
                         net (fo=1, unplaced)         0.244     1.280    mul_out[0]_i_28_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.323 r  mul_out[0]_i_23/O
                         net (fo=1, unplaced)         0.000     1.323    mul_out[0]_i_23_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     1.496 r  mul_out_reg[0]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     1.496    mul_out_reg[0]_i_15_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.655 r  mul_out_reg[4]_i_16/O[1]
                         net (fo=2, unplaced)         0.180     1.835    mul_out_reg[4]_i_16_n_6
                         LUT2 (Prop_lut2_I0_O)        0.121     1.956 r  mul_out[4]_i_19/O
                         net (fo=1, unplaced)         0.000     1.956    mul_out[4]_i_19_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     2.223 r  mul_out_reg[4]_i_14/O[2]
                         net (fo=2, unplaced)         0.255     2.478    mul_out_reg[4]_i_14_n_5
                         LUT2 (Prop_lut2_I0_O)        0.128     2.606 r  mul_out[4]_i_7/O
                         net (fo=2, unplaced)         0.280     2.886    mul_out[4]_i_7_n_0
                         LUT3 (Prop_lut3_I2_O)        0.126     3.012 r  mul_out[4]_i_10/O
                         net (fo=1, unplaced)         0.000     3.012    mul_out[4]_i_10_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.185 r  mul_out_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.185    mul_out_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.339 r  mul_out_reg[8]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.603    P[11]
                         LUT2 (Prop_lut2_I0_O)        0.120     3.723 r  mul_out[8]_i_3/O
                         net (fo=1, unplaced)         0.000     3.723    mul_out[8]_i_3_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.896 r  mul_out_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.896    mul_out_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     4.055 r  mul_out_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.055    mul_out_reg[12]_i_1_n_6
                         FDRE                                         r  mul_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ker[0]
                            (input port)
  Destination:            mul_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.004ns  (logic 2.346ns (58.605%)  route 1.657ns (41.395%))
  Logic Levels:           14  (CARRY4=7 IBUF=1 LUT2=4 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ker[0] (IN)
                         net (fo=0)                   0.000     0.000    ker[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 f  ker_IBUF[0]_inst/O
                         net (fo=32, unplaced)        0.434     0.993    ker_IBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.043     1.036 r  mul_out[0]_i_28/O
                         net (fo=1, unplaced)         0.244     1.280    mul_out[0]_i_28_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.323 r  mul_out[0]_i_23/O
                         net (fo=1, unplaced)         0.000     1.323    mul_out[0]_i_23_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     1.496 r  mul_out_reg[0]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     1.496    mul_out_reg[0]_i_15_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.655 r  mul_out_reg[4]_i_16/O[1]
                         net (fo=2, unplaced)         0.180     1.835    mul_out_reg[4]_i_16_n_6
                         LUT2 (Prop_lut2_I0_O)        0.121     1.956 r  mul_out[4]_i_19/O
                         net (fo=1, unplaced)         0.000     1.956    mul_out[4]_i_19_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     2.223 r  mul_out_reg[4]_i_14/O[2]
                         net (fo=2, unplaced)         0.255     2.478    mul_out_reg[4]_i_14_n_5
                         LUT2 (Prop_lut2_I0_O)        0.128     2.606 r  mul_out[4]_i_7/O
                         net (fo=2, unplaced)         0.280     2.886    mul_out[4]_i_7_n_0
                         LUT3 (Prop_lut3_I2_O)        0.126     3.012 r  mul_out[4]_i_10/O
                         net (fo=1, unplaced)         0.000     3.012    mul_out[4]_i_10_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.185 r  mul_out_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.185    mul_out_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.339 r  mul_out_reg[8]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.603    P[11]
                         LUT2 (Prop_lut2_I0_O)        0.120     3.723 r  mul_out[8]_i_3/O
                         net (fo=1, unplaced)         0.000     3.723    mul_out[8]_i_3_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.896 r  mul_out_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.896    mul_out_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.004 r  mul_out_reg[12]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     4.004    mul_out_reg[12]_i_1_n_7
                         FDRE                                         r  mul_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ker[0]
                            (input port)
  Destination:            mul_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.941ns  (logic 2.367ns (60.075%)  route 1.573ns (39.925%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT2=4 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ker[0] (IN)
                         net (fo=0)                   0.000     0.000    ker[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 f  ker_IBUF[0]_inst/O
                         net (fo=32, unplaced)        0.434     0.993    ker_IBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.043     1.036 r  mul_out[0]_i_28/O
                         net (fo=1, unplaced)         0.244     1.280    mul_out[0]_i_28_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.323 r  mul_out[0]_i_23/O
                         net (fo=1, unplaced)         0.000     1.323    mul_out[0]_i_23_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     1.496 r  mul_out_reg[0]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     1.496    mul_out_reg[0]_i_15_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.655 r  mul_out_reg[4]_i_16/O[1]
                         net (fo=2, unplaced)         0.180     1.835    mul_out_reg[4]_i_16_n_6
                         LUT2 (Prop_lut2_I0_O)        0.121     1.956 r  mul_out[4]_i_19/O
                         net (fo=1, unplaced)         0.000     1.956    mul_out[4]_i_19_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     2.223 r  mul_out_reg[4]_i_14/O[2]
                         net (fo=2, unplaced)         0.255     2.478    mul_out_reg[4]_i_14_n_5
                         LUT2 (Prop_lut2_I0_O)        0.128     2.606 r  mul_out[4]_i_7/O
                         net (fo=2, unplaced)         0.280     2.886    mul_out[4]_i_7_n_0
                         LUT3 (Prop_lut3_I2_O)        0.126     3.012 r  mul_out[4]_i_10/O
                         net (fo=1, unplaced)         0.000     3.012    mul_out[4]_i_10_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.185 r  mul_out_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.185    mul_out_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     3.344 r  mul_out_reg[8]_i_2/O[1]
                         net (fo=2, unplaced)         0.180     3.524    P[9]
                         LUT2 (Prop_lut2_I0_O)        0.121     3.645 r  mul_out[8]_i_5/O
                         net (fo=1, unplaced)         0.000     3.645    mul_out[8]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296     3.941 r  mul_out_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     3.941    mul_out_reg[8]_i_1_n_4
                         FDRE                                         r  mul_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ker[0]
                            (input port)
  Destination:            mul_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.912ns  (logic 2.338ns (59.779%)  route 1.573ns (40.221%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT2=4 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ker[0] (IN)
                         net (fo=0)                   0.000     0.000    ker[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 f  ker_IBUF[0]_inst/O
                         net (fo=32, unplaced)        0.434     0.993    ker_IBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.043     1.036 r  mul_out[0]_i_28/O
                         net (fo=1, unplaced)         0.244     1.280    mul_out[0]_i_28_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.323 r  mul_out[0]_i_23/O
                         net (fo=1, unplaced)         0.000     1.323    mul_out[0]_i_23_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     1.496 r  mul_out_reg[0]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     1.496    mul_out_reg[0]_i_15_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.655 r  mul_out_reg[4]_i_16/O[1]
                         net (fo=2, unplaced)         0.180     1.835    mul_out_reg[4]_i_16_n_6
                         LUT2 (Prop_lut2_I0_O)        0.121     1.956 r  mul_out[4]_i_19/O
                         net (fo=1, unplaced)         0.000     1.956    mul_out[4]_i_19_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     2.223 r  mul_out_reg[4]_i_14/O[2]
                         net (fo=2, unplaced)         0.255     2.478    mul_out_reg[4]_i_14_n_5
                         LUT2 (Prop_lut2_I0_O)        0.128     2.606 r  mul_out[4]_i_7/O
                         net (fo=2, unplaced)         0.280     2.886    mul_out[4]_i_7_n_0
                         LUT3 (Prop_lut3_I2_O)        0.126     3.012 r  mul_out[4]_i_10/O
                         net (fo=1, unplaced)         0.000     3.012    mul_out[4]_i_10_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.185 r  mul_out_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.185    mul_out_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     3.344 r  mul_out_reg[8]_i_2/O[1]
                         net (fo=2, unplaced)         0.180     3.524    P[9]
                         LUT2 (Prop_lut2_I0_O)        0.121     3.645 r  mul_out[8]_i_5/O
                         net (fo=1, unplaced)         0.000     3.645    mul_out[8]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     3.912 r  mul_out_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     3.912    mul_out_reg[8]_i_1_n_5
                         FDRE                                         r  mul_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ker[0]
                            (input port)
  Destination:            mul_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.838ns  (logic 2.180ns (56.814%)  route 1.657ns (43.186%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT2=4 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ker[0] (IN)
                         net (fo=0)                   0.000     0.000    ker[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 f  ker_IBUF[0]_inst/O
                         net (fo=32, unplaced)        0.434     0.993    ker_IBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.043     1.036 r  mul_out[0]_i_28/O
                         net (fo=1, unplaced)         0.244     1.280    mul_out[0]_i_28_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.323 r  mul_out[0]_i_23/O
                         net (fo=1, unplaced)         0.000     1.323    mul_out[0]_i_23_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     1.496 r  mul_out_reg[0]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     1.496    mul_out_reg[0]_i_15_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.655 r  mul_out_reg[4]_i_16/O[1]
                         net (fo=2, unplaced)         0.180     1.835    mul_out_reg[4]_i_16_n_6
                         LUT2 (Prop_lut2_I0_O)        0.121     1.956 r  mul_out[4]_i_19/O
                         net (fo=1, unplaced)         0.000     1.956    mul_out[4]_i_19_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     2.223 r  mul_out_reg[4]_i_14/O[2]
                         net (fo=2, unplaced)         0.255     2.478    mul_out_reg[4]_i_14_n_5
                         LUT2 (Prop_lut2_I0_O)        0.128     2.606 r  mul_out[4]_i_7/O
                         net (fo=2, unplaced)         0.280     2.886    mul_out[4]_i_7_n_0
                         LUT3 (Prop_lut3_I2_O)        0.126     3.012 r  mul_out[4]_i_10/O
                         net (fo=1, unplaced)         0.000     3.012    mul_out[4]_i_10_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.110     3.122 r  mul_out_reg[4]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.386    P[7]
                         LUT2 (Prop_lut2_I0_O)        0.120     3.506 r  mul_out[4]_i_3/O
                         net (fo=1, unplaced)         0.000     3.506    mul_out[4]_i_3_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.679 r  mul_out_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.679    mul_out_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     3.838 r  mul_out_reg[8]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     3.838    mul_out_reg[8]_i_1_n_6
                         FDRE                                         r  mul_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ker[0]
                            (input port)
  Destination:            mul_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.787ns  (logic 2.129ns (56.233%)  route 1.657ns (43.767%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT2=4 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ker[0] (IN)
                         net (fo=0)                   0.000     0.000    ker[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 f  ker_IBUF[0]_inst/O
                         net (fo=32, unplaced)        0.434     0.993    ker_IBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.043     1.036 r  mul_out[0]_i_28/O
                         net (fo=1, unplaced)         0.244     1.280    mul_out[0]_i_28_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.323 r  mul_out[0]_i_23/O
                         net (fo=1, unplaced)         0.000     1.323    mul_out[0]_i_23_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     1.496 r  mul_out_reg[0]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     1.496    mul_out_reg[0]_i_15_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.655 r  mul_out_reg[4]_i_16/O[1]
                         net (fo=2, unplaced)         0.180     1.835    mul_out_reg[4]_i_16_n_6
                         LUT2 (Prop_lut2_I0_O)        0.121     1.956 r  mul_out[4]_i_19/O
                         net (fo=1, unplaced)         0.000     1.956    mul_out[4]_i_19_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     2.223 r  mul_out_reg[4]_i_14/O[2]
                         net (fo=2, unplaced)         0.255     2.478    mul_out_reg[4]_i_14_n_5
                         LUT2 (Prop_lut2_I0_O)        0.128     2.606 r  mul_out[4]_i_7/O
                         net (fo=2, unplaced)         0.280     2.886    mul_out[4]_i_7_n_0
                         LUT3 (Prop_lut3_I2_O)        0.126     3.012 r  mul_out[4]_i_10/O
                         net (fo=1, unplaced)         0.000     3.012    mul_out[4]_i_10_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.110     3.122 r  mul_out_reg[4]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.386    P[7]
                         LUT2 (Prop_lut2_I0_O)        0.120     3.506 r  mul_out[4]_i_3/O
                         net (fo=1, unplaced)         0.000     3.506    mul_out[4]_i_3_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.679 r  mul_out_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.679    mul_out_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     3.787 r  mul_out_reg[8]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     3.787    mul_out_reg[8]_i_1_n_7
                         FDRE                                         r  mul_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ker[0]
                            (input port)
  Destination:            mul_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.616ns  (logic 1.958ns (54.163%)  route 1.657ns (45.837%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT2=4 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ker[0] (IN)
                         net (fo=0)                   0.000     0.000    ker[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 f  ker_IBUF[0]_inst/O
                         net (fo=32, unplaced)        0.434     0.993    ker_IBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.043     1.036 r  mul_out[0]_i_28/O
                         net (fo=1, unplaced)         0.244     1.280    mul_out[0]_i_28_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.323 r  mul_out[0]_i_23/O
                         net (fo=1, unplaced)         0.000     1.323    mul_out[0]_i_23_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     1.496 r  mul_out_reg[0]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     1.496    mul_out_reg[0]_i_15_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.655 r  mul_out_reg[4]_i_16/O[1]
                         net (fo=2, unplaced)         0.180     1.835    mul_out_reg[4]_i_16_n_6
                         LUT2 (Prop_lut2_I0_O)        0.121     1.956 r  mul_out[4]_i_19/O
                         net (fo=1, unplaced)         0.000     1.956    mul_out[4]_i_19_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     2.223 r  mul_out_reg[4]_i_14/O[2]
                         net (fo=2, unplaced)         0.255     2.478    mul_out_reg[4]_i_14_n_5
                         LUT2 (Prop_lut2_I0_O)        0.128     2.606 r  mul_out[4]_i_7/O
                         net (fo=2, unplaced)         0.280     2.886    mul_out[4]_i_7_n_0
                         LUT3 (Prop_lut3_I2_O)        0.126     3.012 r  mul_out[4]_i_10/O
                         net (fo=1, unplaced)         0.000     3.012    mul_out[4]_i_10_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.110     3.122 r  mul_out_reg[4]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.386    P[7]
                         LUT2 (Prop_lut2_I0_O)        0.120     3.506 r  mul_out[4]_i_3/O
                         net (fo=1, unplaced)         0.000     3.506    mul_out[4]_i_3_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.110     3.616 r  mul_out_reg[4]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     3.616    mul_out_reg[4]_i_1_n_4
                         FDRE                                         r  mul_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.517ns  (logic 1.932ns (54.948%)  route 1.584ns (45.052%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT2=3 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[0]_i_21/O
                         net (fo=1, unplaced)         0.248     1.284    mul_out[0]_i_21_n_0
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.224     1.508 r  mul_out_reg[0]_i_15/O[3]
                         net (fo=2, unplaced)         0.264     1.772    mul_out_reg[0]_i_15_n_4
                         LUT2 (Prop_lut2_I0_O)        0.120     1.892 r  mul_out[0]_i_16/O
                         net (fo=1, unplaced)         0.000     1.892    mul_out[0]_i_16_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     2.065 r  mul_out_reg[0]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     2.065    mul_out_reg[0]_i_14_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.173 r  mul_out_reg[4]_i_14/O[0]
                         net (fo=2, unplaced)         0.183     2.356    mul_out_reg[4]_i_14_n_7
                         LUT2 (Prop_lut2_I0_O)        0.123     2.479 r  mul_out[4]_i_9/O
                         net (fo=2, unplaced)         0.200     2.679    mul_out[4]_i_9_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.348     3.027 r  mul_out_reg[4]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.282    P[6]
                         LUT2 (Prop_lut2_I0_O)        0.126     3.408 r  mul_out[4]_i_4/O
                         net (fo=1, unplaced)         0.000     3.408    mul_out[4]_i_4_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.109     3.517 r  mul_out_reg[4]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     3.517    mul_out_reg[4]_i_1_n_5
                         FDRE                                         r  mul_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.217ns  (logic 1.807ns (56.187%)  route 1.409ns (43.813%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT2=3 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[0]_i_21/O
                         net (fo=1, unplaced)         0.248     1.284    mul_out[0]_i_21_n_0
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.224     1.508 r  mul_out_reg[0]_i_15/O[3]
                         net (fo=2, unplaced)         0.264     1.772    mul_out_reg[0]_i_15_n_4
                         LUT2 (Prop_lut2_I0_O)        0.120     1.892 r  mul_out[0]_i_16/O
                         net (fo=1, unplaced)         0.000     1.892    mul_out[0]_i_16_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     2.065 r  mul_out_reg[0]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     2.065    mul_out_reg[0]_i_14_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.173 r  mul_out_reg[4]_i_14/O[0]
                         net (fo=2, unplaced)         0.183     2.356    mul_out_reg[4]_i_14_n_7
                         LUT2 (Prop_lut2_I0_O)        0.123     2.479 r  mul_out[4]_i_9/O
                         net (fo=2, unplaced)         0.100     2.579    mul_out[4]_i_9_n_0
                         LUT3 (Prop_lut3_I2_O)        0.127     2.706 r  mul_out[4]_i_12/O
                         net (fo=1, unplaced)         0.000     2.706    mul_out[4]_i_12_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.105     2.811 r  mul_out_reg[4]_i_2/O[1]
                         net (fo=2, unplaced)         0.180     2.991    P[5]
                         LUT2 (Prop_lut2_I0_O)        0.121     3.112 r  mul_out[4]_i_5/O
                         net (fo=1, unplaced)         0.000     3.112    mul_out[4]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.105     3.217 r  mul_out_reg[4]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     3.217    mul_out_reg[4]_i_1_n_6
                         FDRE                                         r  mul_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.150ns  (logic 1.686ns (53.541%)  route 1.463ns (46.459%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT2=3 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[0]_i_21/O
                         net (fo=1, unplaced)         0.248     1.284    mul_out[0]_i_21_n_0
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.224     1.508 r  mul_out_reg[0]_i_15/O[3]
                         net (fo=2, unplaced)         0.264     1.772    mul_out_reg[0]_i_15_n_4
                         LUT2 (Prop_lut2_I0_O)        0.120     1.892 r  mul_out[0]_i_16/O
                         net (fo=1, unplaced)         0.000     1.892    mul_out[0]_i_16_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.110     2.002 r  mul_out_reg[0]_i_14/O[3]
                         net (fo=1, unplaced)         0.253     2.255    mul_out_reg[0]_i_14_n_4
                         LUT2 (Prop_lut2_I0_O)        0.120     2.375 r  mul_out[0]_i_10/O
                         net (fo=1, unplaced)         0.000     2.375    mul_out[0]_i_10_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.110     2.485 r  mul_out_reg[0]_i_3/O[3]
                         net (fo=2, unplaced)         0.264     2.749    P[3]
                         LUT2 (Prop_lut2_I0_O)        0.120     2.869 r  mul_out[0]_i_4/O
                         net (fo=1, unplaced)         0.000     2.869    mul_out[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.042 r  mul_out_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.042    mul_out_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     3.150 r  mul_out_reg[4]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     3.150    mul_out_reg[4]_i_1_n_7
                         FDRE                                         r  mul_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[0]
                            (input port)
  Destination:            mul_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.979ns  (logic 1.515ns (50.874%)  route 1.463ns (49.126%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=3 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[0] (IN)
                         net (fo=0)                   0.000     0.000    pix[0]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[0]_inst/O
                         net (fo=26, unplaced)        0.434     0.993    pix_IBUF[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     1.036 r  mul_out[0]_i_21/O
                         net (fo=1, unplaced)         0.248     1.284    mul_out[0]_i_21_n_0
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.224     1.508 r  mul_out_reg[0]_i_15/O[3]
                         net (fo=2, unplaced)         0.264     1.772    mul_out_reg[0]_i_15_n_4
                         LUT2 (Prop_lut2_I0_O)        0.120     1.892 r  mul_out[0]_i_16/O
                         net (fo=1, unplaced)         0.000     1.892    mul_out[0]_i_16_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.110     2.002 r  mul_out_reg[0]_i_14/O[3]
                         net (fo=1, unplaced)         0.253     2.255    mul_out_reg[0]_i_14_n_4
                         LUT2 (Prop_lut2_I0_O)        0.120     2.375 r  mul_out[0]_i_10/O
                         net (fo=1, unplaced)         0.000     2.375    mul_out[0]_i_10_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.110     2.485 r  mul_out_reg[0]_i_3/O[3]
                         net (fo=2, unplaced)         0.264     2.749    P[3]
                         LUT2 (Prop_lut2_I0_O)        0.120     2.869 r  mul_out[0]_i_4/O
                         net (fo=1, unplaced)         0.000     2.869    mul_out[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.110     2.979 r  mul_out_reg[0]_i_2/O[3]
                         net (fo=1, unplaced)         0.000     2.979    mul_out_reg[0]_i_2_n_4
                         FDRE                                         r  mul_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix[1]
                            (input port)
  Destination:            mul_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.788ns  (logic 1.588ns (56.978%)  route 1.199ns (43.022%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT1=1 LUT2=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  pix[1] (IN)
                         net (fo=0)                   0.000     0.000    pix[1]
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  pix_IBUF[1]_inst/O
                         net (fo=38, unplaced)        0.434     0.993    pix_IBUF[1]
                         LUT2 (Prop_lut2_I1_O)        0.051     1.044 r  mul_out[0]_i_22/O
                         net (fo=1, unplaced)         0.000     1.044    mul_out[0]_i_22_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.274     1.318 r  mul_out_reg[0]_i_15/O[2]
                         net (fo=2, unplaced)         0.255     1.573    mul_out_reg[0]_i_15_n_5
                         LUT2 (Prop_lut2_I0_O)        0.126     1.699 r  mul_out[0]_i_17/O
                         net (fo=1, unplaced)         0.000     1.699    mul_out[0]_i_17_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.109     1.808 r  mul_out_reg[0]_i_14/O[2]
                         net (fo=2, unplaced)         0.255     2.063    mul_out_reg[0]_i_14_n_5
                         LUT1 (Prop_lut1_I0_O)        0.126     2.189 r  mul_out[0]_i_11/O
                         net (fo=1, unplaced)         0.000     2.189    mul_out[0]_i_11_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.109     2.298 r  mul_out_reg[0]_i_3/O[2]
                         net (fo=2, unplaced)         0.255     2.553    P[2]
                         LUT2 (Prop_lut2_I0_O)        0.126     2.679 r  mul_out[0]_i_5/O
                         net (fo=1, unplaced)         0.000     2.679    mul_out[0]_i_5_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.109     2.788 r  mul_out_reg[0]_i_2/O[2]
                         net (fo=1, unplaced)         0.000     2.788    mul_out_reg[0]_i_2_n_5
                         FDRE                                         r  mul_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[0]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[0]
                                                                      r  mul_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[10]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[10]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[10]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[10]
                                                                      r  mul_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[11]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[11]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[11]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[11]
                                                                      r  mul_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[12]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[12]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[12]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[12]
                                                                      r  mul_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[13]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[13]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[13]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[13]
                                                                      r  mul_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[14]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[14]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[14]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[14]
                                                                      r  mul_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[15]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[15]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[15]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[15]
                                                                      r  mul_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[16]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[16]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[16]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[16]
                                                                      r  mul_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[17]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[17]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[17]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[17]
                                                                      r  mul_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[18]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[18]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[18]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[18]
                                                                      r  mul_out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[19]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[19]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[19]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[19]
                                                                      r  mul_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[1]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[1]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[1]
                                                                      r  mul_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[20]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[20]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[20]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[20]
                                                                      r  mul_out[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[21]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[21]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[21]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[21]
                                                                      r  mul_out[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[22]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[22]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[22]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[22]
                                                                      r  mul_out[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[23]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[23]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[23]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[23]
                                                                      r  mul_out[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[24]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[24]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[24]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[24]
                                                                      r  mul_out[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[25]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[25]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[25]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[25]
                                                                      r  mul_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[26]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[26]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[26]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[26]
                                                                      r  mul_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_out_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul_out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  mul_out_reg[27]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  mul_out_reg[27]/Q
                         net (fo=2, unplaced)         0.434     0.660    mul_out_OBUF[27]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  mul_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000     2.534    mul_out[27]
                                                                      r  mul_out[27] (OUT)
  -------------------------------------------------------------------    -------------------




